
mic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b290  080002d0  080002d0  000102d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  0800b560  0800b560  0001b560  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800b8a0  0800b8a0  0001b8a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b8a4  0800b8a4  0001b8a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000047c  24000000  0800b8a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000ac0  2400047c  0800bd24  0002047c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24000f3c  0800bd24  00020f3c  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0002047c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00023719  00000000  00000000  000204aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003502  00000000  00000000  00043bc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000fb8  00000000  00000000  000470c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00000ea8  00000000  00000000  00048080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00032661  00000000  00000000  00048f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00015b37  00000000  00000000  0007b589  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00150b93  00000000  00000000  000910c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      000000d1  00000000  00000000  001e1c53  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000420c  00000000  00000000  001e1d24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400047c 	.word	0x2400047c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b548 	.word	0x0800b548

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000480 	.word	0x24000480
 800030c:	0800b548 	.word	0x0800b548

08000310 <BSP_LED_Init>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b08a      	sub	sp, #40	; 0x28
 8000314:	af00      	add	r7, sp, #0
 8000316:	4603      	mov	r3, r0
 8000318:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800031a:	2300      	movs	r3, #0
 800031c:	627b      	str	r3, [r7, #36]	; 0x24

  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO_LED clock */
  if (Led == LED1)
 800031e:	79fb      	ldrb	r3, [r7, #7]
 8000320:	2b00      	cmp	r3, #0
 8000322:	d10f      	bne.n	8000344 <BSP_LED_Init+0x34>
  {
    LED1_GPIO_CLK_ENABLE();
 8000324:	4b26      	ldr	r3, [pc, #152]	; (80003c0 <BSP_LED_Init+0xb0>)
 8000326:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800032a:	4a25      	ldr	r2, [pc, #148]	; (80003c0 <BSP_LED_Init+0xb0>)
 800032c:	f043 0304 	orr.w	r3, r3, #4
 8000330:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000334:	4b22      	ldr	r3, [pc, #136]	; (80003c0 <BSP_LED_Init+0xb0>)
 8000336:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800033a:	f003 0304 	and.w	r3, r3, #4
 800033e:	60fb      	str	r3, [r7, #12]
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	e015      	b.n	8000370 <BSP_LED_Init+0x60>
  }
  else if (Led == LED2)
 8000344:	79fb      	ldrb	r3, [r7, #7]
 8000346:	2b01      	cmp	r3, #1
 8000348:	d10f      	bne.n	800036a <BSP_LED_Init+0x5a>
  {

    LED2_GPIO_CLK_ENABLE();
 800034a:	4b1d      	ldr	r3, [pc, #116]	; (80003c0 <BSP_LED_Init+0xb0>)
 800034c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000350:	4a1b      	ldr	r2, [pc, #108]	; (80003c0 <BSP_LED_Init+0xb0>)
 8000352:	f043 0304 	orr.w	r3, r3, #4
 8000356:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800035a:	4b19      	ldr	r3, [pc, #100]	; (80003c0 <BSP_LED_Init+0xb0>)
 800035c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000360:	f003 0304 	and.w	r3, r3, #4
 8000364:	60bb      	str	r3, [r7, #8]
 8000366:	68bb      	ldr	r3, [r7, #8]
 8000368:	e002      	b.n	8000370 <BSP_LED_Init+0x60>
  }
  else
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800036a:	f06f 0301 	mvn.w	r3, #1
 800036e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8000370:	2301      	movs	r3, #1
 8000372:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000374:	2301      	movs	r3, #1
 8000376:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000378:	2302      	movs	r3, #2
 800037a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Pin = LED_PIN [Led];
 800037c:	79fb      	ldrb	r3, [r7, #7]
 800037e:	4a11      	ldr	r2, [pc, #68]	; (80003c4 <BSP_LED_Init+0xb4>)
 8000380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000384:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED_PORT [Led], &gpio_init_structure);
 8000386:	79fb      	ldrb	r3, [r7, #7]
 8000388:	4a0f      	ldr	r2, [pc, #60]	; (80003c8 <BSP_LED_Init+0xb8>)
 800038a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800038e:	f107 0210 	add.w	r2, r7, #16
 8000392:	4611      	mov	r1, r2
 8000394:	4618      	mov	r0, r3
 8000396:	f004 fced 	bl	8004d74 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN[Led], GPIO_PIN_SET);
 800039a:	79fb      	ldrb	r3, [r7, #7]
 800039c:	4a0a      	ldr	r2, [pc, #40]	; (80003c8 <BSP_LED_Init+0xb8>)
 800039e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80003a2:	79fb      	ldrb	r3, [r7, #7]
 80003a4:	4a07      	ldr	r2, [pc, #28]	; (80003c4 <BSP_LED_Init+0xb4>)
 80003a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003aa:	b29b      	uxth	r3, r3
 80003ac:	2201      	movs	r2, #1
 80003ae:	4619      	mov	r1, r3
 80003b0:	f004 fe88 	bl	80050c4 <HAL_GPIO_WritePin>

  return ret;
 80003b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80003b6:	4618      	mov	r0, r3
 80003b8:	3728      	adds	r7, #40	; 0x28
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}
 80003be:	bf00      	nop
 80003c0:	58024400 	.word	0x58024400
 80003c4:	0800b610 	.word	0x0800b610
 80003c8:	24000400 	.word	0x24000400

080003cc <BSP_LED_On>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b084      	sub	sp, #16
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	4603      	mov	r3, r0
 80003d4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80003d6:	2300      	movs	r3, #0
 80003d8:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_WritePin (LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_RESET);
 80003da:	79fb      	ldrb	r3, [r7, #7]
 80003dc:	4a08      	ldr	r2, [pc, #32]	; (8000400 <BSP_LED_On+0x34>)
 80003de:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80003e2:	79fb      	ldrb	r3, [r7, #7]
 80003e4:	4a07      	ldr	r2, [pc, #28]	; (8000404 <BSP_LED_On+0x38>)
 80003e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80003ea:	b29b      	uxth	r3, r3
 80003ec:	2200      	movs	r2, #0
 80003ee:	4619      	mov	r1, r3
 80003f0:	f004 fe68 	bl	80050c4 <HAL_GPIO_WritePin>
  return ret;
 80003f4:	68fb      	ldr	r3, [r7, #12]
}
 80003f6:	4618      	mov	r0, r3
 80003f8:	3710      	adds	r7, #16
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	24000400 	.word	0x24000400
 8000404:	0800b610 	.word	0x0800b610

08000408 <BSP_LED_Off>:
  *            @arg  LED1
  *            @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b084      	sub	sp, #16
 800040c:	af00      	add	r7, sp, #0
 800040e:	4603      	mov	r3, r0
 8000410:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000412:	2300      	movs	r3, #0
 8000414:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_WritePin (LED_PORT [Led], (uint16_t)LED_PIN [Led], GPIO_PIN_SET);
 8000416:	79fb      	ldrb	r3, [r7, #7]
 8000418:	4a08      	ldr	r2, [pc, #32]	; (800043c <BSP_LED_Off+0x34>)
 800041a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800041e:	79fb      	ldrb	r3, [r7, #7]
 8000420:	4a07      	ldr	r2, [pc, #28]	; (8000440 <BSP_LED_Off+0x38>)
 8000422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000426:	b29b      	uxth	r3, r3
 8000428:	2201      	movs	r2, #1
 800042a:	4619      	mov	r1, r3
 800042c:	f004 fe4a 	bl	80050c4 <HAL_GPIO_WritePin>
  return ret;
 8000430:	68fb      	ldr	r3, [r7, #12]
}
 8000432:	4618      	mov	r0, r3
 8000434:	3710      	adds	r7, #16
 8000436:	46bd      	mov	sp, r7
 8000438:	bd80      	pop	{r7, pc}
 800043a:	bf00      	nop
 800043c:	24000400 	.word	0x24000400
 8000440:	0800b610 	.word	0x0800b610

08000444 <MX_SAI1_Block_B_Init>:
  * @param  MXConfig SAI confiruration structure
  * @note   Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SAI1_Block_B_Init(SAI_HandleTypeDef* hsai, MX_SAI_Config *MXConfig)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b084      	sub	sp, #16
 8000448:	af00      	add	r7, sp, #0
 800044a:	6078      	str	r0, [r7, #4]
 800044c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800044e:	2300      	movs	r3, #0
 8000450:	73fb      	strb	r3, [r7, #15]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(hsai);
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	681a      	ldr	r2, [r3, #0]
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000460:	601a      	str	r2, [r3, #0]

  /* Configure SAI1_Block_B */
  hsai->Init.MonoStereoMode       = MXConfig->MonoStereoMode;
 8000462:	683b      	ldr	r3, [r7, #0]
 8000464:	68da      	ldr	r2, [r3, #12]
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai->Init.AudioFrequency       = MXConfig->AudioFrequency;
 800046a:	683b      	ldr	r3, [r7, #0]
 800046c:	681a      	ldr	r2, [r3, #0]
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	621a      	str	r2, [r3, #32]
  hsai->Init.AudioMode            = MXConfig->AudioMode;
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	685a      	ldr	r2, [r3, #4]
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	605a      	str	r2, [r3, #4]
  hsai->Init.NoDivider            = SAI_MASTERDIVIDER_ENABLE;
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	2200      	movs	r2, #0
 800047e:	619a      	str	r2, [r3, #24]
  hsai->Init.Protocol             = SAI_FREE_PROTOCOL;
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	2200      	movs	r2, #0
 8000484:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.DataSize             = MXConfig->DataSize;
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	689a      	ldr	r2, [r3, #8]
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->Init.FirstBit             = SAI_FIRSTBIT_MSB;
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2200      	movs	r2, #0
 8000492:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai->Init.ClockStrobing        = MXConfig->ClockStrobing;
 8000494:	683b      	ldr	r3, [r7, #0]
 8000496:	691a      	ldr	r2, [r3, #16]
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai->Init.Synchro              = MXConfig->Synchro;
 800049c:	683b      	ldr	r3, [r7, #0]
 800049e:	695a      	ldr	r2, [r3, #20]
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	609a      	str	r2, [r3, #8]
  hsai->Init.OutputDrive          = MXConfig->OutputDrive;
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	699a      	ldr	r2, [r3, #24]
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	615a      	str	r2, [r3, #20]
  hsai->Init.FIFOThreshold        = SAI_FIFOTHRESHOLD_1QF;
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	2201      	movs	r2, #1
 80004b0:	61da      	str	r2, [r3, #28]
  hsai->Init.SynchroExt           = MXConfig->SynchroExt;
 80004b2:	683b      	ldr	r3, [r7, #0]
 80004b4:	69da      	ldr	r2, [r3, #28]
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	60da      	str	r2, [r3, #12]
  hsai->Init.CompandingMode       = SAI_NOCOMPANDING;
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	2200      	movs	r2, #0
 80004be:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.TriState             = SAI_OUTPUT_NOTRELEASED;
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	2200      	movs	r2, #0
 80004c4:	635a      	str	r2, [r3, #52]	; 0x34
  hsai->Init.Mckdiv               = 0;
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	2200      	movs	r2, #0
 80004ca:	625a      	str	r2, [r3, #36]	; 0x24
  hsai->Init.MckOutput            = SAI_MCK_OUTPUT_ENABLE;
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80004d2:	611a      	str	r2, [r3, #16]
  hsai->Init.MckOverSampling      = SAI_MCK_OVERSAMPLING_DISABLE;
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	2200      	movs	r2, #0
 80004d8:	629a      	str	r2, [r3, #40]	; 0x28
  hsai->Init.PdmInit.Activation   = DISABLE;
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	2200      	movs	r2, #0
 80004de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Configure SAI_Block_x Frame */
  hsai->FrameInit.FrameLength       = MXConfig->FrameLength;
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	6a1a      	ldr	r2, [r3, #32]
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->FrameInit.ActiveFrameLength = MXConfig->ActiveFrameLength;
 80004ea:	683b      	ldr	r3, [r7, #0]
 80004ec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->FrameInit.FSDefinition      = SAI_FS_CHANNEL_IDENTIFICATION;
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80004f8:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSPolarity        = SAI_FS_ACTIVE_LOW;
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	2200      	movs	r2, #0
 80004fe:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->FrameInit.FSOffset          = SAI_FS_BEFOREFIRSTBIT;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000506:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure SAI Block_x Slot */
  hsai->SlotInit.FirstBitOffset     = 0;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2200      	movs	r2, #0
 800050c:	669a      	str	r2, [r3, #104]	; 0x68
  if ((MXConfig->DataSize == AUDIO_RESOLUTION_24B) || (MXConfig->DataSize == AUDIO_RESOLUTION_32B))
 800050e:	683b      	ldr	r3, [r7, #0]
 8000510:	689b      	ldr	r3, [r3, #8]
 8000512:	2b18      	cmp	r3, #24
 8000514:	d003      	beq.n	800051e <MX_SAI1_Block_B_Init+0xda>
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	689b      	ldr	r3, [r3, #8]
 800051a:	2b20      	cmp	r3, #32
 800051c:	d103      	bne.n	8000526 <MX_SAI1_Block_B_Init+0xe2>
  {
    hsai->SlotInit.SlotSize         = SAI_SLOTSIZE_32B;
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	2280      	movs	r2, #128	; 0x80
 8000522:	66da      	str	r2, [r3, #108]	; 0x6c
 8000524:	e002      	b.n	800052c <MX_SAI1_Block_B_Init+0xe8>
  }
  else
  {
    hsai->SlotInit.SlotSize         = SAI_SLOTSIZE_16B;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	2240      	movs	r2, #64	; 0x40
 800052a:	66da      	str	r2, [r3, #108]	; 0x6c
  }
  hsai->SlotInit.SlotNumber         = 4;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	2204      	movs	r2, #4
 8000530:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.SlotActive         = MXConfig->SlotActive;
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	675a      	str	r2, [r3, #116]	; 0x74

  if(HAL_SAI_Init(hsai) != HAL_OK)
 800053a:	6878      	ldr	r0, [r7, #4]
 800053c:	f007 ff22 	bl	8008384 <HAL_SAI_Init>
 8000540:	4603      	mov	r3, r0
 8000542:	2b00      	cmp	r3, #0
 8000544:	d001      	beq.n	800054a <MX_SAI1_Block_B_Init+0x106>
  {
    ret = HAL_ERROR;
 8000546:	2301      	movs	r3, #1
 8000548:	73fb      	strb	r3, [r7, #15]
  }
  __HAL_SAI_ENABLE(hsai);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	681a      	ldr	r2, [r3, #0]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000558:	601a      	str	r2, [r3, #0]

  return ret;
 800055a:	7bfb      	ldrb	r3, [r7, #15]
}
 800055c:	4618      	mov	r0, r3
 800055e:	3710      	adds	r7, #16
 8000560:	46bd      	mov	sp, r7
 8000562:	bd80      	pop	{r7, pc}

08000564 <MX_SAI1_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SAI1_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t SampleRate)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b0b0      	sub	sp, #192	; 0xc0
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
 800056c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsai);

  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;
  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 800056e:	f107 030c 	add.w	r3, r7, #12
 8000572:	4618      	mov	r0, r3
 8000574:	f006 fc20 	bl	8006db8 <HAL_RCCEx_GetPeriphCLKConfig>

  /* Set the PLL configuration according to the audio frequency */
  /* Set the PLL configuration according to the audio frequency */
  if((SampleRate == AUDIO_FREQUENCY_11K) || (SampleRate == AUDIO_FREQUENCY_22K) || (SampleRate == AUDIO_FREQUENCY_44K))
 8000578:	683b      	ldr	r3, [r7, #0]
 800057a:	f642 3211 	movw	r2, #11025	; 0x2b11
 800057e:	4293      	cmp	r3, r2
 8000580:	d009      	beq.n	8000596 <MX_SAI1_ClockConfig+0x32>
 8000582:	683b      	ldr	r3, [r7, #0]
 8000584:	f245 6222 	movw	r2, #22050	; 0x5622
 8000588:	4293      	cmp	r3, r2
 800058a:	d004      	beq.n	8000596 <MX_SAI1_ClockConfig+0x32>
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000592:	4293      	cmp	r3, r2
 8000594:	d104      	bne.n	80005a0 <MX_SAI1_ClockConfig+0x3c>
  {
    rcc_ex_clk_init_struct.PLL2.PLL2P = 36;
 8000596:	2324      	movs	r3, #36	; 0x24
 8000598:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLL2.PLL2Q = 36;
 800059a:	2324      	movs	r3, #36	; 0x24
 800059c:	61fb      	str	r3, [r7, #28]
 800059e:	e003      	b.n	80005a8 <MX_SAI1_ClockConfig+0x44>
  }
  else /* AUDIO_FREQUENCY_8K, AUDIO_FREQUENCY_16K, AUDIO_FREQUENCY_32K, AUDIO_FREQUENCY_48K, AUDIO_FREQUENCY_96K */
  {
    rcc_ex_clk_init_struct.PLL2.PLL2P = 8;
 80005a0:	2308      	movs	r3, #8
 80005a2:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLL2.PLL2Q = 8;
 80005a4:	2308      	movs	r3, #8
 80005a6:	61fb      	str	r3, [r7, #28]
  }
  rcc_ex_clk_init_struct.PLL2.PLL2N = 80;
 80005a8:	2350      	movs	r3, #80	; 0x50
 80005aa:	617b      	str	r3, [r7, #20]

  rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 80005ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005b0:	60fb      	str	r3, [r7, #12]
  rcc_ex_clk_init_struct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL2;
 80005b2:	2301      	movs	r3, #1
 80005b4:	663b      	str	r3, [r7, #96]	; 0x60
  rcc_ex_clk_init_struct.PLL2.PLL2R = 2;
 80005b6:	2302      	movs	r3, #2
 80005b8:	623b      	str	r3, [r7, #32]
  rcc_ex_clk_init_struct.PLL2.PLL2M = 5;
 80005ba:	2305      	movs	r3, #5
 80005bc:	613b      	str	r3, [r7, #16]
  rcc_ex_clk_init_struct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 80005be:	2300      	movs	r3, #0
 80005c0:	627b      	str	r3, [r7, #36]	; 0x24
  rcc_ex_clk_init_struct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80005c2:	2320      	movs	r3, #32
 80005c4:	62bb      	str	r3, [r7, #40]	; 0x28
  rcc_ex_clk_init_struct.PLL2.PLL2FRACN = 0;
 80005c6:	2300      	movs	r3, #0
 80005c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  return HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 80005ca:	f107 030c 	add.w	r3, r7, #12
 80005ce:	4618      	mov	r0, r3
 80005d0:	f005 fcf8 	bl	8005fc4 <HAL_RCCEx_PeriphCLKConfig>
 80005d4:	4603      	mov	r3, r0
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	37c0      	adds	r7, #192	; 0xc0
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
	...

080005e0 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai  SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  if(hsai->Instance == AUDIO_OUT_SAIx)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a06      	ldr	r2, [pc, #24]	; (8000608 <HAL_SAI_ErrorCallback+0x28>)
 80005ee:	4293      	cmp	r3, r2
 80005f0:	d103      	bne.n	80005fa <HAL_SAI_ErrorCallback+0x1a>
  {
    BSP_AUDIO_OUT_Error_CallBack(0);
 80005f2:	2000      	movs	r0, #0
 80005f4:	f000 f80a 	bl	800060c <BSP_AUDIO_OUT_Error_CallBack>
  }
  else
  {
    BSP_AUDIO_IN_Error_CallBack(0);
  }
}
 80005f8:	e002      	b.n	8000600 <HAL_SAI_ErrorCallback+0x20>
    BSP_AUDIO_IN_Error_CallBack(0);
 80005fa:	2000      	movs	r0, #0
 80005fc:	f001 f8ae 	bl	800175c <BSP_AUDIO_IN_Error_CallBack>
}
 8000600:	bf00      	nop
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	40015824 	.word	0x40015824

0800060c <BSP_AUDIO_OUT_Error_CallBack>:
  * @brief  Manages the DMA FIFO error event
  * @param  Instance AUDIO OUT Instance. It can only be 0 (SAI)
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(uint32_t Instance)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);
}
 8000614:	bf00      	nop
 8000616:	370c      	adds	r7, #12
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr

08000620 <SAI_MspInit>:
  * @brief  Initialize BSP_AUDIO_OUT MSP.
  * @param  hsai  SAI handle
  * @retval None
  */
static void SAI_MspInit(SAI_HandleTypeDef *hsai)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b096      	sub	sp, #88	; 0x58
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  static DMA_HandleTypeDef hdma_sai_tx, hdma_sai_rx;
    /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8000628:	4b61      	ldr	r3, [pc, #388]	; (80007b0 <SAI_MspInit+0x190>)
 800062a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800062e:	4a60      	ldr	r2, [pc, #384]	; (80007b0 <SAI_MspInit+0x190>)
 8000630:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000634:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000638:	4b5d      	ldr	r3, [pc, #372]	; (80007b0 <SAI_MspInit+0x190>)
 800063a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800063e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000642:	643b      	str	r3, [r7, #64]	; 0x40
 8000644:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8000646:	4b5a      	ldr	r3, [pc, #360]	; (80007b0 <SAI_MspInit+0x190>)
 8000648:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800064c:	4a58      	ldr	r2, [pc, #352]	; (80007b0 <SAI_MspInit+0x190>)
 800064e:	f043 0320 	orr.w	r3, r3, #32
 8000652:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000656:	4b56      	ldr	r3, [pc, #344]	; (80007b0 <SAI_MspInit+0x190>)
 8000658:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800065c:	f003 0320 	and.w	r3, r3, #32
 8000660:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000662:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  AUDIO_OUT_SAIx_SCK_ENABLE();
 8000664:	4b52      	ldr	r3, [pc, #328]	; (80007b0 <SAI_MspInit+0x190>)
 8000666:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800066a:	4a51      	ldr	r2, [pc, #324]	; (80007b0 <SAI_MspInit+0x190>)
 800066c:	f043 0320 	orr.w	r3, r3, #32
 8000670:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000674:	4b4e      	ldr	r3, [pc, #312]	; (80007b0 <SAI_MspInit+0x190>)
 8000676:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800067a:	f003 0320 	and.w	r3, r3, #32
 800067e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  AUDIO_OUT_SAIx_SD_ENABLE();
 8000682:	4b4b      	ldr	r3, [pc, #300]	; (80007b0 <SAI_MspInit+0x190>)
 8000684:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000688:	4a49      	ldr	r2, [pc, #292]	; (80007b0 <SAI_MspInit+0x190>)
 800068a:	f043 0320 	orr.w	r3, r3, #32
 800068e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000692:	4b47      	ldr	r3, [pc, #284]	; (80007b0 <SAI_MspInit+0x190>)
 8000694:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000698:	f003 0320 	and.w	r3, r3, #32
 800069c:	637b      	str	r3, [r7, #52]	; 0x34
 800069e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  AUDIO_OUT_SAIx_FS_ENABLE();
 80006a0:	4b43      	ldr	r3, [pc, #268]	; (80007b0 <SAI_MspInit+0x190>)
 80006a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006a6:	4a42      	ldr	r2, [pc, #264]	; (80007b0 <SAI_MspInit+0x190>)
 80006a8:	f043 0320 	orr.w	r3, r3, #32
 80006ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006b0:	4b3f      	ldr	r3, [pc, #252]	; (80007b0 <SAI_MspInit+0x190>)
 80006b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006b6:	f003 0320 	and.w	r3, r3, #32
 80006ba:	633b      	str	r3, [r7, #48]	; 0x30
 80006bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 80006be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006c2:	647b      	str	r3, [r7, #68]	; 0x44
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80006c4:	2302      	movs	r3, #2
 80006c6:	64bb      	str	r3, [r7, #72]	; 0x48
  gpio_init_structure.Pull = GPIO_NOPULL;
 80006c8:	2300      	movs	r3, #0
 80006ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006cc:	2303      	movs	r3, #3
 80006ce:	653b      	str	r3, [r7, #80]	; 0x50
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_AF;
 80006d0:	2306      	movs	r3, #6
 80006d2:	657b      	str	r3, [r7, #84]	; 0x54
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 80006d4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80006d8:	4619      	mov	r1, r3
 80006da:	4836      	ldr	r0, [pc, #216]	; (80007b4 <SAI_MspInit+0x194>)
 80006dc:	f004 fb4a 	bl	8004d74 <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 80006e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006e4:	647b      	str	r3, [r7, #68]	; 0x44
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 80006e6:	2306      	movs	r3, #6
 80006e8:	657b      	str	r3, [r7, #84]	; 0x54
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_GPIO_PORT, &gpio_init_structure);
 80006ea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80006ee:	4619      	mov	r1, r3
 80006f0:	4830      	ldr	r0, [pc, #192]	; (80007b4 <SAI_MspInit+0x194>)
 80006f2:	f004 fb3f 	bl	8004d74 <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 80006f6:	2340      	movs	r3, #64	; 0x40
 80006f8:	647b      	str	r3, [r7, #68]	; 0x44
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SD_AF;
 80006fa:	2306      	movs	r3, #6
 80006fc:	657b      	str	r3, [r7, #84]	; 0x54
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 80006fe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000702:	4619      	mov	r1, r3
 8000704:	482b      	ldr	r0, [pc, #172]	; (80007b4 <SAI_MspInit+0x194>)
 8000706:	f004 fb35 	bl	8004d74 <HAL_GPIO_Init>

    if(hsai->Instance != AUDIO_IN_SAI_PDMx)
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a2a      	ldr	r2, [pc, #168]	; (80007b8 <SAI_MspInit+0x198>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d01e      	beq.n	8000752 <SAI_MspInit+0x132>
    {
      if(haudio_in_sai[0].State != HAL_SAI_STATE_READY)
 8000714:	4b29      	ldr	r3, [pc, #164]	; (80007bc <SAI_MspInit+0x19c>)
 8000716:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800071a:	b2db      	uxtb	r3, r3
 800071c:	2b01      	cmp	r3, #1
 800071e:	d018      	beq.n	8000752 <SAI_MspInit+0x132>
      {
        AUDIO_OUT_SAIx_MCLK_ENABLE();
 8000720:	4b23      	ldr	r3, [pc, #140]	; (80007b0 <SAI_MspInit+0x190>)
 8000722:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000726:	4a22      	ldr	r2, [pc, #136]	; (80007b0 <SAI_MspInit+0x190>)
 8000728:	f043 0320 	orr.w	r3, r3, #32
 800072c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000730:	4b1f      	ldr	r3, [pc, #124]	; (80007b0 <SAI_MspInit+0x190>)
 8000732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000736:	f003 0320 	and.w	r3, r3, #32
 800073a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800073c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
        gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 800073e:	2380      	movs	r3, #128	; 0x80
 8000740:	647b      	str	r3, [r7, #68]	; 0x44
        gpio_init_structure.Alternate = AUDIO_OUT_SAIx_MCLK_AF;
 8000742:	2306      	movs	r3, #6
 8000744:	657b      	str	r3, [r7, #84]	; 0x54
        HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8000746:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800074a:	4619      	mov	r1, r3
 800074c:	4819      	ldr	r0, [pc, #100]	; (80007b4 <SAI_MspInit+0x194>)
 800074e:	f004 fb11 	bl	8004d74 <HAL_GPIO_Init>
      }
    }

  if(hsai->Instance == AUDIO_OUT_SAIx)
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4a1a      	ldr	r2, [pc, #104]	; (80007c0 <SAI_MspInit+0x1a0>)
 8000758:	4293      	cmp	r3, r2
 800075a:	d16b      	bne.n	8000834 <SAI_MspInit+0x214>
  {
  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 800075c:	4b14      	ldr	r3, [pc, #80]	; (80007b0 <SAI_MspInit+0x190>)
 800075e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000762:	4a13      	ldr	r2, [pc, #76]	; (80007b0 <SAI_MspInit+0x190>)
 8000764:	f043 0302 	orr.w	r3, r3, #2
 8000768:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800076c:	4b10      	ldr	r3, [pc, #64]	; (80007b0 <SAI_MspInit+0x190>)
 800076e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000772:	f003 0302 	and.w	r3, r3, #2
 8000776:	62bb      	str	r3, [r7, #40]	; 0x28
 8000778:	6abb      	ldr	r3, [r7, #40]	; 0x28

    /* Configure the hdma_saiTx handle parameters */
    hdma_sai_tx.Init.Request             = AUDIO_OUT_SAIx_DMAx_REQUEST;
 800077a:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <SAI_MspInit+0x1a4>)
 800077c:	2258      	movs	r2, #88	; 0x58
 800077e:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8000780:	4b10      	ldr	r3, [pc, #64]	; (80007c4 <SAI_MspInit+0x1a4>)
 8000782:	2240      	movs	r2, #64	; 0x40
 8000784:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000786:	4b0f      	ldr	r3, [pc, #60]	; (80007c4 <SAI_MspInit+0x1a4>)
 8000788:	2200      	movs	r2, #0
 800078a:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 800078c:	4b0d      	ldr	r3, [pc, #52]	; (80007c4 <SAI_MspInit+0x1a4>)
 800078e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000792:	611a      	str	r2, [r3, #16]
    if (Audio_Out_Ctx[0].BitsPerSample == AUDIO_RESOLUTION_16B)
 8000794:	4b0c      	ldr	r3, [pc, #48]	; (80007c8 <SAI_MspInit+0x1a8>)
 8000796:	68db      	ldr	r3, [r3, #12]
 8000798:	2b10      	cmp	r3, #16
 800079a:	d117      	bne.n	80007cc <SAI_MspInit+0x1ac>
    {
      hdma_sai_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800079c:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <SAI_MspInit+0x1a4>)
 800079e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007a2:	615a      	str	r2, [r3, #20]
      hdma_sai_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
 80007a4:	4b07      	ldr	r3, [pc, #28]	; (80007c4 <SAI_MspInit+0x1a4>)
 80007a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007aa:	619a      	str	r2, [r3, #24]
 80007ac:	e016      	b.n	80007dc <SAI_MspInit+0x1bc>
 80007ae:	bf00      	nop
 80007b0:	58024400 	.word	0x58024400
 80007b4:	58021400 	.word	0x58021400
 80007b8:	58005404 	.word	0x58005404
 80007bc:	24000538 	.word	0x24000538
 80007c0:	40015824 	.word	0x40015824
 80007c4:	240008f0 	.word	0x240008f0
 80007c8:	24000c40 	.word	0x24000c40
    }
    else /* AUDIO_RESOLUTION_32B */
    {
      hdma_sai_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80007cc:	4b53      	ldr	r3, [pc, #332]	; (800091c <SAI_MspInit+0x2fc>)
 80007ce:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80007d2:	615a      	str	r2, [r3, #20]
      hdma_sai_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80007d4:	4b51      	ldr	r3, [pc, #324]	; (800091c <SAI_MspInit+0x2fc>)
 80007d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007da:	619a      	str	r2, [r3, #24]
    }
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 80007dc:	4b4f      	ldr	r3, [pc, #316]	; (800091c <SAI_MspInit+0x2fc>)
 80007de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80007e2:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 80007e4:	4b4d      	ldr	r3, [pc, #308]	; (800091c <SAI_MspInit+0x2fc>)
 80007e6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80007ea:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;
 80007ec:	4b4b      	ldr	r3, [pc, #300]	; (800091c <SAI_MspInit+0x2fc>)
 80007ee:	2204      	movs	r2, #4
 80007f0:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80007f2:	4b4a      	ldr	r3, [pc, #296]	; (800091c <SAI_MspInit+0x2fc>)
 80007f4:	2203      	movs	r2, #3
 80007f6:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80007f8:	4b48      	ldr	r3, [pc, #288]	; (800091c <SAI_MspInit+0x2fc>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE;
 80007fe:	4b47      	ldr	r3, [pc, #284]	; (800091c <SAI_MspInit+0x2fc>)
 8000800:	2200      	movs	r2, #0
 8000802:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8000804:	4b45      	ldr	r3, [pc, #276]	; (800091c <SAI_MspInit+0x2fc>)
 8000806:	4a46      	ldr	r2, [pc, #280]	; (8000920 <SAI_MspInit+0x300>)
 8000808:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4a43      	ldr	r2, [pc, #268]	; (800091c <SAI_MspInit+0x2fc>)
 800080e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8000812:	4a42      	ldr	r2, [pc, #264]	; (800091c <SAI_MspInit+0x2fc>)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	6393      	str	r3, [r2, #56]	; 0x38

    /* Deinitialize the Stream for new transfer */
    (void)HAL_DMA_DeInit(&hdma_sai_tx);
 8000818:	4840      	ldr	r0, [pc, #256]	; (800091c <SAI_MspInit+0x2fc>)
 800081a:	f002 fa55 	bl	8002cc8 <HAL_DMA_DeInit>

    /* Configure the DMA Stream */
    (void)HAL_DMA_Init(&hdma_sai_tx);
 800081e:	483f      	ldr	r0, [pc, #252]	; (800091c <SAI_MspInit+0x2fc>)
 8000820:	f001 fef8 	bl	8002614 <HAL_DMA_Init>

    /* SAI DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, BSP_AUDIO_OUT_IT_PRIORITY, 0);
 8000824:	2200      	movs	r2, #0
 8000826:	210e      	movs	r1, #14
 8000828:	2045      	movs	r0, #69	; 0x45
 800082a:	f001 fb94 	bl	8001f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ);
 800082e:	2045      	movs	r0, #69	; 0x45
 8000830:	f001 fbab 	bl	8001f8a <HAL_NVIC_EnableIRQ>
  }

  /* Audio In Msp initialization */
  if(hsai->Instance == AUDIO_IN_SAIx)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a3a      	ldr	r2, [pc, #232]	; (8000924 <SAI_MspInit+0x304>)
 800083a:	4293      	cmp	r3, r2
 800083c:	f040 809b 	bne.w	8000976 <SAI_MspInit+0x356>
  {
    /* Enable SAI clock */
    AUDIO_IN_SAIx_CLK_ENABLE();
 8000840:	4b39      	ldr	r3, [pc, #228]	; (8000928 <SAI_MspInit+0x308>)
 8000842:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000846:	4a38      	ldr	r2, [pc, #224]	; (8000928 <SAI_MspInit+0x308>)
 8000848:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800084c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000850:	4b35      	ldr	r3, [pc, #212]	; (8000928 <SAI_MspInit+0x308>)
 8000852:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800085a:	627b      	str	r3, [r7, #36]	; 0x24
 800085c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    /* Enable SD GPIO clock */
    AUDIO_IN_SAIx_SD_ENABLE();
 800085e:	4b32      	ldr	r3, [pc, #200]	; (8000928 <SAI_MspInit+0x308>)
 8000860:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000864:	4a30      	ldr	r2, [pc, #192]	; (8000928 <SAI_MspInit+0x308>)
 8000866:	f043 0310 	orr.w	r3, r3, #16
 800086a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800086e:	4b2e      	ldr	r3, [pc, #184]	; (8000928 <SAI_MspInit+0x308>)
 8000870:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000874:	f003 0310 	and.w	r3, r3, #16
 8000878:	623b      	str	r3, [r7, #32]
 800087a:	6a3b      	ldr	r3, [r7, #32]
    /* CODEC_SAI pin configuration: SD pin */
    gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 800087c:	2340      	movs	r3, #64	; 0x40
 800087e:	647b      	str	r3, [r7, #68]	; 0x44
    gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000880:	2302      	movs	r3, #2
 8000882:	64bb      	str	r3, [r7, #72]	; 0x48
    gpio_init_structure.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	64fb      	str	r3, [r7, #76]	; 0x4c
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000888:	2302      	movs	r3, #2
 800088a:	653b      	str	r3, [r7, #80]	; 0x50
    gpio_init_structure.Alternate = AUDIO_IN_SAIx_AF;
 800088c:	2306      	movs	r3, #6
 800088e:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 8000890:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000894:	4619      	mov	r1, r3
 8000896:	4825      	ldr	r0, [pc, #148]	; (800092c <SAI_MspInit+0x30c>)
 8000898:	f004 fa6c 	bl	8004d74 <HAL_GPIO_Init>

    /* Enable the DMA clock */
    AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 800089c:	4b22      	ldr	r3, [pc, #136]	; (8000928 <SAI_MspInit+0x308>)
 800089e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008a2:	4a21      	ldr	r2, [pc, #132]	; (8000928 <SAI_MspInit+0x308>)
 80008a4:	f043 0302 	orr.w	r3, r3, #2
 80008a8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80008ac:	4b1e      	ldr	r3, [pc, #120]	; (8000928 <SAI_MspInit+0x308>)
 80008ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80008b2:	f003 0302 	and.w	r3, r3, #2
 80008b6:	61fb      	str	r3, [r7, #28]
 80008b8:	69fb      	ldr	r3, [r7, #28]

    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Instance                 = AUDIO_IN_SAI_PDMx_DMAx_STREAM;
 80008ba:	4b1d      	ldr	r3, [pc, #116]	; (8000930 <SAI_MspInit+0x310>)
 80008bc:	4a1d      	ldr	r2, [pc, #116]	; (8000934 <SAI_MspInit+0x314>)
 80008be:	601a      	str	r2, [r3, #0]
    hdma_sai_rx.Init.Request             = AUDIO_IN_SAI_PDMx_DMAx_REQUEST;
 80008c0:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <SAI_MspInit+0x310>)
 80008c2:	220f      	movs	r2, #15
 80008c4:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 80008c6:	4b1a      	ldr	r3, [pc, #104]	; (8000930 <SAI_MspInit+0x310>)
 80008c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80008cc:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 80008ce:	4b18      	ldr	r3, [pc, #96]	; (8000930 <SAI_MspInit+0x310>)
 80008d0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80008d4:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 80008d6:	4b16      	ldr	r3, [pc, #88]	; (8000930 <SAI_MspInit+0x310>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <SAI_MspInit+0x310>)
 80008de:	2200      	movs	r2, #0
 80008e0:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 80008e2:	4b13      	ldr	r3, [pc, #76]	; (8000930 <SAI_MspInit+0x310>)
 80008e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008e8:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80008ea:	4b11      	ldr	r3, [pc, #68]	; (8000930 <SAI_MspInit+0x310>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <SAI_MspInit+0x310>)
 80008f2:	2203      	movs	r2, #3
 80008f4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 80008f6:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <SAI_MspInit+0x310>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <SAI_MspInit+0x310>)
 80008fe:	2200      	movs	r2, #0
 8000900:	631a      	str	r2, [r3, #48]	; 0x30

    if(Audio_In_Ctx[0].BitsPerSample == AUDIO_RESOLUTION_16B)
 8000902:	4b0d      	ldr	r3, [pc, #52]	; (8000938 <SAI_MspInit+0x318>)
 8000904:	68db      	ldr	r3, [r3, #12]
 8000906:	2b10      	cmp	r3, #16
 8000908:	d118      	bne.n	800093c <SAI_MspInit+0x31c>
    {
      hdma_sai_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800090a:	4b09      	ldr	r3, [pc, #36]	; (8000930 <SAI_MspInit+0x310>)
 800090c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000910:	615a      	str	r2, [r3, #20]
      hdma_sai_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_HALFWORD;
 8000912:	4b07      	ldr	r3, [pc, #28]	; (8000930 <SAI_MspInit+0x310>)
 8000914:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000918:	619a      	str	r2, [r3, #24]
 800091a:	e017      	b.n	800094c <SAI_MspInit+0x32c>
 800091c:	240008f0 	.word	0x240008f0
 8000920:	400204a0 	.word	0x400204a0
 8000924:	40015804 	.word	0x40015804
 8000928:	58024400 	.word	0x58024400
 800092c:	58021000 	.word	0x58021000
 8000930:	24000968 	.word	0x24000968
 8000934:	5802541c 	.word	0x5802541c
 8000938:	24000c64 	.word	0x24000c64
    }
    else
    {
      hdma_sai_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800093c:	4b6f      	ldr	r3, [pc, #444]	; (8000afc <SAI_MspInit+0x4dc>)
 800093e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000942:	615a      	str	r2, [r3, #20]
      hdma_sai_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8000944:	4b6d      	ldr	r3, [pc, #436]	; (8000afc <SAI_MspInit+0x4dc>)
 8000946:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800094a:	619a      	str	r2, [r3, #24]
    }

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4a6b      	ldr	r2, [pc, #428]	; (8000afc <SAI_MspInit+0x4dc>)
 8000950:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8000954:	4a69      	ldr	r2, [pc, #420]	; (8000afc <SAI_MspInit+0x4dc>)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6393      	str	r3, [r2, #56]	; 0x38

    /* Deinitialize the Stream for new transfer */
    (void)HAL_DMA_DeInit(&hdma_sai_rx);
 800095a:	4868      	ldr	r0, [pc, #416]	; (8000afc <SAI_MspInit+0x4dc>)
 800095c:	f002 f9b4 	bl	8002cc8 <HAL_DMA_DeInit>

    /* Configure the DMA Stream */
    (void)HAL_DMA_Init(&hdma_sai_rx);
 8000960:	4866      	ldr	r0, [pc, #408]	; (8000afc <SAI_MspInit+0x4dc>)
 8000962:	f001 fe57 	bl	8002614 <HAL_DMA_Init>

    /* SAI DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, BSP_AUDIO_IN_IT_PRIORITY, 0);
 8000966:	2200      	movs	r2, #0
 8000968:	210f      	movs	r1, #15
 800096a:	203c      	movs	r0, #60	; 0x3c
 800096c:	f001 faf3 	bl	8001f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8000970:	203c      	movs	r0, #60	; 0x3c
 8000972:	f001 fb0a 	bl	8001f8a <HAL_NVIC_EnableIRQ>
  }

  if(hsai->Instance == AUDIO_IN_SAI_PDMx)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4a61      	ldr	r2, [pc, #388]	; (8000b00 <SAI_MspInit+0x4e0>)
 800097c:	4293      	cmp	r3, r2
 800097e:	f040 80b8 	bne.w	8000af2 <SAI_MspInit+0x4d2>
  {
     /* Enable SAI clock */
    AUDIO_IN_SAI_PDMx_CLK_ENABLE();
 8000982:	4b60      	ldr	r3, [pc, #384]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000984:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000988:	4a5e      	ldr	r2, [pc, #376]	; (8000b04 <SAI_MspInit+0x4e4>)
 800098a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800098e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000992:	4b5c      	ldr	r3, [pc, #368]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000994:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000998:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800099c:	61bb      	str	r3, [r7, #24]
 800099e:	69bb      	ldr	r3, [r7, #24]

    AUDIO_IN_SAI_PDMx_CLK_IN_ENABLE();
 80009a0:	4b58      	ldr	r3, [pc, #352]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a6:	4a57      	ldr	r2, [pc, #348]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009a8:	f043 0310 	orr.w	r3, r3, #16
 80009ac:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009b0:	4b54      	ldr	r3, [pc, #336]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b6:	f003 0310 	and.w	r3, r3, #16
 80009ba:	617b      	str	r3, [r7, #20]
 80009bc:	697b      	ldr	r3, [r7, #20]
    AUDIO_IN_SAI_PDMx_DATA_IN_ENABLE();
 80009be:	4b51      	ldr	r3, [pc, #324]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c4:	4a4f      	ldr	r2, [pc, #316]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009c6:	f043 0304 	orr.w	r3, r3, #4
 80009ca:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009ce:	4b4d      	ldr	r3, [pc, #308]	; (8000b04 <SAI_MspInit+0x4e4>)
 80009d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009d4:	f003 0304 	and.w	r3, r3, #4
 80009d8:	613b      	str	r3, [r7, #16]
 80009da:	693b      	ldr	r3, [r7, #16]

    gpio_init_structure.Pin = AUDIO_IN_SAI_PDMx_CLK_IN_PIN;
 80009dc:	2304      	movs	r3, #4
 80009de:	647b      	str	r3, [r7, #68]	; 0x44
    gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80009e0:	2302      	movs	r3, #2
 80009e2:	64bb      	str	r3, [r7, #72]	; 0x48
    gpio_init_structure.Pull = GPIO_NOPULL;
 80009e4:	2300      	movs	r3, #0
 80009e6:	64fb      	str	r3, [r7, #76]	; 0x4c
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80009e8:	2302      	movs	r3, #2
 80009ea:	653b      	str	r3, [r7, #80]	; 0x50
    gpio_init_structure.Alternate = AUDIO_IN_SAI_PDMx_DATA_CLK_AF;
 80009ec:	230a      	movs	r3, #10
 80009ee:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(AUDIO_IN_SAI_PDMx_CLK_IN_PORT, &gpio_init_structure);
 80009f0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80009f4:	4619      	mov	r1, r3
 80009f6:	4844      	ldr	r0, [pc, #272]	; (8000b08 <SAI_MspInit+0x4e8>)
 80009f8:	f004 f9bc 	bl	8004d74 <HAL_GPIO_Init>

    gpio_init_structure.Pull = GPIO_PULLUP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	64fb      	str	r3, [r7, #76]	; 0x4c
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000a00:	2301      	movs	r3, #1
 8000a02:	653b      	str	r3, [r7, #80]	; 0x50
    gpio_init_structure.Pin = AUDIO_IN_SAI_PDMx_DATA_IN_PIN;
 8000a04:	2302      	movs	r3, #2
 8000a06:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(AUDIO_IN_SAI_PDMx_DATA_IN_PORT, &gpio_init_structure);
 8000a08:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	483f      	ldr	r0, [pc, #252]	; (8000b0c <SAI_MspInit+0x4ec>)
 8000a10:	f004 f9b0 	bl	8004d74 <HAL_GPIO_Init>

    AUDIO_IN_SAI_PDMx_FS_SCK_ENABLE();
 8000a14:	4b3b      	ldr	r3, [pc, #236]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a1a:	4a3a      	ldr	r2, [pc, #232]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a1c:	f043 0310 	orr.w	r3, r3, #16
 8000a20:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a24:	4b37      	ldr	r3, [pc, #220]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a2a:	f003 0310 	and.w	r3, r3, #16
 8000a2e:	60fb      	str	r3, [r7, #12]
 8000a30:	68fb      	ldr	r3, [r7, #12]

    /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
    gpio_init_structure.Pin = AUDIO_IN_SAI_PDMx_FS_PIN | AUDIO_IN_SAI_PDMx_SCK_PIN;
 8000a32:	2330      	movs	r3, #48	; 0x30
 8000a34:	647b      	str	r3, [r7, #68]	; 0x44
    gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000a36:	2302      	movs	r3, #2
 8000a38:	64bb      	str	r3, [r7, #72]	; 0x48
    gpio_init_structure.Pull = GPIO_NOPULL;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	64fb      	str	r3, [r7, #76]	; 0x4c
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	653b      	str	r3, [r7, #80]	; 0x50
    gpio_init_structure.Alternate = AUDIO_IN_SAI_PDMx_FS_SCK_AF;
 8000a42:	2308      	movs	r3, #8
 8000a44:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(AUDIO_IN_SAI_PDMx_FS_SCK_GPIO_PORT, &gpio_init_structure);
 8000a46:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	482e      	ldr	r0, [pc, #184]	; (8000b08 <SAI_MspInit+0x4e8>)
 8000a4e:	f004 f991 	bl	8004d74 <HAL_GPIO_Init>

    /* Enable the DMA clock */
    AUDIO_IN_SAI_PDMx_DMAx_CLK_ENABLE();
 8000a52:	4b2c      	ldr	r3, [pc, #176]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a58:	4a2a      	ldr	r2, [pc, #168]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a5a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a5e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a62:	4b28      	ldr	r3, [pc, #160]	; (8000b04 <SAI_MspInit+0x4e4>)
 8000a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	68bb      	ldr	r3, [r7, #8]

    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Request             = AUDIO_IN_SAI_PDMx_DMAx_REQUEST;
 8000a70:	4b22      	ldr	r3, [pc, #136]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a72:	220f      	movs	r2, #15
 8000a74:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8000a76:	4b21      	ldr	r3, [pc, #132]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000a7c:	4b1f      	ldr	r3, [pc, #124]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 8000a82:	4b1e      	ldr	r3, [pc, #120]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a84:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a88:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAI_PDMx_DMAx_PERIPH_DATA_SIZE;
 8000a8a:	4b1c      	ldr	r3, [pc, #112]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a90:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAI_PDMx_DMAx_MEM_DATA_SIZE;
 8000a92:	4b1a      	ldr	r3, [pc, #104]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a94:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a98:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 8000a9a:	4b18      	ldr	r3, [pc, #96]	; (8000afc <SAI_MspInit+0x4dc>)
 8000a9c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000aa0:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 8000aa2:	4b16      	ldr	r3, [pc, #88]	; (8000afc <SAI_MspInit+0x4dc>)
 8000aa4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000aa8:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8000aaa:	4b14      	ldr	r3, [pc, #80]	; (8000afc <SAI_MspInit+0x4dc>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8000ab0:	4b12      	ldr	r3, [pc, #72]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ab2:	2203      	movs	r2, #3
 8000ab4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8000ab6:	4b11      	ldr	r3, [pc, #68]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8000abc:	4b0f      	ldr	r3, [pc, #60]	; (8000afc <SAI_MspInit+0x4dc>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_sai_rx.Instance = AUDIO_IN_SAI_PDMx_DMAx_STREAM;
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ac4:	4a12      	ldr	r2, [pc, #72]	; (8000b10 <SAI_MspInit+0x4f0>)
 8000ac6:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	4a0c      	ldr	r2, [pc, #48]	; (8000afc <SAI_MspInit+0x4dc>)
 8000acc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8000ad0:	4a0a      	ldr	r2, [pc, #40]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	6393      	str	r3, [r2, #56]	; 0x38

    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8000ad6:	4809      	ldr	r0, [pc, #36]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ad8:	f002 f8f6 	bl	8002cc8 <HAL_DMA_DeInit>

    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 8000adc:	4807      	ldr	r0, [pc, #28]	; (8000afc <SAI_MspInit+0x4dc>)
 8000ade:	f001 fd99 	bl	8002614 <HAL_DMA_Init>

    /* SAI DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(AUDIO_IN_SAI_PDMx_DMAx_IRQ, BSP_AUDIO_IN_IT_PRIORITY, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	210f      	movs	r1, #15
 8000ae6:	2082      	movs	r0, #130	; 0x82
 8000ae8:	f001 fa35 	bl	8001f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AUDIO_IN_SAI_PDMx_DMAx_IRQ);
 8000aec:	2082      	movs	r0, #130	; 0x82
 8000aee:	f001 fa4c 	bl	8001f8a <HAL_NVIC_EnableIRQ>
  }
}
 8000af2:	bf00      	nop
 8000af4:	3758      	adds	r7, #88	; 0x58
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	24000968 	.word	0x24000968
 8000b00:	58005404 	.word	0x58005404
 8000b04:	58024400 	.word	0x58024400
 8000b08:	58021000 	.word	0x58021000
 8000b0c:	58020800 	.word	0x58020800
 8000b10:	5802541c 	.word	0x5802541c

08000b14 <BSP_AUDIO_IN_Init>:
  * @param  Instance  Audio IN instance: 0 for SAI, 1 for SAI PDM and 2 for DFSDM
  * @param  AudioInit Init structure
  * @retval BSP status
  */
int32_t BSP_AUDIO_IN_Init(uint32_t Instance, BSP_AUDIO_Init_t* AudioInit)
{
 8000b14:	b590      	push	{r4, r7, lr}
 8000b16:	b0a9      	sub	sp, #164	; 0xa4
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	6039      	str	r1, [r7, #0]
  uint32_t i;
  int32_t ret = BSP_ERROR_NONE;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if(Instance >= AUDIO_IN_INSTANCES_NBR)
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2b02      	cmp	r3, #2
 8000b28:	d904      	bls.n	8000b34 <BSP_AUDIO_IN_Init+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000b2a:	f06f 0301 	mvn.w	r3, #1
 8000b2e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000b32:	e2c8      	b.n	80010c6 <BSP_AUDIO_IN_Init+0x5b2>
  }
  else
  {
    /* Store the audio record context */
    Audio_In_Ctx[PDM].Device          = AudioInit->Device;
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4aa9      	ldr	r2, [pc, #676]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b3a:	6353      	str	r3, [r2, #52]	; 0x34
    Audio_In_Ctx[PDM].ChannelsNbr     = AudioInit->ChannelsNbr;
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	68db      	ldr	r3, [r3, #12]
 8000b40:	4aa7      	ldr	r2, [pc, #668]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b42:	6413      	str	r3, [r2, #64]	; 0x40
    Audio_In_Ctx[PDM].SampleRate      = AudioInit->SampleRate;
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	4aa5      	ldr	r2, [pc, #660]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b4a:	6393      	str	r3, [r2, #56]	; 0x38
    Audio_In_Ctx[PDM].BitsPerSample   = AudioInit->BitsPerSample;
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	4aa3      	ldr	r2, [pc, #652]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b52:	63d3      	str	r3, [r2, #60]	; 0x3c
    Audio_In_Ctx[PDM].Volume          = AudioInit->Volume;
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	691b      	ldr	r3, [r3, #16]
 8000b58:	4aa1      	ldr	r2, [pc, #644]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b5a:	6513      	str	r3, [r2, #80]	; 0x50
    Audio_In_Ctx[PDM].State           = AUDIO_IN_STATE_RESET;
 8000b5c:	4ba0      	ldr	r3, [pc, #640]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	655a      	str	r2, [r3, #84]	; 0x54

    if(Instance == 0U)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 80a8 	bne.w	8000cba <BSP_AUDIO_IN_Init+0x1a6>
    {
      /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */
      if(MX_SAI1_ClockConfig(&haudio_in_sai[PDM], AudioInit->SampleRate) != HAL_OK)
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	4619      	mov	r1, r3
 8000b70:	489c      	ldr	r0, [pc, #624]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000b72:	f7ff fcf7 	bl	8000564 <MX_SAI1_ClockConfig>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d004      	beq.n	8000b86 <BSP_AUDIO_IN_Init+0x72>
      {
        ret = BSP_ERROR_CLOCK_FAILURE;
 8000b7c:	f06f 0308 	mvn.w	r3, #8
 8000b80:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000b84:	e29c      	b.n	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
      }
      else
      {
        haudio_in_sai[PDM].Instance    = AUDIO_IN_SAIx;
 8000b86:	4b98      	ldr	r3, [pc, #608]	; (8000de8 <BSP_AUDIO_IN_Init+0x2d4>)
 8000b88:	4a98      	ldr	r2, [pc, #608]	; (8000dec <BSP_AUDIO_IN_Init+0x2d8>)
 8000b8a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        haudio_out_sai.Instance   = AUDIO_OUT_SAIx;
 8000b8e:	4b98      	ldr	r3, [pc, #608]	; (8000df0 <BSP_AUDIO_IN_Init+0x2dc>)
 8000b90:	4a98      	ldr	r2, [pc, #608]	; (8000df4 <BSP_AUDIO_IN_Init+0x2e0>)
 8000b92:	601a      	str	r2, [r3, #0]
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
          }
        }
#else
        SAI_MspInit(&haudio_in_sai[PDM]);
 8000b94:	4893      	ldr	r0, [pc, #588]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000b96:	f7ff fd43 	bl	8000620 <SAI_MspInit>
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 1) */
        if (ret == BSP_ERROR_NONE)
 8000b9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	f040 828e 	bne.w	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
        {
          MX_SAI_Config mx_config;

          /* Prepare haudio_in_sai handle */
          mx_config.AudioFrequency        = Audio_In_Ctx[PDM].SampleRate;
 8000ba4:	4b8e      	ldr	r3, [pc, #568]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ba8:	60bb      	str	r3, [r7, #8]
          mx_config.AudioMode             = SAI_MODESLAVE_RX;
 8000baa:	2303      	movs	r3, #3
 8000bac:	60fb      	str	r3, [r7, #12]
          mx_config.ClockStrobing         = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	61bb      	str	r3, [r7, #24]
          mx_config.MonoStereoMode        = (AudioInit->ChannelsNbr == 1U) ? SAI_MONOMODE : SAI_STEREOMODE;
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	68db      	ldr	r3, [r3, #12]
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d102      	bne.n	8000bc0 <BSP_AUDIO_IN_Init+0xac>
 8000bba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bbe:	e000      	b.n	8000bc2 <BSP_AUDIO_IN_Init+0xae>
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]
          mx_config.DataSize              = SAI_DATASIZE_16;
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	613b      	str	r3, [r7, #16]
          mx_config.FrameLength           = 128;
 8000bc8:	2380      	movs	r3, #128	; 0x80
 8000bca:	62bb      	str	r3, [r7, #40]	; 0x28
          mx_config.ActiveFrameLength     = 64;
 8000bcc:	2340      	movs	r3, #64	; 0x40
 8000bce:	62fb      	str	r3, [r7, #44]	; 0x2c
          mx_config.OutputDrive           = SAI_OUTPUTDRIVE_ENABLE;
 8000bd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bd4:	623b      	str	r3, [r7, #32]
          mx_config.Synchro               = SAI_SYNCHRONOUS;
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	61fb      	str	r3, [r7, #28]
          mx_config.SynchroExt            = SAI_SYNCEXT_DISABLE;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	627b      	str	r3, [r7, #36]	; 0x24
          mx_config.SlotActive            = SAI_SLOTACTIVE_0 | SAI_SLOTACTIVE_1;
 8000bde:	2303      	movs	r3, #3
 8000be0:	633b      	str	r3, [r7, #48]	; 0x30

          if(MX_SAI1_Block_A_Init(&haudio_in_sai[PDM], &mx_config) != HAL_OK)
 8000be2:	f107 0308 	add.w	r3, r7, #8
 8000be6:	4619      	mov	r1, r3
 8000be8:	487e      	ldr	r0, [pc, #504]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000bea:	f000 fb65 	bl	80012b8 <MX_SAI1_Block_A_Init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d004      	beq.n	8000bfe <BSP_AUDIO_IN_Init+0xea>
          {
            /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
            ret = BSP_ERROR_PERIPH_FAILURE;
 8000bf4:	f06f 0303 	mvn.w	r3, #3
 8000bf8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000bfc:	e010      	b.n	8000c20 <BSP_AUDIO_IN_Init+0x10c>
          }
          else
          {
            /* Prepare haudio_out_sai handle */
            mx_config.AudioMode         = SAI_MODEMASTER_TX;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
            mx_config.Synchro           = SAI_ASYNCHRONOUS;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61fb      	str	r3, [r7, #28]

            if(MX_SAI1_Block_B_Init(&haudio_out_sai, &mx_config) != HAL_OK)
 8000c06:	f107 0308 	add.w	r3, r7, #8
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4878      	ldr	r0, [pc, #480]	; (8000df0 <BSP_AUDIO_IN_Init+0x2dc>)
 8000c0e:	f7ff fc19 	bl	8000444 <MX_SAI1_Block_B_Init>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d003      	beq.n	8000c20 <BSP_AUDIO_IN_Init+0x10c>
            {
              /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
              ret = BSP_ERROR_PERIPH_FAILURE;
 8000c18:	f06f 0303 	mvn.w	r3, #3
 8000c1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
              }
            }
          }
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 1) */
#if (USE_AUDIO_CODEC_WM8994 == 1)
          if (ret == BSP_ERROR_NONE)
 8000c20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	f040 824b 	bne.w	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
          {
            WM8994_Init_t codec_init;

            /* Fill codec_init structure */
            codec_init.OutputDevice = (Audio_Out_Ctx[0].State == AUDIO_OUT_STATE_RESET) ? WM8994_OUT_NONE : WM8994_OUT_HEADPHONE;
 8000c2a:	4b73      	ldr	r3, [pc, #460]	; (8000df8 <BSP_AUDIO_IN_Init+0x2e4>)
 8000c2c:	69db      	ldr	r3, [r3, #28]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d101      	bne.n	8000c36 <BSP_AUDIO_IN_Init+0x122>
 8000c32:	2300      	movs	r3, #0
 8000c34:	e000      	b.n	8000c38 <BSP_AUDIO_IN_Init+0x124>
 8000c36:	2302      	movs	r3, #2
 8000c38:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            codec_init.Frequency    = AudioInit->SampleRate;
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            codec_init.Resolution   = (AudioInit->BitsPerSample == AUDIO_RESOLUTION_32B) ? WM8994_RESOLUTION_32b : WM8994_RESOLUTION_16b;
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	689b      	ldr	r3, [r3, #8]
 8000c48:	2b20      	cmp	r3, #32
 8000c4a:	d101      	bne.n	8000c50 <BSP_AUDIO_IN_Init+0x13c>
 8000c4c:	2303      	movs	r3, #3
 8000c4e:	e000      	b.n	8000c52 <BSP_AUDIO_IN_Init+0x13e>
 8000c50:	2300      	movs	r3, #0
 8000c52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
            codec_init.InputDevice  = (AudioInit->Device == AUDIO_IN_DEVICE_ANALOG_MIC) ? WM8994_IN_LINE1 : WM8994_IN_MIC2;
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d101      	bne.n	8000c62 <BSP_AUDIO_IN_Init+0x14e>
 8000c5e:	2303      	movs	r3, #3
 8000c60:	e000      	b.n	8000c64 <BSP_AUDIO_IN_Init+0x150>
 8000c62:	2302      	movs	r3, #2
 8000c64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

            /* Convert volume before sending to the codec */
            codec_init.Volume       = VOLUME_IN_CONVERT(AudioInit->Volume);
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	691b      	ldr	r3, [r3, #16]
 8000c6c:	2b63      	cmp	r3, #99	; 0x63
 8000c6e:	d80c      	bhi.n	8000c8a <BSP_AUDIO_IN_Init+0x176>
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	691a      	ldr	r2, [r3, #16]
 8000c74:	4613      	mov	r3, r2
 8000c76:	011b      	lsls	r3, r3, #4
 8000c78:	1a9b      	subs	r3, r3, r2
 8000c7a:	011b      	lsls	r3, r3, #4
 8000c7c:	1a9b      	subs	r3, r3, r2
 8000c7e:	4a5f      	ldr	r2, [pc, #380]	; (8000dfc <BSP_AUDIO_IN_Init+0x2e8>)
 8000c80:	fba2 2303 	umull	r2, r3, r2, r3
 8000c84:	095b      	lsrs	r3, r3, #5
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	e000      	b.n	8000c8c <BSP_AUDIO_IN_Init+0x178>
 8000c8a:	23ef      	movs	r3, #239	; 0xef
 8000c8c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
            /* Initialize the codec internal registers */
            if(Audio_Drv->Init(Audio_CompObj, &codec_init) < 0)
 8000c90:	4b5b      	ldr	r3, [pc, #364]	; (8000e00 <BSP_AUDIO_IN_Init+0x2ec>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4a5b      	ldr	r2, [pc, #364]	; (8000e04 <BSP_AUDIO_IN_Init+0x2f0>)
 8000c98:	6812      	ldr	r2, [r2, #0]
 8000c9a:	f107 0184 	add.w	r1, r7, #132	; 0x84
 8000c9e:	4610      	mov	r0, r2
 8000ca0:	4798      	blx	r3
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	da04      	bge.n	8000cb2 <BSP_AUDIO_IN_Init+0x19e>
            {
              ret = BSP_ERROR_COMPONENT_FAILURE;
 8000ca8:	f06f 0304 	mvn.w	r3, #4
 8000cac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000cb0:	e206      	b.n	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
            }
            else
            {
              /* Update audio in context state */
              Audio_In_Ctx[PDM].State = AUDIO_IN_STATE_STOP;
 8000cb2:	4b4b      	ldr	r3, [pc, #300]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000cb4:	2202      	movs	r2, #2
 8000cb6:	655a      	str	r2, [r3, #84]	; 0x54
 8000cb8:	e202      	b.n	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
          }
#endif  /*USE_AUDIO_CODEC_WM8994 == 1)*/
        }
      }
    }
    else if(Instance == 1)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d14f      	bne.n	8000d60 <BSP_AUDIO_IN_Init+0x24c>
    {
      if(Audio_In_Ctx[PDM].Device != AUDIO_IN_DEVICE_DIGITAL_MIC1)
 8000cc0:	4b47      	ldr	r3, [pc, #284]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cc4:	2b10      	cmp	r3, #16
 8000cc6:	d004      	beq.n	8000cd2 <BSP_AUDIO_IN_Init+0x1be>
      {
        ret = BSP_ERROR_WRONG_PARAM;
 8000cc8:	f06f 0301 	mvn.w	r3, #1
 8000ccc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000cd0:	e1f6      	b.n	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
      }
      else
      {
      /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */
      if(MX_SAI4_ClockConfig(&haudio_in_sai[PDM], AudioInit->SampleRate) != HAL_OK)
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	4842      	ldr	r0, [pc, #264]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000cda:	f000 fa29 	bl	8001130 <MX_SAI4_ClockConfig>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d002      	beq.n	8000cea <BSP_AUDIO_IN_Init+0x1d6>
      {
        return BSP_ERROR_CLOCK_FAILURE;
 8000ce4:	f06f 0308 	mvn.w	r3, #8
 8000ce8:	e1ef      	b.n	80010ca <BSP_AUDIO_IN_Init+0x5b6>
      }
      haudio_in_sai[PDM].Instance = AUDIO_IN_SAI_PDMx;
 8000cea:	4b3f      	ldr	r3, [pc, #252]	; (8000de8 <BSP_AUDIO_IN_Init+0x2d4>)
 8000cec:	4a46      	ldr	r2, [pc, #280]	; (8000e08 <BSP_AUDIO_IN_Init+0x2f4>)
 8000cee:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        {
          return BSP_ERROR_PERIPH_FAILURE;
        }
      }
#else
      SAI_MspInit(&haudio_in_sai[PDM]);
 8000cf2:	483c      	ldr	r0, [pc, #240]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000cf4:	f7ff fc94 	bl	8000620 <SAI_MspInit>
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 1U) */
      MX_SAI_Config mx_config;

      /* Prepare haudio_in_sai handle */
      mx_config.MonoStereoMode    = SAI_STEREOMODE;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
      mx_config.DataSize          = SAI_DATASIZE_16;
 8000cfc:	2380      	movs	r3, #128	; 0x80
 8000cfe:	613b      	str	r3, [r7, #16]
      mx_config.FrameLength       = 16;
 8000d00:	2310      	movs	r3, #16
 8000d02:	62bb      	str	r3, [r7, #40]	; 0x28
      mx_config.ActiveFrameLength = 1;
 8000d04:	2301      	movs	r3, #1
 8000d06:	62fb      	str	r3, [r7, #44]	; 0x2c
      mx_config.OutputDrive       = SAI_OUTPUTDRIVE_DISABLE;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	623b      	str	r3, [r7, #32]
      mx_config.SlotActive        = SAI_SLOTACTIVE_0;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	633b      	str	r3, [r7, #48]	; 0x30
      mx_config.AudioFrequency    = Audio_In_Ctx[PDM].SampleRate*8;
 8000d10:	4b33      	ldr	r3, [pc, #204]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d14:	00db      	lsls	r3, r3, #3
 8000d16:	60bb      	str	r3, [r7, #8]
      mx_config.AudioMode         = SAI_MODEMASTER_RX;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	60fb      	str	r3, [r7, #12]
      mx_config.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	61bb      	str	r3, [r7, #24]
      mx_config.Synchro           = SAI_ASYNCHRONOUS;
 8000d20:	2300      	movs	r3, #0
 8000d22:	61fb      	str	r3, [r7, #28]
      mx_config.SynchroExt        = SAI_SYNCEXT_DISABLE;
 8000d24:	2300      	movs	r3, #0
 8000d26:	627b      	str	r3, [r7, #36]	; 0x24

      if(MX_SAI4_Block_A_Init(&haudio_in_sai[PDM], &mx_config) != HAL_OK)
 8000d28:	f107 0308 	add.w	r3, r7, #8
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	482d      	ldr	r0, [pc, #180]	; (8000de4 <BSP_AUDIO_IN_Init+0x2d0>)
 8000d30:	f000 fb4a 	bl	80013c8 <MX_SAI4_Block_A_Init>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d002      	beq.n	8000d40 <BSP_AUDIO_IN_Init+0x22c>
      {
        /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
        return BSP_ERROR_PERIPH_FAILURE;
 8000d3a:	f06f 0303 	mvn.w	r3, #3
 8000d3e:	e1c4      	b.n	80010ca <BSP_AUDIO_IN_Init+0x5b6>
      {
        return BSP_ERROR_PERIPH_FAILURE;
      }
#endif /* (USE_HAL_SAI_REGISTER_CALLBACKS == 1U) */
#if (USE_BSP_PDM_LIB_FEATURE > 0U)
      if(BSP_AUDIO_IN_PDMToPCM_Init(Instance, AudioInit->SampleRate, Audio_In_Ctx[PDM].ChannelsNbr, Audio_In_Ctx[PDM].ChannelsNbr) != BSP_ERROR_NONE)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	6859      	ldr	r1, [r3, #4]
 8000d44:	4b26      	ldr	r3, [pc, #152]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000d46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d48:	4b25      	ldr	r3, [pc, #148]	; (8000de0 <BSP_AUDIO_IN_Init+0x2cc>)
 8000d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4c:	6878      	ldr	r0, [r7, #4]
 8000d4e:	f000 fbc1 	bl	80014d4 <BSP_AUDIO_IN_PDMToPCM_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	f000 81b3 	beq.w	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
      {
        return BSP_ERROR_NO_INIT;
 8000d5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d5e:	e1b4      	b.n	80010ca <BSP_AUDIO_IN_Init+0x5b6>
#endif
    }
    }
    else /* (Instance == 2U) */
    {
      DFSDM_Filter_TypeDef* FilterInstnace[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_MIC1_FILTER, AUDIO_DFSDMx_MIC2_FILTER,AUDIO_DFSDMx_MIC3_FILTER,AUDIO_DFSDMx_MIC4_FILTER};
 8000d60:	4b2a      	ldr	r3, [pc, #168]	; (8000e0c <BSP_AUDIO_IN_Init+0x2f8>)
 8000d62:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000d66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      DFSDM_Channel_TypeDef* ChannelInstance[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_MIC1_CHANNEL, AUDIO_DFSDMx_MIC2_CHANNEL,AUDIO_DFSDMx_MIC3_CHANNEL,AUDIO_DFSDMx_MIC4_CHANNEL};
 8000d6c:	4b28      	ldr	r3, [pc, #160]	; (8000e10 <BSP_AUDIO_IN_Init+0x2fc>)
 8000d6e:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8000d72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      uint32_t DigitalMicPins[DFSDM_MIC_NUMBER] = {DFSDM_CHANNEL_SAME_CHANNEL_PINS, DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS, DFSDM_CHANNEL_SAME_CHANNEL_PINS, DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS};
 8000d78:	4b26      	ldr	r3, [pc, #152]	; (8000e14 <BSP_AUDIO_IN_Init+0x300>)
 8000d7a:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000d7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      uint32_t DigitalMicType[DFSDM_MIC_NUMBER] = {DFSDM_CHANNEL_SPI_RISING, DFSDM_CHANNEL_SPI_FALLING, DFSDM_CHANNEL_SPI_RISING, DFSDM_CHANNEL_SPI_FALLING};
 8000d84:	4b24      	ldr	r3, [pc, #144]	; (8000e18 <BSP_AUDIO_IN_Init+0x304>)
 8000d86:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8000d8a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d8c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      uint32_t Channel4Filter[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_MIC1_CHANNEL_FOR_FILTER, AUDIO_DFSDMx_MIC2_CHANNEL_FOR_FILTER,AUDIO_DFSDMx_MIC3_CHANNEL_FOR_FILTER,AUDIO_DFSDMx_MIC4_CHANNEL_FOR_FILTER};
 8000d90:	4b22      	ldr	r3, [pc, #136]	; (8000e1c <BSP_AUDIO_IN_Init+0x308>)
 8000d92:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8000d96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      MX_DFSDM_Config dfsdm_config;

      /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
      if(MX_DFSDM1_ClockConfig(&haudio_in_dfsdm_channel[0], AudioInit->SampleRate) != HAL_OK)
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	4619      	mov	r1, r3
 8000da2:	481f      	ldr	r0, [pc, #124]	; (8000e20 <BSP_AUDIO_IN_Init+0x30c>)
 8000da4:	f000 f99c 	bl	80010e0 <MX_DFSDM1_ClockConfig>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d003      	beq.n	8000db6 <BSP_AUDIO_IN_Init+0x2a2>
      {
        ret = BSP_ERROR_CLOCK_FAILURE;
 8000dae:	f06f 0308 	mvn.w	r3, #8
 8000db2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
      }

      if(ret == BSP_ERROR_NONE)
 8000db6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	f040 8180 	bne.w	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
          {
            ret = BSP_ERROR_PERIPH_FAILURE;
          }
        }
#else
        DFSDM_FilterMspInit(&haudio_in_dfsdm_filter[PDM]);
 8000dc0:	4818      	ldr	r0, [pc, #96]	; (8000e24 <BSP_AUDIO_IN_Init+0x310>)
 8000dc2:	f000 fd79 	bl	80018b8 <DFSDM_FilterMspInit>
        DFSDM_ChannelMspInit(&haudio_in_dfsdm_channel[PDM]);
 8000dc6:	4818      	ldr	r0, [pc, #96]	; (8000e28 <BSP_AUDIO_IN_Init+0x314>)
 8000dc8:	f000 fcd2 	bl	8001770 <DFSDM_ChannelMspInit>
#endif /* (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1) */
        if(ret == BSP_ERROR_NONE)
 8000dcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	f040 8175 	bne.w	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
        {
          for(i = 0; i < DFSDM_MIC_NUMBER; i ++)
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8000ddc:	e169      	b.n	80010b2 <BSP_AUDIO_IN_Init+0x59e>
 8000dde:	bf00      	nop
 8000de0:	24000c64 	.word	0x24000c64
 8000de4:	240005d0 	.word	0x240005d0
 8000de8:	24000538 	.word	0x24000538
 8000dec:	40015804 	.word	0x40015804
 8000df0:	240004a0 	.word	0x240004a0
 8000df4:	40015824 	.word	0x40015824
 8000df8:	24000c40 	.word	0x24000c40
 8000dfc:	51eb851f 	.word	0x51eb851f
 8000e00:	24000668 	.word	0x24000668
 8000e04:	2400049c 	.word	0x2400049c
 8000e08:	58005404 	.word	0x58005404
 8000e0c:	0800b560 	.word	0x0800b560
 8000e10:	0800b570 	.word	0x0800b570
 8000e14:	0800b580 	.word	0x0800b580
 8000e18:	0800b590 	.word	0x0800b590
 8000e1c:	0800b5a0 	.word	0x0800b5a0
 8000e20:	24000a10 	.word	0x24000a10
 8000e24:	24000b44 	.word	0x24000b44
 8000e28:	24000a48 	.word	0x24000a48
          {
            dfsdm_config.FilterInstance  = FilterInstnace[i];
 8000e2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000e36:	4413      	add	r3, r2
 8000e38:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8000e3c:	60bb      	str	r3, [r7, #8]
            dfsdm_config.ChannelInstance = ChannelInstance[i];
 8000e3e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e42:	009b      	lsls	r3, r3, #2
 8000e44:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000e48:	4413      	add	r3, r2
 8000e4a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8000e4e:	61bb      	str	r3, [r7, #24]
            dfsdm_config.DigitalMicPins  = DigitalMicPins[i];
 8000e50:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000e5a:	4413      	add	r3, r2
 8000e5c:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8000e60:	61fb      	str	r3, [r7, #28]
            dfsdm_config.DigitalMicType  = DigitalMicType[i];
 8000e62:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e66:	009b      	lsls	r3, r3, #2
 8000e68:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000e6c:	4413      	add	r3, r2
 8000e6e:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 8000e72:	623b      	str	r3, [r7, #32]
            dfsdm_config.Channel4Filter  = Channel4Filter[i];
 8000e74:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 8000e7e:	4413      	add	r3, r2
 8000e80:	f853 3c6c 	ldr.w	r3, [r3, #-108]
 8000e84:	627b      	str	r3, [r7, #36]	; 0x24
            dfsdm_config.RegularTrigger  = DFSDM_FILTER_SW_TRIGGER;
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
            /* MIC2, MIC3 and MIC4 should be synchronized to MIC1 if it's used */
            if((i >= 1U) && (i < 4U) && ((Audio_In_Ctx[PDM].Device & AUDIO_IN_DEVICE_DIGITAL_MIC1) == AUDIO_IN_DEVICE_DIGITAL_MIC1))
 8000e8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d00b      	beq.n	8000eaa <BSP_AUDIO_IN_Init+0x396>
 8000e92:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8000e96:	2b03      	cmp	r3, #3
 8000e98:	d807      	bhi.n	8000eaa <BSP_AUDIO_IN_Init+0x396>
 8000e9a:	4b8e      	ldr	r3, [pc, #568]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e9e:	f003 0310 	and.w	r3, r3, #16
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <BSP_AUDIO_IN_Init+0x396>
            {
              dfsdm_config.RegularTrigger = DFSDM_FILTER_SYNC_TRIGGER;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	60fb      	str	r3, [r7, #12]
            }
            dfsdm_config.SincOrder       = DFSDM_FILTER_ORDER(Audio_In_Ctx[PDM].SampleRate);
 8000eaa:	4b8a      	ldr	r3, [pc, #552]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eae:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8000eb2:	d036      	beq.n	8000f22 <BSP_AUDIO_IN_Init+0x40e>
 8000eb4:	4b87      	ldr	r3, [pc, #540]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eb8:	f642 3211 	movw	r2, #11025	; 0x2b11
 8000ebc:	4293      	cmp	r3, r2
 8000ebe:	d02d      	beq.n	8000f1c <BSP_AUDIO_IN_Init+0x408>
 8000ec0:	4b84      	ldr	r3, [pc, #528]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ec4:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000ec8:	d025      	beq.n	8000f16 <BSP_AUDIO_IN_Init+0x402>
 8000eca:	4b82      	ldr	r3, [pc, #520]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ece:	f245 6222 	movw	r2, #22050	; 0x5622
 8000ed2:	4293      	cmp	r3, r2
 8000ed4:	d01c      	beq.n	8000f10 <BSP_AUDIO_IN_Init+0x3fc>
 8000ed6:	4b7f      	ldr	r3, [pc, #508]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000ed8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eda:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8000ede:	d014      	beq.n	8000f0a <BSP_AUDIO_IN_Init+0x3f6>
 8000ee0:	4b7c      	ldr	r3, [pc, #496]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ee4:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d00b      	beq.n	8000f04 <BSP_AUDIO_IN_Init+0x3f0>
 8000eec:	4b79      	ldr	r3, [pc, #484]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000eee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ef0:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d102      	bne.n	8000efe <BSP_AUDIO_IN_Init+0x3ea>
 8000ef8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000efc:	e013      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000efe:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 8000f02:	e010      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f04:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000f08:	e00d      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f0a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000f0e:	e00a      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f10:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000f14:	e007      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f16:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000f1a:	e004      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f1c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000f20:	e001      	b.n	8000f26 <BSP_AUDIO_IN_Init+0x412>
 8000f22:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000f26:	613b      	str	r3, [r7, #16]
            dfsdm_config.Oversampling    = DFSDM_OVER_SAMPLING(Audio_In_Ctx[PDM].SampleRate);
 8000f28:	4b6a      	ldr	r3, [pc, #424]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f2c:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8000f30:	d030      	beq.n	8000f94 <BSP_AUDIO_IN_Init+0x480>
 8000f32:	4b68      	ldr	r3, [pc, #416]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f36:	f642 3211 	movw	r2, #11025	; 0x2b11
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d027      	beq.n	8000f8e <BSP_AUDIO_IN_Init+0x47a>
 8000f3e:	4b65      	ldr	r3, [pc, #404]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f42:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000f46:	d020      	beq.n	8000f8a <BSP_AUDIO_IN_Init+0x476>
 8000f48:	4b62      	ldr	r3, [pc, #392]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f4c:	f245 6222 	movw	r2, #22050	; 0x5622
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d018      	beq.n	8000f86 <BSP_AUDIO_IN_Init+0x472>
 8000f54:	4b5f      	ldr	r3, [pc, #380]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f58:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8000f5c:	d011      	beq.n	8000f82 <BSP_AUDIO_IN_Init+0x46e>
 8000f5e:	4b5d      	ldr	r3, [pc, #372]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f62:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d009      	beq.n	8000f7e <BSP_AUDIO_IN_Init+0x46a>
 8000f6a:	4b5a      	ldr	r3, [pc, #360]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f6e:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d101      	bne.n	8000f7a <BSP_AUDIO_IN_Init+0x466>
 8000f76:	2320      	movs	r3, #32
 8000f78:	e00e      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f7a:	2310      	movs	r3, #16
 8000f7c:	e00c      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f7e:	2340      	movs	r3, #64	; 0x40
 8000f80:	e00a      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f82:	2340      	movs	r3, #64	; 0x40
 8000f84:	e008      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f86:	2380      	movs	r3, #128	; 0x80
 8000f88:	e006      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f8a:	2380      	movs	r3, #128	; 0x80
 8000f8c:	e004      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f92:	e001      	b.n	8000f98 <BSP_AUDIO_IN_Init+0x484>
 8000f94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f98:	617b      	str	r3, [r7, #20]
            dfsdm_config.ClockDivider    = DFSDM_CLOCK_DIVIDER(Audio_In_Ctx[PDM].SampleRate);
 8000f9a:	4b4e      	ldr	r3, [pc, #312]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f9e:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8000fa2:	d027      	beq.n	8000ff4 <BSP_AUDIO_IN_Init+0x4e0>
 8000fa4:	4b4b      	ldr	r3, [pc, #300]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000fa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fa8:	f642 3211 	movw	r2, #11025	; 0x2b11
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d01f      	beq.n	8000ff0 <BSP_AUDIO_IN_Init+0x4dc>
 8000fb0:	4b48      	ldr	r3, [pc, #288]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fb4:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000fb8:	d018      	beq.n	8000fec <BSP_AUDIO_IN_Init+0x4d8>
 8000fba:	4b46      	ldr	r3, [pc, #280]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fbe:	f245 6222 	movw	r2, #22050	; 0x5622
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d010      	beq.n	8000fe8 <BSP_AUDIO_IN_Init+0x4d4>
 8000fc6:	4b43      	ldr	r3, [pc, #268]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fca:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 8000fce:	d009      	beq.n	8000fe4 <BSP_AUDIO_IN_Init+0x4d0>
 8000fd0:	4b40      	ldr	r3, [pc, #256]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000fd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fd4:	f64a 4244 	movw	r2, #44100	; 0xac44
 8000fd8:	4293      	cmp	r3, r2
 8000fda:	d101      	bne.n	8000fe0 <BSP_AUDIO_IN_Init+0x4cc>
 8000fdc:	2304      	movs	r3, #4
 8000fde:	e00a      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000fe0:	2320      	movs	r3, #32
 8000fe2:	e008      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000fe4:	2318      	movs	r3, #24
 8000fe6:	e006      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000fe8:	2304      	movs	r3, #4
 8000fea:	e004      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000fec:	2318      	movs	r3, #24
 8000fee:	e002      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000ff0:	2304      	movs	r3, #4
 8000ff2:	e000      	b.n	8000ff6 <BSP_AUDIO_IN_Init+0x4e2>
 8000ff4:	2318      	movs	r3, #24
 8000ff6:	62bb      	str	r3, [r7, #40]	; 0x28
            dfsdm_config.RightBitShift   = DFSDM_MIC_BIT_SHIFT(Audio_In_Ctx[PDM].SampleRate);
 8000ff8:	4b36      	ldr	r3, [pc, #216]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8000ffa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ffc:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8001000:	d027      	beq.n	8001052 <BSP_AUDIO_IN_Init+0x53e>
 8001002:	4b34      	ldr	r3, [pc, #208]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8001004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001006:	f642 3211 	movw	r2, #11025	; 0x2b11
 800100a:	4293      	cmp	r3, r2
 800100c:	d01f      	beq.n	800104e <BSP_AUDIO_IN_Init+0x53a>
 800100e:	4b31      	ldr	r3, [pc, #196]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8001010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001012:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8001016:	d018      	beq.n	800104a <BSP_AUDIO_IN_Init+0x536>
 8001018:	4b2e      	ldr	r3, [pc, #184]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 800101a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800101c:	f245 6222 	movw	r2, #22050	; 0x5622
 8001020:	4293      	cmp	r3, r2
 8001022:	d010      	beq.n	8001046 <BSP_AUDIO_IN_Init+0x532>
 8001024:	4b2b      	ldr	r3, [pc, #172]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8001026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001028:	f5b3 4ffa 	cmp.w	r3, #32000	; 0x7d00
 800102c:	d009      	beq.n	8001042 <BSP_AUDIO_IN_Init+0x52e>
 800102e:	4b29      	ldr	r3, [pc, #164]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 8001030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001032:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001036:	4293      	cmp	r3, r2
 8001038:	d101      	bne.n	800103e <BSP_AUDIO_IN_Init+0x52a>
 800103a:	2300      	movs	r3, #0
 800103c:	e00a      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 800103e:	2302      	movs	r3, #2
 8001040:	e008      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 8001042:	2306      	movs	r3, #6
 8001044:	e006      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 8001046:	2303      	movs	r3, #3
 8001048:	e004      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 800104a:	2303      	movs	r3, #3
 800104c:	e002      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 800104e:	2306      	movs	r3, #6
 8001050:	e000      	b.n	8001054 <BSP_AUDIO_IN_Init+0x540>
 8001052:	2305      	movs	r3, #5
 8001054:	62fb      	str	r3, [r7, #44]	; 0x2c

            if(((AudioInit->Device >> i) & AUDIO_IN_DEVICE_DIGITAL_MIC1) == AUDIO_IN_DEVICE_DIGITAL_MIC1)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800105e:	fa22 f303 	lsr.w	r3, r2, r3
 8001062:	f003 0310 	and.w	r3, r3, #16
 8001066:	2b00      	cmp	r3, #0
 8001068:	d01a      	beq.n	80010a0 <BSP_AUDIO_IN_Init+0x58c>
            {
              /* Default configuration of DFSDM filters and channels */
              if(MX_DFSDM1_Init(&haudio_in_dfsdm_filter[i], &haudio_in_dfsdm_channel[i], &dfsdm_config) != HAL_OK)
 800106a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800106e:	2254      	movs	r2, #84	; 0x54
 8001070:	fb02 f303 	mul.w	r3, r2, r3
 8001074:	4a18      	ldr	r2, [pc, #96]	; (80010d8 <BSP_AUDIO_IN_Init+0x5c4>)
 8001076:	1898      	adds	r0, r3, r2
 8001078:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800107c:	4613      	mov	r3, r2
 800107e:	00db      	lsls	r3, r3, #3
 8001080:	1a9b      	subs	r3, r3, r2
 8001082:	00db      	lsls	r3, r3, #3
 8001084:	4a15      	ldr	r2, [pc, #84]	; (80010dc <BSP_AUDIO_IN_Init+0x5c8>)
 8001086:	4413      	add	r3, r2
 8001088:	f107 0208 	add.w	r2, r7, #8
 800108c:	4619      	mov	r1, r3
 800108e:	f000 f894 	bl	80011ba <MX_DFSDM1_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d003      	beq.n	80010a0 <BSP_AUDIO_IN_Init+0x58c>
              {
                /* Return BSP_ERROR_PERIPH_FAILURE when operations are not correctly done */
                ret = BSP_ERROR_PERIPH_FAILURE;
 8001098:	f06f 0303 	mvn.w	r3, #3
 800109c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                  ret = BSP_ERROR_PERIPH_FAILURE;
                }
              }
#endif /* (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1) */
            }
            if(ret != BSP_ERROR_NONE)
 80010a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d10a      	bne.n	80010be <BSP_AUDIO_IN_Init+0x5aa>
          for(i = 0; i < DFSDM_MIC_NUMBER; i ++)
 80010a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80010ac:	3301      	adds	r3, #1
 80010ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80010b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80010b6:	2b03      	cmp	r3, #3
 80010b8:	f67f aeb8 	bls.w	8000e2c <BSP_AUDIO_IN_Init+0x318>
 80010bc:	e000      	b.n	80010c0 <BSP_AUDIO_IN_Init+0x5ac>
            {
              break;
 80010be:	bf00      	nop
        }
      }
    }

    /* Update BSP AUDIO IN state */
    Audio_In_Ctx[PDM].State = AUDIO_IN_STATE_STOP;
 80010c0:	4b04      	ldr	r3, [pc, #16]	; (80010d4 <BSP_AUDIO_IN_Init+0x5c0>)
 80010c2:	2202      	movs	r2, #2
 80010c4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Return BSP status */
  return ret;
 80010c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	37a4      	adds	r7, #164	; 0xa4
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd90      	pop	{r4, r7, pc}
 80010d2:	bf00      	nop
 80010d4:	24000c64 	.word	0x24000c64
 80010d8:	24000af0 	.word	0x24000af0
 80010dc:	24000a10 	.word	0x24000a10

080010e0 <MX_DFSDM1_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_IN_Init()
  *         Being __weak it can be overwritten by the application
  * @retval HAL_status
  */
__weak HAL_StatusTypeDef MX_DFSDM1_ClockConfig(DFSDM_Channel_HandleTypeDef *hDfsdmChannel, uint32_t SampleRate)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b0b0      	sub	sp, #192	; 0xc0
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hDfsdmChannel);

  HAL_StatusTypeDef ret = HAL_OK;
 80010ea:	2300      	movs	r3, #0
 80010ec:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 80010f0:	f107 0308 	add.w	r3, r7, #8
 80010f4:	4618      	mov	r0, r3
 80010f6:	f005 fe5f 	bl	8006db8 <HAL_RCCEx_GetPeriphCLKConfig>

  /* Configure the PLL2 according to the requested audio frequency if not already done by other instances */
  if ((Audio_Out_Ctx[0].State == AUDIO_OUT_STATE_RESET) && (Audio_In_Ctx[0].State == AUDIO_IN_STATE_RESET))
 80010fa:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <MX_DFSDM1_ClockConfig+0x44>)
 80010fc:	69db      	ldr	r3, [r3, #28]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d10a      	bne.n	8001118 <MX_DFSDM1_ClockConfig+0x38>
 8001102:	4b09      	ldr	r3, [pc, #36]	; (8001128 <MX_DFSDM1_ClockConfig+0x48>)
 8001104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001106:	2b00      	cmp	r3, #0
 8001108:	d106      	bne.n	8001118 <MX_DFSDM1_ClockConfig+0x38>
  {
    ret = MX_SAI1_ClockConfig(&haudio_in_sai[0], SampleRate);
 800110a:	6839      	ldr	r1, [r7, #0]
 800110c:	4807      	ldr	r0, [pc, #28]	; (800112c <MX_DFSDM1_ClockConfig+0x4c>)
 800110e:	f7ff fa29 	bl	8000564 <MX_SAI1_ClockConfig>
 8001112:	4603      	mov	r3, r0
 8001114:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
  }

  return ret;
 8001118:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
}
 800111c:	4618      	mov	r0, r3
 800111e:	37c0      	adds	r7, #192	; 0xc0
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	24000c40 	.word	0x24000c40
 8001128:	24000c64 	.word	0x24000c64
 800112c:	24000538 	.word	0x24000538

08001130 <MX_SAI4_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SAI4_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t SampleRate)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b0b0      	sub	sp, #192	; 0xc0
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsai);

  HAL_StatusTypeDef ret = HAL_OK;
 800113a:	2300      	movs	r3, #0
 800113c:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;
  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8001140:	f107 0308 	add.w	r3, r7, #8
 8001144:	4618      	mov	r0, r3
 8001146:	f005 fe37 	bl	8006db8 <HAL_RCCEx_GetPeriphCLKConfig>

  /* Set the PLL configuration according to the audio frequency */
  if((SampleRate == AUDIO_FREQUENCY_11K) || (SampleRate == AUDIO_FREQUENCY_22K) || (SampleRate == AUDIO_FREQUENCY_44K))
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	f642 3211 	movw	r2, #11025	; 0x2b11
 8001150:	4293      	cmp	r3, r2
 8001152:	d009      	beq.n	8001168 <MX_SAI4_ClockConfig+0x38>
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	f245 6222 	movw	r2, #22050	; 0x5622
 800115a:	4293      	cmp	r3, r2
 800115c:	d004      	beq.n	8001168 <MX_SAI4_ClockConfig+0x38>
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	f64a 4244 	movw	r2, #44100	; 0xac44
 8001164:	4293      	cmp	r3, r2
 8001166:	d105      	bne.n	8001174 <MX_SAI4_ClockConfig+0x44>
  {
    rcc_ex_clk_init_struct.PLL2.PLL2P = 24;
 8001168:	2318      	movs	r3, #24
 800116a:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.PLL2.PLL2N = 271;
 800116c:	f240 130f 	movw	r3, #271	; 0x10f
 8001170:	613b      	str	r3, [r7, #16]
 8001172:	e004      	b.n	800117e <MX_SAI4_ClockConfig+0x4e>
  }
  else /* AUDIO_FREQUENCY_8K, AUDIO_FREQUENCY_16K, AUDIO_FREQUENCY_32K, AUDIO_FREQUENCY_48K, AUDIO_FREQUENCY_96K */
  {
    rcc_ex_clk_init_struct.PLL2.PLL2P = 7;
 8001174:	2307      	movs	r3, #7
 8001176:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.PLL2.PLL2N = 344;
 8001178:	f44f 73ac 	mov.w	r3, #344	; 0x158
 800117c:	613b      	str	r3, [r7, #16]
  }

  /* SAI clock config */
  rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI4A;
 800117e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001182:	60bb      	str	r3, [r7, #8]
  rcc_ex_clk_init_struct.Sai4AClockSelection = RCC_SAI4ACLKSOURCE_PLL2;
 8001184:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001188:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  rcc_ex_clk_init_struct.PLL2.PLL2Q = 1;
 800118c:	2301      	movs	r3, #1
 800118e:	61bb      	str	r3, [r7, #24]
  rcc_ex_clk_init_struct.PLL2.PLL2R = 1;
 8001190:	2301      	movs	r3, #1
 8001192:	61fb      	str	r3, [r7, #28]
  rcc_ex_clk_init_struct.PLL2.PLL2M = 25;
 8001194:	2319      	movs	r3, #25
 8001196:	60fb      	str	r3, [r7, #12]
  if(HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct) != HAL_OK)
 8001198:	f107 0308 	add.w	r3, r7, #8
 800119c:	4618      	mov	r0, r3
 800119e:	f004 ff11 	bl	8005fc4 <HAL_RCCEx_PeriphCLKConfig>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d002      	beq.n	80011ae <MX_SAI4_ClockConfig+0x7e>
  {
    ret = HAL_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
  }

  return ret;
 80011ae:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	37c0      	adds	r7, #192	; 0xc0
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <MX_DFSDM1_Init>:
  *           1MHZ < CLK(micro) < 3.2MHZ (TYP 2.4MHZ for MP34DT01TR)
  *         - Oversampling = CLK(input DFSDM)/(Clock_Divider * AudioFreq)
  * @retval HAL_status
  */
__weak HAL_StatusTypeDef MX_DFSDM1_Init(DFSDM_Filter_HandleTypeDef *hDfsdmFilter, DFSDM_Channel_HandleTypeDef *hDfsdmChannel, MX_DFSDM_Config *MXConfig)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b084      	sub	sp, #16
 80011be:	af00      	add	r7, sp, #0
 80011c0:	60f8      	str	r0, [r7, #12]
 80011c2:	60b9      	str	r1, [r7, #8]
 80011c4:	607a      	str	r2, [r7, #4]
  /* MIC filters  initialization */
  hDfsdmFilter->Instance                          = MXConfig->FilterInstance;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	601a      	str	r2, [r3, #0]
  hDfsdmFilter->Init.RegularParam.Trigger         = MXConfig->RegularTrigger;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685a      	ldr	r2, [r3, #4]
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	605a      	str	r2, [r3, #4]
  hDfsdmFilter->Init.RegularParam.FastMode        = ENABLE;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	2201      	movs	r2, #1
 80011da:	721a      	strb	r2, [r3, #8]
  hDfsdmFilter->Init.RegularParam.DmaMode         = ENABLE;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	2201      	movs	r2, #1
 80011e0:	725a      	strb	r2, [r3, #9]
  hDfsdmFilter->Init.InjectedParam.Trigger        = DFSDM_FILTER_SW_TRIGGER;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	2200      	movs	r2, #0
 80011e6:	60da      	str	r2, [r3, #12]
  hDfsdmFilter->Init.InjectedParam.ScanMode       = DISABLE;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	2200      	movs	r2, #0
 80011ec:	741a      	strb	r2, [r3, #16]
  hDfsdmFilter->Init.InjectedParam.DmaMode        = DISABLE;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	2200      	movs	r2, #0
 80011f2:	745a      	strb	r2, [r3, #17]
  hDfsdmFilter->Init.InjectedParam.ExtTrigger     = DFSDM_FILTER_EXT_TRIG_TIM8_TRGO;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011fa:	615a      	str	r2, [r3, #20]
  hDfsdmFilter->Init.InjectedParam.ExtTriggerEdge = DFSDM_FILTER_EXT_TRIG_BOTH_EDGES;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 8001202:	619a      	str	r2, [r3, #24]
  hDfsdmFilter->Init.FilterParam.SincOrder        = MXConfig->SincOrder;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	689a      	ldr	r2, [r3, #8]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	61da      	str	r2, [r3, #28]
  hDfsdmFilter->Init.FilterParam.Oversampling     = MXConfig->Oversampling;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68da      	ldr	r2, [r3, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	621a      	str	r2, [r3, #32]
  hDfsdmFilter->Init.FilterParam.IntOversampling  = 1;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	2201      	movs	r2, #1
 8001218:	625a      	str	r2, [r3, #36]	; 0x24

  if(HAL_DFSDM_FilterInit(hDfsdmFilter) != HAL_OK)
 800121a:	68f8      	ldr	r0, [r7, #12]
 800121c:	f001 f882 	bl	8002324 <HAL_DFSDM_FilterInit>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_DFSDM1_Init+0x70>
  {
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e042      	b.n	80012b0 <MX_DFSDM1_Init+0xf6>
  }

  /* MIC channels initialization */
  hDfsdmChannel->Instance                      = MXConfig->ChannelInstance;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	691a      	ldr	r2, [r3, #16]
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	601a      	str	r2, [r3, #0]
  hDfsdmChannel->Init.OutputClock.Activation   = ENABLE;
 8001232:	68bb      	ldr	r3, [r7, #8]
 8001234:	2201      	movs	r2, #1
 8001236:	711a      	strb	r2, [r3, #4]
  hDfsdmChannel->Init.OutputClock.Selection    = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800123e:	609a      	str	r2, [r3, #8]
  hDfsdmChannel->Init.OutputClock.Divider      = MXConfig->ClockDivider;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6a1a      	ldr	r2, [r3, #32]
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	60da      	str	r2, [r3, #12]
  hDfsdmChannel->Init.Input.Multiplexer        = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  hDfsdmChannel->Init.Input.DataPacking        = DFSDM_CHANNEL_STANDARD_MODE;
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	2200      	movs	r2, #0
 8001252:	615a      	str	r2, [r3, #20]
  hDfsdmChannel->Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	2204      	movs	r2, #4
 8001258:	621a      	str	r2, [r3, #32]
  hDfsdmChannel->Init.Awd.FilterOrder          = DFSDM_CHANNEL_SINC1_ORDER;
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001260:	625a      	str	r2, [r3, #36]	; 0x24
  hDfsdmChannel->Init.Awd.Oversampling         = 10;
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	220a      	movs	r2, #10
 8001266:	629a      	str	r2, [r3, #40]	; 0x28
  hDfsdmChannel->Init.Offset                   = 0;
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	2200      	movs	r2, #0
 800126c:	62da      	str	r2, [r3, #44]	; 0x2c
  hDfsdmChannel->Init.RightBitShift            = MXConfig->RightBitShift;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	631a      	str	r2, [r3, #48]	; 0x30
  hDfsdmChannel->Init.Input.Pins               = MXConfig->DigitalMicPins;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	695a      	ldr	r2, [r3, #20]
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	619a      	str	r2, [r3, #24]
  hDfsdmChannel->Init.SerialInterface.Type     = MXConfig->DigitalMicType;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	699a      	ldr	r2, [r3, #24]
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	61da      	str	r2, [r3, #28]

  if(HAL_OK != HAL_DFSDM_ChannelInit(hDfsdmChannel))
 8001286:	68b8      	ldr	r0, [r7, #8]
 8001288:	f000 ff84 	bl	8002194 <HAL_DFSDM_ChannelInit>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_DFSDM1_Init+0xdc>
  {
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e00c      	b.n	80012b0 <MX_DFSDM1_Init+0xf6>
  }

  /* Configure injected channel */
  if(HAL_DFSDM_FilterConfigRegChannel(hDfsdmFilter, MXConfig->Channel4Filter, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	2201      	movs	r2, #1
 800129c:	4619      	mov	r1, r3
 800129e:	68f8      	ldr	r0, [r7, #12]
 80012a0:	f001 f926 	bl	80024f0 <HAL_DFSDM_FilterConfigRegChannel>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_DFSDM1_Init+0xf4>
  {
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e000      	b.n	80012b0 <MX_DFSDM1_Init+0xf6>
  }

  return HAL_OK;
 80012ae:	2300      	movs	r3, #0
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	3710      	adds	r7, #16
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <MX_SAI1_Block_A_Init>:
  * @param  MXConfig SAI configuration structure
  * @note   Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SAI1_Block_A_Init(SAI_HandleTypeDef* hsai, MX_SAI_Config *MXConfig)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80012c2:	2300      	movs	r3, #0
 80012c4:	73fb      	strb	r3, [r7, #15]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(hsai);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80012d4:	601a      	str	r2, [r3, #0]

  /* Configure SAI1_Block_B */
  hsai->Init.AudioFrequency         = MXConfig->AudioFrequency;
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	621a      	str	r2, [r3, #32]
  hsai->Init.MonoStereoMode         = MXConfig->MonoStereoMode;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	68da      	ldr	r2, [r3, #12]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai->Init.AudioMode              = MXConfig->AudioMode;
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	685a      	ldr	r2, [r3, #4]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	605a      	str	r2, [r3, #4]
  hsai->Init.NoDivider              = SAI_MASTERDIVIDER_ENABLE;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2200      	movs	r2, #0
 80012f2:	619a      	str	r2, [r3, #24]
  hsai->Init.Protocol               = SAI_FREE_PROTOCOL;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.DataSize               = MXConfig->DataSize;
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	689a      	ldr	r2, [r3, #8]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->Init.FirstBit               = SAI_FIRSTBIT_MSB;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai->Init.ClockStrobing          = MXConfig->ClockStrobing;
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	691a      	ldr	r2, [r3, #16]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	651a      	str	r2, [r3, #80]	; 0x50
  hsai->Init.Synchro                = MXConfig->Synchro;
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	695a      	ldr	r2, [r3, #20]
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	609a      	str	r2, [r3, #8]
  hsai->Init.OutputDrive            = MXConfig->OutputDrive;
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	699a      	ldr	r2, [r3, #24]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	615a      	str	r2, [r3, #20]
  hsai->Init.FIFOThreshold          = SAI_FIFOTHRESHOLD_1QF;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2201      	movs	r2, #1
 8001324:	61da      	str	r2, [r3, #28]
  hsai->Init.SynchroExt             = MXConfig->SynchroExt;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	69da      	ldr	r2, [r3, #28]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	60da      	str	r2, [r3, #12]
  hsai->Init.CompandingMode         = SAI_NOCOMPANDING;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2200      	movs	r2, #0
 8001332:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.TriState               = SAI_OUTPUT_RELEASED;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2210      	movs	r2, #16
 8001338:	635a      	str	r2, [r3, #52]	; 0x34
  hsai->Init.Mckdiv                 = 0;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2200      	movs	r2, #0
 800133e:	625a      	str	r2, [r3, #36]	; 0x24
  hsai->Init.MckOutput              = SAI_MCK_OUTPUT_ENABLE;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001346:	611a      	str	r2, [r3, #16]
  hsai->Init.MckOverSampling        = SAI_MCK_OVERSAMPLING_DISABLE;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2200      	movs	r2, #0
 800134c:	629a      	str	r2, [r3, #40]	; 0x28
  hsai->Init.PdmInit.Activation     = DISABLE;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2200      	movs	r2, #0
 8001352:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Configure SAI_Block_x Frame */
  hsai->FrameInit.FrameLength       = MXConfig->FrameLength;
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	6a1a      	ldr	r2, [r3, #32]
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->FrameInit.ActiveFrameLength = MXConfig->ActiveFrameLength;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->FrameInit.FSDefinition      = SAI_FS_CHANNEL_IDENTIFICATION;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800136c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSPolarity        = SAI_FS_ACTIVE_LOW;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2200      	movs	r2, #0
 8001372:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->FrameInit.FSOffset          = SAI_FS_BEFOREFIRSTBIT;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800137a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure SAI Block_x Slot */
  hsai->SlotInit.FirstBitOffset     = 0;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	669a      	str	r2, [r3, #104]	; 0x68
  if ((MXConfig->DataSize == AUDIO_RESOLUTION_24B) || (MXConfig->DataSize == AUDIO_RESOLUTION_32B))
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	2b18      	cmp	r3, #24
 8001388:	d003      	beq.n	8001392 <MX_SAI1_Block_A_Init+0xda>
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	2b20      	cmp	r3, #32
 8001390:	d103      	bne.n	800139a <MX_SAI1_Block_A_Init+0xe2>
  {
    hsai->SlotInit.SlotSize         = SAI_SLOTSIZE_32B;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2280      	movs	r2, #128	; 0x80
 8001396:	66da      	str	r2, [r3, #108]	; 0x6c
 8001398:	e002      	b.n	80013a0 <MX_SAI1_Block_A_Init+0xe8>
  }
  else
  {
    hsai->SlotInit.SlotSize         = SAI_SLOTSIZE_16B;
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2240      	movs	r2, #64	; 0x40
 800139e:	66da      	str	r2, [r3, #108]	; 0x6c
  }
  hsai->SlotInit.SlotNumber         = 2;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2202      	movs	r2, #2
 80013a4:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.SlotActive        = MXConfig->SlotActive;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	675a      	str	r2, [r3, #116]	; 0x74

  if(HAL_SAI_Init(hsai) != HAL_OK)
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f006 ffe8 	bl	8008384 <HAL_SAI_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_SAI1_Block_A_Init+0x106>
  {
    ret = HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80013be:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <MX_SAI4_Block_A_Init>:
  * @param  MXConfig SAI configuration structure
  * @note   Being __weak it can be overwritten by the application
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SAI4_Block_A_Init(SAI_HandleTypeDef* hsai, MX_SAI_Config *MXConfig)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80013d2:	2300      	movs	r3, #0
 80013d4:	73fb      	strb	r3, [r7, #15]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(hsai);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80013e4:	601a      	str	r2, [r3, #0]

  /* Configure SAI4_Block_A */
  hsai->Init.AudioFrequency         = MXConfig->AudioFrequency;
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	621a      	str	r2, [r3, #32]
  hsai->Init.MonoStereoMode         = MXConfig->MonoStereoMode;
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	68da      	ldr	r2, [r3, #12]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai->Init.AudioMode              = MXConfig->AudioMode;
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685a      	ldr	r2, [r3, #4]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	605a      	str	r2, [r3, #4]
  hsai->Init.NoDivider              = SAI_MASTERDIVIDER_DISABLE;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001404:	619a      	str	r2, [r3, #24]
  hsai->Init.Protocol               = SAI_FREE_PROTOCOL;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2200      	movs	r2, #0
 800140a:	645a      	str	r2, [r3, #68]	; 0x44
  hsai->Init.DataSize               = MXConfig->DataSize;
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	689a      	ldr	r2, [r3, #8]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->Init.FirstBit               = SAI_FIRSTBIT_LSB;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f44f 7280 	mov.w	r2, #256	; 0x100
 800141a:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai->Init.ClockStrobing          = MXConfig->ClockStrobing;
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	691a      	ldr	r2, [r3, #16]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	651a      	str	r2, [r3, #80]	; 0x50
  hsai->Init.Synchro                = MXConfig->Synchro;
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	695a      	ldr	r2, [r3, #20]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	609a      	str	r2, [r3, #8]
  hsai->Init.OutputDrive            = MXConfig->OutputDrive;
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	699a      	ldr	r2, [r3, #24]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	615a      	str	r2, [r3, #20]
  hsai->Init.FIFOThreshold          = SAI_FIFOTHRESHOLD_1QF;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2201      	movs	r2, #1
 8001438:	61da      	str	r2, [r3, #28]
  hsai->Init.SynchroExt             = MXConfig->SynchroExt;
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	69da      	ldr	r2, [r3, #28]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	60da      	str	r2, [r3, #12]
  hsai->Init.CompandingMode         = SAI_NOCOMPANDING;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2200      	movs	r2, #0
 8001446:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.TriState               = SAI_OUTPUT_RELEASED;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2210      	movs	r2, #16
 800144c:	635a      	str	r2, [r3, #52]	; 0x34
  hsai->Init.Mckdiv                 = 0;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	625a      	str	r2, [r3, #36]	; 0x24
  hsai->Init.PdmInit.Activation     = ENABLE;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2201      	movs	r2, #1
 8001458:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai->Init.PdmInit.MicPairsNbr    = 1;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2201      	movs	r2, #1
 8001460:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai->Init.PdmInit.ClockEnable    = SAI_PDM_CLOCK1_ENABLE;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001468:	641a      	str	r2, [r3, #64]	; 0x40


  /* Configure SAI_Block_x Frame */
  hsai->FrameInit.FrameLength       = MXConfig->FrameLength;
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	6a1a      	ldr	r2, [r3, #32]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->FrameInit.ActiveFrameLength = MXConfig->ActiveFrameLength;
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	659a      	str	r2, [r3, #88]	; 0x58
  hsai->FrameInit.FSDefinition      = SAI_FS_STARTFRAME;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2200      	movs	r2, #0
 800147e:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->FrameInit.FSPolarity        = SAI_FS_ACTIVE_HIGH;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001486:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->FrameInit.FSOffset          = SAI_FS_FIRSTBIT;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure SAI Block_x Slot */
  hsai->SlotInit.FirstBitOffset     = 0;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2200      	movs	r2, #0
 8001492:	669a      	str	r2, [r3, #104]	; 0x68
  hsai->SlotInit.SlotSize           = SAI_SLOTSIZE_DATASIZE;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2200      	movs	r2, #0
 8001498:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai->SlotInit.SlotNumber         = 1;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2201      	movs	r2, #1
 800149e:	671a      	str	r2, [r3, #112]	; 0x70
  hsai->SlotInit.SlotActive        = MXConfig->SlotActive;
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	675a      	str	r2, [r3, #116]	; 0x74

  if(HAL_SAI_Init(hsai) != HAL_OK)
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f006 ff6b 	bl	8008384 <HAL_SAI_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_SAI4_Block_A_Init+0xf0>
  {
    ret = HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	73fb      	strb	r3, [r7, #15]
  }
/* Enable SAI peripheral */
  __HAL_SAI_ENABLE(hsai);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80014c6:	601a      	str	r2, [r3, #0]

  return ret;
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <BSP_AUDIO_IN_PDMToPCM_Init>:
  * @param  ChnlNbrOut Number of desired output audio channels in the  resulting PCM buffer
  * @retval BSP status
  */

int32_t BSP_AUDIO_IN_PDMToPCM_Init(uint32_t Instance, uint32_t AudioFreq, uint32_t ChnlNbrIn, uint32_t ChnlNbrOut)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	60b9      	str	r1, [r7, #8]
 80014de:	607a      	str	r2, [r7, #4]
 80014e0:	603b      	str	r3, [r7, #0]
  uint32_t index = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	617b      	str	r3, [r7, #20]

  if(Instance != 1U)
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d002      	beq.n	80014f2 <BSP_AUDIO_IN_PDMToPCM_Init+0x1e>
  {
    return BSP_ERROR_WRONG_PARAM;
 80014ec:	f06f 0301 	mvn.w	r3, #1
 80014f0:	e085      	b.n	80015fe <BSP_AUDIO_IN_PDMToPCM_Init+0x12a>
  }
  else
  {
    /* Enable CRC peripheral to unlock the PDM library */
    __HAL_RCC_CRC_CLK_ENABLE();
 80014f2:	4b45      	ldr	r3, [pc, #276]	; (8001608 <BSP_AUDIO_IN_PDMToPCM_Init+0x134>)
 80014f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014f8:	4a43      	ldr	r2, [pc, #268]	; (8001608 <BSP_AUDIO_IN_PDMToPCM_Init+0x134>)
 80014fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80014fe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001502:	4b41      	ldr	r3, [pc, #260]	; (8001608 <BSP_AUDIO_IN_PDMToPCM_Init+0x134>)
 8001504:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001508:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800150c:	613b      	str	r3, [r7, #16]
 800150e:	693b      	ldr	r3, [r7, #16]


    for(index = 0; index < ChnlNbrIn; index++)
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	e06e      	b.n	80015f4 <BSP_AUDIO_IN_PDMToPCM_Init+0x120>
    {
      /* Init PDM filters */
      PDM_FilterHandler[index].bit_order  = PDM_FILTER_BIT_ORDER_MSB;
 8001516:	4a3d      	ldr	r2, [pc, #244]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	214c      	movs	r1, #76	; 0x4c
 800151c:	fb01 f303 	mul.w	r3, r1, r3
 8001520:	4413      	add	r3, r2
 8001522:	2201      	movs	r2, #1
 8001524:	801a      	strh	r2, [r3, #0]
      PDM_FilterHandler[index].endianness = PDM_FILTER_ENDIANNESS_LE;
 8001526:	4a39      	ldr	r2, [pc, #228]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	214c      	movs	r1, #76	; 0x4c
 800152c:	fb01 f303 	mul.w	r3, r1, r3
 8001530:	4413      	add	r3, r2
 8001532:	3302      	adds	r3, #2
 8001534:	2200      	movs	r2, #0
 8001536:	801a      	strh	r2, [r3, #0]
      PDM_FilterHandler[index].high_pass_tap = 2122358088;
 8001538:	4a34      	ldr	r2, [pc, #208]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	214c      	movs	r1, #76	; 0x4c
 800153e:	fb01 f303 	mul.w	r3, r1, r3
 8001542:	4413      	add	r3, r2
 8001544:	3304      	adds	r3, #4
 8001546:	4a32      	ldr	r2, [pc, #200]	; (8001610 <BSP_AUDIO_IN_PDMToPCM_Init+0x13c>)
 8001548:	601a      	str	r2, [r3, #0]
      PDM_FilterHandler[index].out_ptr_channels = ChnlNbrOut;
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	b298      	uxth	r0, r3
 800154e:	4a2f      	ldr	r2, [pc, #188]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 8001550:	697b      	ldr	r3, [r7, #20]
 8001552:	214c      	movs	r1, #76	; 0x4c
 8001554:	fb01 f303 	mul.w	r3, r1, r3
 8001558:	4413      	add	r3, r2
 800155a:	330a      	adds	r3, #10
 800155c:	4602      	mov	r2, r0
 800155e:	801a      	strh	r2, [r3, #0]
      PDM_FilterHandler[index].in_ptr_channels  = ChnlNbrIn;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	b298      	uxth	r0, r3
 8001564:	4a29      	ldr	r2, [pc, #164]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	214c      	movs	r1, #76	; 0x4c
 800156a:	fb01 f303 	mul.w	r3, r1, r3
 800156e:	4413      	add	r3, r2
 8001570:	3308      	adds	r3, #8
 8001572:	4602      	mov	r2, r0
 8001574:	801a      	strh	r2, [r3, #0]
      PDM_Filter_Init((PDM_Filter_Handler_t *)(&PDM_FilterHandler[index]));
 8001576:	697b      	ldr	r3, [r7, #20]
 8001578:	224c      	movs	r2, #76	; 0x4c
 800157a:	fb02 f303 	mul.w	r3, r2, r3
 800157e:	4a23      	ldr	r2, [pc, #140]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 8001580:	4413      	add	r3, r2
 8001582:	4618      	mov	r0, r3
 8001584:	f009 fc20 	bl	800adc8 <PDM_Filter_Init>

      /* PDM lib config phase */
      PDM_FilterConfig[index].output_samples_number = AudioFreq/1000;
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	4a22      	ldr	r2, [pc, #136]	; (8001614 <BSP_AUDIO_IN_PDMToPCM_Init+0x140>)
 800158c:	fba2 2303 	umull	r2, r3, r2, r3
 8001590:	099b      	lsrs	r3, r3, #6
 8001592:	b298      	uxth	r0, r3
 8001594:	4920      	ldr	r1, [pc, #128]	; (8001618 <BSP_AUDIO_IN_PDMToPCM_Init+0x144>)
 8001596:	697a      	ldr	r2, [r7, #20]
 8001598:	4613      	mov	r3, r2
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	4413      	add	r3, r2
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	440b      	add	r3, r1
 80015a2:	3302      	adds	r3, #2
 80015a4:	4602      	mov	r2, r0
 80015a6:	801a      	strh	r2, [r3, #0]
      PDM_FilterConfig[index].mic_gain = 24;
 80015a8:	491b      	ldr	r1, [pc, #108]	; (8001618 <BSP_AUDIO_IN_PDMToPCM_Init+0x144>)
 80015aa:	697a      	ldr	r2, [r7, #20]
 80015ac:	4613      	mov	r3, r2
 80015ae:	005b      	lsls	r3, r3, #1
 80015b0:	4413      	add	r3, r2
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	440b      	add	r3, r1
 80015b6:	3304      	adds	r3, #4
 80015b8:	2218      	movs	r2, #24
 80015ba:	801a      	strh	r2, [r3, #0]
      PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 80015bc:	4916      	ldr	r1, [pc, #88]	; (8001618 <BSP_AUDIO_IN_PDMToPCM_Init+0x144>)
 80015be:	697a      	ldr	r2, [r7, #20]
 80015c0:	4613      	mov	r3, r2
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	4413      	add	r3, r2
 80015c6:	005b      	lsls	r3, r3, #1
 80015c8:	440b      	add	r3, r1
 80015ca:	2202      	movs	r2, #2
 80015cc:	801a      	strh	r2, [r3, #0]
      PDM_Filter_setConfig((PDM_Filter_Handler_t *)&PDM_FilterHandler[index], &PDM_FilterConfig[index]);
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	224c      	movs	r2, #76	; 0x4c
 80015d2:	fb02 f303 	mul.w	r3, r2, r3
 80015d6:	4a0d      	ldr	r2, [pc, #52]	; (800160c <BSP_AUDIO_IN_PDMToPCM_Init+0x138>)
 80015d8:	1898      	adds	r0, r3, r2
 80015da:	697a      	ldr	r2, [r7, #20]
 80015dc:	4613      	mov	r3, r2
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	4413      	add	r3, r2
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	4a0c      	ldr	r2, [pc, #48]	; (8001618 <BSP_AUDIO_IN_PDMToPCM_Init+0x144>)
 80015e6:	4413      	add	r3, r2
 80015e8:	4619      	mov	r1, r3
 80015ea:	f009 fcbd 	bl	800af68 <PDM_Filter_setConfig>
    for(index = 0; index < ChnlNbrIn; index++)
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	3301      	adds	r3, #1
 80015f2:	617b      	str	r3, [r7, #20]
 80015f4:	697a      	ldr	r2, [r7, #20]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d38c      	bcc.n	8001516 <BSP_AUDIO_IN_PDMToPCM_Init+0x42>
    }
  }

  return BSP_ERROR_NONE;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3718      	adds	r7, #24
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	58024400 	.word	0x58024400
 800160c:	2400084c 	.word	0x2400084c
 8001610:	7e809d48 	.word	0x7e809d48
 8001614:	10624dd3 	.word	0x10624dd3
 8001618:	240008e4 	.word	0x240008e4

0800161c <BSP_AUDIO_IN_RecordPDM>:
  * @param  pbuf     Main buffer pointer for the recorded data storing
  * @param  Size     Size of the record buffer
  * @retval BSP status
  */
int32_t BSP_AUDIO_IN_RecordPDM(uint32_t Instance, uint8_t* pBuf, uint32_t NbrOfBytes)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8001628:	2300      	movs	r3, #0
 800162a:	617b      	str	r3, [r7, #20]

  if(Instance != 1U)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2b01      	cmp	r3, #1
 8001630:	d003      	beq.n	800163a <BSP_AUDIO_IN_RecordPDM+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001632:	f06f 0301 	mvn.w	r3, #1
 8001636:	617b      	str	r3, [r7, #20]
 8001638:	e011      	b.n	800165e <BSP_AUDIO_IN_RecordPDM+0x42>
  }
  else
  {
    /* Start the process receive DMA */
    if(HAL_SAI_Receive_DMA(&haudio_in_sai[PDM], (uint8_t*)pBuf, (uint16_t)(NbrOfBytes/(Audio_In_Ctx[PDM].BitsPerSample/8U))) != HAL_OK)
 800163a:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <BSP_AUDIO_IN_RecordPDM+0x4c>)
 800163c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800163e:	08db      	lsrs	r3, r3, #3
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	fbb2 f3f3 	udiv	r3, r2, r3
 8001646:	b29b      	uxth	r3, r3
 8001648:	461a      	mov	r2, r3
 800164a:	68b9      	ldr	r1, [r7, #8]
 800164c:	4807      	ldr	r0, [pc, #28]	; (800166c <BSP_AUDIO_IN_RecordPDM+0x50>)
 800164e:	f007 f8ad 	bl	80087ac <HAL_SAI_Receive_DMA>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d002      	beq.n	800165e <BSP_AUDIO_IN_RecordPDM+0x42>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001658:	f06f 0303 	mvn.w	r3, #3
 800165c:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return BSP status */
  return ret;
 800165e:	697b      	ldr	r3, [r7, #20]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	24000c64 	.word	0x24000c64
 800166c:	240005d0 	.word	0x240005d0

08001670 <BSP_AUDIO_IN_IRQHandler>:
  *         - AUDIO_IN_DEVICE_DIGITAL_MIC3
  *         - AUDIO_IN_DEVICE_DIGITAL_MIC4
  * @retval None
  */
void BSP_AUDIO_IN_IRQHandler(uint32_t Instance, uint32_t InputDevice)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
  if(((Instance == 0U) && (InputDevice == AUDIO_IN_DEVICE_DIGITAL_MIC1)) ||\
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d102      	bne.n	8001686 <BSP_AUDIO_IN_IRQHandler+0x16>
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	2b10      	cmp	r3, #16
 8001684:	d00b      	beq.n	800169e <BSP_AUDIO_IN_IRQHandler+0x2e>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d102      	bne.n	8001692 <BSP_AUDIO_IN_IRQHandler+0x22>
     ((Instance == 0U) && (InputDevice == AUDIO_IN_DEVICE_ANALOG_MIC)) ||\
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d005      	beq.n	800169e <BSP_AUDIO_IN_IRQHandler+0x2e>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d109      	bne.n	80016ac <BSP_AUDIO_IN_IRQHandler+0x3c>
     ((Instance == 1U) && (InputDevice == AUDIO_IN_DEVICE_DIGITAL_MIC1)))
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	2b10      	cmp	r3, #16
 800169c:	d106      	bne.n	80016ac <BSP_AUDIO_IN_IRQHandler+0x3c>
  {
    HAL_DMA_IRQHandler(haudio_in_sai[PDM].hdmarx);
 800169e:	4b18      	ldr	r3, [pc, #96]	; (8001700 <BSP_AUDIO_IN_IRQHandler+0x90>)
 80016a0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80016a4:	4618      	mov	r0, r3
 80016a6:	f001 ff2f 	bl	8003508 <HAL_DMA_IRQHandler>
      (InputDevice <= AUDIO_IN_DEVICE_DIGITAL_MIC_LAST))
    {
    HAL_DMA_IRQHandler(haudio_in_dfsdm_filter[POS_VAL(InputDevice)].hdmaReg);
    }
  }
}
 80016aa:	e024      	b.n	80016f6 <BSP_AUDIO_IN_IRQHandler+0x86>
    if((Instance == 2U) && (InputDevice >= AUDIO_IN_DEVICE_DIGITAL_MIC1) &&\
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d121      	bne.n	80016f6 <BSP_AUDIO_IN_IRQHandler+0x86>
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	2b0f      	cmp	r3, #15
 80016b6:	d91e      	bls.n	80016f6 <BSP_AUDIO_IN_IRQHandler+0x86>
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	2b80      	cmp	r3, #128	; 0x80
 80016bc:	d81b      	bhi.n	80016f6 <BSP_AUDIO_IN_IRQHandler+0x86>
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	fa93 f3a3 	rbit	r3, r3
 80016c8:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d101      	bne.n	80016d8 <BSP_AUDIO_IN_IRQHandler+0x68>
  {
    return 32U;
 80016d4:	2320      	movs	r3, #32
 80016d6:	e003      	b.n	80016e0 <BSP_AUDIO_IN_IRQHandler+0x70>
  }
  return __builtin_clz(value);
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	fab3 f383 	clz	r3, r3
 80016de:	b2db      	uxtb	r3, r3
    HAL_DMA_IRQHandler(haudio_in_dfsdm_filter[POS_VAL(InputDevice)].hdmaReg);
 80016e0:	3b04      	subs	r3, #4
 80016e2:	4a08      	ldr	r2, [pc, #32]	; (8001704 <BSP_AUDIO_IN_IRQHandler+0x94>)
 80016e4:	2154      	movs	r1, #84	; 0x54
 80016e6:	fb01 f303 	mul.w	r3, r1, r3
 80016ea:	4413      	add	r3, r2
 80016ec:	3328      	adds	r3, #40	; 0x28
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f001 ff09 	bl	8003508 <HAL_DMA_IRQHandler>
}
 80016f6:	bf00      	nop
 80016f8:	3718      	adds	r7, #24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	24000538 	.word	0x24000538
 8001704:	24000af0 	.word	0x24000af0

08001708 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Half reception complete callback.
  * @param  hsai   SAI handle.
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsai);

  /* Call the record update function to get the first half */
  BSP_AUDIO_IN_HalfTransfer_CallBack(0);
 8001710:	2000      	movs	r0, #0
 8001712:	f000 f819 	bl	8001748 <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_SAI_RxCpltCallback>:
  * @brief  Reception complete callback.
  * @param  hsai   SAI handle.
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b082      	sub	sp, #8
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsai);

  /* Call the record update function to get the second half */
  BSP_AUDIO_IN_TransferComplete_CallBack(0);
 8001726:	2000      	movs	r0, #0
 8001728:	f000 f804 	bl	8001734 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 800172c:	bf00      	nop
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}

08001734 <BSP_AUDIO_IN_TransferComplete_CallBack>:
/**
  * @brief  User callback when record buffer is filled.
  * @retval None
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(uint32_t Instance)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 800173c:	bf00      	nop
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_IN_HalfTransfer_CallBack(uint32_t Instance)
{
 8001748:	b480      	push	{r7}
 800174a:	b083      	sub	sp, #12
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8001750:	bf00      	nop
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(uint32_t Instance)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Instance);

  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <DFSDM_ChannelMspInit>:
  * @brief  Initialize the DFSDM channel MSP.
  * @param  hDfsdmChannel DFSDM Channel handle
  * @retval None
  */
static void DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef *hDfsdmChannel)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08e      	sub	sp, #56	; 0x38
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hDfsdmChannel);

  /* DFSDM pins configuration: DFSDM_CKOUT, DMIC_DATIN pins ------------------*/
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001778:	2302      	movs	r3, #2
 800177a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001780:	2303      	movs	r3, #3
 8001782:	633b      	str	r3, [r7, #48]	; 0x30

  /* Enable DFSDM clock */
  AUDIO_DFSDM1_CLK_ENABLE();
 8001784:	4b49      	ldr	r3, [pc, #292]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 8001786:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800178a:	4a48      	ldr	r2, [pc, #288]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 800178c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001790:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001794:	4b45      	ldr	r3, [pc, #276]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 8001796:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800179a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800179e:	623b      	str	r3, [r7, #32]
 80017a0:	6a3b      	ldr	r3, [r7, #32]

  /* Enable GPIO clock */
  AUDIO_DFSDM1_CKOUT_GPIO_CLK_ENABLE();
 80017a2:	4b42      	ldr	r3, [pc, #264]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 80017a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017a8:	4a40      	ldr	r2, [pc, #256]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 80017aa:	f043 0310 	orr.w	r3, r3, #16
 80017ae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017b2:	4b3e      	ldr	r3, [pc, #248]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 80017b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017b8:	f003 0310 	and.w	r3, r3, #16
 80017bc:	61fb      	str	r3, [r7, #28]
 80017be:	69fb      	ldr	r3, [r7, #28]
  AUDIO_DFSDMx_DATIN_MIC1_GPIO_CLK_ENABLE();
 80017c0:	4b3a      	ldr	r3, [pc, #232]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 80017c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017c6:	4a39      	ldr	r2, [pc, #228]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 80017c8:	f043 0310 	orr.w	r3, r3, #16
 80017cc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017d0:	4b36      	ldr	r3, [pc, #216]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 80017d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017d6:	f003 0310 	and.w	r3, r3, #16
 80017da:	61bb      	str	r3, [r7, #24]
 80017dc:	69bb      	ldr	r3, [r7, #24]
  AUDIO_DFSDMx_DATIN_MIC2_GPIO_CLK_ENABLE();
 80017de:	4b33      	ldr	r3, [pc, #204]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 80017e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017e4:	4a31      	ldr	r2, [pc, #196]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 80017e6:	f043 0310 	orr.w	r3, r3, #16
 80017ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80017ee:	4b2f      	ldr	r3, [pc, #188]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 80017f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80017f4:	f003 0310 	and.w	r3, r3, #16
 80017f8:	617b      	str	r3, [r7, #20]
 80017fa:	697b      	ldr	r3, [r7, #20]
  AUDIO_DFSDMx_DATIN_MIC3_GPIO_CLK_ENABLE();
 80017fc:	4b2b      	ldr	r3, [pc, #172]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 80017fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001802:	4a2a      	ldr	r2, [pc, #168]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 8001804:	f043 0320 	orr.w	r3, r3, #32
 8001808:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800180c:	4b27      	ldr	r3, [pc, #156]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 800180e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001812:	f003 0320 	and.w	r3, r3, #32
 8001816:	613b      	str	r3, [r7, #16]
 8001818:	693b      	ldr	r3, [r7, #16]
  AUDIO_DFSDMx_DATIN_MIC4_GPIO_CLK_ENABLE();
 800181a:	4b24      	ldr	r3, [pc, #144]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 800181c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001820:	4a22      	ldr	r2, [pc, #136]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 8001822:	f043 0320 	orr.w	r3, r3, #32
 8001826:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800182a:	4b20      	ldr	r3, [pc, #128]	; (80018ac <DFSDM_ChannelMspInit+0x13c>)
 800182c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001830:	f003 0320 	and.w	r3, r3, #32
 8001834:	60fb      	str	r3, [r7, #12]
 8001836:	68fb      	ldr	r3, [r7, #12]

  GPIO_InitStruct.Pin = AUDIO_DFSDM1_CKOUT_PIN;
 8001838:	f44f 7300 	mov.w	r3, #512	; 0x200
 800183c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Alternate = AUDIO_DFSDM1_CKOUT_AF;
 800183e:	2303      	movs	r3, #3
 8001840:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(AUDIO_DFSDM1_CKOUT_GPIO_PORT, &GPIO_InitStruct);
 8001842:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001846:	4619      	mov	r1, r3
 8001848:	4819      	ldr	r0, [pc, #100]	; (80018b0 <DFSDM_ChannelMspInit+0x140>)
 800184a:	f003 fa93 	bl	8004d74 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = AUDIO_DFSDMx_DATIN_MIC1_PIN;
 800184e:	2380      	movs	r3, #128	; 0x80
 8001850:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Alternate = AUDIO_DFSDMx_DATIN_MIC1_AF;
 8001852:	2303      	movs	r3, #3
 8001854:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(AUDIO_DFSDMx_DATIN_MIC1_GPIO_PORT, &GPIO_InitStruct);
 8001856:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800185a:	4619      	mov	r1, r3
 800185c:	4814      	ldr	r0, [pc, #80]	; (80018b0 <DFSDM_ChannelMspInit+0x140>)
 800185e:	f003 fa89 	bl	8004d74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = AUDIO_DFSDMx_DATIN_MIC2_PIN;
 8001862:	2380      	movs	r3, #128	; 0x80
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Alternate = AUDIO_DFSDMx_DATIN_MIC2_AF;
 8001866:	2303      	movs	r3, #3
 8001868:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(AUDIO_DFSDMx_DATIN_MIC2_GPIO_PORT, &GPIO_InitStruct);
 800186a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800186e:	4619      	mov	r1, r3
 8001870:	480f      	ldr	r0, [pc, #60]	; (80018b0 <DFSDM_ChannelMspInit+0x140>)
 8001872:	f003 fa7f 	bl	8004d74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = AUDIO_DFSDMx_DATIN_MIC3_PIN;
 8001876:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800187a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Alternate = AUDIO_DFSDMx_DATIN_MIC3_AF;
 800187c:	2303      	movs	r3, #3
 800187e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(AUDIO_DFSDMx_DATIN_MIC3_GPIO_PORT, &GPIO_InitStruct);
 8001880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001884:	4619      	mov	r1, r3
 8001886:	480b      	ldr	r0, [pc, #44]	; (80018b4 <DFSDM_ChannelMspInit+0x144>)
 8001888:	f003 fa74 	bl	8004d74 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = AUDIO_DFSDMx_DATIN_MIC4_PIN;
 800188c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Alternate = AUDIO_DFSDMx_DATIN_MIC4_AF;
 8001892:	2303      	movs	r3, #3
 8001894:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(AUDIO_DFSDMx_DATIN_MIC4_GPIO_PORT, &GPIO_InitStruct);
 8001896:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800189a:	4619      	mov	r1, r3
 800189c:	4805      	ldr	r0, [pc, #20]	; (80018b4 <DFSDM_ChannelMspInit+0x144>)
 800189e:	f003 fa69 	bl	8004d74 <HAL_GPIO_Init>

}
 80018a2:	bf00      	nop
 80018a4:	3738      	adds	r7, #56	; 0x38
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	58024400 	.word	0x58024400
 80018b0:	58021000 	.word	0x58021000
 80018b4:	58021400 	.word	0x58021400

080018b8 <DFSDM_FilterMspInit>:
  * @brief  Initialize the DFSDM filter MSP.
  * @param  hDfsdmFilter DFSDM Filter handle
  * @retval None
  */
static void DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef *hDfsdmFilter)
{
 80018b8:	b590      	push	{r4, r7, lr}
 80018ba:	b0a1      	sub	sp, #132	; 0x84
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t i, mic_num, mic_init[DFSDM_MIC_NUMBER] = {0};
 80018c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
  IRQn_Type AUDIO_DFSDM_DMAx_MIC_IRQHandler[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_DMAx_MIC1_IRQ, AUDIO_DFSDMx_DMAx_MIC2_IRQ, AUDIO_DFSDMx_DMAx_MIC3_IRQ, AUDIO_DFSDMx_DMAx_MIC4_IRQ};
 80018ce:	4a61      	ldr	r2, [pc, #388]	; (8001a54 <DFSDM_FilterMspInit+0x19c>)
 80018d0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018d8:	e883 0003 	stmia.w	r3, {r0, r1}
  DMA_Stream_TypeDef* AUDIO_DFSDMx_DMAx_MIC_STREAM[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_DMAx_MIC1_STREAM, AUDIO_DFSDMx_DMAx_MIC2_STREAM, AUDIO_DFSDMx_DMAx_MIC3_STREAM, AUDIO_DFSDMx_DMAx_MIC4_STREAM};
 80018dc:	4b5e      	ldr	r3, [pc, #376]	; (8001a58 <DFSDM_FilterMspInit+0x1a0>)
 80018de:	f107 0420 	add.w	r4, r7, #32
 80018e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t AUDIO_DFSDMx_DMAx_MIC_REQUEST[DFSDM_MIC_NUMBER] = {AUDIO_DFSDMx_DMAx_MIC1_REQUEST, AUDIO_DFSDMx_DMAx_MIC2_REQUEST, AUDIO_DFSDMx_DMAx_MIC3_REQUEST, AUDIO_DFSDMx_DMAx_MIC4_REQUEST};
 80018e8:	4b5c      	ldr	r3, [pc, #368]	; (8001a5c <DFSDM_FilterMspInit+0x1a4>)
 80018ea:	f107 0410 	add.w	r4, r7, #16
 80018ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hDfsdmFilter);

  /* Enable DFSDM clock */
  AUDIO_DFSDM1_CLK_ENABLE();
 80018f4:	4b5a      	ldr	r3, [pc, #360]	; (8001a60 <DFSDM_FilterMspInit+0x1a8>)
 80018f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80018fa:	4a59      	ldr	r2, [pc, #356]	; (8001a60 <DFSDM_FilterMspInit+0x1a8>)
 80018fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001900:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001904:	4b56      	ldr	r3, [pc, #344]	; (8001a60 <DFSDM_FilterMspInit+0x1a8>)
 8001906:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800190a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DMA clock */
  AUDIO_DFSDM1_DMAx_CLK_ENABLE();
 8001912:	4b53      	ldr	r3, [pc, #332]	; (8001a60 <DFSDM_FilterMspInit+0x1a8>)
 8001914:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001918:	4a51      	ldr	r2, [pc, #324]	; (8001a60 <DFSDM_FilterMspInit+0x1a8>)
 800191a:	f043 0302 	orr.w	r3, r3, #2
 800191e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001922:	4b4f      	ldr	r3, [pc, #316]	; (8001a60 <DFSDM_FilterMspInit+0x1a8>)
 8001924:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001928:	f003 0302 	and.w	r3, r3, #2
 800192c:	60bb      	str	r3, [r7, #8]
 800192e:	68bb      	ldr	r3, [r7, #8]

  for(i = 0; i < DFSDM_MIC_NUMBER; i++)
 8001930:	2300      	movs	r3, #0
 8001932:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001934:	e194      	b.n	8001c60 <DFSDM_FilterMspInit+0x3a8>
 8001936:	2310      	movs	r3, #16
 8001938:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800193c:	fa93 f3a3 	rbit	r3, r3
 8001940:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001942:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001944:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8001946:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001948:	2b00      	cmp	r3, #0
 800194a:	d101      	bne.n	8001950 <DFSDM_FilterMspInit+0x98>
    return 32U;
 800194c:	2320      	movs	r3, #32
 800194e:	e003      	b.n	8001958 <DFSDM_FilterMspInit+0xa0>
  return __builtin_clz(value);
 8001950:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001952:	fab3 f383 	clz	r3, r3
 8001956:	b2db      	uxtb	r3, r3
  {
    if((mic_init[POS_VAL(AUDIO_IN_DEVICE_DIGITAL_MIC1)] != 1U) && ((Audio_In_Ctx[2].Device & AUDIO_IN_DEVICE_DIGITAL_MIC1) == AUDIO_IN_DEVICE_DIGITAL_MIC1))
 8001958:	3b04      	subs	r3, #4
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001960:	4413      	add	r3, r2
 8001962:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d010      	beq.n	800198c <DFSDM_FilterMspInit+0xd4>
 800196a:	4b3e      	ldr	r3, [pc, #248]	; (8001a64 <DFSDM_FilterMspInit+0x1ac>)
 800196c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800196e:	f003 0310 	and.w	r3, r3, #16
 8001972:	2b00      	cmp	r3, #0
 8001974:	d00a      	beq.n	800198c <DFSDM_FilterMspInit+0xd4>
    {
      mic_num = 0U;
 8001976:	2300      	movs	r3, #0
 8001978:	67bb      	str	r3, [r7, #120]	; 0x78
      mic_init[mic_num] = 1;
 800197a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001982:	4413      	add	r3, r2
 8001984:	2201      	movs	r2, #1
 8001986:	f843 2c48 	str.w	r2, [r3, #-72]
 800198a:	e08c      	b.n	8001aa6 <DFSDM_FilterMspInit+0x1ee>
 800198c:	2320      	movs	r3, #32
 800198e:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001990:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001992:	fa93 f3a3 	rbit	r3, r3
 8001996:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8001998:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800199a:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 800199c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d101      	bne.n	80019a6 <DFSDM_FilterMspInit+0xee>
    return 32U;
 80019a2:	2320      	movs	r3, #32
 80019a4:	e003      	b.n	80019ae <DFSDM_FilterMspInit+0xf6>
  return __builtin_clz(value);
 80019a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80019a8:	fab3 f383 	clz	r3, r3
 80019ac:	b2db      	uxtb	r3, r3
    }
    else if((mic_init[POS_VAL(AUDIO_IN_DEVICE_DIGITAL_MIC2)] != 1U) && ((Audio_In_Ctx[2].Device & AUDIO_IN_DEVICE_DIGITAL_MIC2) == AUDIO_IN_DEVICE_DIGITAL_MIC2))
 80019ae:	3b04      	subs	r3, #4
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80019b6:	4413      	add	r3, r2
 80019b8:	f853 3c48 	ldr.w	r3, [r3, #-72]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d010      	beq.n	80019e2 <DFSDM_FilterMspInit+0x12a>
 80019c0:	4b28      	ldr	r3, [pc, #160]	; (8001a64 <DFSDM_FilterMspInit+0x1ac>)
 80019c2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80019c4:	f003 0320 	and.w	r3, r3, #32
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d00a      	beq.n	80019e2 <DFSDM_FilterMspInit+0x12a>
    {
      mic_num = 1U;
 80019cc:	2301      	movs	r3, #1
 80019ce:	67bb      	str	r3, [r7, #120]	; 0x78
      mic_init[mic_num] = 1;
 80019d0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80019d8:	4413      	add	r3, r2
 80019da:	2201      	movs	r2, #1
 80019dc:	f843 2c48 	str.w	r2, [r3, #-72]
 80019e0:	e061      	b.n	8001aa6 <DFSDM_FilterMspInit+0x1ee>
 80019e2:	2340      	movs	r3, #64	; 0x40
 80019e4:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80019e8:	fa93 f3a3 	rbit	r3, r3
 80019ec:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80019ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019f0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80019f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d101      	bne.n	80019fc <DFSDM_FilterMspInit+0x144>
    return 32U;
 80019f8:	2320      	movs	r3, #32
 80019fa:	e003      	b.n	8001a04 <DFSDM_FilterMspInit+0x14c>
  return __builtin_clz(value);
 80019fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019fe:	fab3 f383 	clz	r3, r3
 8001a02:	b2db      	uxtb	r3, r3
    }
    else if((mic_init[POS_VAL(AUDIO_IN_DEVICE_DIGITAL_MIC3)] != 1U) &&((Audio_In_Ctx[2].Device & AUDIO_IN_DEVICE_DIGITAL_MIC3) == AUDIO_IN_DEVICE_DIGITAL_MIC3))
 8001a04:	3b04      	subs	r3, #4
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001a0c:	4413      	add	r3, r2
 8001a0e:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d010      	beq.n	8001a38 <DFSDM_FilterMspInit+0x180>
 8001a16:	4b13      	ldr	r3, [pc, #76]	; (8001a64 <DFSDM_FilterMspInit+0x1ac>)
 8001a18:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001a1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d00a      	beq.n	8001a38 <DFSDM_FilterMspInit+0x180>
    {
      mic_num = 2U;
 8001a22:	2302      	movs	r3, #2
 8001a24:	67bb      	str	r3, [r7, #120]	; 0x78
      mic_init[mic_num] = 1;
 8001a26:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001a2e:	4413      	add	r3, r2
 8001a30:	2201      	movs	r2, #1
 8001a32:	f843 2c48 	str.w	r2, [r3, #-72]
 8001a36:	e036      	b.n	8001aa6 <DFSDM_FilterMspInit+0x1ee>
 8001a38:	2380      	movs	r3, #128	; 0x80
 8001a3a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a3e:	fa93 f3a3 	rbit	r3, r3
 8001a42:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8001a44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a46:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8001a48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d10c      	bne.n	8001a68 <DFSDM_FilterMspInit+0x1b0>
    return 32U;
 8001a4e:	2320      	movs	r3, #32
 8001a50:	e00e      	b.n	8001a70 <DFSDM_FilterMspInit+0x1b8>
 8001a52:	bf00      	nop
 8001a54:	0800b5b0 	.word	0x0800b5b0
 8001a58:	0800b5b8 	.word	0x0800b5b8
 8001a5c:	0800b5c8 	.word	0x0800b5c8
 8001a60:	58024400 	.word	0x58024400
 8001a64:	24000c64 	.word	0x24000c64
  return __builtin_clz(value);
 8001a68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001a6a:	fab3 f383 	clz	r3, r3
 8001a6e:	b2db      	uxtb	r3, r3
    }
    else if((mic_init[POS_VAL(AUDIO_IN_DEVICE_DIGITAL_MIC4)] != 1U) && ((Audio_In_Ctx[2].Device & AUDIO_IN_DEVICE_DIGITAL_MIC4) == AUDIO_IN_DEVICE_DIGITAL_MIC4))
 8001a70:	3b04      	subs	r3, #4
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001a78:	4413      	add	r3, r2
 8001a7a:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8001a7e:	2b01      	cmp	r3, #1
 8001a80:	f000 80f2 	beq.w	8001c68 <DFSDM_FilterMspInit+0x3b0>
 8001a84:	4b7a      	ldr	r3, [pc, #488]	; (8001c70 <DFSDM_FilterMspInit+0x3b8>)
 8001a86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001a88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	f000 80eb 	beq.w	8001c68 <DFSDM_FilterMspInit+0x3b0>
    {
      mic_num = 3U;
 8001a92:	2303      	movs	r3, #3
 8001a94:	67bb      	str	r3, [r7, #120]	; 0x78
      mic_init[mic_num] = 1;
 8001a96:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001a9e:	4413      	add	r3, r2
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	f843 2c48 	str.w	r2, [r3, #-72]
    else
    {
      break;
    }
    /* Configure the hDmaDfsdm[i] handle parameters */
    hDmaDfsdm[mic_num].Init.Request             = AUDIO_DFSDMx_DMAx_MIC_REQUEST[mic_num];
 8001aa6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001aae:	4413      	add	r3, r2
 8001ab0:	f853 1c70 	ldr.w	r1, [r3, #-112]
 8001ab4:	486f      	ldr	r0, [pc, #444]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001ab6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001ab8:	4613      	mov	r3, r2
 8001aba:	011b      	lsls	r3, r3, #4
 8001abc:	1a9b      	subs	r3, r3, r2
 8001abe:	00db      	lsls	r3, r3, #3
 8001ac0:	4403      	add	r3, r0
 8001ac2:	3304      	adds	r3, #4
 8001ac4:	6019      	str	r1, [r3, #0]
    hDmaDfsdm[mic_num].Instance                 = AUDIO_DFSDMx_DMAx_MIC_STREAM[mic_num];
 8001ac6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001ace:	4413      	add	r3, r2
 8001ad0:	f853 1c60 	ldr.w	r1, [r3, #-96]
 8001ad4:	4867      	ldr	r0, [pc, #412]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001ad6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001ad8:	4613      	mov	r3, r2
 8001ada:	011b      	lsls	r3, r3, #4
 8001adc:	1a9b      	subs	r3, r3, r2
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	4403      	add	r3, r0
 8001ae2:	6019      	str	r1, [r3, #0]
    hDmaDfsdm[mic_num].Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8001ae4:	4963      	ldr	r1, [pc, #396]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001ae6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001ae8:	4613      	mov	r3, r2
 8001aea:	011b      	lsls	r3, r3, #4
 8001aec:	1a9b      	subs	r3, r3, r2
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	440b      	add	r3, r1
 8001af2:	3308      	adds	r3, #8
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.PeriphInc           = DMA_PINC_DISABLE;
 8001af8:	495e      	ldr	r1, [pc, #376]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001afa:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001afc:	4613      	mov	r3, r2
 8001afe:	011b      	lsls	r3, r3, #4
 8001b00:	1a9b      	subs	r3, r3, r2
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	440b      	add	r3, r1
 8001b06:	330c      	adds	r3, #12
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.MemInc              = DMA_MINC_ENABLE;
 8001b0c:	4959      	ldr	r1, [pc, #356]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001b0e:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b10:	4613      	mov	r3, r2
 8001b12:	011b      	lsls	r3, r3, #4
 8001b14:	1a9b      	subs	r3, r3, r2
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	440b      	add	r3, r1
 8001b1a:	3310      	adds	r3, #16
 8001b1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b20:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b22:	4954      	ldr	r1, [pc, #336]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001b24:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b26:	4613      	mov	r3, r2
 8001b28:	011b      	lsls	r3, r3, #4
 8001b2a:	1a9b      	subs	r3, r3, r2
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	440b      	add	r3, r1
 8001b30:	3314      	adds	r3, #20
 8001b32:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b36:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8001b38:	494e      	ldr	r1, [pc, #312]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001b3a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	011b      	lsls	r3, r3, #4
 8001b40:	1a9b      	subs	r3, r3, r2
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	440b      	add	r3, r1
 8001b46:	3318      	adds	r3, #24
 8001b48:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b4c:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.Mode                = DMA_CIRCULAR;
 8001b4e:	4949      	ldr	r1, [pc, #292]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001b50:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b52:	4613      	mov	r3, r2
 8001b54:	011b      	lsls	r3, r3, #4
 8001b56:	1a9b      	subs	r3, r3, r2
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	440b      	add	r3, r1
 8001b5c:	331c      	adds	r3, #28
 8001b5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b62:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.Priority            = DMA_PRIORITY_HIGH;
 8001b64:	4943      	ldr	r1, [pc, #268]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001b66:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b68:	4613      	mov	r3, r2
 8001b6a:	011b      	lsls	r3, r3, #4
 8001b6c:	1a9b      	subs	r3, r3, r2
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	440b      	add	r3, r1
 8001b72:	3320      	adds	r3, #32
 8001b74:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b78:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8001b7a:	493e      	ldr	r1, [pc, #248]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001b7c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b7e:	4613      	mov	r3, r2
 8001b80:	011b      	lsls	r3, r3, #4
 8001b82:	1a9b      	subs	r3, r3, r2
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	440b      	add	r3, r1
 8001b88:	3324      	adds	r3, #36	; 0x24
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.MemBurst            = DMA_MBURST_SINGLE;
 8001b8e:	4939      	ldr	r1, [pc, #228]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001b90:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001b92:	4613      	mov	r3, r2
 8001b94:	011b      	lsls	r3, r3, #4
 8001b96:	1a9b      	subs	r3, r3, r2
 8001b98:	00db      	lsls	r3, r3, #3
 8001b9a:	440b      	add	r3, r1
 8001b9c:	332c      	adds	r3, #44	; 0x2c
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].Init.PeriphBurst         = DMA_PBURST_SINGLE;
 8001ba2:	4934      	ldr	r1, [pc, #208]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001ba4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	011b      	lsls	r3, r3, #4
 8001baa:	1a9b      	subs	r3, r3, r2
 8001bac:	00db      	lsls	r3, r3, #3
 8001bae:	440b      	add	r3, r1
 8001bb0:	3330      	adds	r3, #48	; 0x30
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
    hDmaDfsdm[mic_num].State                    = HAL_DMA_STATE_RESET;
 8001bb6:	492f      	ldr	r1, [pc, #188]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001bb8:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001bba:	4613      	mov	r3, r2
 8001bbc:	011b      	lsls	r3, r3, #4
 8001bbe:	1a9b      	subs	r3, r3, r2
 8001bc0:	00db      	lsls	r3, r3, #3
 8001bc2:	440b      	add	r3, r1
 8001bc4:	3335      	adds	r3, #53	; 0x35
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	701a      	strb	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(&haudio_in_dfsdm_filter[mic_num], hdmaReg, hDmaDfsdm[mic_num]);
 8001bca:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001bcc:	4613      	mov	r3, r2
 8001bce:	011b      	lsls	r3, r3, #4
 8001bd0:	1a9b      	subs	r3, r3, r2
 8001bd2:	00db      	lsls	r3, r3, #3
 8001bd4:	4a27      	ldr	r2, [pc, #156]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001bd6:	441a      	add	r2, r3
 8001bd8:	4927      	ldr	r1, [pc, #156]	; (8001c78 <DFSDM_FilterMspInit+0x3c0>)
 8001bda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001bdc:	2054      	movs	r0, #84	; 0x54
 8001bde:	fb00 f303 	mul.w	r3, r0, r3
 8001be2:	440b      	add	r3, r1
 8001be4:	3328      	adds	r3, #40	; 0x28
 8001be6:	601a      	str	r2, [r3, #0]
 8001be8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001bea:	2254      	movs	r2, #84	; 0x54
 8001bec:	fb02 f303 	mul.w	r3, r2, r3
 8001bf0:	4a21      	ldr	r2, [pc, #132]	; (8001c78 <DFSDM_FilterMspInit+0x3c0>)
 8001bf2:	1899      	adds	r1, r3, r2
 8001bf4:	481f      	ldr	r0, [pc, #124]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001bf6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	011b      	lsls	r3, r3, #4
 8001bfc:	1a9b      	subs	r3, r3, r2
 8001bfe:	00db      	lsls	r3, r3, #3
 8001c00:	4403      	add	r3, r0
 8001c02:	3338      	adds	r3, #56	; 0x38
 8001c04:	6019      	str	r1, [r3, #0]

    /* Reset DMA handle state */
    __HAL_DMA_RESET_HANDLE_STATE(&hDmaDfsdm[mic_num]);
 8001c06:	491b      	ldr	r1, [pc, #108]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001c08:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	011b      	lsls	r3, r3, #4
 8001c0e:	1a9b      	subs	r3, r3, r2
 8001c10:	00db      	lsls	r3, r3, #3
 8001c12:	440b      	add	r3, r1
 8001c14:	3335      	adds	r3, #53	; 0x35
 8001c16:	2200      	movs	r2, #0
 8001c18:	701a      	strb	r2, [r3, #0]

    /* Configure the DMA Channel */
    (void)HAL_DMA_Init(&hDmaDfsdm[mic_num]);
 8001c1a:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	011b      	lsls	r3, r3, #4
 8001c20:	1a9b      	subs	r3, r3, r2
 8001c22:	00db      	lsls	r3, r3, #3
 8001c24:	4a13      	ldr	r2, [pc, #76]	; (8001c74 <DFSDM_FilterMspInit+0x3bc>)
 8001c26:	4413      	add	r3, r2
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f000 fcf3 	bl	8002614 <HAL_DMA_Init>

    /* DMA IRQ Channel configuration */
    HAL_NVIC_SetPriority(AUDIO_DFSDM_DMAx_MIC_IRQHandler[mic_num], BSP_AUDIO_IN_IT_PRIORITY, 0);
 8001c2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001c36:	4413      	add	r3, r2
 8001c38:	f933 3c50 	ldrsh.w	r3, [r3, #-80]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	210f      	movs	r1, #15
 8001c40:	4618      	mov	r0, r3
 8001c42:	f000 f988 	bl	8001f56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AUDIO_DFSDM_DMAx_MIC_IRQHandler[mic_num]);
 8001c46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c48:	005b      	lsls	r3, r3, #1
 8001c4a:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8001c4e:	4413      	add	r3, r2
 8001c50:	f933 3c50 	ldrsh.w	r3, [r3, #-80]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f000 f998 	bl	8001f8a <HAL_NVIC_EnableIRQ>
  for(i = 0; i < DFSDM_MIC_NUMBER; i++)
 8001c5a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001c60:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c62:	2b03      	cmp	r3, #3
 8001c64:	f67f ae67 	bls.w	8001936 <DFSDM_FilterMspInit+0x7e>
  }
}
 8001c68:	bf00      	nop
 8001c6a:	3784      	adds	r7, #132	; 0x84
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd90      	pop	{r4, r7, pc}
 8001c70:	24000c64 	.word	0x24000c64
 8001c74:	2400066c 	.word	0x2400066c
 8001c78:	24000af0 	.word	0x24000af0

08001c7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c82:	2003      	movs	r0, #3
 8001c84:	f000 f95c 	bl	8001f40 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c88:	f003 fff2 	bl	8005c70 <HAL_RCC_GetSysClockFreq>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	4b15      	ldr	r3, [pc, #84]	; (8001ce4 <HAL_Init+0x68>)
 8001c90:	699b      	ldr	r3, [r3, #24]
 8001c92:	0a1b      	lsrs	r3, r3, #8
 8001c94:	f003 030f 	and.w	r3, r3, #15
 8001c98:	4913      	ldr	r1, [pc, #76]	; (8001ce8 <HAL_Init+0x6c>)
 8001c9a:	5ccb      	ldrb	r3, [r1, r3]
 8001c9c:	f003 031f 	and.w	r3, r3, #31
 8001ca0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ca6:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <HAL_Init+0x68>)
 8001ca8:	699b      	ldr	r3, [r3, #24]
 8001caa:	f003 030f 	and.w	r3, r3, #15
 8001cae:	4a0e      	ldr	r2, [pc, #56]	; (8001ce8 <HAL_Init+0x6c>)
 8001cb0:	5cd3      	ldrb	r3, [r2, r3]
 8001cb2:	f003 031f 	and.w	r3, r3, #31
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8001cbc:	4a0b      	ldr	r2, [pc, #44]	; (8001cec <HAL_Init+0x70>)
 8001cbe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001cc0:	4a0b      	ldr	r2, [pc, #44]	; (8001cf0 <HAL_Init+0x74>)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cc6:	2000      	movs	r0, #0
 8001cc8:	f000 f814 	bl	8001cf4 <HAL_InitTick>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e002      	b.n	8001cdc <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001cd6:	f007 f8b1 	bl	8008e3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	58024400 	.word	0x58024400
 8001ce8:	0800b620 	.word	0x0800b620
 8001cec:	24000414 	.word	0x24000414
 8001cf0:	24000410 	.word	0x24000410

08001cf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001cfc:	4b15      	ldr	r3, [pc, #84]	; (8001d54 <HAL_InitTick+0x60>)
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d101      	bne.n	8001d08 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e021      	b.n	8001d4c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001d08:	4b13      	ldr	r3, [pc, #76]	; (8001d58 <HAL_InitTick+0x64>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <HAL_InitTick+0x60>)
 8001d0e:	781b      	ldrb	r3, [r3, #0]
 8001d10:	4619      	mov	r1, r3
 8001d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f000 f941 	bl	8001fa6 <HAL_SYSTICK_Config>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	e00e      	b.n	8001d4c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2b0f      	cmp	r3, #15
 8001d32:	d80a      	bhi.n	8001d4a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d34:	2200      	movs	r2, #0
 8001d36:	6879      	ldr	r1, [r7, #4]
 8001d38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d3c:	f000 f90b 	bl	8001f56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d40:	4a06      	ldr	r2, [pc, #24]	; (8001d5c <HAL_InitTick+0x68>)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d46:	2300      	movs	r3, #0
 8001d48:	e000      	b.n	8001d4c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	2400040c 	.word	0x2400040c
 8001d58:	24000410 	.word	0x24000410
 8001d5c:	24000408 	.word	0x24000408

08001d60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d64:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <HAL_IncTick+0x20>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	461a      	mov	r2, r3
 8001d6a:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <HAL_IncTick+0x24>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4413      	add	r3, r2
 8001d70:	4a04      	ldr	r2, [pc, #16]	; (8001d84 <HAL_IncTick+0x24>)
 8001d72:	6013      	str	r3, [r2, #0]
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	2400040c 	.word	0x2400040c
 8001d84:	24000cf4 	.word	0x24000cf4

08001d88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d8c:	4b03      	ldr	r3, [pc, #12]	; (8001d9c <HAL_GetTick+0x14>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	24000cf4 	.word	0x24000cf4

08001da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f003 0307 	and.w	r3, r3, #7
 8001dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db0:	4b0b      	ldr	r3, [pc, #44]	; (8001de0 <__NVIC_SetPriorityGrouping+0x40>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001db6:	68ba      	ldr	r2, [r7, #8]
 8001db8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001dc8:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <__NVIC_SetPriorityGrouping+0x44>)
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dce:	4a04      	ldr	r2, [pc, #16]	; (8001de0 <__NVIC_SetPriorityGrouping+0x40>)
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	60d3      	str	r3, [r2, #12]
}
 8001dd4:	bf00      	nop
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr
 8001de0:	e000ed00 	.word	0xe000ed00
 8001de4:	05fa0000 	.word	0x05fa0000

08001de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dec:	4b04      	ldr	r3, [pc, #16]	; (8001e00 <__NVIC_GetPriorityGrouping+0x18>)
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	0a1b      	lsrs	r3, r3, #8
 8001df2:	f003 0307 	and.w	r3, r3, #7
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001e0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	db0b      	blt.n	8001e2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e16:	88fb      	ldrh	r3, [r7, #6]
 8001e18:	f003 021f 	and.w	r2, r3, #31
 8001e1c:	4907      	ldr	r1, [pc, #28]	; (8001e3c <__NVIC_EnableIRQ+0x38>)
 8001e1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e22:	095b      	lsrs	r3, r3, #5
 8001e24:	2001      	movs	r0, #1
 8001e26:	fa00 f202 	lsl.w	r2, r0, r2
 8001e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	e000e100 	.word	0xe000e100

08001e40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	6039      	str	r1, [r7, #0]
 8001e4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001e4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	db0a      	blt.n	8001e6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	b2da      	uxtb	r2, r3
 8001e58:	490c      	ldr	r1, [pc, #48]	; (8001e8c <__NVIC_SetPriority+0x4c>)
 8001e5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e5e:	0112      	lsls	r2, r2, #4
 8001e60:	b2d2      	uxtb	r2, r2
 8001e62:	440b      	add	r3, r1
 8001e64:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e68:	e00a      	b.n	8001e80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	4908      	ldr	r1, [pc, #32]	; (8001e90 <__NVIC_SetPriority+0x50>)
 8001e70:	88fb      	ldrh	r3, [r7, #6]
 8001e72:	f003 030f 	and.w	r3, r3, #15
 8001e76:	3b04      	subs	r3, #4
 8001e78:	0112      	lsls	r2, r2, #4
 8001e7a:	b2d2      	uxtb	r2, r2
 8001e7c:	440b      	add	r3, r1
 8001e7e:	761a      	strb	r2, [r3, #24]
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr
 8001e8c:	e000e100 	.word	0xe000e100
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b089      	sub	sp, #36	; 0x24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f003 0307 	and.w	r3, r3, #7
 8001ea6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ea8:	69fb      	ldr	r3, [r7, #28]
 8001eaa:	f1c3 0307 	rsb	r3, r3, #7
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	bf28      	it	cs
 8001eb2:	2304      	movcs	r3, #4
 8001eb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eb6:	69fb      	ldr	r3, [r7, #28]
 8001eb8:	3304      	adds	r3, #4
 8001eba:	2b06      	cmp	r3, #6
 8001ebc:	d902      	bls.n	8001ec4 <NVIC_EncodePriority+0x30>
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	3b03      	subs	r3, #3
 8001ec2:	e000      	b.n	8001ec6 <NVIC_EncodePriority+0x32>
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	43da      	mvns	r2, r3
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	401a      	ands	r2, r3
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001edc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee6:	43d9      	mvns	r1, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eec:	4313      	orrs	r3, r2
         );
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3724      	adds	r7, #36	; 0x24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
	...

08001efc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	3b01      	subs	r3, #1
 8001f08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f0c:	d301      	bcc.n	8001f12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e00f      	b.n	8001f32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f12:	4a0a      	ldr	r2, [pc, #40]	; (8001f3c <SysTick_Config+0x40>)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	3b01      	subs	r3, #1
 8001f18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f1a:	210f      	movs	r1, #15
 8001f1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f20:	f7ff ff8e 	bl	8001e40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f24:	4b05      	ldr	r3, [pc, #20]	; (8001f3c <SysTick_Config+0x40>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f2a:	4b04      	ldr	r3, [pc, #16]	; (8001f3c <SysTick_Config+0x40>)
 8001f2c:	2207      	movs	r2, #7
 8001f2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	e000e010 	.word	0xe000e010

08001f40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f7ff ff29 	bl	8001da0 <__NVIC_SetPriorityGrouping>
}
 8001f4e:	bf00      	nop
 8001f50:	3708      	adds	r7, #8
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b086      	sub	sp, #24
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	60b9      	str	r1, [r7, #8]
 8001f60:	607a      	str	r2, [r7, #4]
 8001f62:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f64:	f7ff ff40 	bl	8001de8 <__NVIC_GetPriorityGrouping>
 8001f68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	68b9      	ldr	r1, [r7, #8]
 8001f6e:	6978      	ldr	r0, [r7, #20]
 8001f70:	f7ff ff90 	bl	8001e94 <NVIC_EncodePriority>
 8001f74:	4602      	mov	r2, r0
 8001f76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f7a:	4611      	mov	r1, r2
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff ff5f 	bl	8001e40 <__NVIC_SetPriority>
}
 8001f82:	bf00      	nop
 8001f84:	3718      	adds	r7, #24
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b082      	sub	sp, #8
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	4603      	mov	r3, r0
 8001f92:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7ff ff33 	bl	8001e04 <__NVIC_EnableIRQ>
}
 8001f9e:	bf00      	nop
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b082      	sub	sp, #8
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f7ff ffa4 	bl	8001efc <SysTick_Config>
 8001fb4:	4603      	mov	r3, r0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	3708      	adds	r7, #8
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
	...

08001fc0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d101      	bne.n	8001fd2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e054      	b.n	800207c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	7f5b      	ldrb	r3, [r3, #29]
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d105      	bne.n	8001fe8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f006 ff44 	bl	8008e70 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2202      	movs	r2, #2
 8001fec:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	791b      	ldrb	r3, [r3, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d10c      	bne.n	8002010 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a22      	ldr	r2, [pc, #136]	; (8002084 <HAL_CRC_Init+0xc4>)
 8001ffc:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f022 0218 	bic.w	r2, r2, #24
 800200c:	609a      	str	r2, [r3, #8]
 800200e:	e00c      	b.n	800202a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6899      	ldr	r1, [r3, #8]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	461a      	mov	r2, r3
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 f834 	bl	8002088 <HAL_CRCEx_Polynomial_Set>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e028      	b.n	800207c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	795b      	ldrb	r3, [r3, #5]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d105      	bne.n	800203e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800203a:	611a      	str	r2, [r3, #16]
 800203c:	e004      	b.n	8002048 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	687a      	ldr	r2, [r7, #4]
 8002044:	6912      	ldr	r2, [r2, #16]
 8002046:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	695a      	ldr	r2, [r3, #20]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	430a      	orrs	r2, r1
 800205c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	699a      	ldr	r2, [r3, #24]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	430a      	orrs	r2, r1
 8002072:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2201      	movs	r2, #1
 8002078:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 800207a:	2300      	movs	r3, #0
}
 800207c:	4618      	mov	r0, r3
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	04c11db7 	.word	0x04c11db7

08002088 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002088:	b480      	push	{r7}
 800208a:	b087      	sub	sp, #28
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002094:	2300      	movs	r3, #0
 8002096:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002098:	231f      	movs	r3, #31
 800209a:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800209c:	bf00      	nop
 800209e:	693b      	ldr	r3, [r7, #16]
 80020a0:	1e5a      	subs	r2, r3, #1
 80020a2:	613a      	str	r2, [r7, #16]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d009      	beq.n	80020bc <HAL_CRCEx_Polynomial_Set+0x34>
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	f003 031f 	and.w	r3, r3, #31
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	fa22 f303 	lsr.w	r3, r2, r3
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d0f0      	beq.n	800209e <HAL_CRCEx_Polynomial_Set+0x16>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b18      	cmp	r3, #24
 80020c0:	d846      	bhi.n	8002150 <HAL_CRCEx_Polynomial_Set+0xc8>
 80020c2:	a201      	add	r2, pc, #4	; (adr r2, 80020c8 <HAL_CRCEx_Polynomial_Set+0x40>)
 80020c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020c8:	08002157 	.word	0x08002157
 80020cc:	08002151 	.word	0x08002151
 80020d0:	08002151 	.word	0x08002151
 80020d4:	08002151 	.word	0x08002151
 80020d8:	08002151 	.word	0x08002151
 80020dc:	08002151 	.word	0x08002151
 80020e0:	08002151 	.word	0x08002151
 80020e4:	08002151 	.word	0x08002151
 80020e8:	08002145 	.word	0x08002145
 80020ec:	08002151 	.word	0x08002151
 80020f0:	08002151 	.word	0x08002151
 80020f4:	08002151 	.word	0x08002151
 80020f8:	08002151 	.word	0x08002151
 80020fc:	08002151 	.word	0x08002151
 8002100:	08002151 	.word	0x08002151
 8002104:	08002151 	.word	0x08002151
 8002108:	08002139 	.word	0x08002139
 800210c:	08002151 	.word	0x08002151
 8002110:	08002151 	.word	0x08002151
 8002114:	08002151 	.word	0x08002151
 8002118:	08002151 	.word	0x08002151
 800211c:	08002151 	.word	0x08002151
 8002120:	08002151 	.word	0x08002151
 8002124:	08002151 	.word	0x08002151
 8002128:	0800212d 	.word	0x0800212d
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	2b06      	cmp	r3, #6
 8002130:	d913      	bls.n	800215a <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002136:	e010      	b.n	800215a <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	2b07      	cmp	r3, #7
 800213c:	d90f      	bls.n	800215e <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002142:	e00c      	b.n	800215e <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	2b0f      	cmp	r3, #15
 8002148:	d90b      	bls.n	8002162 <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800214e:	e008      	b.n	8002162 <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8002150:	2301      	movs	r3, #1
 8002152:	75fb      	strb	r3, [r7, #23]
      break;
 8002154:	e006      	b.n	8002164 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002156:	bf00      	nop
 8002158:	e004      	b.n	8002164 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800215a:	bf00      	nop
 800215c:	e002      	b.n	8002164 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800215e:	bf00      	nop
 8002160:	e000      	b.n	8002164 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002162:	bf00      	nop
  }
  if (status == HAL_OK)
 8002164:	7dfb      	ldrb	r3, [r7, #23]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d10d      	bne.n	8002186 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68ba      	ldr	r2, [r7, #8]
 8002170:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f023 0118 	bic.w	r1, r3, #24
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	430a      	orrs	r2, r1
 8002184:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002186:	7dfb      	ldrb	r3, [r7, #23]
}
 8002188:	4618      	mov	r0, r3
 800218a:	371c      	adds	r7, #28
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  __IO uint32_t               *channelCounterPtr;
  DFSDM_Channel_HandleTypeDef **channelHandleTable;
  DFSDM_Channel_TypeDef       *channel0Instance;

  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e0b4      	b.n	8002310 <HAL_DFSDM_ChannelInit+0x17c>
    channelCounterPtr  = &v_dfsdm2ChannelCounter;
    channelHandleTable = a_dfsdm2ChannelHandle;
    channel0Instance   = DFSDM2_Channel0;
  }
#else /* DFSDM2_Channel0 */
  channelCounterPtr  = &v_dfsdm1ChannelCounter;
 80021a6:	4b5c      	ldr	r3, [pc, #368]	; (8002318 <HAL_DFSDM_ChannelInit+0x184>)
 80021a8:	617b      	str	r3, [r7, #20]
  channelHandleTable = a_dfsdm1ChannelHandle;
 80021aa:	4b5c      	ldr	r3, [pc, #368]	; (800231c <HAL_DFSDM_ChannelInit+0x188>)
 80021ac:	613b      	str	r3, [r7, #16]
  channel0Instance   = DFSDM1_Channel0;
 80021ae:	4b5c      	ldr	r3, [pc, #368]	; (8002320 <HAL_DFSDM_ChannelInit+0x18c>)
 80021b0:	60fb      	str	r3, [r7, #12]
#endif /* DFSDM2_Channel0 */

  /* Check that channel has not been already initialized */
  if (channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4618      	mov	r0, r3
 80021b8:	f000 f9e0 	bl	800257c <DFSDM_GetChannelFromInstance>
 80021bc:	4603      	mov	r3, r0
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	4413      	add	r3, r2
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <HAL_DFSDM_ChannelInit+0x3a>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e0a0      	b.n	8002310 <HAL_DFSDM_ChannelInit+0x17c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f006 fe70 	bl	8008eb4 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  (*channelCounterPtr)++;
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	1c5a      	adds	r2, r3, #1
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	601a      	str	r2, [r3, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(*channelCounterPtr == 1U)
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d125      	bne.n	8002232 <HAL_DFSDM_ChannelInit+0x9e>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	601a      	str	r2, [r3, #0]
    channel0Instance->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	431a      	orrs	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	601a      	str	r2, [r3, #0]

    /* Reset clock divider */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	791b      	ldrb	r3, [r3, #4]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d108      	bne.n	8002226 <HAL_DFSDM_ChannelInit+0x92>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      channel0Instance->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	3b01      	subs	r3, #1
 800221e:	041b      	lsls	r3, r3, #16
 8002220:	431a      	orrs	r2, r3
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	601a      	str	r2, [r3, #0]
                                              DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    channel0Instance->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	601a      	str	r2, [r3, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002240:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	6819      	ldr	r1, [r3, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002250:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002256:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	430a      	orrs	r2, r1
 800225e:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f022 020f 	bic.w	r2, r2, #15
 800226e:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6819      	ldr	r1, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800227e:	431a      	orrs	r2, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	430a      	orrs	r2, r1
 8002286:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689a      	ldr	r2, [r3, #8]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002296:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	6899      	ldr	r1, [r3, #8]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a6:	3b01      	subs	r3, #1
 80022a8:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80022aa:	431a      	orrs	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	685a      	ldr	r2, [r3, #4]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f002 0207 	and.w	r2, r2, #7
 80022c2:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6859      	ldr	r1, [r3, #4]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ce:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d4:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80022d6:	431a      	orrs	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	430a      	orrs	r2, r1
 80022de:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80022ee:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2201      	movs	r2, #1
 80022f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f000 f93d 	bl	800257c <DFSDM_GetChannelFromInstance>
 8002302:	4603      	mov	r3, r0
 8002304:	009b      	lsls	r3, r3, #2
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	4413      	add	r3, r2
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	240009e0 	.word	0x240009e0
 800231c:	240009e4 	.word	0x240009e4
 8002320:	40017800 	.word	0x40017800

08002324 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  const DFSDM_Filter_TypeDef *filter0Instance;

  /* Check DFSDM Channel handle */
  if(hdfsdm_filter == NULL)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d101      	bne.n	8002336 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e0c8      	b.n	80024c8 <HAL_DFSDM_FilterInit+0x1a4>
  else
  {
    filter0Instance = DFSDM2_Filter0;
  }
#else /* DFSDM2_Channel0 */
  filter0Instance = DFSDM1_Filter0;
 8002336:	4b66      	ldr	r3, [pc, #408]	; (80024d0 <HAL_DFSDM_FilterInit+0x1ac>)
 8002338:	60fb      	str	r3, [r7, #12]
#endif /* DFSDM2_Channel0 */

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == filter0Instance) &&
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	429a      	cmp	r2, r3
 8002342:	d109      	bne.n	8002358 <HAL_DFSDM_FilterInit+0x34>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == filter0Instance) &&
 8002348:	2b01      	cmp	r3, #1
 800234a:	d003      	beq.n	8002354 <HAL_DFSDM_FilterInit+0x30>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_DFSDM_FilterInit+0x34>
  {
    return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e0b7      	b.n	80024c8 <HAL_DFSDM_FilterInit+0x1a4>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2201      	movs	r2, #1
 8002362:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f000 f8b3 	bl	80024dc <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8002384:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	7a1b      	ldrb	r3, [r3, #8]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d108      	bne.n	80023a0 <HAL_DFSDM_FilterInit+0x7c>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800239c:	601a      	str	r2, [r3, #0]
 800239e:	e007      	b.n	80023b0 <HAL_DFSDM_FilterInit+0x8c>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80023ae:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	7a5b      	ldrb	r3, [r3, #9]
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d108      	bne.n	80023ca <HAL_DFSDM_FilterInit+0xa6>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	e007      	b.n	80023da <HAL_DFSDM_FilterInit+0xb6>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80023d8:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	6819      	ldr	r1, [r3, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b3b      	ldr	r3, [pc, #236]	; (80024d4 <HAL_DFSDM_FilterInit+0x1b0>)
 80023e6:	400b      	ands	r3, r1
 80023e8:	6013      	str	r3, [r2, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d108      	bne.n	8002404 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	6819      	ldr	r1, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	695a      	ldr	r2, [r3, #20]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	430a      	orrs	r2, r1
 8002402:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	7c1b      	ldrb	r3, [r3, #16]
 8002408:	2b01      	cmp	r3, #1
 800240a:	d108      	bne.n	800241e <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f042 0210 	orr.w	r2, r2, #16
 800241a:	601a      	str	r2, [r3, #0]
 800241c:	e007      	b.n	800242e <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f022 0210 	bic.w	r2, r2, #16
 800242c:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	7c5b      	ldrb	r3, [r3, #17]
 8002432:	2b01      	cmp	r3, #1
 8002434:	d108      	bne.n	8002448 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f042 0220 	orr.w	r2, r2, #32
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	e007      	b.n	8002458 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f022 0220 	bic.w	r2, r2, #32
 8002456:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	6959      	ldr	r1, [r3, #20]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	4b1d      	ldr	r3, [pc, #116]	; (80024d8 <HAL_DFSDM_FilterInit+0x1b4>)
 8002464:	400b      	ands	r3, r1
 8002466:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	6959      	ldr	r1, [r3, #20]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	3b01      	subs	r3, #1
 8002478:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800247a:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002482:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	68da      	ldr	r2, [r3, #12]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	699a      	ldr	r2, [r3, #24]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	7c1a      	ldrb	r2, [r3, #16]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f042 0201 	orr.w	r2, r2, #1
 80024bc:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2201      	movs	r2, #1
 80024c2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 80024c6:	2300      	movs	r3, #0
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3710      	adds	r7, #16
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	40017900 	.word	0x40017900
 80024d4:	ffff80f7 	.word	0xffff80f7
 80024d8:	1c00ff00 	.word	0x1c00ff00

080024dc <HAL_DFSDM_FilterMspInit>:
  * @brief  Initializes the DFSDM filter MSP.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the function is needed,
            the HAL_DFSDM_FilterMspInit could be implemented in the user file.
   */
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr

080024f0 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b087      	sub	sp, #28
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024fc:	2300      	movs	r3, #0
 80024fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002506:	2b00      	cmp	r3, #0
 8002508:	d02c      	beq.n	8002564 <HAL_DFSDM_FilterConfigRegChannel+0x74>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002510:	2bff      	cmp	r3, #255	; 0xff
 8002512:	d027      	beq.n	8002564 <HAL_DFSDM_FilterConfigRegChannel+0x74>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	6819      	ldr	r1, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	4b16      	ldr	r3, [pc, #88]	; (8002578 <HAL_DFSDM_FilterConfigRegChannel+0x88>)
 8002520:	400b      	ands	r3, r1
 8002522:	6013      	str	r3, [r2, #0]
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d10d      	bne.n	8002546 <HAL_DFSDM_FilterConfigRegChannel+0x56>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) (((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	021b      	lsls	r3, r3, #8
 8002534:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002538:	431a      	orrs	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	e00a      	b.n	800255c <HAL_DFSDM_FilterConfigRegChannel+0x6c>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) ((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	6819      	ldr	r1, [r3, #0]
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	021b      	lsls	r3, r3, #8
 8002550:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	430a      	orrs	r2, r1
 800255a:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	631a      	str	r2, [r3, #48]	; 0x30
 8002562:	e001      	b.n	8002568 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  }
  else
  {
    status = HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8002568:	7dfb      	ldrb	r3, [r7, #23]
}
 800256a:	4618      	mov	r0, r3
 800256c:	371c      	adds	r7, #28
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	f8fbffff 	.word	0xf8fbffff

0800257c <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef* Instance)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a1c      	ldr	r2, [pc, #112]	; (80025f8 <DFSDM_GetChannelFromInstance+0x7c>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d102      	bne.n	8002592 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 800258c:	2300      	movs	r3, #0
 800258e:	60fb      	str	r3, [r7, #12]
 8002590:	e02b      	b.n	80025ea <DFSDM_GetChannelFromInstance+0x6e>
  else if (Instance == DFSDM2_Channel1)
  {
    channel = 1;
  }
#endif /* DFSDM2_Channel0 */
  else if(Instance == DFSDM1_Channel1)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a19      	ldr	r2, [pc, #100]	; (80025fc <DFSDM_GetChannelFromInstance+0x80>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d102      	bne.n	80025a0 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 800259a:	2301      	movs	r3, #1
 800259c:	60fb      	str	r3, [r7, #12]
 800259e:	e024      	b.n	80025ea <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel2)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a17      	ldr	r2, [pc, #92]	; (8002600 <DFSDM_GetChannelFromInstance+0x84>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d102      	bne.n	80025ae <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80025a8:	2302      	movs	r3, #2
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	e01d      	b.n	80025ea <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel3)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a14      	ldr	r2, [pc, #80]	; (8002604 <DFSDM_GetChannelFromInstance+0x88>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d102      	bne.n	80025bc <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 3;
 80025b6:	2303      	movs	r3, #3
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	e016      	b.n	80025ea <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel4)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	4a12      	ldr	r2, [pc, #72]	; (8002608 <DFSDM_GetChannelFromInstance+0x8c>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d102      	bne.n	80025ca <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 4;
 80025c4:	2304      	movs	r3, #4
 80025c6:	60fb      	str	r3, [r7, #12]
 80025c8:	e00f      	b.n	80025ea <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel5)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a0f      	ldr	r2, [pc, #60]	; (800260c <DFSDM_GetChannelFromInstance+0x90>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d102      	bne.n	80025d8 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 5;
 80025d2:	2305      	movs	r3, #5
 80025d4:	60fb      	str	r3, [r7, #12]
 80025d6:	e008      	b.n	80025ea <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel6)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a0d      	ldr	r2, [pc, #52]	; (8002610 <DFSDM_GetChannelFromInstance+0x94>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d102      	bne.n	80025e6 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 6;
 80025e0:	2306      	movs	r3, #6
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	e001      	b.n	80025ea <DFSDM_GetChannelFromInstance+0x6e>
  }
  else /* DFSDM1_Channel7 */
  {
    channel = 7;
 80025e6:	2307      	movs	r3, #7
 80025e8:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80025ea:	68fb      	ldr	r3, [r7, #12]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3714      	adds	r7, #20
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr
 80025f8:	40017800 	.word	0x40017800
 80025fc:	40017820 	.word	0x40017820
 8002600:	40017840 	.word	0x40017840
 8002604:	40017860 	.word	0x40017860
 8002608:	40017880 	.word	0x40017880
 800260c:	400178a0 	.word	0x400178a0
 8002610:	400178c0 	.word	0x400178c0

08002614 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800261c:	f7ff fbb4 	bl	8001d88 <HAL_GetTick>
 8002620:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d101      	bne.n	800262c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8002628:	2301      	movs	r3, #1
 800262a:	e314      	b.n	8002c56 <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a66      	ldr	r2, [pc, #408]	; (80027cc <HAL_DMA_Init+0x1b8>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d04a      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a65      	ldr	r2, [pc, #404]	; (80027d0 <HAL_DMA_Init+0x1bc>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d045      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a63      	ldr	r2, [pc, #396]	; (80027d4 <HAL_DMA_Init+0x1c0>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d040      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a62      	ldr	r2, [pc, #392]	; (80027d8 <HAL_DMA_Init+0x1c4>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d03b      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a60      	ldr	r2, [pc, #384]	; (80027dc <HAL_DMA_Init+0x1c8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d036      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a5f      	ldr	r2, [pc, #380]	; (80027e0 <HAL_DMA_Init+0x1cc>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d031      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a5d      	ldr	r2, [pc, #372]	; (80027e4 <HAL_DMA_Init+0x1d0>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d02c      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a5c      	ldr	r2, [pc, #368]	; (80027e8 <HAL_DMA_Init+0x1d4>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d027      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a5a      	ldr	r2, [pc, #360]	; (80027ec <HAL_DMA_Init+0x1d8>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d022      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a59      	ldr	r2, [pc, #356]	; (80027f0 <HAL_DMA_Init+0x1dc>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d01d      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a57      	ldr	r2, [pc, #348]	; (80027f4 <HAL_DMA_Init+0x1e0>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d018      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a56      	ldr	r2, [pc, #344]	; (80027f8 <HAL_DMA_Init+0x1e4>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d013      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a54      	ldr	r2, [pc, #336]	; (80027fc <HAL_DMA_Init+0x1e8>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d00e      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a53      	ldr	r2, [pc, #332]	; (8002800 <HAL_DMA_Init+0x1ec>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d009      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a51      	ldr	r2, [pc, #324]	; (8002804 <HAL_DMA_Init+0x1f0>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d004      	beq.n	80026cc <HAL_DMA_Init+0xb8>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a50      	ldr	r2, [pc, #320]	; (8002808 <HAL_DMA_Init+0x1f4>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d101      	bne.n	80026d0 <HAL_DMA_Init+0xbc>
 80026cc:	2301      	movs	r3, #1
 80026ce:	e000      	b.n	80026d2 <HAL_DMA_Init+0xbe>
 80026d0:	2300      	movs	r3, #0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	f000 813c 	beq.w	8002950 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2202      	movs	r2, #2
 80026dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a37      	ldr	r2, [pc, #220]	; (80027cc <HAL_DMA_Init+0x1b8>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d04a      	beq.n	8002788 <HAL_DMA_Init+0x174>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a36      	ldr	r2, [pc, #216]	; (80027d0 <HAL_DMA_Init+0x1bc>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d045      	beq.n	8002788 <HAL_DMA_Init+0x174>
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a34      	ldr	r2, [pc, #208]	; (80027d4 <HAL_DMA_Init+0x1c0>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d040      	beq.n	8002788 <HAL_DMA_Init+0x174>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a33      	ldr	r2, [pc, #204]	; (80027d8 <HAL_DMA_Init+0x1c4>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d03b      	beq.n	8002788 <HAL_DMA_Init+0x174>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a31      	ldr	r2, [pc, #196]	; (80027dc <HAL_DMA_Init+0x1c8>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d036      	beq.n	8002788 <HAL_DMA_Init+0x174>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a30      	ldr	r2, [pc, #192]	; (80027e0 <HAL_DMA_Init+0x1cc>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d031      	beq.n	8002788 <HAL_DMA_Init+0x174>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a2e      	ldr	r2, [pc, #184]	; (80027e4 <HAL_DMA_Init+0x1d0>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d02c      	beq.n	8002788 <HAL_DMA_Init+0x174>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a2d      	ldr	r2, [pc, #180]	; (80027e8 <HAL_DMA_Init+0x1d4>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d027      	beq.n	8002788 <HAL_DMA_Init+0x174>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a2b      	ldr	r2, [pc, #172]	; (80027ec <HAL_DMA_Init+0x1d8>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d022      	beq.n	8002788 <HAL_DMA_Init+0x174>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a2a      	ldr	r2, [pc, #168]	; (80027f0 <HAL_DMA_Init+0x1dc>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d01d      	beq.n	8002788 <HAL_DMA_Init+0x174>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a28      	ldr	r2, [pc, #160]	; (80027f4 <HAL_DMA_Init+0x1e0>)
 8002752:	4293      	cmp	r3, r2
 8002754:	d018      	beq.n	8002788 <HAL_DMA_Init+0x174>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4a27      	ldr	r2, [pc, #156]	; (80027f8 <HAL_DMA_Init+0x1e4>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d013      	beq.n	8002788 <HAL_DMA_Init+0x174>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a25      	ldr	r2, [pc, #148]	; (80027fc <HAL_DMA_Init+0x1e8>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d00e      	beq.n	8002788 <HAL_DMA_Init+0x174>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a24      	ldr	r2, [pc, #144]	; (8002800 <HAL_DMA_Init+0x1ec>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d009      	beq.n	8002788 <HAL_DMA_Init+0x174>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a22      	ldr	r2, [pc, #136]	; (8002804 <HAL_DMA_Init+0x1f0>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d004      	beq.n	8002788 <HAL_DMA_Init+0x174>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a21      	ldr	r2, [pc, #132]	; (8002808 <HAL_DMA_Init+0x1f4>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d108      	bne.n	800279a <HAL_DMA_Init+0x186>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f022 0201 	bic.w	r2, r2, #1
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	e007      	b.n	80027aa <HAL_DMA_Init+0x196>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 0201 	bic.w	r2, r2, #1
 80027a8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80027aa:	e02f      	b.n	800280c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027ac:	f7ff faec 	bl	8001d88 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	2b05      	cmp	r3, #5
 80027b8:	d928      	bls.n	800280c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2220      	movs	r2, #32
 80027be:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2203      	movs	r2, #3
 80027c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e244      	b.n	8002c56 <HAL_DMA_Init+0x642>
 80027cc:	40020010 	.word	0x40020010
 80027d0:	40020028 	.word	0x40020028
 80027d4:	40020040 	.word	0x40020040
 80027d8:	40020058 	.word	0x40020058
 80027dc:	40020070 	.word	0x40020070
 80027e0:	40020088 	.word	0x40020088
 80027e4:	400200a0 	.word	0x400200a0
 80027e8:	400200b8 	.word	0x400200b8
 80027ec:	40020410 	.word	0x40020410
 80027f0:	40020428 	.word	0x40020428
 80027f4:	40020440 	.word	0x40020440
 80027f8:	40020458 	.word	0x40020458
 80027fc:	40020470 	.word	0x40020470
 8002800:	40020488 	.word	0x40020488
 8002804:	400204a0 	.word	0x400204a0
 8002808:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1c8      	bne.n	80027ac <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002822:	697a      	ldr	r2, [r7, #20]
 8002824:	4b84      	ldr	r3, [pc, #528]	; (8002a38 <HAL_DMA_Init+0x424>)
 8002826:	4013      	ands	r3, r2
 8002828:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002832:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	691b      	ldr	r3, [r3, #16]
 8002838:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800283e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	699b      	ldr	r3, [r3, #24]
 8002844:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800284a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a1b      	ldr	r3, [r3, #32]
 8002850:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	4313      	orrs	r3, r2
 8002856:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800285c:	2b04      	cmp	r3, #4
 800285e:	d107      	bne.n	8002870 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002868:	4313      	orrs	r3, r2
 800286a:	697a      	ldr	r2, [r7, #20]
 800286c:	4313      	orrs	r3, r2
 800286e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2b28      	cmp	r3, #40	; 0x28
 8002876:	d903      	bls.n	8002880 <HAL_DMA_Init+0x26c>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b2e      	cmp	r3, #46	; 0x2e
 800287e:	d91f      	bls.n	80028c0 <HAL_DMA_Init+0x2ac>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	2b3e      	cmp	r3, #62	; 0x3e
 8002886:	d903      	bls.n	8002890 <HAL_DMA_Init+0x27c>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	2b42      	cmp	r3, #66	; 0x42
 800288e:	d917      	bls.n	80028c0 <HAL_DMA_Init+0x2ac>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	2b46      	cmp	r3, #70	; 0x46
 8002896:	d903      	bls.n	80028a0 <HAL_DMA_Init+0x28c>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2b48      	cmp	r3, #72	; 0x48
 800289e:	d90f      	bls.n	80028c0 <HAL_DMA_Init+0x2ac>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	2b4e      	cmp	r3, #78	; 0x4e
 80028a6:	d903      	bls.n	80028b0 <HAL_DMA_Init+0x29c>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	2b52      	cmp	r3, #82	; 0x52
 80028ae:	d907      	bls.n	80028c0 <HAL_DMA_Init+0x2ac>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	2b73      	cmp	r3, #115	; 0x73
 80028b6:	d905      	bls.n	80028c4 <HAL_DMA_Init+0x2b0>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2b77      	cmp	r3, #119	; 0x77
 80028be:	d801      	bhi.n	80028c4 <HAL_DMA_Init+0x2b0>
 80028c0:	2301      	movs	r3, #1
 80028c2:	e000      	b.n	80028c6 <HAL_DMA_Init+0x2b2>
 80028c4:	2300      	movs	r3, #0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d003      	beq.n	80028d2 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028d0:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	697a      	ldr	r2, [r7, #20]
 80028d8:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	695b      	ldr	r3, [r3, #20]
 80028e0:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f023 0307 	bic.w	r3, r3, #7
 80028e8:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f8:	2b04      	cmp	r3, #4
 80028fa:	d117      	bne.n	800292c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002900:	697a      	ldr	r2, [r7, #20]
 8002902:	4313      	orrs	r3, r2
 8002904:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00e      	beq.n	800292c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f001 ff8e 	bl	8004830 <DMA_CheckFifoParam>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d008      	beq.n	800292c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2240      	movs	r2, #64	; 0x40
 800291e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2201      	movs	r2, #1
 8002924:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e194      	b.n	8002c56 <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	697a      	ldr	r2, [r7, #20]
 8002932:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f001 fec9 	bl	80046cc <DMA_CalcBaseAndBitshift>
 800293a:	4603      	mov	r3, r0
 800293c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002942:	f003 031f 	and.w	r3, r3, #31
 8002946:	223f      	movs	r2, #63	; 0x3f
 8002948:	409a      	lsls	r2, r3
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	609a      	str	r2, [r3, #8]
 800294e:	e0ca      	b.n	8002ae6 <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a39      	ldr	r2, [pc, #228]	; (8002a3c <HAL_DMA_Init+0x428>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d022      	beq.n	80029a0 <HAL_DMA_Init+0x38c>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a38      	ldr	r2, [pc, #224]	; (8002a40 <HAL_DMA_Init+0x42c>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d01d      	beq.n	80029a0 <HAL_DMA_Init+0x38c>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a36      	ldr	r2, [pc, #216]	; (8002a44 <HAL_DMA_Init+0x430>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d018      	beq.n	80029a0 <HAL_DMA_Init+0x38c>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a35      	ldr	r2, [pc, #212]	; (8002a48 <HAL_DMA_Init+0x434>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d013      	beq.n	80029a0 <HAL_DMA_Init+0x38c>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a33      	ldr	r2, [pc, #204]	; (8002a4c <HAL_DMA_Init+0x438>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d00e      	beq.n	80029a0 <HAL_DMA_Init+0x38c>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a32      	ldr	r2, [pc, #200]	; (8002a50 <HAL_DMA_Init+0x43c>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d009      	beq.n	80029a0 <HAL_DMA_Init+0x38c>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a30      	ldr	r2, [pc, #192]	; (8002a54 <HAL_DMA_Init+0x440>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d004      	beq.n	80029a0 <HAL_DMA_Init+0x38c>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a2f      	ldr	r2, [pc, #188]	; (8002a58 <HAL_DMA_Init+0x444>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d101      	bne.n	80029a4 <HAL_DMA_Init+0x390>
 80029a0:	2301      	movs	r3, #1
 80029a2:	e000      	b.n	80029a6 <HAL_DMA_Init+0x392>
 80029a4:	2300      	movs	r3, #0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	f000 8094 	beq.w	8002ad4 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a22      	ldr	r2, [pc, #136]	; (8002a3c <HAL_DMA_Init+0x428>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d021      	beq.n	80029fa <HAL_DMA_Init+0x3e6>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a21      	ldr	r2, [pc, #132]	; (8002a40 <HAL_DMA_Init+0x42c>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d01c      	beq.n	80029fa <HAL_DMA_Init+0x3e6>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a1f      	ldr	r2, [pc, #124]	; (8002a44 <HAL_DMA_Init+0x430>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d017      	beq.n	80029fa <HAL_DMA_Init+0x3e6>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a1e      	ldr	r2, [pc, #120]	; (8002a48 <HAL_DMA_Init+0x434>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d012      	beq.n	80029fa <HAL_DMA_Init+0x3e6>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a1c      	ldr	r2, [pc, #112]	; (8002a4c <HAL_DMA_Init+0x438>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d00d      	beq.n	80029fa <HAL_DMA_Init+0x3e6>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a1b      	ldr	r2, [pc, #108]	; (8002a50 <HAL_DMA_Init+0x43c>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d008      	beq.n	80029fa <HAL_DMA_Init+0x3e6>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a19      	ldr	r2, [pc, #100]	; (8002a54 <HAL_DMA_Init+0x440>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d003      	beq.n	80029fa <HAL_DMA_Init+0x3e6>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a18      	ldr	r2, [pc, #96]	; (8002a58 <HAL_DMA_Init+0x444>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2202      	movs	r2, #2
 8002a00:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002a14:	697a      	ldr	r2, [r7, #20]
 8002a16:	4b11      	ldr	r3, [pc, #68]	; (8002a5c <HAL_DMA_Init+0x448>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	2b40      	cmp	r3, #64	; 0x40
 8002a22:	d01d      	beq.n	8002a60 <HAL_DMA_Init+0x44c>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	2b80      	cmp	r3, #128	; 0x80
 8002a2a:	d102      	bne.n	8002a32 <HAL_DMA_Init+0x41e>
 8002a2c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002a30:	e017      	b.n	8002a62 <HAL_DMA_Init+0x44e>
 8002a32:	2300      	movs	r3, #0
 8002a34:	e015      	b.n	8002a62 <HAL_DMA_Init+0x44e>
 8002a36:	bf00      	nop
 8002a38:	fe10803f 	.word	0xfe10803f
 8002a3c:	58025408 	.word	0x58025408
 8002a40:	5802541c 	.word	0x5802541c
 8002a44:	58025430 	.word	0x58025430
 8002a48:	58025444 	.word	0x58025444
 8002a4c:	58025458 	.word	0x58025458
 8002a50:	5802546c 	.word	0x5802546c
 8002a54:	58025480 	.word	0x58025480
 8002a58:	58025494 	.word	0x58025494
 8002a5c:	fffe000f 	.word	0xfffe000f
 8002a60:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	68d2      	ldr	r2, [r2, #12]
 8002a66:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002a68:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002a70:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002a78:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002a80:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002a88:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6a1b      	ldr	r3, [r3, #32]
 8002a8e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002a90:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	4313      	orrs	r3, r2
 8002a96:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	697a      	ldr	r2, [r7, #20]
 8002a9e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	4b6e      	ldr	r3, [pc, #440]	; (8002c60 <HAL_DMA_Init+0x64c>)
 8002aa8:	4413      	add	r3, r2
 8002aaa:	4a6e      	ldr	r2, [pc, #440]	; (8002c64 <HAL_DMA_Init+0x650>)
 8002aac:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab0:	091b      	lsrs	r3, r3, #4
 8002ab2:	009a      	lsls	r2, r3, #2
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f001 fe07 	bl	80046cc <DMA_CalcBaseAndBitshift>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac6:	f003 031f 	and.w	r3, r3, #31
 8002aca:	2201      	movs	r2, #1
 8002acc:	409a      	lsls	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	605a      	str	r2, [r3, #4]
 8002ad2:	e008      	b.n	8002ae6 <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2240      	movs	r2, #64	; 0x40
 8002ad8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2203      	movs	r2, #3
 8002ade:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e0b7      	b.n	8002c56 <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a5f      	ldr	r2, [pc, #380]	; (8002c68 <HAL_DMA_Init+0x654>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d072      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a5d      	ldr	r2, [pc, #372]	; (8002c6c <HAL_DMA_Init+0x658>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d06d      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a5c      	ldr	r2, [pc, #368]	; (8002c70 <HAL_DMA_Init+0x65c>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d068      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a5a      	ldr	r2, [pc, #360]	; (8002c74 <HAL_DMA_Init+0x660>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d063      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a59      	ldr	r2, [pc, #356]	; (8002c78 <HAL_DMA_Init+0x664>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d05e      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a57      	ldr	r2, [pc, #348]	; (8002c7c <HAL_DMA_Init+0x668>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d059      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a56      	ldr	r2, [pc, #344]	; (8002c80 <HAL_DMA_Init+0x66c>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d054      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a54      	ldr	r2, [pc, #336]	; (8002c84 <HAL_DMA_Init+0x670>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d04f      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a53      	ldr	r2, [pc, #332]	; (8002c88 <HAL_DMA_Init+0x674>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d04a      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a51      	ldr	r2, [pc, #324]	; (8002c8c <HAL_DMA_Init+0x678>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d045      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a50      	ldr	r2, [pc, #320]	; (8002c90 <HAL_DMA_Init+0x67c>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d040      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a4e      	ldr	r2, [pc, #312]	; (8002c94 <HAL_DMA_Init+0x680>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d03b      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a4d      	ldr	r2, [pc, #308]	; (8002c98 <HAL_DMA_Init+0x684>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d036      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a4b      	ldr	r2, [pc, #300]	; (8002c9c <HAL_DMA_Init+0x688>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d031      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a4a      	ldr	r2, [pc, #296]	; (8002ca0 <HAL_DMA_Init+0x68c>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d02c      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a48      	ldr	r2, [pc, #288]	; (8002ca4 <HAL_DMA_Init+0x690>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d027      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a47      	ldr	r2, [pc, #284]	; (8002ca8 <HAL_DMA_Init+0x694>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d022      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a45      	ldr	r2, [pc, #276]	; (8002cac <HAL_DMA_Init+0x698>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d01d      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a44      	ldr	r2, [pc, #272]	; (8002cb0 <HAL_DMA_Init+0x69c>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d018      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a42      	ldr	r2, [pc, #264]	; (8002cb4 <HAL_DMA_Init+0x6a0>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d013      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a41      	ldr	r2, [pc, #260]	; (8002cb8 <HAL_DMA_Init+0x6a4>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d00e      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a3f      	ldr	r2, [pc, #252]	; (8002cbc <HAL_DMA_Init+0x6a8>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d009      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a3e      	ldr	r2, [pc, #248]	; (8002cc0 <HAL_DMA_Init+0x6ac>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d004      	beq.n	8002bd6 <HAL_DMA_Init+0x5c2>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a3c      	ldr	r2, [pc, #240]	; (8002cc4 <HAL_DMA_Init+0x6b0>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d101      	bne.n	8002bda <HAL_DMA_Init+0x5c6>
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e000      	b.n	8002bdc <HAL_DMA_Init+0x5c8>
 8002bda:	2300      	movs	r3, #0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d032      	beq.n	8002c46 <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f001 fea1 	bl	8004928 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	2b80      	cmp	r3, #128	; 0x80
 8002bec:	d102      	bne.n	8002bf4 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685a      	ldr	r2, [r3, #4]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bfc:	b2d2      	uxtb	r2, r2
 8002bfe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002c08:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d010      	beq.n	8002c34 <HAL_DMA_Init+0x620>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	2b08      	cmp	r3, #8
 8002c18:	d80c      	bhi.n	8002c34 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f001 ff1e 	bl	8004a5c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c24:	2200      	movs	r2, #0
 8002c26:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002c30:	605a      	str	r2, [r3, #4]
 8002c32:	e008      	b.n	8002c46 <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c54:	2300      	movs	r3, #0
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3718      	adds	r7, #24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	a7fdabf8 	.word	0xa7fdabf8
 8002c64:	cccccccd 	.word	0xcccccccd
 8002c68:	40020010 	.word	0x40020010
 8002c6c:	40020028 	.word	0x40020028
 8002c70:	40020040 	.word	0x40020040
 8002c74:	40020058 	.word	0x40020058
 8002c78:	40020070 	.word	0x40020070
 8002c7c:	40020088 	.word	0x40020088
 8002c80:	400200a0 	.word	0x400200a0
 8002c84:	400200b8 	.word	0x400200b8
 8002c88:	40020410 	.word	0x40020410
 8002c8c:	40020428 	.word	0x40020428
 8002c90:	40020440 	.word	0x40020440
 8002c94:	40020458 	.word	0x40020458
 8002c98:	40020470 	.word	0x40020470
 8002c9c:	40020488 	.word	0x40020488
 8002ca0:	400204a0 	.word	0x400204a0
 8002ca4:	400204b8 	.word	0x400204b8
 8002ca8:	58025408 	.word	0x58025408
 8002cac:	5802541c 	.word	0x5802541c
 8002cb0:	58025430 	.word	0x58025430
 8002cb4:	58025444 	.word	0x58025444
 8002cb8:	58025458 	.word	0x58025458
 8002cbc:	5802546c 	.word	0x5802546c
 8002cc0:	58025480 	.word	0x58025480
 8002cc4:	58025494 	.word	0x58025494

08002cc8 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e1a8      	b.n	800302c <HAL_DMA_DeInit+0x364>
  }

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a82      	ldr	r2, [pc, #520]	; (8002ee8 <HAL_DMA_DeInit+0x220>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d04a      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a80      	ldr	r2, [pc, #512]	; (8002eec <HAL_DMA_DeInit+0x224>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d045      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a7f      	ldr	r2, [pc, #508]	; (8002ef0 <HAL_DMA_DeInit+0x228>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d040      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a7d      	ldr	r2, [pc, #500]	; (8002ef4 <HAL_DMA_DeInit+0x22c>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d03b      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a7c      	ldr	r2, [pc, #496]	; (8002ef8 <HAL_DMA_DeInit+0x230>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d036      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a7a      	ldr	r2, [pc, #488]	; (8002efc <HAL_DMA_DeInit+0x234>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d031      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a79      	ldr	r2, [pc, #484]	; (8002f00 <HAL_DMA_DeInit+0x238>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d02c      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a77      	ldr	r2, [pc, #476]	; (8002f04 <HAL_DMA_DeInit+0x23c>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d027      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a76      	ldr	r2, [pc, #472]	; (8002f08 <HAL_DMA_DeInit+0x240>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d022      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4a74      	ldr	r2, [pc, #464]	; (8002f0c <HAL_DMA_DeInit+0x244>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d01d      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a73      	ldr	r2, [pc, #460]	; (8002f10 <HAL_DMA_DeInit+0x248>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d018      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a71      	ldr	r2, [pc, #452]	; (8002f14 <HAL_DMA_DeInit+0x24c>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d013      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a70      	ldr	r2, [pc, #448]	; (8002f18 <HAL_DMA_DeInit+0x250>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d00e      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a6e      	ldr	r2, [pc, #440]	; (8002f1c <HAL_DMA_DeInit+0x254>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d009      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a6d      	ldr	r2, [pc, #436]	; (8002f20 <HAL_DMA_DeInit+0x258>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d004      	beq.n	8002d7a <HAL_DMA_DeInit+0xb2>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a6b      	ldr	r2, [pc, #428]	; (8002f24 <HAL_DMA_DeInit+0x25c>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d108      	bne.n	8002d8c <HAL_DMA_DeInit+0xc4>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f022 0201 	bic.w	r2, r2, #1
 8002d88:	601a      	str	r2, [r3, #0]
 8002d8a:	e007      	b.n	8002d9c <HAL_DMA_DeInit+0xd4>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0201 	bic.w	r2, r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a51      	ldr	r2, [pc, #324]	; (8002ee8 <HAL_DMA_DeInit+0x220>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d04a      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a50      	ldr	r2, [pc, #320]	; (8002eec <HAL_DMA_DeInit+0x224>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d045      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a4e      	ldr	r2, [pc, #312]	; (8002ef0 <HAL_DMA_DeInit+0x228>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d040      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a4d      	ldr	r2, [pc, #308]	; (8002ef4 <HAL_DMA_DeInit+0x22c>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d03b      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a4b      	ldr	r2, [pc, #300]	; (8002ef8 <HAL_DMA_DeInit+0x230>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d036      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a4a      	ldr	r2, [pc, #296]	; (8002efc <HAL_DMA_DeInit+0x234>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d031      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a48      	ldr	r2, [pc, #288]	; (8002f00 <HAL_DMA_DeInit+0x238>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d02c      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a47      	ldr	r2, [pc, #284]	; (8002f04 <HAL_DMA_DeInit+0x23c>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d027      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a45      	ldr	r2, [pc, #276]	; (8002f08 <HAL_DMA_DeInit+0x240>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d022      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a44      	ldr	r2, [pc, #272]	; (8002f0c <HAL_DMA_DeInit+0x244>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d01d      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a42      	ldr	r2, [pc, #264]	; (8002f10 <HAL_DMA_DeInit+0x248>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d018      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a41      	ldr	r2, [pc, #260]	; (8002f14 <HAL_DMA_DeInit+0x24c>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d013      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a3f      	ldr	r2, [pc, #252]	; (8002f18 <HAL_DMA_DeInit+0x250>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d00e      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a3e      	ldr	r2, [pc, #248]	; (8002f1c <HAL_DMA_DeInit+0x254>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d009      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a3c      	ldr	r2, [pc, #240]	; (8002f20 <HAL_DMA_DeInit+0x258>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d004      	beq.n	8002e3c <HAL_DMA_DeInit+0x174>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a3b      	ldr	r2, [pc, #236]	; (8002f24 <HAL_DMA_DeInit+0x25c>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d101      	bne.n	8002e40 <HAL_DMA_DeInit+0x178>
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	e000      	b.n	8002e42 <HAL_DMA_DeInit+0x17a>
 8002e40:	2300      	movs	r3, #0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d025      	beq.n	8002e92 <HAL_DMA_DeInit+0x1ca>
  {
    /* Reset DMA Streamx control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR   = 0U;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	601a      	str	r2, [r3, #0]

    /* Reset DMA Streamx number of data to transfer register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = 0U;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2200      	movs	r2, #0
 8002e54:	605a      	str	r2, [r3, #4]

    /* Reset DMA Streamx peripheral address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR  = 0U;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	609a      	str	r2, [r3, #8]

    /* Reset DMA Streamx memory 0 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = 0U;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2200      	movs	r2, #0
 8002e64:	60da      	str	r2, [r3, #12]

    /* Reset DMA Streamx memory 1 address register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = 0U;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	611a      	str	r2, [r3, #16]

    /* Reset DMA Streamx FIFO control register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR  = (uint32_t)0x00000021U;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	2221      	movs	r2, #33	; 0x21
 8002e74:	615a      	str	r2, [r3, #20]

    /* Get DMA steam Base Address */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f001 fc28 	bl	80046cc <DMA_CalcBaseAndBitshift>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e84:	f003 031f 	and.w	r3, r3, #31
 8002e88:	223f      	movs	r2, #63	; 0x3f
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	609a      	str	r2, [r3, #8]
 8002e90:	e081      	b.n	8002f96 <HAL_DMA_DeInit+0x2ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a24      	ldr	r2, [pc, #144]	; (8002f28 <HAL_DMA_DeInit+0x260>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d022      	beq.n	8002ee2 <HAL_DMA_DeInit+0x21a>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a22      	ldr	r2, [pc, #136]	; (8002f2c <HAL_DMA_DeInit+0x264>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d01d      	beq.n	8002ee2 <HAL_DMA_DeInit+0x21a>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a21      	ldr	r2, [pc, #132]	; (8002f30 <HAL_DMA_DeInit+0x268>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d018      	beq.n	8002ee2 <HAL_DMA_DeInit+0x21a>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a1f      	ldr	r2, [pc, #124]	; (8002f34 <HAL_DMA_DeInit+0x26c>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d013      	beq.n	8002ee2 <HAL_DMA_DeInit+0x21a>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a1e      	ldr	r2, [pc, #120]	; (8002f38 <HAL_DMA_DeInit+0x270>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d00e      	beq.n	8002ee2 <HAL_DMA_DeInit+0x21a>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a1c      	ldr	r2, [pc, #112]	; (8002f3c <HAL_DMA_DeInit+0x274>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d009      	beq.n	8002ee2 <HAL_DMA_DeInit+0x21a>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a1b      	ldr	r2, [pc, #108]	; (8002f40 <HAL_DMA_DeInit+0x278>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d004      	beq.n	8002ee2 <HAL_DMA_DeInit+0x21a>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a19      	ldr	r2, [pc, #100]	; (8002f44 <HAL_DMA_DeInit+0x27c>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d132      	bne.n	8002f48 <HAL_DMA_DeInit+0x280>
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e031      	b.n	8002f4a <HAL_DMA_DeInit+0x282>
 8002ee6:	bf00      	nop
 8002ee8:	40020010 	.word	0x40020010
 8002eec:	40020028 	.word	0x40020028
 8002ef0:	40020040 	.word	0x40020040
 8002ef4:	40020058 	.word	0x40020058
 8002ef8:	40020070 	.word	0x40020070
 8002efc:	40020088 	.word	0x40020088
 8002f00:	400200a0 	.word	0x400200a0
 8002f04:	400200b8 	.word	0x400200b8
 8002f08:	40020410 	.word	0x40020410
 8002f0c:	40020428 	.word	0x40020428
 8002f10:	40020440 	.word	0x40020440
 8002f14:	40020458 	.word	0x40020458
 8002f18:	40020470 	.word	0x40020470
 8002f1c:	40020488 	.word	0x40020488
 8002f20:	400204a0 	.word	0x400204a0
 8002f24:	400204b8 	.word	0x400204b8
 8002f28:	58025408 	.word	0x58025408
 8002f2c:	5802541c 	.word	0x5802541c
 8002f30:	58025430 	.word	0x58025430
 8002f34:	58025444 	.word	0x58025444
 8002f38:	58025458 	.word	0x58025458
 8002f3c:	5802546c 	.word	0x5802546c
 8002f40:	58025480 	.word	0x58025480
 8002f44:	58025494 	.word	0x58025494
 8002f48:	2300      	movs	r3, #0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d021      	beq.n	8002f92 <HAL_DMA_DeInit+0x2ca>
  {
    /* Reset DMA Channel control register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR  = 0U;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	2200      	movs	r2, #0
 8002f54:	601a      	str	r2, [r3, #0]

    /* Reset DMA Channel Number of Data to Transfer register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = 0U;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	605a      	str	r2, [r3, #4]

    /* Reset DMA Channel peripheral address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR  = 0U;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	2200      	movs	r2, #0
 8002f64:	609a      	str	r2, [r3, #8]

    /* Reset DMA Channel memory 0 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = 0U;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	60da      	str	r2, [r3, #12]

    /* Reset DMA Channel memory 1 address register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CM1AR = 0U;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2200      	movs	r2, #0
 8002f74:	611a      	str	r2, [r3, #16]

    /* Get DMA steam Base Address */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	f001 fba8 	bl	80046cc <DMA_CalcBaseAndBitshift>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags at correct offset within the register */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f84:	f003 031f 	and.w	r3, r3, #31
 8002f88:	2201      	movs	r2, #1
 8002f8a:	409a      	lsls	r2, r3
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	605a      	str	r2, [r3, #4]
 8002f90:	e001      	b.n	8002f96 <HAL_DMA_DeInit+0x2ce>
  }
  else
  {
    /* Return error status */
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e04a      	b.n	800302c <HAL_DMA_DeInit+0x364>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
#endif /* BDMA1 */
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f001 fcc6 	bl	8004928 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->DMAmuxChannel != 0U)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d008      	beq.n	8002fb6 <HAL_DMA_DeInit+0x2ee>
    {
      /* Resett he DMAMUX channel that corresponds to the DMA stream */
      hdma->DMAmuxChannel->CCR = 0U;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002fb4:	605a      	str	r2, [r3, #4]
    }

    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00f      	beq.n	8002fde <HAL_DMA_DeInit+0x316>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2b08      	cmp	r3, #8
 8002fc4:	d80b      	bhi.n	8002fde <HAL_DMA_DeInit+0x316>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f001 fd48 	bl	8004a5c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002fdc:	605a      	str	r2, [r3, #4]
    }

    hdma->DMAmuxRequestGen = 0U;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	66da      	str	r2, [r3, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	671a      	str	r2, [r3, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	675a      	str	r2, [r3, #116]	; 0x74
  }


  /* Clean callbacks */
  hdma->XferCpltCallback       = NULL;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback   = NULL;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback     = NULL;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback      = NULL;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback      = NULL;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	651a      	str	r2, [r3, #80]	; 0x50

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2200      	movs	r2, #0
 800301e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b086      	sub	sp, #24
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
 8003040:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d101      	bne.n	8003050 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	e226      	b.n	800349e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003056:	2b01      	cmp	r3, #1
 8003058:	d101      	bne.n	800305e <HAL_DMA_Start_IT+0x2a>
 800305a:	2302      	movs	r3, #2
 800305c:	e21f      	b.n	800349e <HAL_DMA_Start_IT+0x46a>
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b01      	cmp	r3, #1
 8003070:	f040 820a 	bne.w	8003488 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2202      	movs	r2, #2
 8003078:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a68      	ldr	r2, [pc, #416]	; (8003228 <HAL_DMA_Start_IT+0x1f4>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d04a      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a66      	ldr	r2, [pc, #408]	; (800322c <HAL_DMA_Start_IT+0x1f8>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d045      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a65      	ldr	r2, [pc, #404]	; (8003230 <HAL_DMA_Start_IT+0x1fc>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d040      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a63      	ldr	r2, [pc, #396]	; (8003234 <HAL_DMA_Start_IT+0x200>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d03b      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a62      	ldr	r2, [pc, #392]	; (8003238 <HAL_DMA_Start_IT+0x204>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d036      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a60      	ldr	r2, [pc, #384]	; (800323c <HAL_DMA_Start_IT+0x208>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d031      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a5f      	ldr	r2, [pc, #380]	; (8003240 <HAL_DMA_Start_IT+0x20c>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d02c      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a5d      	ldr	r2, [pc, #372]	; (8003244 <HAL_DMA_Start_IT+0x210>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d027      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a5c      	ldr	r2, [pc, #368]	; (8003248 <HAL_DMA_Start_IT+0x214>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d022      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a5a      	ldr	r2, [pc, #360]	; (800324c <HAL_DMA_Start_IT+0x218>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d01d      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a59      	ldr	r2, [pc, #356]	; (8003250 <HAL_DMA_Start_IT+0x21c>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d018      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a57      	ldr	r2, [pc, #348]	; (8003254 <HAL_DMA_Start_IT+0x220>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d013      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a56      	ldr	r2, [pc, #344]	; (8003258 <HAL_DMA_Start_IT+0x224>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d00e      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a54      	ldr	r2, [pc, #336]	; (800325c <HAL_DMA_Start_IT+0x228>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d009      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a53      	ldr	r2, [pc, #332]	; (8003260 <HAL_DMA_Start_IT+0x22c>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d004      	beq.n	8003122 <HAL_DMA_Start_IT+0xee>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a51      	ldr	r2, [pc, #324]	; (8003264 <HAL_DMA_Start_IT+0x230>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d108      	bne.n	8003134 <HAL_DMA_Start_IT+0x100>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f022 0201 	bic.w	r2, r2, #1
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	e007      	b.n	8003144 <HAL_DMA_Start_IT+0x110>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681a      	ldr	r2, [r3, #0]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f022 0201 	bic.w	r2, r2, #1
 8003142:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	68b9      	ldr	r1, [r7, #8]
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f001 f912 	bl	8004374 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a34      	ldr	r2, [pc, #208]	; (8003228 <HAL_DMA_Start_IT+0x1f4>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d04a      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a33      	ldr	r2, [pc, #204]	; (800322c <HAL_DMA_Start_IT+0x1f8>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d045      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a31      	ldr	r2, [pc, #196]	; (8003230 <HAL_DMA_Start_IT+0x1fc>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d040      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a30      	ldr	r2, [pc, #192]	; (8003234 <HAL_DMA_Start_IT+0x200>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d03b      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a2e      	ldr	r2, [pc, #184]	; (8003238 <HAL_DMA_Start_IT+0x204>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d036      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a2d      	ldr	r2, [pc, #180]	; (800323c <HAL_DMA_Start_IT+0x208>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d031      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a2b      	ldr	r2, [pc, #172]	; (8003240 <HAL_DMA_Start_IT+0x20c>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d02c      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a2a      	ldr	r2, [pc, #168]	; (8003244 <HAL_DMA_Start_IT+0x210>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d027      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a28      	ldr	r2, [pc, #160]	; (8003248 <HAL_DMA_Start_IT+0x214>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d022      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a27      	ldr	r2, [pc, #156]	; (800324c <HAL_DMA_Start_IT+0x218>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d01d      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a25      	ldr	r2, [pc, #148]	; (8003250 <HAL_DMA_Start_IT+0x21c>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d018      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a24      	ldr	r2, [pc, #144]	; (8003254 <HAL_DMA_Start_IT+0x220>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d013      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a22      	ldr	r2, [pc, #136]	; (8003258 <HAL_DMA_Start_IT+0x224>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d00e      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a21      	ldr	r2, [pc, #132]	; (800325c <HAL_DMA_Start_IT+0x228>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d009      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a1f      	ldr	r2, [pc, #124]	; (8003260 <HAL_DMA_Start_IT+0x22c>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d004      	beq.n	80031f0 <HAL_DMA_Start_IT+0x1bc>
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a1e      	ldr	r2, [pc, #120]	; (8003264 <HAL_DMA_Start_IT+0x230>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d101      	bne.n	80031f4 <HAL_DMA_Start_IT+0x1c0>
 80031f0:	2301      	movs	r3, #1
 80031f2:	e000      	b.n	80031f6 <HAL_DMA_Start_IT+0x1c2>
 80031f4:	2300      	movs	r3, #0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d036      	beq.n	8003268 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f023 021e 	bic.w	r2, r3, #30
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f042 0216 	orr.w	r2, r2, #22
 800320c:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003212:	2b00      	cmp	r3, #0
 8003214:	d03e      	beq.n	8003294 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f042 0208 	orr.w	r2, r2, #8
 8003224:	601a      	str	r2, [r3, #0]
 8003226:	e035      	b.n	8003294 <HAL_DMA_Start_IT+0x260>
 8003228:	40020010 	.word	0x40020010
 800322c:	40020028 	.word	0x40020028
 8003230:	40020040 	.word	0x40020040
 8003234:	40020058 	.word	0x40020058
 8003238:	40020070 	.word	0x40020070
 800323c:	40020088 	.word	0x40020088
 8003240:	400200a0 	.word	0x400200a0
 8003244:	400200b8 	.word	0x400200b8
 8003248:	40020410 	.word	0x40020410
 800324c:	40020428 	.word	0x40020428
 8003250:	40020440 	.word	0x40020440
 8003254:	40020458 	.word	0x40020458
 8003258:	40020470 	.word	0x40020470
 800325c:	40020488 	.word	0x40020488
 8003260:	400204a0 	.word	0x400204a0
 8003264:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f023 020e 	bic.w	r2, r3, #14
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 020a 	orr.w	r2, r2, #10
 800327a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003280:	2b00      	cmp	r3, #0
 8003282:	d007      	beq.n	8003294 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f042 0204 	orr.w	r2, r2, #4
 8003292:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a83      	ldr	r2, [pc, #524]	; (80034a8 <HAL_DMA_Start_IT+0x474>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d072      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a82      	ldr	r2, [pc, #520]	; (80034ac <HAL_DMA_Start_IT+0x478>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d06d      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a80      	ldr	r2, [pc, #512]	; (80034b0 <HAL_DMA_Start_IT+0x47c>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d068      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a7f      	ldr	r2, [pc, #508]	; (80034b4 <HAL_DMA_Start_IT+0x480>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d063      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a7d      	ldr	r2, [pc, #500]	; (80034b8 <HAL_DMA_Start_IT+0x484>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d05e      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a7c      	ldr	r2, [pc, #496]	; (80034bc <HAL_DMA_Start_IT+0x488>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d059      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a7a      	ldr	r2, [pc, #488]	; (80034c0 <HAL_DMA_Start_IT+0x48c>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d054      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a79      	ldr	r2, [pc, #484]	; (80034c4 <HAL_DMA_Start_IT+0x490>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d04f      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a77      	ldr	r2, [pc, #476]	; (80034c8 <HAL_DMA_Start_IT+0x494>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d04a      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a76      	ldr	r2, [pc, #472]	; (80034cc <HAL_DMA_Start_IT+0x498>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d045      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a74      	ldr	r2, [pc, #464]	; (80034d0 <HAL_DMA_Start_IT+0x49c>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d040      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a73      	ldr	r2, [pc, #460]	; (80034d4 <HAL_DMA_Start_IT+0x4a0>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d03b      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a71      	ldr	r2, [pc, #452]	; (80034d8 <HAL_DMA_Start_IT+0x4a4>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d036      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a70      	ldr	r2, [pc, #448]	; (80034dc <HAL_DMA_Start_IT+0x4a8>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d031      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a6e      	ldr	r2, [pc, #440]	; (80034e0 <HAL_DMA_Start_IT+0x4ac>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d02c      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a6d      	ldr	r2, [pc, #436]	; (80034e4 <HAL_DMA_Start_IT+0x4b0>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d027      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a6b      	ldr	r2, [pc, #428]	; (80034e8 <HAL_DMA_Start_IT+0x4b4>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d022      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a6a      	ldr	r2, [pc, #424]	; (80034ec <HAL_DMA_Start_IT+0x4b8>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d01d      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a68      	ldr	r2, [pc, #416]	; (80034f0 <HAL_DMA_Start_IT+0x4bc>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d018      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a67      	ldr	r2, [pc, #412]	; (80034f4 <HAL_DMA_Start_IT+0x4c0>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d013      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a65      	ldr	r2, [pc, #404]	; (80034f8 <HAL_DMA_Start_IT+0x4c4>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d00e      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a64      	ldr	r2, [pc, #400]	; (80034fc <HAL_DMA_Start_IT+0x4c8>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d009      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a62      	ldr	r2, [pc, #392]	; (8003500 <HAL_DMA_Start_IT+0x4cc>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d004      	beq.n	8003384 <HAL_DMA_Start_IT+0x350>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a61      	ldr	r2, [pc, #388]	; (8003504 <HAL_DMA_Start_IT+0x4d0>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d101      	bne.n	8003388 <HAL_DMA_Start_IT+0x354>
 8003384:	2301      	movs	r3, #1
 8003386:	e000      	b.n	800338a <HAL_DMA_Start_IT+0x356>
 8003388:	2300      	movs	r3, #0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d01a      	beq.n	80033c4 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d007      	beq.n	80033ac <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033aa:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d007      	beq.n	80033c4 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80033be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033c2:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a37      	ldr	r2, [pc, #220]	; (80034a8 <HAL_DMA_Start_IT+0x474>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d04a      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a36      	ldr	r2, [pc, #216]	; (80034ac <HAL_DMA_Start_IT+0x478>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d045      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a34      	ldr	r2, [pc, #208]	; (80034b0 <HAL_DMA_Start_IT+0x47c>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d040      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a33      	ldr	r2, [pc, #204]	; (80034b4 <HAL_DMA_Start_IT+0x480>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d03b      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a31      	ldr	r2, [pc, #196]	; (80034b8 <HAL_DMA_Start_IT+0x484>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d036      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a30      	ldr	r2, [pc, #192]	; (80034bc <HAL_DMA_Start_IT+0x488>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d031      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a2e      	ldr	r2, [pc, #184]	; (80034c0 <HAL_DMA_Start_IT+0x48c>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d02c      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a2d      	ldr	r2, [pc, #180]	; (80034c4 <HAL_DMA_Start_IT+0x490>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d027      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a2b      	ldr	r2, [pc, #172]	; (80034c8 <HAL_DMA_Start_IT+0x494>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d022      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a2a      	ldr	r2, [pc, #168]	; (80034cc <HAL_DMA_Start_IT+0x498>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d01d      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a28      	ldr	r2, [pc, #160]	; (80034d0 <HAL_DMA_Start_IT+0x49c>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d018      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a27      	ldr	r2, [pc, #156]	; (80034d4 <HAL_DMA_Start_IT+0x4a0>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d013      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a25      	ldr	r2, [pc, #148]	; (80034d8 <HAL_DMA_Start_IT+0x4a4>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d00e      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a24      	ldr	r2, [pc, #144]	; (80034dc <HAL_DMA_Start_IT+0x4a8>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d009      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a22      	ldr	r2, [pc, #136]	; (80034e0 <HAL_DMA_Start_IT+0x4ac>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d004      	beq.n	8003464 <HAL_DMA_Start_IT+0x430>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a21      	ldr	r2, [pc, #132]	; (80034e4 <HAL_DMA_Start_IT+0x4b0>)
 8003460:	4293      	cmp	r3, r2
 8003462:	d108      	bne.n	8003476 <HAL_DMA_Start_IT+0x442>
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f042 0201 	orr.w	r2, r2, #1
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	e012      	b.n	800349c <HAL_DMA_Start_IT+0x468>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f042 0201 	orr.w	r2, r2, #1
 8003484:	601a      	str	r2, [r3, #0]
 8003486:	e009      	b.n	800349c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800348e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800349c:	7dfb      	ldrb	r3, [r7, #23]
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3718      	adds	r7, #24
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	40020010 	.word	0x40020010
 80034ac:	40020028 	.word	0x40020028
 80034b0:	40020040 	.word	0x40020040
 80034b4:	40020058 	.word	0x40020058
 80034b8:	40020070 	.word	0x40020070
 80034bc:	40020088 	.word	0x40020088
 80034c0:	400200a0 	.word	0x400200a0
 80034c4:	400200b8 	.word	0x400200b8
 80034c8:	40020410 	.word	0x40020410
 80034cc:	40020428 	.word	0x40020428
 80034d0:	40020440 	.word	0x40020440
 80034d4:	40020458 	.word	0x40020458
 80034d8:	40020470 	.word	0x40020470
 80034dc:	40020488 	.word	0x40020488
 80034e0:	400204a0 	.word	0x400204a0
 80034e4:	400204b8 	.word	0x400204b8
 80034e8:	58025408 	.word	0x58025408
 80034ec:	5802541c 	.word	0x5802541c
 80034f0:	58025430 	.word	0x58025430
 80034f4:	58025444 	.word	0x58025444
 80034f8:	58025458 	.word	0x58025458
 80034fc:	5802546c 	.word	0x5802546c
 8003500:	58025480 	.word	0x58025480
 8003504:	58025494 	.word	0x58025494

08003508 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b08a      	sub	sp, #40	; 0x28
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003510:	2300      	movs	r3, #0
 8003512:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003514:	4b67      	ldr	r3, [pc, #412]	; (80036b4 <HAL_DMA_IRQHandler+0x1ac>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a67      	ldr	r2, [pc, #412]	; (80036b8 <HAL_DMA_IRQHandler+0x1b0>)
 800351a:	fba2 2303 	umull	r2, r3, r2, r3
 800351e:	0a9b      	lsrs	r3, r3, #10
 8003520:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003526:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800352c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800352e:	6a3b      	ldr	r3, [r7, #32]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a5f      	ldr	r2, [pc, #380]	; (80036bc <HAL_DMA_IRQHandler+0x1b4>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d04a      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a5d      	ldr	r2, [pc, #372]	; (80036c0 <HAL_DMA_IRQHandler+0x1b8>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d045      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a5c      	ldr	r2, [pc, #368]	; (80036c4 <HAL_DMA_IRQHandler+0x1bc>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d040      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a5a      	ldr	r2, [pc, #360]	; (80036c8 <HAL_DMA_IRQHandler+0x1c0>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d03b      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a59      	ldr	r2, [pc, #356]	; (80036cc <HAL_DMA_IRQHandler+0x1c4>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d036      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a57      	ldr	r2, [pc, #348]	; (80036d0 <HAL_DMA_IRQHandler+0x1c8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d031      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a56      	ldr	r2, [pc, #344]	; (80036d4 <HAL_DMA_IRQHandler+0x1cc>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d02c      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a54      	ldr	r2, [pc, #336]	; (80036d8 <HAL_DMA_IRQHandler+0x1d0>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d027      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a53      	ldr	r2, [pc, #332]	; (80036dc <HAL_DMA_IRQHandler+0x1d4>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d022      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a51      	ldr	r2, [pc, #324]	; (80036e0 <HAL_DMA_IRQHandler+0x1d8>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d01d      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a50      	ldr	r2, [pc, #320]	; (80036e4 <HAL_DMA_IRQHandler+0x1dc>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d018      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a4e      	ldr	r2, [pc, #312]	; (80036e8 <HAL_DMA_IRQHandler+0x1e0>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d013      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a4d      	ldr	r2, [pc, #308]	; (80036ec <HAL_DMA_IRQHandler+0x1e4>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d00e      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a4b      	ldr	r2, [pc, #300]	; (80036f0 <HAL_DMA_IRQHandler+0x1e8>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d009      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a4a      	ldr	r2, [pc, #296]	; (80036f4 <HAL_DMA_IRQHandler+0x1ec>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d004      	beq.n	80035da <HAL_DMA_IRQHandler+0xd2>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a48      	ldr	r2, [pc, #288]	; (80036f8 <HAL_DMA_IRQHandler+0x1f0>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d101      	bne.n	80035de <HAL_DMA_IRQHandler+0xd6>
 80035da:	2301      	movs	r3, #1
 80035dc:	e000      	b.n	80035e0 <HAL_DMA_IRQHandler+0xd8>
 80035de:	2300      	movs	r3, #0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f000 842b 	beq.w	8003e3c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ea:	f003 031f 	and.w	r3, r3, #31
 80035ee:	2208      	movs	r2, #8
 80035f0:	409a      	lsls	r2, r3
 80035f2:	69bb      	ldr	r3, [r7, #24]
 80035f4:	4013      	ands	r3, r2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f000 80a2 	beq.w	8003740 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a2e      	ldr	r2, [pc, #184]	; (80036bc <HAL_DMA_IRQHandler+0x1b4>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d04a      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a2d      	ldr	r2, [pc, #180]	; (80036c0 <HAL_DMA_IRQHandler+0x1b8>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d045      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a2b      	ldr	r2, [pc, #172]	; (80036c4 <HAL_DMA_IRQHandler+0x1bc>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d040      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a2a      	ldr	r2, [pc, #168]	; (80036c8 <HAL_DMA_IRQHandler+0x1c0>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d03b      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a28      	ldr	r2, [pc, #160]	; (80036cc <HAL_DMA_IRQHandler+0x1c4>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d036      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a27      	ldr	r2, [pc, #156]	; (80036d0 <HAL_DMA_IRQHandler+0x1c8>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d031      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a25      	ldr	r2, [pc, #148]	; (80036d4 <HAL_DMA_IRQHandler+0x1cc>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d02c      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a24      	ldr	r2, [pc, #144]	; (80036d8 <HAL_DMA_IRQHandler+0x1d0>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d027      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a22      	ldr	r2, [pc, #136]	; (80036dc <HAL_DMA_IRQHandler+0x1d4>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d022      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a21      	ldr	r2, [pc, #132]	; (80036e0 <HAL_DMA_IRQHandler+0x1d8>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d01d      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a1f      	ldr	r2, [pc, #124]	; (80036e4 <HAL_DMA_IRQHandler+0x1dc>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d018      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a1e      	ldr	r2, [pc, #120]	; (80036e8 <HAL_DMA_IRQHandler+0x1e0>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d013      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a1c      	ldr	r2, [pc, #112]	; (80036ec <HAL_DMA_IRQHandler+0x1e4>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d00e      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a1b      	ldr	r2, [pc, #108]	; (80036f0 <HAL_DMA_IRQHandler+0x1e8>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d009      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a19      	ldr	r2, [pc, #100]	; (80036f4 <HAL_DMA_IRQHandler+0x1ec>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d004      	beq.n	800369c <HAL_DMA_IRQHandler+0x194>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a18      	ldr	r2, [pc, #96]	; (80036f8 <HAL_DMA_IRQHandler+0x1f0>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d12f      	bne.n	80036fc <HAL_DMA_IRQHandler+0x1f4>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0304 	and.w	r3, r3, #4
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	bf14      	ite	ne
 80036aa:	2301      	movne	r3, #1
 80036ac:	2300      	moveq	r3, #0
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	e02e      	b.n	8003710 <HAL_DMA_IRQHandler+0x208>
 80036b2:	bf00      	nop
 80036b4:	24000410 	.word	0x24000410
 80036b8:	1b4e81b5 	.word	0x1b4e81b5
 80036bc:	40020010 	.word	0x40020010
 80036c0:	40020028 	.word	0x40020028
 80036c4:	40020040 	.word	0x40020040
 80036c8:	40020058 	.word	0x40020058
 80036cc:	40020070 	.word	0x40020070
 80036d0:	40020088 	.word	0x40020088
 80036d4:	400200a0 	.word	0x400200a0
 80036d8:	400200b8 	.word	0x400200b8
 80036dc:	40020410 	.word	0x40020410
 80036e0:	40020428 	.word	0x40020428
 80036e4:	40020440 	.word	0x40020440
 80036e8:	40020458 	.word	0x40020458
 80036ec:	40020470 	.word	0x40020470
 80036f0:	40020488 	.word	0x40020488
 80036f4:	400204a0 	.word	0x400204a0
 80036f8:	400204b8 	.word	0x400204b8
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0308 	and.w	r3, r3, #8
 8003706:	2b00      	cmp	r3, #0
 8003708:	bf14      	ite	ne
 800370a:	2301      	movne	r3, #1
 800370c:	2300      	moveq	r3, #0
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b00      	cmp	r3, #0
 8003712:	d015      	beq.n	8003740 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f022 0204 	bic.w	r2, r2, #4
 8003722:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003728:	f003 031f 	and.w	r3, r3, #31
 800372c:	2208      	movs	r2, #8
 800372e:	409a      	lsls	r2, r3
 8003730:	6a3b      	ldr	r3, [r7, #32]
 8003732:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003738:	f043 0201 	orr.w	r2, r3, #1
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003744:	f003 031f 	and.w	r3, r3, #31
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	fa22 f303 	lsr.w	r3, r2, r3
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b00      	cmp	r3, #0
 8003754:	d06e      	beq.n	8003834 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a69      	ldr	r2, [pc, #420]	; (8003900 <HAL_DMA_IRQHandler+0x3f8>)
 800375c:	4293      	cmp	r3, r2
 800375e:	d04a      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a67      	ldr	r2, [pc, #412]	; (8003904 <HAL_DMA_IRQHandler+0x3fc>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d045      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a66      	ldr	r2, [pc, #408]	; (8003908 <HAL_DMA_IRQHandler+0x400>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d040      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a64      	ldr	r2, [pc, #400]	; (800390c <HAL_DMA_IRQHandler+0x404>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d03b      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a63      	ldr	r2, [pc, #396]	; (8003910 <HAL_DMA_IRQHandler+0x408>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d036      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a61      	ldr	r2, [pc, #388]	; (8003914 <HAL_DMA_IRQHandler+0x40c>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d031      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a60      	ldr	r2, [pc, #384]	; (8003918 <HAL_DMA_IRQHandler+0x410>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d02c      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a5e      	ldr	r2, [pc, #376]	; (800391c <HAL_DMA_IRQHandler+0x414>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d027      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a5d      	ldr	r2, [pc, #372]	; (8003920 <HAL_DMA_IRQHandler+0x418>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d022      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a5b      	ldr	r2, [pc, #364]	; (8003924 <HAL_DMA_IRQHandler+0x41c>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d01d      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a5a      	ldr	r2, [pc, #360]	; (8003928 <HAL_DMA_IRQHandler+0x420>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d018      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a58      	ldr	r2, [pc, #352]	; (800392c <HAL_DMA_IRQHandler+0x424>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d013      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a57      	ldr	r2, [pc, #348]	; (8003930 <HAL_DMA_IRQHandler+0x428>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	d00e      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a55      	ldr	r2, [pc, #340]	; (8003934 <HAL_DMA_IRQHandler+0x42c>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d009      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a54      	ldr	r2, [pc, #336]	; (8003938 <HAL_DMA_IRQHandler+0x430>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d004      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x2ee>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a52      	ldr	r2, [pc, #328]	; (800393c <HAL_DMA_IRQHandler+0x434>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d10a      	bne.n	800380c <HAL_DMA_IRQHandler+0x304>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	695b      	ldr	r3, [r3, #20]
 80037fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003800:	2b00      	cmp	r3, #0
 8003802:	bf14      	ite	ne
 8003804:	2301      	movne	r3, #1
 8003806:	2300      	moveq	r3, #0
 8003808:	b2db      	uxtb	r3, r3
 800380a:	e003      	b.n	8003814 <HAL_DMA_IRQHandler+0x30c>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2300      	movs	r3, #0
 8003814:	2b00      	cmp	r3, #0
 8003816:	d00d      	beq.n	8003834 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800381c:	f003 031f 	and.w	r3, r3, #31
 8003820:	2201      	movs	r2, #1
 8003822:	409a      	lsls	r2, r3
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800382c:	f043 0202 	orr.w	r2, r3, #2
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003838:	f003 031f 	and.w	r3, r3, #31
 800383c:	2204      	movs	r2, #4
 800383e:	409a      	lsls	r2, r3
 8003840:	69bb      	ldr	r3, [r7, #24]
 8003842:	4013      	ands	r3, r2
 8003844:	2b00      	cmp	r3, #0
 8003846:	f000 808f 	beq.w	8003968 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a2c      	ldr	r2, [pc, #176]	; (8003900 <HAL_DMA_IRQHandler+0x3f8>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d04a      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a2a      	ldr	r2, [pc, #168]	; (8003904 <HAL_DMA_IRQHandler+0x3fc>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d045      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a29      	ldr	r2, [pc, #164]	; (8003908 <HAL_DMA_IRQHandler+0x400>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d040      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a27      	ldr	r2, [pc, #156]	; (800390c <HAL_DMA_IRQHandler+0x404>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d03b      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a26      	ldr	r2, [pc, #152]	; (8003910 <HAL_DMA_IRQHandler+0x408>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d036      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a24      	ldr	r2, [pc, #144]	; (8003914 <HAL_DMA_IRQHandler+0x40c>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d031      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a23      	ldr	r2, [pc, #140]	; (8003918 <HAL_DMA_IRQHandler+0x410>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d02c      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a21      	ldr	r2, [pc, #132]	; (800391c <HAL_DMA_IRQHandler+0x414>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d027      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a20      	ldr	r2, [pc, #128]	; (8003920 <HAL_DMA_IRQHandler+0x418>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d022      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a1e      	ldr	r2, [pc, #120]	; (8003924 <HAL_DMA_IRQHandler+0x41c>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d01d      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a1d      	ldr	r2, [pc, #116]	; (8003928 <HAL_DMA_IRQHandler+0x420>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d018      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a1b      	ldr	r2, [pc, #108]	; (800392c <HAL_DMA_IRQHandler+0x424>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d013      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a1a      	ldr	r2, [pc, #104]	; (8003930 <HAL_DMA_IRQHandler+0x428>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d00e      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a18      	ldr	r2, [pc, #96]	; (8003934 <HAL_DMA_IRQHandler+0x42c>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d009      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a17      	ldr	r2, [pc, #92]	; (8003938 <HAL_DMA_IRQHandler+0x430>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d004      	beq.n	80038ea <HAL_DMA_IRQHandler+0x3e2>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a15      	ldr	r2, [pc, #84]	; (800393c <HAL_DMA_IRQHandler+0x434>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d12a      	bne.n	8003940 <HAL_DMA_IRQHandler+0x438>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0302 	and.w	r3, r3, #2
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	bf14      	ite	ne
 80038f8:	2301      	movne	r3, #1
 80038fa:	2300      	moveq	r3, #0
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	e023      	b.n	8003948 <HAL_DMA_IRQHandler+0x440>
 8003900:	40020010 	.word	0x40020010
 8003904:	40020028 	.word	0x40020028
 8003908:	40020040 	.word	0x40020040
 800390c:	40020058 	.word	0x40020058
 8003910:	40020070 	.word	0x40020070
 8003914:	40020088 	.word	0x40020088
 8003918:	400200a0 	.word	0x400200a0
 800391c:	400200b8 	.word	0x400200b8
 8003920:	40020410 	.word	0x40020410
 8003924:	40020428 	.word	0x40020428
 8003928:	40020440 	.word	0x40020440
 800392c:	40020458 	.word	0x40020458
 8003930:	40020470 	.word	0x40020470
 8003934:	40020488 	.word	0x40020488
 8003938:	400204a0 	.word	0x400204a0
 800393c:	400204b8 	.word	0x400204b8
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2300      	movs	r3, #0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00d      	beq.n	8003968 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003950:	f003 031f 	and.w	r3, r3, #31
 8003954:	2204      	movs	r2, #4
 8003956:	409a      	lsls	r2, r3
 8003958:	6a3b      	ldr	r3, [r7, #32]
 800395a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003960:	f043 0204 	orr.w	r2, r3, #4
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800396c:	f003 031f 	and.w	r3, r3, #31
 8003970:	2210      	movs	r2, #16
 8003972:	409a      	lsls	r2, r3
 8003974:	69bb      	ldr	r3, [r7, #24]
 8003976:	4013      	ands	r3, r2
 8003978:	2b00      	cmp	r3, #0
 800397a:	f000 80a6 	beq.w	8003aca <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a85      	ldr	r2, [pc, #532]	; (8003b98 <HAL_DMA_IRQHandler+0x690>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d04a      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a83      	ldr	r2, [pc, #524]	; (8003b9c <HAL_DMA_IRQHandler+0x694>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d045      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a82      	ldr	r2, [pc, #520]	; (8003ba0 <HAL_DMA_IRQHandler+0x698>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d040      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a80      	ldr	r2, [pc, #512]	; (8003ba4 <HAL_DMA_IRQHandler+0x69c>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d03b      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a7f      	ldr	r2, [pc, #508]	; (8003ba8 <HAL_DMA_IRQHandler+0x6a0>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d036      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a7d      	ldr	r2, [pc, #500]	; (8003bac <HAL_DMA_IRQHandler+0x6a4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d031      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a7c      	ldr	r2, [pc, #496]	; (8003bb0 <HAL_DMA_IRQHandler+0x6a8>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d02c      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a7a      	ldr	r2, [pc, #488]	; (8003bb4 <HAL_DMA_IRQHandler+0x6ac>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d027      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a79      	ldr	r2, [pc, #484]	; (8003bb8 <HAL_DMA_IRQHandler+0x6b0>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d022      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a77      	ldr	r2, [pc, #476]	; (8003bbc <HAL_DMA_IRQHandler+0x6b4>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d01d      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a76      	ldr	r2, [pc, #472]	; (8003bc0 <HAL_DMA_IRQHandler+0x6b8>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d018      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a74      	ldr	r2, [pc, #464]	; (8003bc4 <HAL_DMA_IRQHandler+0x6bc>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d013      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a73      	ldr	r2, [pc, #460]	; (8003bc8 <HAL_DMA_IRQHandler+0x6c0>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d00e      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a71      	ldr	r2, [pc, #452]	; (8003bcc <HAL_DMA_IRQHandler+0x6c4>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d009      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a70      	ldr	r2, [pc, #448]	; (8003bd0 <HAL_DMA_IRQHandler+0x6c8>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d004      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x516>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a6e      	ldr	r2, [pc, #440]	; (8003bd4 <HAL_DMA_IRQHandler+0x6cc>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d10a      	bne.n	8003a34 <HAL_DMA_IRQHandler+0x52c>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0308 	and.w	r3, r3, #8
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	bf14      	ite	ne
 8003a2c:	2301      	movne	r3, #1
 8003a2e:	2300      	moveq	r3, #0
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	e009      	b.n	8003a48 <HAL_DMA_IRQHandler+0x540>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0304 	and.w	r3, r3, #4
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	bf14      	ite	ne
 8003a42:	2301      	movne	r3, #1
 8003a44:	2300      	moveq	r3, #0
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d03e      	beq.n	8003aca <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a50:	f003 031f 	and.w	r3, r3, #31
 8003a54:	2210      	movs	r2, #16
 8003a56:	409a      	lsls	r2, r3
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d018      	beq.n	8003a9c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d108      	bne.n	8003a8a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d024      	beq.n	8003aca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	4798      	blx	r3
 8003a88:	e01f      	b.n	8003aca <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d01b      	beq.n	8003aca <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	4798      	blx	r3
 8003a9a:	e016      	b.n	8003aca <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d107      	bne.n	8003aba <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f022 0208 	bic.w	r2, r2, #8
 8003ab8:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ace:	f003 031f 	and.w	r3, r3, #31
 8003ad2:	2220      	movs	r2, #32
 8003ad4:	409a      	lsls	r2, r3
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f000 8110 	beq.w	8003d00 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a2c      	ldr	r2, [pc, #176]	; (8003b98 <HAL_DMA_IRQHandler+0x690>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d04a      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a2b      	ldr	r2, [pc, #172]	; (8003b9c <HAL_DMA_IRQHandler+0x694>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d045      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a29      	ldr	r2, [pc, #164]	; (8003ba0 <HAL_DMA_IRQHandler+0x698>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d040      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a28      	ldr	r2, [pc, #160]	; (8003ba4 <HAL_DMA_IRQHandler+0x69c>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d03b      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a26      	ldr	r2, [pc, #152]	; (8003ba8 <HAL_DMA_IRQHandler+0x6a0>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d036      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a25      	ldr	r2, [pc, #148]	; (8003bac <HAL_DMA_IRQHandler+0x6a4>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d031      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a23      	ldr	r2, [pc, #140]	; (8003bb0 <HAL_DMA_IRQHandler+0x6a8>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d02c      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a22      	ldr	r2, [pc, #136]	; (8003bb4 <HAL_DMA_IRQHandler+0x6ac>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d027      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a20      	ldr	r2, [pc, #128]	; (8003bb8 <HAL_DMA_IRQHandler+0x6b0>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d022      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a1f      	ldr	r2, [pc, #124]	; (8003bbc <HAL_DMA_IRQHandler+0x6b4>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d01d      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a1d      	ldr	r2, [pc, #116]	; (8003bc0 <HAL_DMA_IRQHandler+0x6b8>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d018      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a1c      	ldr	r2, [pc, #112]	; (8003bc4 <HAL_DMA_IRQHandler+0x6bc>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d013      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a1a      	ldr	r2, [pc, #104]	; (8003bc8 <HAL_DMA_IRQHandler+0x6c0>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d00e      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a19      	ldr	r2, [pc, #100]	; (8003bcc <HAL_DMA_IRQHandler+0x6c4>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d009      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a17      	ldr	r2, [pc, #92]	; (8003bd0 <HAL_DMA_IRQHandler+0x6c8>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d004      	beq.n	8003b80 <HAL_DMA_IRQHandler+0x678>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a16      	ldr	r2, [pc, #88]	; (8003bd4 <HAL_DMA_IRQHandler+0x6cc>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d12b      	bne.n	8003bd8 <HAL_DMA_IRQHandler+0x6d0>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 0310 	and.w	r3, r3, #16
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	bf14      	ite	ne
 8003b8e:	2301      	movne	r3, #1
 8003b90:	2300      	moveq	r3, #0
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	e02a      	b.n	8003bec <HAL_DMA_IRQHandler+0x6e4>
 8003b96:	bf00      	nop
 8003b98:	40020010 	.word	0x40020010
 8003b9c:	40020028 	.word	0x40020028
 8003ba0:	40020040 	.word	0x40020040
 8003ba4:	40020058 	.word	0x40020058
 8003ba8:	40020070 	.word	0x40020070
 8003bac:	40020088 	.word	0x40020088
 8003bb0:	400200a0 	.word	0x400200a0
 8003bb4:	400200b8 	.word	0x400200b8
 8003bb8:	40020410 	.word	0x40020410
 8003bbc:	40020428 	.word	0x40020428
 8003bc0:	40020440 	.word	0x40020440
 8003bc4:	40020458 	.word	0x40020458
 8003bc8:	40020470 	.word	0x40020470
 8003bcc:	40020488 	.word	0x40020488
 8003bd0:	400204a0 	.word	0x400204a0
 8003bd4:	400204b8 	.word	0x400204b8
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	bf14      	ite	ne
 8003be6:	2301      	movne	r3, #1
 8003be8:	2300      	moveq	r3, #0
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f000 8087 	beq.w	8003d00 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf6:	f003 031f 	and.w	r3, r3, #31
 8003bfa:	2220      	movs	r2, #32
 8003bfc:	409a      	lsls	r2, r3
 8003bfe:	6a3b      	ldr	r3, [r7, #32]
 8003c00:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2b04      	cmp	r3, #4
 8003c0c:	d139      	bne.n	8003c82 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 0216 	bic.w	r2, r2, #22
 8003c1c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	695a      	ldr	r2, [r3, #20]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003c2c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d103      	bne.n	8003c3e <HAL_DMA_IRQHandler+0x736>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d007      	beq.n	8003c4e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681a      	ldr	r2, [r3, #0]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f022 0208 	bic.w	r2, r2, #8
 8003c4c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c52:	f003 031f 	and.w	r3, r3, #31
 8003c56:	223f      	movs	r2, #63	; 0x3f
 8003c58:	409a      	lsls	r2, r3
 8003c5a:	6a3b      	ldr	r3, [r7, #32]
 8003c5c:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	f000 834a 	beq.w	800430c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	4798      	blx	r3
          }
          return;
 8003c80:	e344      	b.n	800430c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d018      	beq.n	8003cc2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d108      	bne.n	8003cb0 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d02c      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	4798      	blx	r3
 8003cae:	e027      	b.n	8003d00 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d023      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	4798      	blx	r3
 8003cc0:	e01e      	b.n	8003d00 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d10f      	bne.n	8003cf0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0210 	bic.w	r2, r2, #16
 8003cde:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2200      	movs	r2, #0
 8003cec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d003      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	f000 8306 	beq.w	8004316 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d0e:	f003 0301 	and.w	r3, r3, #1
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f000 8088 	beq.w	8003e28 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2204      	movs	r2, #4
 8003d1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a7a      	ldr	r2, [pc, #488]	; (8003f10 <HAL_DMA_IRQHandler+0xa08>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d04a      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a79      	ldr	r2, [pc, #484]	; (8003f14 <HAL_DMA_IRQHandler+0xa0c>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d045      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a77      	ldr	r2, [pc, #476]	; (8003f18 <HAL_DMA_IRQHandler+0xa10>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d040      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a76      	ldr	r2, [pc, #472]	; (8003f1c <HAL_DMA_IRQHandler+0xa14>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d03b      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a74      	ldr	r2, [pc, #464]	; (8003f20 <HAL_DMA_IRQHandler+0xa18>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d036      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a73      	ldr	r2, [pc, #460]	; (8003f24 <HAL_DMA_IRQHandler+0xa1c>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d031      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a71      	ldr	r2, [pc, #452]	; (8003f28 <HAL_DMA_IRQHandler+0xa20>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d02c      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a70      	ldr	r2, [pc, #448]	; (8003f2c <HAL_DMA_IRQHandler+0xa24>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d027      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a6e      	ldr	r2, [pc, #440]	; (8003f30 <HAL_DMA_IRQHandler+0xa28>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d022      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a6d      	ldr	r2, [pc, #436]	; (8003f34 <HAL_DMA_IRQHandler+0xa2c>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d01d      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a6b      	ldr	r2, [pc, #428]	; (8003f38 <HAL_DMA_IRQHandler+0xa30>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d018      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a6a      	ldr	r2, [pc, #424]	; (8003f3c <HAL_DMA_IRQHandler+0xa34>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d013      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a68      	ldr	r2, [pc, #416]	; (8003f40 <HAL_DMA_IRQHandler+0xa38>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d00e      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a67      	ldr	r2, [pc, #412]	; (8003f44 <HAL_DMA_IRQHandler+0xa3c>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d009      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a65      	ldr	r2, [pc, #404]	; (8003f48 <HAL_DMA_IRQHandler+0xa40>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d004      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x8b8>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a64      	ldr	r2, [pc, #400]	; (8003f4c <HAL_DMA_IRQHandler+0xa44>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d108      	bne.n	8003dd2 <HAL_DMA_IRQHandler+0x8ca>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f022 0201 	bic.w	r2, r2, #1
 8003dce:	601a      	str	r2, [r3, #0]
 8003dd0:	e007      	b.n	8003de2 <HAL_DMA_IRQHandler+0x8da>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f022 0201 	bic.w	r2, r2, #1
 8003de0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	3301      	adds	r3, #1
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d307      	bcc.n	8003dfe <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0301 	and.w	r3, r3, #1
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1f2      	bne.n	8003de2 <HAL_DMA_IRQHandler+0x8da>
 8003dfc:	e000      	b.n	8003e00 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003dfe:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f003 0301 	and.w	r3, r3, #1
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d004      	beq.n	8003e18 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2203      	movs	r2, #3
 8003e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003e16:	e003      	b.n	8003e20 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2201      	movs	r2, #1
 8003e1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 8272 	beq.w	8004316 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	4798      	blx	r3
 8003e3a:	e26c      	b.n	8004316 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a43      	ldr	r2, [pc, #268]	; (8003f50 <HAL_DMA_IRQHandler+0xa48>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d022      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x984>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a42      	ldr	r2, [pc, #264]	; (8003f54 <HAL_DMA_IRQHandler+0xa4c>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d01d      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x984>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a40      	ldr	r2, [pc, #256]	; (8003f58 <HAL_DMA_IRQHandler+0xa50>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d018      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x984>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a3f      	ldr	r2, [pc, #252]	; (8003f5c <HAL_DMA_IRQHandler+0xa54>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d013      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x984>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a3d      	ldr	r2, [pc, #244]	; (8003f60 <HAL_DMA_IRQHandler+0xa58>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d00e      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x984>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a3c      	ldr	r2, [pc, #240]	; (8003f64 <HAL_DMA_IRQHandler+0xa5c>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d009      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x984>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a3a      	ldr	r2, [pc, #232]	; (8003f68 <HAL_DMA_IRQHandler+0xa60>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d004      	beq.n	8003e8c <HAL_DMA_IRQHandler+0x984>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a39      	ldr	r2, [pc, #228]	; (8003f6c <HAL_DMA_IRQHandler+0xa64>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d101      	bne.n	8003e90 <HAL_DMA_IRQHandler+0x988>
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e000      	b.n	8003e92 <HAL_DMA_IRQHandler+0x98a>
 8003e90:	2300      	movs	r3, #0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	f000 823f 	beq.w	8004316 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea4:	f003 031f 	and.w	r3, r3, #31
 8003ea8:	2204      	movs	r2, #4
 8003eaa:	409a      	lsls	r2, r3
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	4013      	ands	r3, r2
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f000 80cd 	beq.w	8004050 <HAL_DMA_IRQHandler+0xb48>
 8003eb6:	693b      	ldr	r3, [r7, #16]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	f000 80c7 	beq.w	8004050 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ec6:	f003 031f 	and.w	r3, r3, #31
 8003eca:	2204      	movs	r2, #4
 8003ecc:	409a      	lsls	r2, r3
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d049      	beq.n	8003f70 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d109      	bne.n	8003efa <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f000 8210 	beq.w	8004310 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003ef8:	e20a      	b.n	8004310 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 8206 	beq.w	8004310 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f0c:	e200      	b.n	8004310 <HAL_DMA_IRQHandler+0xe08>
 8003f0e:	bf00      	nop
 8003f10:	40020010 	.word	0x40020010
 8003f14:	40020028 	.word	0x40020028
 8003f18:	40020040 	.word	0x40020040
 8003f1c:	40020058 	.word	0x40020058
 8003f20:	40020070 	.word	0x40020070
 8003f24:	40020088 	.word	0x40020088
 8003f28:	400200a0 	.word	0x400200a0
 8003f2c:	400200b8 	.word	0x400200b8
 8003f30:	40020410 	.word	0x40020410
 8003f34:	40020428 	.word	0x40020428
 8003f38:	40020440 	.word	0x40020440
 8003f3c:	40020458 	.word	0x40020458
 8003f40:	40020470 	.word	0x40020470
 8003f44:	40020488 	.word	0x40020488
 8003f48:	400204a0 	.word	0x400204a0
 8003f4c:	400204b8 	.word	0x400204b8
 8003f50:	58025408 	.word	0x58025408
 8003f54:	5802541c 	.word	0x5802541c
 8003f58:	58025430 	.word	0x58025430
 8003f5c:	58025444 	.word	0x58025444
 8003f60:	58025458 	.word	0x58025458
 8003f64:	5802546c 	.word	0x5802546c
 8003f68:	58025480 	.word	0x58025480
 8003f6c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	f003 0320 	and.w	r3, r3, #32
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d160      	bne.n	800403c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a8c      	ldr	r2, [pc, #560]	; (80041b0 <HAL_DMA_IRQHandler+0xca8>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d04a      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a8a      	ldr	r2, [pc, #552]	; (80041b4 <HAL_DMA_IRQHandler+0xcac>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d045      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a89      	ldr	r2, [pc, #548]	; (80041b8 <HAL_DMA_IRQHandler+0xcb0>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d040      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a87      	ldr	r2, [pc, #540]	; (80041bc <HAL_DMA_IRQHandler+0xcb4>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d03b      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a86      	ldr	r2, [pc, #536]	; (80041c0 <HAL_DMA_IRQHandler+0xcb8>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d036      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a84      	ldr	r2, [pc, #528]	; (80041c4 <HAL_DMA_IRQHandler+0xcbc>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d031      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a83      	ldr	r2, [pc, #524]	; (80041c8 <HAL_DMA_IRQHandler+0xcc0>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d02c      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a81      	ldr	r2, [pc, #516]	; (80041cc <HAL_DMA_IRQHandler+0xcc4>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d027      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a80      	ldr	r2, [pc, #512]	; (80041d0 <HAL_DMA_IRQHandler+0xcc8>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d022      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a7e      	ldr	r2, [pc, #504]	; (80041d4 <HAL_DMA_IRQHandler+0xccc>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d01d      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a7d      	ldr	r2, [pc, #500]	; (80041d8 <HAL_DMA_IRQHandler+0xcd0>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d018      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a7b      	ldr	r2, [pc, #492]	; (80041dc <HAL_DMA_IRQHandler+0xcd4>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d013      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a7a      	ldr	r2, [pc, #488]	; (80041e0 <HAL_DMA_IRQHandler+0xcd8>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d00e      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a78      	ldr	r2, [pc, #480]	; (80041e4 <HAL_DMA_IRQHandler+0xcdc>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d009      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a77      	ldr	r2, [pc, #476]	; (80041e8 <HAL_DMA_IRQHandler+0xce0>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d004      	beq.n	800401a <HAL_DMA_IRQHandler+0xb12>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a75      	ldr	r2, [pc, #468]	; (80041ec <HAL_DMA_IRQHandler+0xce4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d108      	bne.n	800402c <HAL_DMA_IRQHandler+0xb24>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f022 0208 	bic.w	r2, r2, #8
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	e007      	b.n	800403c <HAL_DMA_IRQHandler+0xb34>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f022 0204 	bic.w	r2, r2, #4
 800403a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004040:	2b00      	cmp	r3, #0
 8004042:	f000 8165 	beq.w	8004310 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800404e:	e15f      	b.n	8004310 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004054:	f003 031f 	and.w	r3, r3, #31
 8004058:	2202      	movs	r2, #2
 800405a:	409a      	lsls	r2, r3
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	4013      	ands	r3, r2
 8004060:	2b00      	cmp	r3, #0
 8004062:	f000 80c5 	beq.w	80041f0 <HAL_DMA_IRQHandler+0xce8>
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	f003 0302 	and.w	r3, r3, #2
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 80bf 	beq.w	80041f0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004076:	f003 031f 	and.w	r3, r3, #31
 800407a:	2202      	movs	r2, #2
 800407c:	409a      	lsls	r2, r3
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d018      	beq.n	80040be <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d109      	bne.n	80040aa <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409a:	2b00      	cmp	r3, #0
 800409c:	f000 813a 	beq.w	8004314 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040a8:	e134      	b.n	8004314 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 8130 	beq.w	8004314 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040b8:	6878      	ldr	r0, [r7, #4]
 80040ba:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040bc:	e12a      	b.n	8004314 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	f003 0320 	and.w	r3, r3, #32
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d168      	bne.n	800419a <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a38      	ldr	r2, [pc, #224]	; (80041b0 <HAL_DMA_IRQHandler+0xca8>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d04a      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a37      	ldr	r2, [pc, #220]	; (80041b4 <HAL_DMA_IRQHandler+0xcac>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d045      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a35      	ldr	r2, [pc, #212]	; (80041b8 <HAL_DMA_IRQHandler+0xcb0>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d040      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a34      	ldr	r2, [pc, #208]	; (80041bc <HAL_DMA_IRQHandler+0xcb4>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d03b      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a32      	ldr	r2, [pc, #200]	; (80041c0 <HAL_DMA_IRQHandler+0xcb8>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d036      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a31      	ldr	r2, [pc, #196]	; (80041c4 <HAL_DMA_IRQHandler+0xcbc>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d031      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a2f      	ldr	r2, [pc, #188]	; (80041c8 <HAL_DMA_IRQHandler+0xcc0>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d02c      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a2e      	ldr	r2, [pc, #184]	; (80041cc <HAL_DMA_IRQHandler+0xcc4>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d027      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a2c      	ldr	r2, [pc, #176]	; (80041d0 <HAL_DMA_IRQHandler+0xcc8>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d022      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a2b      	ldr	r2, [pc, #172]	; (80041d4 <HAL_DMA_IRQHandler+0xccc>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d01d      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a29      	ldr	r2, [pc, #164]	; (80041d8 <HAL_DMA_IRQHandler+0xcd0>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d018      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a28      	ldr	r2, [pc, #160]	; (80041dc <HAL_DMA_IRQHandler+0xcd4>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d013      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a26      	ldr	r2, [pc, #152]	; (80041e0 <HAL_DMA_IRQHandler+0xcd8>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d00e      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a25      	ldr	r2, [pc, #148]	; (80041e4 <HAL_DMA_IRQHandler+0xcdc>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d009      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a23      	ldr	r2, [pc, #140]	; (80041e8 <HAL_DMA_IRQHandler+0xce0>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d004      	beq.n	8004168 <HAL_DMA_IRQHandler+0xc60>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a22      	ldr	r2, [pc, #136]	; (80041ec <HAL_DMA_IRQHandler+0xce4>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d108      	bne.n	800417a <HAL_DMA_IRQHandler+0xc72>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0214 	bic.w	r2, r2, #20
 8004176:	601a      	str	r2, [r3, #0]
 8004178:	e007      	b.n	800418a <HAL_DMA_IRQHandler+0xc82>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	681a      	ldr	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 020a 	bic.w	r2, r2, #10
 8004188:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2201      	movs	r2, #1
 800418e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800419e:	2b00      	cmp	r3, #0
 80041a0:	f000 80b8 	beq.w	8004314 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041ac:	e0b2      	b.n	8004314 <HAL_DMA_IRQHandler+0xe0c>
 80041ae:	bf00      	nop
 80041b0:	40020010 	.word	0x40020010
 80041b4:	40020028 	.word	0x40020028
 80041b8:	40020040 	.word	0x40020040
 80041bc:	40020058 	.word	0x40020058
 80041c0:	40020070 	.word	0x40020070
 80041c4:	40020088 	.word	0x40020088
 80041c8:	400200a0 	.word	0x400200a0
 80041cc:	400200b8 	.word	0x400200b8
 80041d0:	40020410 	.word	0x40020410
 80041d4:	40020428 	.word	0x40020428
 80041d8:	40020440 	.word	0x40020440
 80041dc:	40020458 	.word	0x40020458
 80041e0:	40020470 	.word	0x40020470
 80041e4:	40020488 	.word	0x40020488
 80041e8:	400204a0 	.word	0x400204a0
 80041ec:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f4:	f003 031f 	and.w	r3, r3, #31
 80041f8:	2208      	movs	r2, #8
 80041fa:	409a      	lsls	r2, r3
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	4013      	ands	r3, r2
 8004200:	2b00      	cmp	r3, #0
 8004202:	f000 8088 	beq.w	8004316 <HAL_DMA_IRQHandler+0xe0e>
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	f003 0308 	and.w	r3, r3, #8
 800420c:	2b00      	cmp	r3, #0
 800420e:	f000 8082 	beq.w	8004316 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a41      	ldr	r2, [pc, #260]	; (800431c <HAL_DMA_IRQHandler+0xe14>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d04a      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a3f      	ldr	r2, [pc, #252]	; (8004320 <HAL_DMA_IRQHandler+0xe18>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d045      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a3e      	ldr	r2, [pc, #248]	; (8004324 <HAL_DMA_IRQHandler+0xe1c>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d040      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a3c      	ldr	r2, [pc, #240]	; (8004328 <HAL_DMA_IRQHandler+0xe20>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d03b      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a3b      	ldr	r2, [pc, #236]	; (800432c <HAL_DMA_IRQHandler+0xe24>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d036      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a39      	ldr	r2, [pc, #228]	; (8004330 <HAL_DMA_IRQHandler+0xe28>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d031      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a38      	ldr	r2, [pc, #224]	; (8004334 <HAL_DMA_IRQHandler+0xe2c>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d02c      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a36      	ldr	r2, [pc, #216]	; (8004338 <HAL_DMA_IRQHandler+0xe30>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d027      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a35      	ldr	r2, [pc, #212]	; (800433c <HAL_DMA_IRQHandler+0xe34>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d022      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a33      	ldr	r2, [pc, #204]	; (8004340 <HAL_DMA_IRQHandler+0xe38>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d01d      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a32      	ldr	r2, [pc, #200]	; (8004344 <HAL_DMA_IRQHandler+0xe3c>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d018      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a30      	ldr	r2, [pc, #192]	; (8004348 <HAL_DMA_IRQHandler+0xe40>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d013      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a2f      	ldr	r2, [pc, #188]	; (800434c <HAL_DMA_IRQHandler+0xe44>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d00e      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a2d      	ldr	r2, [pc, #180]	; (8004350 <HAL_DMA_IRQHandler+0xe48>)
 800429a:	4293      	cmp	r3, r2
 800429c:	d009      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a2c      	ldr	r2, [pc, #176]	; (8004354 <HAL_DMA_IRQHandler+0xe4c>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d004      	beq.n	80042b2 <HAL_DMA_IRQHandler+0xdaa>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a2a      	ldr	r2, [pc, #168]	; (8004358 <HAL_DMA_IRQHandler+0xe50>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d108      	bne.n	80042c4 <HAL_DMA_IRQHandler+0xdbc>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f022 021c 	bic.w	r2, r2, #28
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	e007      	b.n	80042d4 <HAL_DMA_IRQHandler+0xdcc>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f022 020e 	bic.w	r2, r2, #14
 80042d2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042d8:	f003 031f 	and.w	r3, r3, #31
 80042dc:	2201      	movs	r2, #1
 80042de:	409a      	lsls	r2, r3
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d009      	beq.n	8004316 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	4798      	blx	r3
 800430a:	e004      	b.n	8004316 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800430c:	bf00      	nop
 800430e:	e002      	b.n	8004316 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004310:	bf00      	nop
 8004312:	e000      	b.n	8004316 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004314:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004316:	3728      	adds	r7, #40	; 0x28
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40020010 	.word	0x40020010
 8004320:	40020028 	.word	0x40020028
 8004324:	40020040 	.word	0x40020040
 8004328:	40020058 	.word	0x40020058
 800432c:	40020070 	.word	0x40020070
 8004330:	40020088 	.word	0x40020088
 8004334:	400200a0 	.word	0x400200a0
 8004338:	400200b8 	.word	0x400200b8
 800433c:	40020410 	.word	0x40020410
 8004340:	40020428 	.word	0x40020428
 8004344:	40020440 	.word	0x40020440
 8004348:	40020458 	.word	0x40020458
 800434c:	40020470 	.word	0x40020470
 8004350:	40020488 	.word	0x40020488
 8004354:	400204a0 	.word	0x400204a0
 8004358:	400204b8 	.word	0x400204b8

0800435c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800435c:	b480      	push	{r7}
 800435e:	b083      	sub	sp, #12
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004368:	4618      	mov	r0, r3
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr

08004374 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004374:	b480      	push	{r7}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	60f8      	str	r0, [r7, #12]
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
 8004380:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004386:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800438c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a84      	ldr	r2, [pc, #528]	; (80045a4 <DMA_SetConfig+0x230>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d072      	beq.n	800447e <DMA_SetConfig+0x10a>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a82      	ldr	r2, [pc, #520]	; (80045a8 <DMA_SetConfig+0x234>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d06d      	beq.n	800447e <DMA_SetConfig+0x10a>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a81      	ldr	r2, [pc, #516]	; (80045ac <DMA_SetConfig+0x238>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d068      	beq.n	800447e <DMA_SetConfig+0x10a>
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a7f      	ldr	r2, [pc, #508]	; (80045b0 <DMA_SetConfig+0x23c>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d063      	beq.n	800447e <DMA_SetConfig+0x10a>
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a7e      	ldr	r2, [pc, #504]	; (80045b4 <DMA_SetConfig+0x240>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d05e      	beq.n	800447e <DMA_SetConfig+0x10a>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a7c      	ldr	r2, [pc, #496]	; (80045b8 <DMA_SetConfig+0x244>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d059      	beq.n	800447e <DMA_SetConfig+0x10a>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a7b      	ldr	r2, [pc, #492]	; (80045bc <DMA_SetConfig+0x248>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d054      	beq.n	800447e <DMA_SetConfig+0x10a>
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a79      	ldr	r2, [pc, #484]	; (80045c0 <DMA_SetConfig+0x24c>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d04f      	beq.n	800447e <DMA_SetConfig+0x10a>
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a78      	ldr	r2, [pc, #480]	; (80045c4 <DMA_SetConfig+0x250>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d04a      	beq.n	800447e <DMA_SetConfig+0x10a>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a76      	ldr	r2, [pc, #472]	; (80045c8 <DMA_SetConfig+0x254>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d045      	beq.n	800447e <DMA_SetConfig+0x10a>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a75      	ldr	r2, [pc, #468]	; (80045cc <DMA_SetConfig+0x258>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d040      	beq.n	800447e <DMA_SetConfig+0x10a>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a73      	ldr	r2, [pc, #460]	; (80045d0 <DMA_SetConfig+0x25c>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d03b      	beq.n	800447e <DMA_SetConfig+0x10a>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a72      	ldr	r2, [pc, #456]	; (80045d4 <DMA_SetConfig+0x260>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d036      	beq.n	800447e <DMA_SetConfig+0x10a>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a70      	ldr	r2, [pc, #448]	; (80045d8 <DMA_SetConfig+0x264>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d031      	beq.n	800447e <DMA_SetConfig+0x10a>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a6f      	ldr	r2, [pc, #444]	; (80045dc <DMA_SetConfig+0x268>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d02c      	beq.n	800447e <DMA_SetConfig+0x10a>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a6d      	ldr	r2, [pc, #436]	; (80045e0 <DMA_SetConfig+0x26c>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d027      	beq.n	800447e <DMA_SetConfig+0x10a>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a6c      	ldr	r2, [pc, #432]	; (80045e4 <DMA_SetConfig+0x270>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d022      	beq.n	800447e <DMA_SetConfig+0x10a>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a6a      	ldr	r2, [pc, #424]	; (80045e8 <DMA_SetConfig+0x274>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d01d      	beq.n	800447e <DMA_SetConfig+0x10a>
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a69      	ldr	r2, [pc, #420]	; (80045ec <DMA_SetConfig+0x278>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d018      	beq.n	800447e <DMA_SetConfig+0x10a>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a67      	ldr	r2, [pc, #412]	; (80045f0 <DMA_SetConfig+0x27c>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d013      	beq.n	800447e <DMA_SetConfig+0x10a>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a66      	ldr	r2, [pc, #408]	; (80045f4 <DMA_SetConfig+0x280>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d00e      	beq.n	800447e <DMA_SetConfig+0x10a>
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a64      	ldr	r2, [pc, #400]	; (80045f8 <DMA_SetConfig+0x284>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d009      	beq.n	800447e <DMA_SetConfig+0x10a>
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a63      	ldr	r2, [pc, #396]	; (80045fc <DMA_SetConfig+0x288>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d004      	beq.n	800447e <DMA_SetConfig+0x10a>
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a61      	ldr	r2, [pc, #388]	; (8004600 <DMA_SetConfig+0x28c>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d101      	bne.n	8004482 <DMA_SetConfig+0x10e>
 800447e:	2301      	movs	r3, #1
 8004480:	e000      	b.n	8004484 <DMA_SetConfig+0x110>
 8004482:	2300      	movs	r3, #0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d00d      	beq.n	80044a4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004490:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004496:	2b00      	cmp	r3, #0
 8004498:	d004      	beq.n	80044a4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80044a2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a3e      	ldr	r2, [pc, #248]	; (80045a4 <DMA_SetConfig+0x230>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d04a      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a3d      	ldr	r2, [pc, #244]	; (80045a8 <DMA_SetConfig+0x234>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d045      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a3b      	ldr	r2, [pc, #236]	; (80045ac <DMA_SetConfig+0x238>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d040      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a3a      	ldr	r2, [pc, #232]	; (80045b0 <DMA_SetConfig+0x23c>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d03b      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a38      	ldr	r2, [pc, #224]	; (80045b4 <DMA_SetConfig+0x240>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d036      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a37      	ldr	r2, [pc, #220]	; (80045b8 <DMA_SetConfig+0x244>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d031      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a35      	ldr	r2, [pc, #212]	; (80045bc <DMA_SetConfig+0x248>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d02c      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a34      	ldr	r2, [pc, #208]	; (80045c0 <DMA_SetConfig+0x24c>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d027      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a32      	ldr	r2, [pc, #200]	; (80045c4 <DMA_SetConfig+0x250>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d022      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a31      	ldr	r2, [pc, #196]	; (80045c8 <DMA_SetConfig+0x254>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d01d      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a2f      	ldr	r2, [pc, #188]	; (80045cc <DMA_SetConfig+0x258>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d018      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a2e      	ldr	r2, [pc, #184]	; (80045d0 <DMA_SetConfig+0x25c>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d013      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a2c      	ldr	r2, [pc, #176]	; (80045d4 <DMA_SetConfig+0x260>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d00e      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a2b      	ldr	r2, [pc, #172]	; (80045d8 <DMA_SetConfig+0x264>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d009      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a29      	ldr	r2, [pc, #164]	; (80045dc <DMA_SetConfig+0x268>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d004      	beq.n	8004544 <DMA_SetConfig+0x1d0>
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a28      	ldr	r2, [pc, #160]	; (80045e0 <DMA_SetConfig+0x26c>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d101      	bne.n	8004548 <DMA_SetConfig+0x1d4>
 8004544:	2301      	movs	r3, #1
 8004546:	e000      	b.n	800454a <DMA_SetConfig+0x1d6>
 8004548:	2300      	movs	r3, #0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d05a      	beq.n	8004604 <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004552:	f003 031f 	and.w	r3, r3, #31
 8004556:	223f      	movs	r2, #63	; 0x3f
 8004558:	409a      	lsls	r2, r3
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800456c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	683a      	ldr	r2, [r7, #0]
 8004574:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	689b      	ldr	r3, [r3, #8]
 800457a:	2b40      	cmp	r3, #64	; 0x40
 800457c:	d108      	bne.n	8004590 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	687a      	ldr	r2, [r7, #4]
 8004584:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68ba      	ldr	r2, [r7, #8]
 800458c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800458e:	e087      	b.n	80046a0 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68ba      	ldr	r2, [r7, #8]
 8004596:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	60da      	str	r2, [r3, #12]
}
 80045a0:	e07e      	b.n	80046a0 <DMA_SetConfig+0x32c>
 80045a2:	bf00      	nop
 80045a4:	40020010 	.word	0x40020010
 80045a8:	40020028 	.word	0x40020028
 80045ac:	40020040 	.word	0x40020040
 80045b0:	40020058 	.word	0x40020058
 80045b4:	40020070 	.word	0x40020070
 80045b8:	40020088 	.word	0x40020088
 80045bc:	400200a0 	.word	0x400200a0
 80045c0:	400200b8 	.word	0x400200b8
 80045c4:	40020410 	.word	0x40020410
 80045c8:	40020428 	.word	0x40020428
 80045cc:	40020440 	.word	0x40020440
 80045d0:	40020458 	.word	0x40020458
 80045d4:	40020470 	.word	0x40020470
 80045d8:	40020488 	.word	0x40020488
 80045dc:	400204a0 	.word	0x400204a0
 80045e0:	400204b8 	.word	0x400204b8
 80045e4:	58025408 	.word	0x58025408
 80045e8:	5802541c 	.word	0x5802541c
 80045ec:	58025430 	.word	0x58025430
 80045f0:	58025444 	.word	0x58025444
 80045f4:	58025458 	.word	0x58025458
 80045f8:	5802546c 	.word	0x5802546c
 80045fc:	58025480 	.word	0x58025480
 8004600:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a28      	ldr	r2, [pc, #160]	; (80046ac <DMA_SetConfig+0x338>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d022      	beq.n	8004654 <DMA_SetConfig+0x2e0>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a27      	ldr	r2, [pc, #156]	; (80046b0 <DMA_SetConfig+0x33c>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d01d      	beq.n	8004654 <DMA_SetConfig+0x2e0>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a25      	ldr	r2, [pc, #148]	; (80046b4 <DMA_SetConfig+0x340>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d018      	beq.n	8004654 <DMA_SetConfig+0x2e0>
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a24      	ldr	r2, [pc, #144]	; (80046b8 <DMA_SetConfig+0x344>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d013      	beq.n	8004654 <DMA_SetConfig+0x2e0>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a22      	ldr	r2, [pc, #136]	; (80046bc <DMA_SetConfig+0x348>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d00e      	beq.n	8004654 <DMA_SetConfig+0x2e0>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a21      	ldr	r2, [pc, #132]	; (80046c0 <DMA_SetConfig+0x34c>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d009      	beq.n	8004654 <DMA_SetConfig+0x2e0>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a1f      	ldr	r2, [pc, #124]	; (80046c4 <DMA_SetConfig+0x350>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d004      	beq.n	8004654 <DMA_SetConfig+0x2e0>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a1e      	ldr	r2, [pc, #120]	; (80046c8 <DMA_SetConfig+0x354>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d101      	bne.n	8004658 <DMA_SetConfig+0x2e4>
 8004654:	2301      	movs	r3, #1
 8004656:	e000      	b.n	800465a <DMA_SetConfig+0x2e6>
 8004658:	2300      	movs	r3, #0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d020      	beq.n	80046a0 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004662:	f003 031f 	and.w	r3, r3, #31
 8004666:	2201      	movs	r2, #1
 8004668:	409a      	lsls	r2, r3
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	683a      	ldr	r2, [r7, #0]
 8004674:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	2b40      	cmp	r3, #64	; 0x40
 800467c:	d108      	bne.n	8004690 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68ba      	ldr	r2, [r7, #8]
 800468c:	60da      	str	r2, [r3, #12]
}
 800468e:	e007      	b.n	80046a0 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	68ba      	ldr	r2, [r7, #8]
 8004696:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	60da      	str	r2, [r3, #12]
}
 80046a0:	bf00      	nop
 80046a2:	371c      	adds	r7, #28
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	58025408 	.word	0x58025408
 80046b0:	5802541c 	.word	0x5802541c
 80046b4:	58025430 	.word	0x58025430
 80046b8:	58025444 	.word	0x58025444
 80046bc:	58025458 	.word	0x58025458
 80046c0:	5802546c 	.word	0x5802546c
 80046c4:	58025480 	.word	0x58025480
 80046c8:	58025494 	.word	0x58025494

080046cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a42      	ldr	r2, [pc, #264]	; (80047e4 <DMA_CalcBaseAndBitshift+0x118>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d04a      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a41      	ldr	r2, [pc, #260]	; (80047e8 <DMA_CalcBaseAndBitshift+0x11c>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d045      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a3f      	ldr	r2, [pc, #252]	; (80047ec <DMA_CalcBaseAndBitshift+0x120>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d040      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a3e      	ldr	r2, [pc, #248]	; (80047f0 <DMA_CalcBaseAndBitshift+0x124>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d03b      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a3c      	ldr	r2, [pc, #240]	; (80047f4 <DMA_CalcBaseAndBitshift+0x128>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d036      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a3b      	ldr	r2, [pc, #236]	; (80047f8 <DMA_CalcBaseAndBitshift+0x12c>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d031      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a39      	ldr	r2, [pc, #228]	; (80047fc <DMA_CalcBaseAndBitshift+0x130>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d02c      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a38      	ldr	r2, [pc, #224]	; (8004800 <DMA_CalcBaseAndBitshift+0x134>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d027      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a36      	ldr	r2, [pc, #216]	; (8004804 <DMA_CalcBaseAndBitshift+0x138>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d022      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a35      	ldr	r2, [pc, #212]	; (8004808 <DMA_CalcBaseAndBitshift+0x13c>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d01d      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a33      	ldr	r2, [pc, #204]	; (800480c <DMA_CalcBaseAndBitshift+0x140>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d018      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a32      	ldr	r2, [pc, #200]	; (8004810 <DMA_CalcBaseAndBitshift+0x144>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d013      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a30      	ldr	r2, [pc, #192]	; (8004814 <DMA_CalcBaseAndBitshift+0x148>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d00e      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a2f      	ldr	r2, [pc, #188]	; (8004818 <DMA_CalcBaseAndBitshift+0x14c>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d009      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a2d      	ldr	r2, [pc, #180]	; (800481c <DMA_CalcBaseAndBitshift+0x150>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d004      	beq.n	8004774 <DMA_CalcBaseAndBitshift+0xa8>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a2c      	ldr	r2, [pc, #176]	; (8004820 <DMA_CalcBaseAndBitshift+0x154>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d101      	bne.n	8004778 <DMA_CalcBaseAndBitshift+0xac>
 8004774:	2301      	movs	r3, #1
 8004776:	e000      	b.n	800477a <DMA_CalcBaseAndBitshift+0xae>
 8004778:	2300      	movs	r3, #0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d024      	beq.n	80047c8 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	b2db      	uxtb	r3, r3
 8004784:	3b10      	subs	r3, #16
 8004786:	4a27      	ldr	r2, [pc, #156]	; (8004824 <DMA_CalcBaseAndBitshift+0x158>)
 8004788:	fba2 2303 	umull	r2, r3, r2, r3
 800478c:	091b      	lsrs	r3, r3, #4
 800478e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f003 0307 	and.w	r3, r3, #7
 8004796:	4a24      	ldr	r2, [pc, #144]	; (8004828 <DMA_CalcBaseAndBitshift+0x15c>)
 8004798:	5cd3      	ldrb	r3, [r2, r3]
 800479a:	461a      	mov	r2, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2b03      	cmp	r3, #3
 80047a4:	d908      	bls.n	80047b8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	461a      	mov	r2, r3
 80047ac:	4b1f      	ldr	r3, [pc, #124]	; (800482c <DMA_CalcBaseAndBitshift+0x160>)
 80047ae:	4013      	ands	r3, r2
 80047b0:	1d1a      	adds	r2, r3, #4
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	659a      	str	r2, [r3, #88]	; 0x58
 80047b6:	e00d      	b.n	80047d4 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	461a      	mov	r2, r3
 80047be:	4b1b      	ldr	r3, [pc, #108]	; (800482c <DMA_CalcBaseAndBitshift+0x160>)
 80047c0:	4013      	ands	r3, r2
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6593      	str	r3, [r2, #88]	; 0x58
 80047c6:	e005      	b.n	80047d4 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3714      	adds	r7, #20
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr
 80047e4:	40020010 	.word	0x40020010
 80047e8:	40020028 	.word	0x40020028
 80047ec:	40020040 	.word	0x40020040
 80047f0:	40020058 	.word	0x40020058
 80047f4:	40020070 	.word	0x40020070
 80047f8:	40020088 	.word	0x40020088
 80047fc:	400200a0 	.word	0x400200a0
 8004800:	400200b8 	.word	0x400200b8
 8004804:	40020410 	.word	0x40020410
 8004808:	40020428 	.word	0x40020428
 800480c:	40020440 	.word	0x40020440
 8004810:	40020458 	.word	0x40020458
 8004814:	40020470 	.word	0x40020470
 8004818:	40020488 	.word	0x40020488
 800481c:	400204a0 	.word	0x400204a0
 8004820:	400204b8 	.word	0x400204b8
 8004824:	aaaaaaab 	.word	0xaaaaaaab
 8004828:	0800b618 	.word	0x0800b618
 800482c:	fffffc00 	.word	0xfffffc00

08004830 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004838:	2300      	movs	r3, #0
 800483a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d120      	bne.n	8004886 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004848:	2b03      	cmp	r3, #3
 800484a:	d858      	bhi.n	80048fe <DMA_CheckFifoParam+0xce>
 800484c:	a201      	add	r2, pc, #4	; (adr r2, 8004854 <DMA_CheckFifoParam+0x24>)
 800484e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004852:	bf00      	nop
 8004854:	08004865 	.word	0x08004865
 8004858:	08004877 	.word	0x08004877
 800485c:	08004865 	.word	0x08004865
 8004860:	080048ff 	.word	0x080048ff
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004868:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800486c:	2b00      	cmp	r3, #0
 800486e:	d048      	beq.n	8004902 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004874:	e045      	b.n	8004902 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800487a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800487e:	d142      	bne.n	8004906 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004884:	e03f      	b.n	8004906 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800488e:	d123      	bne.n	80048d8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004894:	2b03      	cmp	r3, #3
 8004896:	d838      	bhi.n	800490a <DMA_CheckFifoParam+0xda>
 8004898:	a201      	add	r2, pc, #4	; (adr r2, 80048a0 <DMA_CheckFifoParam+0x70>)
 800489a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489e:	bf00      	nop
 80048a0:	080048b1 	.word	0x080048b1
 80048a4:	080048b7 	.word	0x080048b7
 80048a8:	080048b1 	.word	0x080048b1
 80048ac:	080048c9 	.word	0x080048c9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	73fb      	strb	r3, [r7, #15]
        break;
 80048b4:	e030      	b.n	8004918 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d025      	beq.n	800490e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80048c6:	e022      	b.n	800490e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048cc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80048d0:	d11f      	bne.n	8004912 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80048d6:	e01c      	b.n	8004912 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048dc:	2b02      	cmp	r3, #2
 80048de:	d902      	bls.n	80048e6 <DMA_CheckFifoParam+0xb6>
 80048e0:	2b03      	cmp	r3, #3
 80048e2:	d003      	beq.n	80048ec <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80048e4:	e018      	b.n	8004918 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	73fb      	strb	r3, [r7, #15]
        break;
 80048ea:	e015      	b.n	8004918 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00e      	beq.n	8004916 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	73fb      	strb	r3, [r7, #15]
    break;
 80048fc:	e00b      	b.n	8004916 <DMA_CheckFifoParam+0xe6>
        break;
 80048fe:	bf00      	nop
 8004900:	e00a      	b.n	8004918 <DMA_CheckFifoParam+0xe8>
        break;
 8004902:	bf00      	nop
 8004904:	e008      	b.n	8004918 <DMA_CheckFifoParam+0xe8>
        break;
 8004906:	bf00      	nop
 8004908:	e006      	b.n	8004918 <DMA_CheckFifoParam+0xe8>
        break;
 800490a:	bf00      	nop
 800490c:	e004      	b.n	8004918 <DMA_CheckFifoParam+0xe8>
        break;
 800490e:	bf00      	nop
 8004910:	e002      	b.n	8004918 <DMA_CheckFifoParam+0xe8>
        break;
 8004912:	bf00      	nop
 8004914:	e000      	b.n	8004918 <DMA_CheckFifoParam+0xe8>
    break;
 8004916:	bf00      	nop
    }
  }

  return status;
 8004918:	7bfb      	ldrb	r3, [r7, #15]
}
 800491a:	4618      	mov	r0, r3
 800491c:	3714      	adds	r7, #20
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop

08004928 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a38      	ldr	r2, [pc, #224]	; (8004a1c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d022      	beq.n	8004986 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a36      	ldr	r2, [pc, #216]	; (8004a20 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d01d      	beq.n	8004986 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a35      	ldr	r2, [pc, #212]	; (8004a24 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d018      	beq.n	8004986 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a33      	ldr	r2, [pc, #204]	; (8004a28 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d013      	beq.n	8004986 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a32      	ldr	r2, [pc, #200]	; (8004a2c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d00e      	beq.n	8004986 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a30      	ldr	r2, [pc, #192]	; (8004a30 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d009      	beq.n	8004986 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a2f      	ldr	r2, [pc, #188]	; (8004a34 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d004      	beq.n	8004986 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a2d      	ldr	r2, [pc, #180]	; (8004a38 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d101      	bne.n	800498a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004986:	2301      	movs	r3, #1
 8004988:	e000      	b.n	800498c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800498a:	2300      	movs	r3, #0
 800498c:	2b00      	cmp	r3, #0
 800498e:	d01a      	beq.n	80049c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	b2db      	uxtb	r3, r3
 8004996:	3b08      	subs	r3, #8
 8004998:	4a28      	ldr	r2, [pc, #160]	; (8004a3c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800499a:	fba2 2303 	umull	r2, r3, r2, r3
 800499e:	091b      	lsrs	r3, r3, #4
 80049a0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	4b26      	ldr	r3, [pc, #152]	; (8004a40 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80049a6:	4413      	add	r3, r2
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	461a      	mov	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a24      	ldr	r2, [pc, #144]	; (8004a44 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80049b4:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	f003 031f 	and.w	r3, r3, #31
 80049bc:	2201      	movs	r2, #1
 80049be:	409a      	lsls	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80049c4:	e024      	b.n	8004a10 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	3b10      	subs	r3, #16
 80049ce:	4a1e      	ldr	r2, [pc, #120]	; (8004a48 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80049d0:	fba2 2303 	umull	r2, r3, r2, r3
 80049d4:	091b      	lsrs	r3, r3, #4
 80049d6:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	4a1c      	ldr	r2, [pc, #112]	; (8004a4c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d806      	bhi.n	80049ee <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	4a1b      	ldr	r2, [pc, #108]	; (8004a50 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d902      	bls.n	80049ee <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	3308      	adds	r3, #8
 80049ec:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	4b18      	ldr	r3, [pc, #96]	; (8004a54 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80049f2:	4413      	add	r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	461a      	mov	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a16      	ldr	r2, [pc, #88]	; (8004a58 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004a00:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f003 031f 	and.w	r3, r3, #31
 8004a08:	2201      	movs	r2, #1
 8004a0a:	409a      	lsls	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004a10:	bf00      	nop
 8004a12:	3714      	adds	r7, #20
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr
 8004a1c:	58025408 	.word	0x58025408
 8004a20:	5802541c 	.word	0x5802541c
 8004a24:	58025430 	.word	0x58025430
 8004a28:	58025444 	.word	0x58025444
 8004a2c:	58025458 	.word	0x58025458
 8004a30:	5802546c 	.word	0x5802546c
 8004a34:	58025480 	.word	0x58025480
 8004a38:	58025494 	.word	0x58025494
 8004a3c:	cccccccd 	.word	0xcccccccd
 8004a40:	16009600 	.word	0x16009600
 8004a44:	58025880 	.word	0x58025880
 8004a48:	aaaaaaab 	.word	0xaaaaaaab
 8004a4c:	400204b8 	.word	0x400204b8
 8004a50:	4002040f 	.word	0x4002040f
 8004a54:	10008200 	.word	0x10008200
 8004a58:	40020880 	.word	0x40020880

08004a5c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d04a      	beq.n	8004b08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	d847      	bhi.n	8004b08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a25      	ldr	r2, [pc, #148]	; (8004b14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d022      	beq.n	8004ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a24      	ldr	r2, [pc, #144]	; (8004b18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d01d      	beq.n	8004ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a22      	ldr	r2, [pc, #136]	; (8004b1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d018      	beq.n	8004ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a21      	ldr	r2, [pc, #132]	; (8004b20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d013      	beq.n	8004ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a1f      	ldr	r2, [pc, #124]	; (8004b24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d00e      	beq.n	8004ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a1e      	ldr	r2, [pc, #120]	; (8004b28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d009      	beq.n	8004ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a1c      	ldr	r2, [pc, #112]	; (8004b2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d004      	beq.n	8004ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a1b      	ldr	r2, [pc, #108]	; (8004b30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d101      	bne.n	8004acc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e000      	b.n	8004ace <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004acc:	2300      	movs	r3, #0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00a      	beq.n	8004ae8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	4b17      	ldr	r3, [pc, #92]	; (8004b34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004ad6:	4413      	add	r3, r2
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	461a      	mov	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a15      	ldr	r2, [pc, #84]	; (8004b38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004ae4:	671a      	str	r2, [r3, #112]	; 0x70
 8004ae6:	e009      	b.n	8004afc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	4b14      	ldr	r3, [pc, #80]	; (8004b3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004aec:	4413      	add	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	461a      	mov	r2, r3
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a11      	ldr	r2, [pc, #68]	; (8004b40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004afa:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	3b01      	subs	r3, #1
 8004b00:	2201      	movs	r2, #1
 8004b02:	409a      	lsls	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004b08:	bf00      	nop
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr
 8004b14:	58025408 	.word	0x58025408
 8004b18:	5802541c 	.word	0x5802541c
 8004b1c:	58025430 	.word	0x58025430
 8004b20:	58025444 	.word	0x58025444
 8004b24:	58025458 	.word	0x58025458
 8004b28:	5802546c 	.word	0x5802546c
 8004b2c:	58025480 	.word	0x58025480
 8004b30:	58025494 	.word	0x58025494
 8004b34:	1600963f 	.word	0x1600963f
 8004b38:	58025940 	.word	0x58025940
 8004b3c:	1000823f 	.word	0x1000823f
 8004b40:	40020940 	.word	0x40020940

08004b44 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA Stream.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b085      	sub	sp, #20
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t syncSignalID = 0;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	60fb      	str	r3, [r7, #12]
  uint32_t syncPolarity = 0;
 8004b52:	2300      	movs	r3, #0
 8004b54:	60bb      	str	r3, [r7, #8]
  assert_param(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance));
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  if(pSyncConfig->SyncEnable == ENABLE)
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	7a1b      	ldrb	r3, [r3, #8]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d155      	bne.n	8004c0a <HAL_DMAEx_ConfigMuxSync+0xc6>
  {
    assert_param(IS_DMAMUX_SYNC_POLARITY(pSyncConfig->SyncPolarity));

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a4b      	ldr	r2, [pc, #300]	; (8004c90 <HAL_DMAEx_ConfigMuxSync+0x14c>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d049      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a49      	ldr	r2, [pc, #292]	; (8004c94 <HAL_DMAEx_ConfigMuxSync+0x150>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d044      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a48      	ldr	r2, [pc, #288]	; (8004c98 <HAL_DMAEx_ConfigMuxSync+0x154>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d03f      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a46      	ldr	r2, [pc, #280]	; (8004c9c <HAL_DMAEx_ConfigMuxSync+0x158>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d03a      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a45      	ldr	r2, [pc, #276]	; (8004ca0 <HAL_DMAEx_ConfigMuxSync+0x15c>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d035      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a43      	ldr	r2, [pc, #268]	; (8004ca4 <HAL_DMAEx_ConfigMuxSync+0x160>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d030      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a42      	ldr	r2, [pc, #264]	; (8004ca8 <HAL_DMAEx_ConfigMuxSync+0x164>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d02b      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a40      	ldr	r2, [pc, #256]	; (8004cac <HAL_DMAEx_ConfigMuxSync+0x168>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d026      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a3f      	ldr	r2, [pc, #252]	; (8004cb0 <HAL_DMAEx_ConfigMuxSync+0x16c>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d021      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a3d      	ldr	r2, [pc, #244]	; (8004cb4 <HAL_DMAEx_ConfigMuxSync+0x170>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d01c      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a3c      	ldr	r2, [pc, #240]	; (8004cb8 <HAL_DMAEx_ConfigMuxSync+0x174>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d017      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a3a      	ldr	r2, [pc, #232]	; (8004cbc <HAL_DMAEx_ConfigMuxSync+0x178>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d012      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a39      	ldr	r2, [pc, #228]	; (8004cc0 <HAL_DMAEx_ConfigMuxSync+0x17c>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d00d      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a37      	ldr	r2, [pc, #220]	; (8004cc4 <HAL_DMAEx_ConfigMuxSync+0x180>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d008      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a36      	ldr	r2, [pc, #216]	; (8004cc8 <HAL_DMAEx_ConfigMuxSync+0x184>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d003      	beq.n	8004bfc <HAL_DMAEx_ConfigMuxSync+0xb8>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a34      	ldr	r2, [pc, #208]	; (8004ccc <HAL_DMAEx_ConfigMuxSync+0x188>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	bf00      	nop
    }
    else
    {
      assert_param(IS_BDMA_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID));
    }
    syncSignalID = pSyncConfig->SyncSignalID;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	60fb      	str	r3, [r7, #12]
    syncPolarity = pSyncConfig->SyncPolarity;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	60bb      	str	r3, [r7, #8]
  }

  /*Check if the DMA state is ready */
  if(hdma->State == HAL_DMA_STATE_READY)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d131      	bne.n	8004c7a <HAL_DMAEx_ConfigMuxSync+0x136>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d101      	bne.n	8004c24 <HAL_DMAEx_ConfigMuxSync+0xe0>
 8004c20:	2302      	movs	r3, #2
 8004c22:	e02f      	b.n	8004c84 <HAL_DMAEx_ConfigMuxSync+0x140>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2201      	movs	r2, #1
 8004c28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the synchronization and event generation before applying a new config */
    CLEAR_BIT(hdma->DMAmuxChannel->CCR,(DMAMUX_CxCR_SE | DMAMUX_CxCR_EGE));
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c36:	f422 3281 	bic.w	r2, r2, #66048	; 0x10200
 8004c3a:	601a      	str	r2, [r3, #0]

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG( hdma->DMAmuxChannel->CCR, \
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	b2d9      	uxtb	r1, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	061a      	lsls	r2, r3, #24
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	04db      	lsls	r3, r3, #19
 8004c50:	431a      	orrs	r2, r3
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	431a      	orrs	r2, r3
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	7a1b      	ldrb	r3, [r3, #8]
 8004c5a:	041b      	lsls	r3, r3, #16
 8004c5c:	431a      	orrs	r2, r3
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	7a5b      	ldrb	r3, [r3, #9]
 8004c62:	025b      	lsls	r3, r3, #9
 8004c64:	431a      	orrs	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               syncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos)    | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

      /* Process Locked */
    __HAL_UNLOCK(hdma);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8004c76:	2300      	movs	r3, #0
 8004c78:	e004      	b.n	8004c84 <HAL_DMAEx_ConfigMuxSync+0x140>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c80:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
  }
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3714      	adds	r7, #20
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr
 8004c90:	40020010 	.word	0x40020010
 8004c94:	40020028 	.word	0x40020028
 8004c98:	40020040 	.word	0x40020040
 8004c9c:	40020058 	.word	0x40020058
 8004ca0:	40020070 	.word	0x40020070
 8004ca4:	40020088 	.word	0x40020088
 8004ca8:	400200a0 	.word	0x400200a0
 8004cac:	400200b8 	.word	0x400200b8
 8004cb0:	40020410 	.word	0x40020410
 8004cb4:	40020428 	.word	0x40020428
 8004cb8:	40020440 	.word	0x40020440
 8004cbc:	40020458 	.word	0x40020458
 8004cc0:	40020470 	.word	0x40020470
 8004cc4:	40020488 	.word	0x40020488
 8004cc8:	400204a0 	.word	0x400204a0
 8004ccc:	400204b8 	.word	0x400204b8

08004cd0 <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cdc:	681a      	ldr	r2, [r3, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004ce2:	4013      	ands	r3, r2
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d01a      	beq.n	8004d1e <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cf2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004cf6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8004d00:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d06:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	655a      	str	r2, [r3, #84]	; 0x54

    if(hdma->XferErrorCallback != NULL)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d1a:	6878      	ldr	r0, [r7, #4]
 8004d1c:	4798      	blx	r3
    }
  }

  if(hdma->DMAmuxRequestGen != 0)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d022      	beq.n	8004d6c <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
   /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d30:	4013      	ands	r3, r2
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d01a      	beq.n	8004d6c <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d40:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d44:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d4a:	687a      	ldr	r2, [r7, #4]
 8004d4c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004d4e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d54:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	655a      	str	r2, [r3, #84]	; 0x54

      if(hdma->XferErrorCallback != NULL)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d003      	beq.n	8004d6c <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	4798      	blx	r3
      }
    }
  }
}
 8004d6c:	bf00      	nop
 8004d6e:	3708      	adds	r7, #8
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d74:	b480      	push	{r7}
 8004d76:	b089      	sub	sp, #36	; 0x24
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
 8004d7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004d82:	4b86      	ldr	r3, [pc, #536]	; (8004f9c <HAL_GPIO_Init+0x228>)
 8004d84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004d86:	e18c      	b.n	80050a2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	2101      	movs	r1, #1
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	fa01 f303 	lsl.w	r3, r1, r3
 8004d94:	4013      	ands	r3, r2
 8004d96:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f000 817e 	beq.w	800509c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f003 0303 	and.w	r3, r3, #3
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d005      	beq.n	8004db8 <HAL_GPIO_Init+0x44>
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f003 0303 	and.w	r3, r3, #3
 8004db4:	2b02      	cmp	r3, #2
 8004db6:	d130      	bne.n	8004e1a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	005b      	lsls	r3, r3, #1
 8004dc2:	2203      	movs	r2, #3
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	43db      	mvns	r3, r3
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	4013      	ands	r3, r2
 8004dce:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	68da      	ldr	r2, [r3, #12]
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	005b      	lsls	r3, r3, #1
 8004dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ddc:	69ba      	ldr	r2, [r7, #24]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	69ba      	ldr	r2, [r7, #24]
 8004de6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004dee:	2201      	movs	r2, #1
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	fa02 f303 	lsl.w	r3, r2, r3
 8004df6:	43db      	mvns	r3, r3
 8004df8:	69ba      	ldr	r2, [r7, #24]
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	091b      	lsrs	r3, r3, #4
 8004e04:	f003 0201 	and.w	r2, r3, #1
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0e:	69ba      	ldr	r2, [r7, #24]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	69ba      	ldr	r2, [r7, #24]
 8004e18:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	f003 0303 	and.w	r3, r3, #3
 8004e22:	2b03      	cmp	r3, #3
 8004e24:	d017      	beq.n	8004e56 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	005b      	lsls	r3, r3, #1
 8004e30:	2203      	movs	r2, #3
 8004e32:	fa02 f303 	lsl.w	r3, r2, r3
 8004e36:	43db      	mvns	r3, r3
 8004e38:	69ba      	ldr	r2, [r7, #24]
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	689a      	ldr	r2, [r3, #8]
 8004e42:	69fb      	ldr	r3, [r7, #28]
 8004e44:	005b      	lsls	r3, r3, #1
 8004e46:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4a:	69ba      	ldr	r2, [r7, #24]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	69ba      	ldr	r2, [r7, #24]
 8004e54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f003 0303 	and.w	r3, r3, #3
 8004e5e:	2b02      	cmp	r3, #2
 8004e60:	d123      	bne.n	8004eaa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e62:	69fb      	ldr	r3, [r7, #28]
 8004e64:	08da      	lsrs	r2, r3, #3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	3208      	adds	r2, #8
 8004e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	f003 0307 	and.w	r3, r3, #7
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	220f      	movs	r2, #15
 8004e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7e:	43db      	mvns	r3, r3
 8004e80:	69ba      	ldr	r2, [r7, #24]
 8004e82:	4013      	ands	r3, r2
 8004e84:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	691a      	ldr	r2, [r3, #16]
 8004e8a:	69fb      	ldr	r3, [r7, #28]
 8004e8c:	f003 0307 	and.w	r3, r3, #7
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	fa02 f303 	lsl.w	r3, r2, r3
 8004e96:	69ba      	ldr	r2, [r7, #24]
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	08da      	lsrs	r2, r3, #3
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	3208      	adds	r2, #8
 8004ea4:	69b9      	ldr	r1, [r7, #24]
 8004ea6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	005b      	lsls	r3, r3, #1
 8004eb4:	2203      	movs	r2, #3
 8004eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004eba:	43db      	mvns	r3, r3
 8004ebc:	69ba      	ldr	r2, [r7, #24]
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f003 0203 	and.w	r2, r3, #3
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	005b      	lsls	r3, r3, #1
 8004ece:	fa02 f303 	lsl.w	r3, r2, r3
 8004ed2:	69ba      	ldr	r2, [r7, #24]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	69ba      	ldr	r2, [r7, #24]
 8004edc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	f000 80d8 	beq.w	800509c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004eec:	4b2c      	ldr	r3, [pc, #176]	; (8004fa0 <HAL_GPIO_Init+0x22c>)
 8004eee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004ef2:	4a2b      	ldr	r2, [pc, #172]	; (8004fa0 <HAL_GPIO_Init+0x22c>)
 8004ef4:	f043 0302 	orr.w	r3, r3, #2
 8004ef8:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004efc:	4b28      	ldr	r3, [pc, #160]	; (8004fa0 <HAL_GPIO_Init+0x22c>)
 8004efe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004f02:	f003 0302 	and.w	r3, r3, #2
 8004f06:	60fb      	str	r3, [r7, #12]
 8004f08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004f0a:	4a26      	ldr	r2, [pc, #152]	; (8004fa4 <HAL_GPIO_Init+0x230>)
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	089b      	lsrs	r3, r3, #2
 8004f10:	3302      	adds	r3, #2
 8004f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	220f      	movs	r2, #15
 8004f22:	fa02 f303 	lsl.w	r3, r2, r3
 8004f26:	43db      	mvns	r3, r3
 8004f28:	69ba      	ldr	r2, [r7, #24]
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a1d      	ldr	r2, [pc, #116]	; (8004fa8 <HAL_GPIO_Init+0x234>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d04a      	beq.n	8004fcc <HAL_GPIO_Init+0x258>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	4a1c      	ldr	r2, [pc, #112]	; (8004fac <HAL_GPIO_Init+0x238>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d02b      	beq.n	8004f96 <HAL_GPIO_Init+0x222>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a1b      	ldr	r2, [pc, #108]	; (8004fb0 <HAL_GPIO_Init+0x23c>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d025      	beq.n	8004f92 <HAL_GPIO_Init+0x21e>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4a1a      	ldr	r2, [pc, #104]	; (8004fb4 <HAL_GPIO_Init+0x240>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d01f      	beq.n	8004f8e <HAL_GPIO_Init+0x21a>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a19      	ldr	r2, [pc, #100]	; (8004fb8 <HAL_GPIO_Init+0x244>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d019      	beq.n	8004f8a <HAL_GPIO_Init+0x216>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a18      	ldr	r2, [pc, #96]	; (8004fbc <HAL_GPIO_Init+0x248>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d013      	beq.n	8004f86 <HAL_GPIO_Init+0x212>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a17      	ldr	r2, [pc, #92]	; (8004fc0 <HAL_GPIO_Init+0x24c>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d00d      	beq.n	8004f82 <HAL_GPIO_Init+0x20e>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a16      	ldr	r2, [pc, #88]	; (8004fc4 <HAL_GPIO_Init+0x250>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d007      	beq.n	8004f7e <HAL_GPIO_Init+0x20a>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a15      	ldr	r2, [pc, #84]	; (8004fc8 <HAL_GPIO_Init+0x254>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d101      	bne.n	8004f7a <HAL_GPIO_Init+0x206>
 8004f76:	2309      	movs	r3, #9
 8004f78:	e029      	b.n	8004fce <HAL_GPIO_Init+0x25a>
 8004f7a:	230a      	movs	r3, #10
 8004f7c:	e027      	b.n	8004fce <HAL_GPIO_Init+0x25a>
 8004f7e:	2307      	movs	r3, #7
 8004f80:	e025      	b.n	8004fce <HAL_GPIO_Init+0x25a>
 8004f82:	2306      	movs	r3, #6
 8004f84:	e023      	b.n	8004fce <HAL_GPIO_Init+0x25a>
 8004f86:	2305      	movs	r3, #5
 8004f88:	e021      	b.n	8004fce <HAL_GPIO_Init+0x25a>
 8004f8a:	2304      	movs	r3, #4
 8004f8c:	e01f      	b.n	8004fce <HAL_GPIO_Init+0x25a>
 8004f8e:	2303      	movs	r3, #3
 8004f90:	e01d      	b.n	8004fce <HAL_GPIO_Init+0x25a>
 8004f92:	2302      	movs	r3, #2
 8004f94:	e01b      	b.n	8004fce <HAL_GPIO_Init+0x25a>
 8004f96:	2301      	movs	r3, #1
 8004f98:	e019      	b.n	8004fce <HAL_GPIO_Init+0x25a>
 8004f9a:	bf00      	nop
 8004f9c:	58000080 	.word	0x58000080
 8004fa0:	58024400 	.word	0x58024400
 8004fa4:	58000400 	.word	0x58000400
 8004fa8:	58020000 	.word	0x58020000
 8004fac:	58020400 	.word	0x58020400
 8004fb0:	58020800 	.word	0x58020800
 8004fb4:	58020c00 	.word	0x58020c00
 8004fb8:	58021000 	.word	0x58021000
 8004fbc:	58021400 	.word	0x58021400
 8004fc0:	58021800 	.word	0x58021800
 8004fc4:	58021c00 	.word	0x58021c00
 8004fc8:	58022400 	.word	0x58022400
 8004fcc:	2300      	movs	r3, #0
 8004fce:	69fa      	ldr	r2, [r7, #28]
 8004fd0:	f002 0203 	and.w	r2, r2, #3
 8004fd4:	0092      	lsls	r2, r2, #2
 8004fd6:	4093      	lsls	r3, r2
 8004fd8:	69ba      	ldr	r2, [r7, #24]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004fde:	4938      	ldr	r1, [pc, #224]	; (80050c0 <HAL_GPIO_Init+0x34c>)
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	089b      	lsrs	r3, r3, #2
 8004fe4:	3302      	adds	r3, #2
 8004fe6:	69ba      	ldr	r2, [r7, #24]
 8004fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004fec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	43db      	mvns	r3, r3
 8004ff8:	69ba      	ldr	r2, [r7, #24]
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d003      	beq.n	8005012 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	4313      	orrs	r3, r2
 8005010:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005012:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800501a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	43db      	mvns	r3, r3
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	4013      	ands	r3, r2
 800502a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	4313      	orrs	r3, r2
 800503e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005040:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8005048:	697b      	ldr	r3, [r7, #20]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	43db      	mvns	r3, r3
 8005052:	69ba      	ldr	r2, [r7, #24]
 8005054:	4013      	ands	r3, r2
 8005056:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005060:	2b00      	cmp	r3, #0
 8005062:	d003      	beq.n	800506c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8005064:	69ba      	ldr	r2, [r7, #24]
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	4313      	orrs	r3, r2
 800506a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	69ba      	ldr	r2, [r7, #24]
 8005070:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	43db      	mvns	r3, r3
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	4013      	ands	r3, r2
 8005080:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800508a:	2b00      	cmp	r3, #0
 800508c:	d003      	beq.n	8005096 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800508e:	69ba      	ldr	r2, [r7, #24]
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	4313      	orrs	r3, r2
 8005094:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	3301      	adds	r3, #1
 80050a0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	fa22 f303 	lsr.w	r3, r2, r3
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	f47f ae6b 	bne.w	8004d88 <HAL_GPIO_Init+0x14>
  }
}
 80050b2:	bf00      	nop
 80050b4:	bf00      	nop
 80050b6:	3724      	adds	r7, #36	; 0x24
 80050b8:	46bd      	mov	sp, r7
 80050ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050be:	4770      	bx	lr
 80050c0:	58000400 	.word	0x58000400

080050c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	460b      	mov	r3, r1
 80050ce:	807b      	strh	r3, [r7, #2]
 80050d0:	4613      	mov	r3, r2
 80050d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80050d4:	787b      	ldrb	r3, [r7, #1]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80050da:	887a      	ldrh	r2, [r7, #2]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80050e0:	e003      	b.n	80050ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80050e2:	887b      	ldrh	r3, [r7, #2]
 80050e4:	041a      	lsls	r2, r3, #16
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	619a      	str	r2, [r3, #24]
}
 80050ea:	bf00      	nop
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f4:	4770      	bx	lr
	...

080050f8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005100:	4b29      	ldr	r3, [pc, #164]	; (80051a8 <HAL_PWREx_ConfigSupply+0xb0>)
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f003 0307 	and.w	r3, r3, #7
 8005108:	2b06      	cmp	r3, #6
 800510a:	d00a      	beq.n	8005122 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800510c:	4b26      	ldr	r3, [pc, #152]	; (80051a8 <HAL_PWREx_ConfigSupply+0xb0>)
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005114:	687a      	ldr	r2, [r7, #4]
 8005116:	429a      	cmp	r2, r3
 8005118:	d001      	beq.n	800511e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e03f      	b.n	800519e <HAL_PWREx_ConfigSupply+0xa6>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800511e:	2300      	movs	r3, #0
 8005120:	e03d      	b.n	800519e <HAL_PWREx_ConfigSupply+0xa6>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005122:	4b21      	ldr	r3, [pc, #132]	; (80051a8 <HAL_PWREx_ConfigSupply+0xb0>)
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800512a:	491f      	ldr	r1, [pc, #124]	; (80051a8 <HAL_PWREx_ConfigSupply+0xb0>)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	4313      	orrs	r3, r2
 8005130:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005132:	f7fc fe29 	bl	8001d88 <HAL_GetTick>
 8005136:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005138:	e009      	b.n	800514e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800513a:	f7fc fe25 	bl	8001d88 <HAL_GetTick>
 800513e:	4602      	mov	r2, r0
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005148:	d901      	bls.n	800514e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e027      	b.n	800519e <HAL_PWREx_ConfigSupply+0xa6>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800514e:	4b16      	ldr	r3, [pc, #88]	; (80051a8 <HAL_PWREx_ConfigSupply+0xb0>)
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005156:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800515a:	d1ee      	bne.n	800513a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2b1e      	cmp	r3, #30
 8005160:	d008      	beq.n	8005174 <HAL_PWREx_ConfigSupply+0x7c>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2b2e      	cmp	r3, #46	; 0x2e
 8005166:	d005      	beq.n	8005174 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2b1d      	cmp	r3, #29
 800516c:	d002      	beq.n	8005174 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2b2d      	cmp	r3, #45	; 0x2d
 8005172:	d113      	bne.n	800519c <HAL_PWREx_ConfigSupply+0xa4>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005174:	f7fc fe08 	bl	8001d88 <HAL_GetTick>
 8005178:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800517a:	e009      	b.n	8005190 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800517c:	f7fc fe04 	bl	8001d88 <HAL_GetTick>
 8005180:	4602      	mov	r2, r0
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800518a:	d901      	bls.n	8005190 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e006      	b.n	800519e <HAL_PWREx_ConfigSupply+0xa6>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005190:	4b05      	ldr	r3, [pc, #20]	; (80051a8 <HAL_PWREx_ConfigSupply+0xb0>)
 8005192:	68db      	ldr	r3, [r3, #12]
 8005194:	f003 0311 	and.w	r3, r3, #17
 8005198:	2b11      	cmp	r3, #17
 800519a:	d1ef      	bne.n	800517c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800519c:	2300      	movs	r3, #0
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	58024800 	.word	0x58024800

080051ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b08c      	sub	sp, #48	; 0x30
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d101      	bne.n	80051be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e397      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0301 	and.w	r3, r3, #1
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	f000 8087 	beq.w	80052da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051cc:	4b9e      	ldr	r3, [pc, #632]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80051ce:	691b      	ldr	r3, [r3, #16]
 80051d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80051d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80051d6:	4b9c      	ldr	r3, [pc, #624]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80051d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051da:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80051dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051de:	2b10      	cmp	r3, #16
 80051e0:	d007      	beq.n	80051f2 <HAL_RCC_OscConfig+0x46>
 80051e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e4:	2b18      	cmp	r3, #24
 80051e6:	d110      	bne.n	800520a <HAL_RCC_OscConfig+0x5e>
 80051e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ea:	f003 0303 	and.w	r3, r3, #3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d10b      	bne.n	800520a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051f2:	4b95      	ldr	r3, [pc, #596]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d06c      	beq.n	80052d8 <HAL_RCC_OscConfig+0x12c>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d168      	bne.n	80052d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e371      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005212:	d106      	bne.n	8005222 <HAL_RCC_OscConfig+0x76>
 8005214:	4b8c      	ldr	r3, [pc, #560]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a8b      	ldr	r2, [pc, #556]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 800521a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800521e:	6013      	str	r3, [r2, #0]
 8005220:	e02e      	b.n	8005280 <HAL_RCC_OscConfig+0xd4>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10c      	bne.n	8005244 <HAL_RCC_OscConfig+0x98>
 800522a:	4b87      	ldr	r3, [pc, #540]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a86      	ldr	r2, [pc, #536]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005230:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005234:	6013      	str	r3, [r2, #0]
 8005236:	4b84      	ldr	r3, [pc, #528]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a83      	ldr	r2, [pc, #524]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 800523c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	e01d      	b.n	8005280 <HAL_RCC_OscConfig+0xd4>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800524c:	d10c      	bne.n	8005268 <HAL_RCC_OscConfig+0xbc>
 800524e:	4b7e      	ldr	r3, [pc, #504]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a7d      	ldr	r2, [pc, #500]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005254:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005258:	6013      	str	r3, [r2, #0]
 800525a:	4b7b      	ldr	r3, [pc, #492]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a7a      	ldr	r2, [pc, #488]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005264:	6013      	str	r3, [r2, #0]
 8005266:	e00b      	b.n	8005280 <HAL_RCC_OscConfig+0xd4>
 8005268:	4b77      	ldr	r3, [pc, #476]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a76      	ldr	r2, [pc, #472]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 800526e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005272:	6013      	str	r3, [r2, #0]
 8005274:	4b74      	ldr	r3, [pc, #464]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a73      	ldr	r2, [pc, #460]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 800527a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800527e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d013      	beq.n	80052b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005288:	f7fc fd7e 	bl	8001d88 <HAL_GetTick>
 800528c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800528e:	e008      	b.n	80052a2 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005290:	f7fc fd7a 	bl	8001d88 <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	2b64      	cmp	r3, #100	; 0x64
 800529c:	d901      	bls.n	80052a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e325      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80052a2:	4b69      	ldr	r3, [pc, #420]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d0f0      	beq.n	8005290 <HAL_RCC_OscConfig+0xe4>
 80052ae:	e014      	b.n	80052da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052b0:	f7fc fd6a 	bl	8001d88 <HAL_GetTick>
 80052b4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80052b6:	e008      	b.n	80052ca <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052b8:	f7fc fd66 	bl	8001d88 <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	2b64      	cmp	r3, #100	; 0x64
 80052c4:	d901      	bls.n	80052ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e311      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80052ca:	4b5f      	ldr	r3, [pc, #380]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1f0      	bne.n	80052b8 <HAL_RCC_OscConfig+0x10c>
 80052d6:	e000      	b.n	80052da <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0302 	and.w	r3, r3, #2
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	f000 808a 	beq.w	80053fc <HAL_RCC_OscConfig+0x250>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052e8:	4b57      	ldr	r3, [pc, #348]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80052f0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80052f2:	4b55      	ldr	r3, [pc, #340]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80052f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f6:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80052f8:	6a3b      	ldr	r3, [r7, #32]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d007      	beq.n	800530e <HAL_RCC_OscConfig+0x162>
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	2b18      	cmp	r3, #24
 8005302:	d137      	bne.n	8005374 <HAL_RCC_OscConfig+0x1c8>
 8005304:	69fb      	ldr	r3, [r7, #28]
 8005306:	f003 0303 	and.w	r3, r3, #3
 800530a:	2b00      	cmp	r3, #0
 800530c:	d132      	bne.n	8005374 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800530e:	4b4e      	ldr	r3, [pc, #312]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0304 	and.w	r3, r3, #4
 8005316:	2b00      	cmp	r3, #0
 8005318:	d005      	beq.n	8005326 <HAL_RCC_OscConfig+0x17a>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e2e3      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005326:	4b48      	ldr	r3, [pc, #288]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f023 0219 	bic.w	r2, r3, #25
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	4945      	ldr	r1, [pc, #276]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005334:	4313      	orrs	r3, r2
 8005336:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005338:	f7fc fd26 	bl	8001d88 <HAL_GetTick>
 800533c:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800533e:	e008      	b.n	8005352 <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005340:	f7fc fd22 	bl	8001d88 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	2b02      	cmp	r3, #2
 800534c:	d901      	bls.n	8005352 <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e2cd      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005352:	4b3d      	ldr	r3, [pc, #244]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0304 	and.w	r3, r3, #4
 800535a:	2b00      	cmp	r3, #0
 800535c:	d0f0      	beq.n	8005340 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800535e:	4b3a      	ldr	r3, [pc, #232]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	061b      	lsls	r3, r3, #24
 800536c:	4936      	ldr	r1, [pc, #216]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 800536e:	4313      	orrs	r3, r2
 8005370:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005372:	e043      	b.n	80053fc <HAL_RCC_OscConfig+0x250>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d026      	beq.n	80053ca <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800537c:	4b32      	ldr	r3, [pc, #200]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f023 0219 	bic.w	r2, r3, #25
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	492f      	ldr	r1, [pc, #188]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 800538a:	4313      	orrs	r3, r2
 800538c:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800538e:	f7fc fcfb 	bl	8001d88 <HAL_GetTick>
 8005392:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005394:	e008      	b.n	80053a8 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005396:	f7fc fcf7 	bl	8001d88 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d901      	bls.n	80053a8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e2a2      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80053a8:	4b27      	ldr	r3, [pc, #156]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f003 0304 	and.w	r3, r3, #4
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d0f0      	beq.n	8005396 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053b4:	4b24      	ldr	r3, [pc, #144]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	691b      	ldr	r3, [r3, #16]
 80053c0:	061b      	lsls	r3, r3, #24
 80053c2:	4921      	ldr	r1, [pc, #132]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	604b      	str	r3, [r1, #4]
 80053c8:	e018      	b.n	80053fc <HAL_RCC_OscConfig+0x250>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ca:	4b1f      	ldr	r3, [pc, #124]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a1e      	ldr	r2, [pc, #120]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80053d0:	f023 0301 	bic.w	r3, r3, #1
 80053d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053d6:	f7fc fcd7 	bl	8001d88 <HAL_GetTick>
 80053da:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80053dc:	e008      	b.n	80053f0 <HAL_RCC_OscConfig+0x244>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053de:	f7fc fcd3 	bl	8001d88 <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d901      	bls.n	80053f0 <HAL_RCC_OscConfig+0x244>
          {
            return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e27e      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80053f0:	4b15      	ldr	r3, [pc, #84]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 0304 	and.w	r3, r3, #4
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1f0      	bne.n	80053de <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f003 0310 	and.w	r3, r3, #16
 8005404:	2b00      	cmp	r3, #0
 8005406:	d06d      	beq.n	80054e4 <HAL_RCC_OscConfig+0x338>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005408:	4b0f      	ldr	r3, [pc, #60]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 800540a:	691b      	ldr	r3, [r3, #16]
 800540c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005410:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005412:	4b0d      	ldr	r3, [pc, #52]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005416:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	2b08      	cmp	r3, #8
 800541c:	d007      	beq.n	800542e <HAL_RCC_OscConfig+0x282>
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	2b18      	cmp	r3, #24
 8005422:	d11e      	bne.n	8005462 <HAL_RCC_OscConfig+0x2b6>
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f003 0303 	and.w	r3, r3, #3
 800542a:	2b01      	cmp	r3, #1
 800542c:	d119      	bne.n	8005462 <HAL_RCC_OscConfig+0x2b6>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800542e:	4b06      	ldr	r3, [pc, #24]	; (8005448 <HAL_RCC_OscConfig+0x29c>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005436:	2b00      	cmp	r3, #0
 8005438:	d008      	beq.n	800544c <HAL_RCC_OscConfig+0x2a0>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	69db      	ldr	r3, [r3, #28]
 800543e:	2b80      	cmp	r3, #128	; 0x80
 8005440:	d004      	beq.n	800544c <HAL_RCC_OscConfig+0x2a0>
      {
        return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e253      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
 8005446:	bf00      	nop
 8005448:	58024400 	.word	0x58024400
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800544c:	4ba3      	ldr	r3, [pc, #652]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a1b      	ldr	r3, [r3, #32]
 8005458:	061b      	lsls	r3, r3, #24
 800545a:	49a0      	ldr	r1, [pc, #640]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 800545c:	4313      	orrs	r3, r2
 800545e:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005460:	e040      	b.n	80054e4 <HAL_RCC_OscConfig+0x338>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	69db      	ldr	r3, [r3, #28]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d023      	beq.n	80054b2 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800546a:	4b9c      	ldr	r3, [pc, #624]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a9b      	ldr	r2, [pc, #620]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005470:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005474:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005476:	f7fc fc87 	bl	8001d88 <HAL_GetTick>
 800547a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800547c:	e008      	b.n	8005490 <HAL_RCC_OscConfig+0x2e4>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800547e:	f7fc fc83 	bl	8001d88 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	2b02      	cmp	r3, #2
 800548a:	d901      	bls.n	8005490 <HAL_RCC_OscConfig+0x2e4>
          {
            return HAL_TIMEOUT;
 800548c:	2303      	movs	r3, #3
 800548e:	e22e      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005490:	4b92      	ldr	r3, [pc, #584]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005498:	2b00      	cmp	r3, #0
 800549a:	d0f0      	beq.n	800547e <HAL_RCC_OscConfig+0x2d2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800549c:	4b8f      	ldr	r3, [pc, #572]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a1b      	ldr	r3, [r3, #32]
 80054a8:	061b      	lsls	r3, r3, #24
 80054aa:	498c      	ldr	r1, [pc, #560]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	60cb      	str	r3, [r1, #12]
 80054b0:	e018      	b.n	80054e4 <HAL_RCC_OscConfig+0x338>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80054b2:	4b8a      	ldr	r3, [pc, #552]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a89      	ldr	r2, [pc, #548]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 80054b8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80054bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054be:	f7fc fc63 	bl	8001d88 <HAL_GetTick>
 80054c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80054c4:	e008      	b.n	80054d8 <HAL_RCC_OscConfig+0x32c>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80054c6:	f7fc fc5f 	bl	8001d88 <HAL_GetTick>
 80054ca:	4602      	mov	r2, r0
 80054cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ce:	1ad3      	subs	r3, r2, r3
 80054d0:	2b02      	cmp	r3, #2
 80054d2:	d901      	bls.n	80054d8 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80054d4:	2303      	movs	r3, #3
 80054d6:	e20a      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80054d8:	4b80      	ldr	r3, [pc, #512]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1f0      	bne.n	80054c6 <HAL_RCC_OscConfig+0x31a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 0308 	and.w	r3, r3, #8
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d036      	beq.n	800555e <HAL_RCC_OscConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	695b      	ldr	r3, [r3, #20]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d019      	beq.n	800552c <HAL_RCC_OscConfig+0x380>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054f8:	4b78      	ldr	r3, [pc, #480]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 80054fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054fc:	4a77      	ldr	r2, [pc, #476]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 80054fe:	f043 0301 	orr.w	r3, r3, #1
 8005502:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005504:	f7fc fc40 	bl	8001d88 <HAL_GetTick>
 8005508:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800550a:	e008      	b.n	800551e <HAL_RCC_OscConfig+0x372>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800550c:	f7fc fc3c 	bl	8001d88 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005514:	1ad3      	subs	r3, r2, r3
 8005516:	2b02      	cmp	r3, #2
 8005518:	d901      	bls.n	800551e <HAL_RCC_OscConfig+0x372>
        {
          return HAL_TIMEOUT;
 800551a:	2303      	movs	r3, #3
 800551c:	e1e7      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800551e:	4b6f      	ldr	r3, [pc, #444]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005520:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005522:	f003 0302 	and.w	r3, r3, #2
 8005526:	2b00      	cmp	r3, #0
 8005528:	d0f0      	beq.n	800550c <HAL_RCC_OscConfig+0x360>
 800552a:	e018      	b.n	800555e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800552c:	4b6b      	ldr	r3, [pc, #428]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 800552e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005530:	4a6a      	ldr	r2, [pc, #424]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005532:	f023 0301 	bic.w	r3, r3, #1
 8005536:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005538:	f7fc fc26 	bl	8001d88 <HAL_GetTick>
 800553c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800553e:	e008      	b.n	8005552 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005540:	f7fc fc22 	bl	8001d88 <HAL_GetTick>
 8005544:	4602      	mov	r2, r0
 8005546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	2b02      	cmp	r3, #2
 800554c:	d901      	bls.n	8005552 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800554e:	2303      	movs	r3, #3
 8005550:	e1cd      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005552:	4b62      	ldr	r3, [pc, #392]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005554:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005556:	f003 0302 	and.w	r3, r3, #2
 800555a:	2b00      	cmp	r3, #0
 800555c:	d1f0      	bne.n	8005540 <HAL_RCC_OscConfig+0x394>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0320 	and.w	r3, r3, #32
 8005566:	2b00      	cmp	r3, #0
 8005568:	d036      	beq.n	80055d8 <HAL_RCC_OscConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	699b      	ldr	r3, [r3, #24]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d019      	beq.n	80055a6 <HAL_RCC_OscConfig+0x3fa>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005572:	4b5a      	ldr	r3, [pc, #360]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a59      	ldr	r2, [pc, #356]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005578:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800557c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800557e:	f7fc fc03 	bl	8001d88 <HAL_GetTick>
 8005582:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005584:	e008      	b.n	8005598 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8005586:	f7fc fbff 	bl	8001d88 <HAL_GetTick>
 800558a:	4602      	mov	r2, r0
 800558c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	2b02      	cmp	r3, #2
 8005592:	d901      	bls.n	8005598 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8005594:	2303      	movs	r3, #3
 8005596:	e1aa      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005598:	4b50      	ldr	r3, [pc, #320]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d0f0      	beq.n	8005586 <HAL_RCC_OscConfig+0x3da>
 80055a4:	e018      	b.n	80055d8 <HAL_RCC_OscConfig+0x42c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80055a6:	4b4d      	ldr	r3, [pc, #308]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a4c      	ldr	r2, [pc, #304]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 80055ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80055b0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80055b2:	f7fc fbe9 	bl	8001d88 <HAL_GetTick>
 80055b6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80055b8:	e008      	b.n	80055cc <HAL_RCC_OscConfig+0x420>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80055ba:	f7fc fbe5 	bl	8001d88 <HAL_GetTick>
 80055be:	4602      	mov	r2, r0
 80055c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d901      	bls.n	80055cc <HAL_RCC_OscConfig+0x420>
        {
          return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e190      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80055cc:	4b43      	ldr	r3, [pc, #268]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1f0      	bne.n	80055ba <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f003 0304 	and.w	r3, r3, #4
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f000 8085 	beq.w	80056f0 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80055e6:	4b3e      	ldr	r3, [pc, #248]	; (80056e0 <HAL_RCC_OscConfig+0x534>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a3d      	ldr	r2, [pc, #244]	; (80056e0 <HAL_RCC_OscConfig+0x534>)
 80055ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055f0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055f2:	f7fc fbc9 	bl	8001d88 <HAL_GetTick>
 80055f6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055f8:	e008      	b.n	800560c <HAL_RCC_OscConfig+0x460>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80055fa:	f7fc fbc5 	bl	8001d88 <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	2b64      	cmp	r3, #100	; 0x64
 8005606:	d901      	bls.n	800560c <HAL_RCC_OscConfig+0x460>
      {
        return HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	e170      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800560c:	4b34      	ldr	r3, [pc, #208]	; (80056e0 <HAL_RCC_OscConfig+0x534>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005614:	2b00      	cmp	r3, #0
 8005616:	d0f0      	beq.n	80055fa <HAL_RCC_OscConfig+0x44e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	2b01      	cmp	r3, #1
 800561e:	d106      	bne.n	800562e <HAL_RCC_OscConfig+0x482>
 8005620:	4b2e      	ldr	r3, [pc, #184]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005624:	4a2d      	ldr	r2, [pc, #180]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005626:	f043 0301 	orr.w	r3, r3, #1
 800562a:	6713      	str	r3, [r2, #112]	; 0x70
 800562c:	e02d      	b.n	800568a <HAL_RCC_OscConfig+0x4de>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d10c      	bne.n	8005650 <HAL_RCC_OscConfig+0x4a4>
 8005636:	4b29      	ldr	r3, [pc, #164]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800563a:	4a28      	ldr	r2, [pc, #160]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 800563c:	f023 0301 	bic.w	r3, r3, #1
 8005640:	6713      	str	r3, [r2, #112]	; 0x70
 8005642:	4b26      	ldr	r3, [pc, #152]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005644:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005646:	4a25      	ldr	r2, [pc, #148]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005648:	f023 0304 	bic.w	r3, r3, #4
 800564c:	6713      	str	r3, [r2, #112]	; 0x70
 800564e:	e01c      	b.n	800568a <HAL_RCC_OscConfig+0x4de>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	2b05      	cmp	r3, #5
 8005656:	d10c      	bne.n	8005672 <HAL_RCC_OscConfig+0x4c6>
 8005658:	4b20      	ldr	r3, [pc, #128]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 800565a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800565c:	4a1f      	ldr	r2, [pc, #124]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 800565e:	f043 0304 	orr.w	r3, r3, #4
 8005662:	6713      	str	r3, [r2, #112]	; 0x70
 8005664:	4b1d      	ldr	r3, [pc, #116]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005668:	4a1c      	ldr	r2, [pc, #112]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 800566a:	f043 0301 	orr.w	r3, r3, #1
 800566e:	6713      	str	r3, [r2, #112]	; 0x70
 8005670:	e00b      	b.n	800568a <HAL_RCC_OscConfig+0x4de>
 8005672:	4b1a      	ldr	r3, [pc, #104]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005676:	4a19      	ldr	r2, [pc, #100]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005678:	f023 0301 	bic.w	r3, r3, #1
 800567c:	6713      	str	r3, [r2, #112]	; 0x70
 800567e:	4b17      	ldr	r3, [pc, #92]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005680:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005682:	4a16      	ldr	r2, [pc, #88]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 8005684:	f023 0304 	bic.w	r3, r3, #4
 8005688:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d015      	beq.n	80056be <HAL_RCC_OscConfig+0x512>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005692:	f7fc fb79 	bl	8001d88 <HAL_GetTick>
 8005696:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005698:	e00a      	b.n	80056b0 <HAL_RCC_OscConfig+0x504>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800569a:	f7fc fb75 	bl	8001d88 <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d901      	bls.n	80056b0 <HAL_RCC_OscConfig+0x504>
        {
          return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e11e      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80056b0:	4b0a      	ldr	r3, [pc, #40]	; (80056dc <HAL_RCC_OscConfig+0x530>)
 80056b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b4:	f003 0302 	and.w	r3, r3, #2
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d0ee      	beq.n	800569a <HAL_RCC_OscConfig+0x4ee>
 80056bc:	e018      	b.n	80056f0 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056be:	f7fc fb63 	bl	8001d88 <HAL_GetTick>
 80056c2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80056c4:	e00e      	b.n	80056e4 <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056c6:	f7fc fb5f 	bl	8001d88 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d905      	bls.n	80056e4 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e108      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
 80056dc:	58024400 	.word	0x58024400
 80056e0:	58024800 	.word	0x58024800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80056e4:	4b84      	ldr	r3, [pc, #528]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80056e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d1ea      	bne.n	80056c6 <HAL_RCC_OscConfig+0x51a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	f000 80f9 	beq.w	80058ec <HAL_RCC_OscConfig+0x740>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80056fa:	4b7f      	ldr	r3, [pc, #508]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80056fc:	691b      	ldr	r3, [r3, #16]
 80056fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005702:	2b18      	cmp	r3, #24
 8005704:	f000 80b4 	beq.w	8005870 <HAL_RCC_OscConfig+0x6c4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570c:	2b02      	cmp	r3, #2
 800570e:	f040 8095 	bne.w	800583c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005712:	4b79      	ldr	r3, [pc, #484]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4a78      	ldr	r2, [pc, #480]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 8005718:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800571c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800571e:	f7fc fb33 	bl	8001d88 <HAL_GetTick>
 8005722:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005724:	e008      	b.n	8005738 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005726:	f7fc fb2f 	bl	8001d88 <HAL_GetTick>
 800572a:	4602      	mov	r2, r0
 800572c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	2b02      	cmp	r3, #2
 8005732:	d901      	bls.n	8005738 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	e0da      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005738:	4b6f      	ldr	r3, [pc, #444]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1f0      	bne.n	8005726 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005744:	4b6c      	ldr	r3, [pc, #432]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 8005746:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005748:	4b6c      	ldr	r3, [pc, #432]	; (80058fc <HAL_RCC_OscConfig+0x750>)
 800574a:	4013      	ands	r3, r2
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005754:	0112      	lsls	r2, r2, #4
 8005756:	430a      	orrs	r2, r1
 8005758:	4967      	ldr	r1, [pc, #412]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 800575a:	4313      	orrs	r3, r2
 800575c:	628b      	str	r3, [r1, #40]	; 0x28
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005762:	3b01      	subs	r3, #1
 8005764:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800576c:	3b01      	subs	r3, #1
 800576e:	025b      	lsls	r3, r3, #9
 8005770:	b29b      	uxth	r3, r3
 8005772:	431a      	orrs	r2, r3
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005778:	3b01      	subs	r3, #1
 800577a:	041b      	lsls	r3, r3, #16
 800577c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005780:	431a      	orrs	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005786:	3b01      	subs	r3, #1
 8005788:	061b      	lsls	r3, r3, #24
 800578a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800578e:	495a      	ldr	r1, [pc, #360]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 8005790:	4313      	orrs	r3, r2
 8005792:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8005794:	4b58      	ldr	r3, [pc, #352]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 8005796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005798:	4a57      	ldr	r2, [pc, #348]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 800579a:	f023 0301 	bic.w	r3, r3, #1
 800579e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80057a0:	4b55      	ldr	r3, [pc, #340]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057a4:	4b56      	ldr	r3, [pc, #344]	; (8005900 <HAL_RCC_OscConfig+0x754>)
 80057a6:	4013      	ands	r3, r2
 80057a8:	687a      	ldr	r2, [r7, #4]
 80057aa:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80057ac:	00d2      	lsls	r2, r2, #3
 80057ae:	4952      	ldr	r1, [pc, #328]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80057b4:	4b50      	ldr	r3, [pc, #320]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b8:	f023 020c 	bic.w	r2, r3, #12
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c0:	494d      	ldr	r1, [pc, #308]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057c2:	4313      	orrs	r3, r2
 80057c4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80057c6:	4b4c      	ldr	r3, [pc, #304]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ca:	f023 0202 	bic.w	r2, r3, #2
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057d2:	4949      	ldr	r1, [pc, #292]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057d4:	4313      	orrs	r3, r2
 80057d6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80057d8:	4b47      	ldr	r3, [pc, #284]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057dc:	4a46      	ldr	r2, [pc, #280]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057e4:	4b44      	ldr	r3, [pc, #272]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e8:	4a43      	ldr	r2, [pc, #268]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057ee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80057f0:	4b41      	ldr	r3, [pc, #260]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057f4:	4a40      	ldr	r2, [pc, #256]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80057fa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80057fc:	4b3e      	ldr	r3, [pc, #248]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 80057fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005800:	4a3d      	ldr	r2, [pc, #244]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 8005802:	f043 0301 	orr.w	r3, r3, #1
 8005806:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005808:	4b3b      	ldr	r3, [pc, #236]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a3a      	ldr	r2, [pc, #232]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 800580e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005812:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005814:	f7fc fab8 	bl	8001d88 <HAL_GetTick>
 8005818:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800581a:	e008      	b.n	800582e <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800581c:	f7fc fab4 	bl	8001d88 <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	2b02      	cmp	r3, #2
 8005828:	d901      	bls.n	800582e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	e05f      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800582e:	4b32      	ldr	r3, [pc, #200]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d0f0      	beq.n	800581c <HAL_RCC_OscConfig+0x670>
 800583a:	e057      	b.n	80058ec <HAL_RCC_OscConfig+0x740>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800583c:	4b2e      	ldr	r3, [pc, #184]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a2d      	ldr	r2, [pc, #180]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 8005842:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005846:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005848:	f7fc fa9e 	bl	8001d88 <HAL_GetTick>
 800584c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800584e:	e008      	b.n	8005862 <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005850:	f7fc fa9a 	bl	8001d88 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	2b02      	cmp	r3, #2
 800585c:	d901      	bls.n	8005862 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e045      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005862:	4b25      	ldr	r3, [pc, #148]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1f0      	bne.n	8005850 <HAL_RCC_OscConfig+0x6a4>
 800586e:	e03d      	b.n	80058ec <HAL_RCC_OscConfig+0x740>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005870:	4b21      	ldr	r3, [pc, #132]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 8005872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005874:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005876:	4b20      	ldr	r3, [pc, #128]	; (80058f8 <HAL_RCC_OscConfig+0x74c>)
 8005878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800587a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005880:	2b01      	cmp	r3, #1
 8005882:	d031      	beq.n	80058e8 <HAL_RCC_OscConfig+0x73c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	f003 0203 	and.w	r2, r3, #3
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800588e:	429a      	cmp	r2, r3
 8005890:	d12a      	bne.n	80058e8 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	091b      	lsrs	r3, r3, #4
 8005896:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800589e:	429a      	cmp	r2, r3
 80058a0:	d122      	bne.n	80058e8 <HAL_RCC_OscConfig+0x73c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ac:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d11a      	bne.n	80058e8 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	0a5b      	lsrs	r3, r3, #9
 80058b6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058be:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d111      	bne.n	80058e8 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	0c1b      	lsrs	r3, r3, #16
 80058c8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d108      	bne.n	80058e8 <HAL_RCC_OscConfig+0x73c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	0e1b      	lsrs	r3, r3, #24
 80058da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058e2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80058e4:	429a      	cmp	r2, r3
 80058e6:	d001      	beq.n	80058ec <HAL_RCC_OscConfig+0x740>
      {
        return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e000      	b.n	80058ee <HAL_RCC_OscConfig+0x742>
      }
    }
  }
  return HAL_OK;
 80058ec:	2300      	movs	r3, #0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3730      	adds	r7, #48	; 0x30
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	58024400 	.word	0x58024400
 80058fc:	fffffc0c 	.word	0xfffffc0c
 8005900:	ffff0007 	.word	0xffff0007

08005904 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d101      	bne.n	8005918 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e19c      	b.n	8005c52 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005918:	4b8a      	ldr	r3, [pc, #552]	; (8005b44 <HAL_RCC_ClockConfig+0x240>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 030f 	and.w	r3, r3, #15
 8005920:	683a      	ldr	r2, [r7, #0]
 8005922:	429a      	cmp	r2, r3
 8005924:	d910      	bls.n	8005948 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005926:	4b87      	ldr	r3, [pc, #540]	; (8005b44 <HAL_RCC_ClockConfig+0x240>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f023 020f 	bic.w	r2, r3, #15
 800592e:	4985      	ldr	r1, [pc, #532]	; (8005b44 <HAL_RCC_ClockConfig+0x240>)
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	4313      	orrs	r3, r2
 8005934:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005936:	4b83      	ldr	r3, [pc, #524]	; (8005b44 <HAL_RCC_ClockConfig+0x240>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 030f 	and.w	r3, r3, #15
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	429a      	cmp	r2, r3
 8005942:	d001      	beq.n	8005948 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e184      	b.n	8005c52 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0304 	and.w	r3, r3, #4
 8005950:	2b00      	cmp	r3, #0
 8005952:	d010      	beq.n	8005976 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	691a      	ldr	r2, [r3, #16]
 8005958:	4b7b      	ldr	r3, [pc, #492]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 800595a:	699b      	ldr	r3, [r3, #24]
 800595c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005960:	429a      	cmp	r2, r3
 8005962:	d908      	bls.n	8005976 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005964:	4b78      	ldr	r3, [pc, #480]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005966:	699b      	ldr	r3, [r3, #24]
 8005968:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	4975      	ldr	r1, [pc, #468]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005972:	4313      	orrs	r3, r2
 8005974:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0308 	and.w	r3, r3, #8
 800597e:	2b00      	cmp	r3, #0
 8005980:	d010      	beq.n	80059a4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	695a      	ldr	r2, [r3, #20]
 8005986:	4b70      	ldr	r3, [pc, #448]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005988:	69db      	ldr	r3, [r3, #28]
 800598a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800598e:	429a      	cmp	r2, r3
 8005990:	d908      	bls.n	80059a4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005992:	4b6d      	ldr	r3, [pc, #436]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	496a      	ldr	r1, [pc, #424]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 80059a0:	4313      	orrs	r3, r2
 80059a2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0310 	and.w	r3, r3, #16
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d010      	beq.n	80059d2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	699a      	ldr	r2, [r3, #24]
 80059b4:	4b64      	ldr	r3, [pc, #400]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 80059b6:	69db      	ldr	r3, [r3, #28]
 80059b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80059bc:	429a      	cmp	r2, r3
 80059be:	d908      	bls.n	80059d2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80059c0:	4b61      	ldr	r3, [pc, #388]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 80059c2:	69db      	ldr	r3, [r3, #28]
 80059c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	495e      	ldr	r1, [pc, #376]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 0320 	and.w	r3, r3, #32
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d010      	beq.n	8005a00 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	69da      	ldr	r2, [r3, #28]
 80059e2:	4b59      	ldr	r3, [pc, #356]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 80059e4:	6a1b      	ldr	r3, [r3, #32]
 80059e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d908      	bls.n	8005a00 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80059ee:	4b56      	ldr	r3, [pc, #344]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	69db      	ldr	r3, [r3, #28]
 80059fa:	4953      	ldr	r1, [pc, #332]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0302 	and.w	r3, r3, #2
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d010      	beq.n	8005a2e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	68da      	ldr	r2, [r3, #12]
 8005a10:	4b4d      	ldr	r3, [pc, #308]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	f003 030f 	and.w	r3, r3, #15
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d908      	bls.n	8005a2e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a1c:	4b4a      	ldr	r3, [pc, #296]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005a1e:	699b      	ldr	r3, [r3, #24]
 8005a20:	f023 020f 	bic.w	r2, r3, #15
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	4947      	ldr	r1, [pc, #284]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0301 	and.w	r3, r3, #1
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d055      	beq.n	8005ae6 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005a3a:	4b43      	ldr	r3, [pc, #268]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005a3c:	699b      	ldr	r3, [r3, #24]
 8005a3e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	4940      	ldr	r1, [pc, #256]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d107      	bne.n	8005a64 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005a54:	4b3c      	ldr	r3, [pc, #240]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d121      	bne.n	8005aa4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e0f6      	b.n	8005c52 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	2b03      	cmp	r3, #3
 8005a6a:	d107      	bne.n	8005a7c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a6c:	4b36      	ldr	r3, [pc, #216]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d115      	bne.n	8005aa4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e0ea      	b.n	8005c52 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d107      	bne.n	8005a94 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005a84:	4b30      	ldr	r3, [pc, #192]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d109      	bne.n	8005aa4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e0de      	b.n	8005c52 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005a94:	4b2c      	ldr	r3, [pc, #176]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0304 	and.w	r3, r3, #4
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d101      	bne.n	8005aa4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e0d6      	b.n	8005c52 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005aa4:	4b28      	ldr	r3, [pc, #160]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	f023 0207 	bic.w	r2, r3, #7
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	4925      	ldr	r1, [pc, #148]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ab6:	f7fc f967 	bl	8001d88 <HAL_GetTick>
 8005aba:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005abc:	e00a      	b.n	8005ad4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005abe:	f7fc f963 	bl	8001d88 <HAL_GetTick>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	1ad3      	subs	r3, r2, r3
 8005ac8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d901      	bls.n	8005ad4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e0be      	b.n	8005c52 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ad4:	4b1c      	ldr	r3, [pc, #112]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	00db      	lsls	r3, r3, #3
 8005ae2:	429a      	cmp	r2, r3
 8005ae4:	d1eb      	bne.n	8005abe <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0302 	and.w	r3, r3, #2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d010      	beq.n	8005b14 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	68da      	ldr	r2, [r3, #12]
 8005af6:	4b14      	ldr	r3, [pc, #80]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005af8:	699b      	ldr	r3, [r3, #24]
 8005afa:	f003 030f 	and.w	r3, r3, #15
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d208      	bcs.n	8005b14 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b02:	4b11      	ldr	r3, [pc, #68]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005b04:	699b      	ldr	r3, [r3, #24]
 8005b06:	f023 020f 	bic.w	r2, r3, #15
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	490e      	ldr	r1, [pc, #56]	; (8005b48 <HAL_RCC_ClockConfig+0x244>)
 8005b10:	4313      	orrs	r3, r2
 8005b12:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b14:	4b0b      	ldr	r3, [pc, #44]	; (8005b44 <HAL_RCC_ClockConfig+0x240>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 030f 	and.w	r3, r3, #15
 8005b1c:	683a      	ldr	r2, [r7, #0]
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d214      	bcs.n	8005b4c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b22:	4b08      	ldr	r3, [pc, #32]	; (8005b44 <HAL_RCC_ClockConfig+0x240>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f023 020f 	bic.w	r2, r3, #15
 8005b2a:	4906      	ldr	r1, [pc, #24]	; (8005b44 <HAL_RCC_ClockConfig+0x240>)
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b32:	4b04      	ldr	r3, [pc, #16]	; (8005b44 <HAL_RCC_ClockConfig+0x240>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f003 030f 	and.w	r3, r3, #15
 8005b3a:	683a      	ldr	r2, [r7, #0]
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d005      	beq.n	8005b4c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e086      	b.n	8005c52 <HAL_RCC_ClockConfig+0x34e>
 8005b44:	52002000 	.word	0x52002000
 8005b48:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0304 	and.w	r3, r3, #4
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d010      	beq.n	8005b7a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	691a      	ldr	r2, [r3, #16]
 8005b5c:	4b3f      	ldr	r3, [pc, #252]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d208      	bcs.n	8005b7a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005b68:	4b3c      	ldr	r3, [pc, #240]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005b6a:	699b      	ldr	r3, [r3, #24]
 8005b6c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	4939      	ldr	r1, [pc, #228]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005b76:	4313      	orrs	r3, r2
 8005b78:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0308 	and.w	r3, r3, #8
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d010      	beq.n	8005ba8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	695a      	ldr	r2, [r3, #20]
 8005b8a:	4b34      	ldr	r3, [pc, #208]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005b8c:	69db      	ldr	r3, [r3, #28]
 8005b8e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d208      	bcs.n	8005ba8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005b96:	4b31      	ldr	r3, [pc, #196]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005b98:	69db      	ldr	r3, [r3, #28]
 8005b9a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	492e      	ldr	r1, [pc, #184]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0310 	and.w	r3, r3, #16
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d010      	beq.n	8005bd6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	699a      	ldr	r2, [r3, #24]
 8005bb8:	4b28      	ldr	r3, [pc, #160]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005bba:	69db      	ldr	r3, [r3, #28]
 8005bbc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d208      	bcs.n	8005bd6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005bc4:	4b25      	ldr	r3, [pc, #148]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005bc6:	69db      	ldr	r3, [r3, #28]
 8005bc8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	699b      	ldr	r3, [r3, #24]
 8005bd0:	4922      	ldr	r1, [pc, #136]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0320 	and.w	r3, r3, #32
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d010      	beq.n	8005c04 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	69da      	ldr	r2, [r3, #28]
 8005be6:	4b1d      	ldr	r3, [pc, #116]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005be8:	6a1b      	ldr	r3, [r3, #32]
 8005bea:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d208      	bcs.n	8005c04 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005bf2:	4b1a      	ldr	r3, [pc, #104]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	69db      	ldr	r3, [r3, #28]
 8005bfe:	4917      	ldr	r1, [pc, #92]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005c00:	4313      	orrs	r3, r2
 8005c02:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c04:	f000 f834 	bl	8005c70 <HAL_RCC_GetSysClockFreq>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	4b14      	ldr	r3, [pc, #80]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005c0c:	699b      	ldr	r3, [r3, #24]
 8005c0e:	0a1b      	lsrs	r3, r3, #8
 8005c10:	f003 030f 	and.w	r3, r3, #15
 8005c14:	4912      	ldr	r1, [pc, #72]	; (8005c60 <HAL_RCC_ClockConfig+0x35c>)
 8005c16:	5ccb      	ldrb	r3, [r1, r3]
 8005c18:	f003 031f 	and.w	r3, r3, #31
 8005c1c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c20:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c22:	4b0e      	ldr	r3, [pc, #56]	; (8005c5c <HAL_RCC_ClockConfig+0x358>)
 8005c24:	699b      	ldr	r3, [r3, #24]
 8005c26:	f003 030f 	and.w	r3, r3, #15
 8005c2a:	4a0d      	ldr	r2, [pc, #52]	; (8005c60 <HAL_RCC_ClockConfig+0x35c>)
 8005c2c:	5cd3      	ldrb	r3, [r2, r3]
 8005c2e:	f003 031f 	and.w	r3, r3, #31
 8005c32:	693a      	ldr	r2, [r7, #16]
 8005c34:	fa22 f303 	lsr.w	r3, r2, r3
 8005c38:	4a0a      	ldr	r2, [pc, #40]	; (8005c64 <HAL_RCC_ClockConfig+0x360>)
 8005c3a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005c3c:	4a0a      	ldr	r2, [pc, #40]	; (8005c68 <HAL_RCC_ClockConfig+0x364>)
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8005c42:	4b0a      	ldr	r3, [pc, #40]	; (8005c6c <HAL_RCC_ClockConfig+0x368>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4618      	mov	r0, r3
 8005c48:	f7fc f854 	bl	8001cf4 <HAL_InitTick>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3718      	adds	r7, #24
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	58024400 	.word	0x58024400
 8005c60:	0800b620 	.word	0x0800b620
 8005c64:	24000414 	.word	0x24000414
 8005c68:	24000410 	.word	0x24000410
 8005c6c:	24000408 	.word	0x24000408

08005c70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b089      	sub	sp, #36	; 0x24
 8005c74:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c76:	4bb3      	ldr	r3, [pc, #716]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c7e:	2b18      	cmp	r3, #24
 8005c80:	f200 8155 	bhi.w	8005f2e <HAL_RCC_GetSysClockFreq+0x2be>
 8005c84:	a201      	add	r2, pc, #4	; (adr r2, 8005c8c <HAL_RCC_GetSysClockFreq+0x1c>)
 8005c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c8a:	bf00      	nop
 8005c8c:	08005cf1 	.word	0x08005cf1
 8005c90:	08005f2f 	.word	0x08005f2f
 8005c94:	08005f2f 	.word	0x08005f2f
 8005c98:	08005f2f 	.word	0x08005f2f
 8005c9c:	08005f2f 	.word	0x08005f2f
 8005ca0:	08005f2f 	.word	0x08005f2f
 8005ca4:	08005f2f 	.word	0x08005f2f
 8005ca8:	08005f2f 	.word	0x08005f2f
 8005cac:	08005d17 	.word	0x08005d17
 8005cb0:	08005f2f 	.word	0x08005f2f
 8005cb4:	08005f2f 	.word	0x08005f2f
 8005cb8:	08005f2f 	.word	0x08005f2f
 8005cbc:	08005f2f 	.word	0x08005f2f
 8005cc0:	08005f2f 	.word	0x08005f2f
 8005cc4:	08005f2f 	.word	0x08005f2f
 8005cc8:	08005f2f 	.word	0x08005f2f
 8005ccc:	08005d1d 	.word	0x08005d1d
 8005cd0:	08005f2f 	.word	0x08005f2f
 8005cd4:	08005f2f 	.word	0x08005f2f
 8005cd8:	08005f2f 	.word	0x08005f2f
 8005cdc:	08005f2f 	.word	0x08005f2f
 8005ce0:	08005f2f 	.word	0x08005f2f
 8005ce4:	08005f2f 	.word	0x08005f2f
 8005ce8:	08005f2f 	.word	0x08005f2f
 8005cec:	08005d23 	.word	0x08005d23
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005cf0:	4b94      	ldr	r3, [pc, #592]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0320 	and.w	r3, r3, #32
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d009      	beq.n	8005d10 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005cfc:	4b91      	ldr	r3, [pc, #580]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	08db      	lsrs	r3, r3, #3
 8005d02:	f003 0303 	and.w	r3, r3, #3
 8005d06:	4a90      	ldr	r2, [pc, #576]	; (8005f48 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d08:	fa22 f303 	lsr.w	r3, r2, r3
 8005d0c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8005d0e:	e111      	b.n	8005f34 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005d10:	4b8d      	ldr	r3, [pc, #564]	; (8005f48 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d12:	61bb      	str	r3, [r7, #24]
    break;
 8005d14:	e10e      	b.n	8005f34 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005d16:	4b8d      	ldr	r3, [pc, #564]	; (8005f4c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005d18:	61bb      	str	r3, [r7, #24]
    break;
 8005d1a:	e10b      	b.n	8005f34 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005d1c:	4b8c      	ldr	r3, [pc, #560]	; (8005f50 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005d1e:	61bb      	str	r3, [r7, #24]
    break;
 8005d20:	e108      	b.n	8005f34 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d22:	4b88      	ldr	r3, [pc, #544]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d26:	f003 0303 	and.w	r3, r3, #3
 8005d2a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005d2c:	4b85      	ldr	r3, [pc, #532]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d30:	091b      	lsrs	r3, r3, #4
 8005d32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d36:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005d38:	4b82      	ldr	r3, [pc, #520]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d3c:	f003 0301 	and.w	r3, r3, #1
 8005d40:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8005d42:	4b80      	ldr	r3, [pc, #512]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d46:	08db      	lsrs	r3, r3, #3
 8005d48:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d4c:	68fa      	ldr	r2, [r7, #12]
 8005d4e:	fb02 f303 	mul.w	r3, r2, r3
 8005d52:	ee07 3a90 	vmov	s15, r3
 8005d56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d5a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f000 80e1 	beq.w	8005f28 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005d66:	697b      	ldr	r3, [r7, #20]
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	f000 8083 	beq.w	8005e74 <HAL_RCC_GetSysClockFreq+0x204>
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	f200 80a1 	bhi.w	8005eb8 <HAL_RCC_GetSysClockFreq+0x248>
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d003      	beq.n	8005d84 <HAL_RCC_GetSysClockFreq+0x114>
 8005d7c:	697b      	ldr	r3, [r7, #20]
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d056      	beq.n	8005e30 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005d82:	e099      	b.n	8005eb8 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d84:	4b6f      	ldr	r3, [pc, #444]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f003 0320 	and.w	r3, r3, #32
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d02d      	beq.n	8005dec <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005d90:	4b6c      	ldr	r3, [pc, #432]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	08db      	lsrs	r3, r3, #3
 8005d96:	f003 0303 	and.w	r3, r3, #3
 8005d9a:	4a6b      	ldr	r2, [pc, #428]	; (8005f48 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005da0:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	ee07 3a90 	vmov	s15, r3
 8005da8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	ee07 3a90 	vmov	s15, r3
 8005db2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005db6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dba:	4b62      	ldr	r3, [pc, #392]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dc2:	ee07 3a90 	vmov	s15, r3
 8005dc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dca:	ed97 6a02 	vldr	s12, [r7, #8]
 8005dce:	eddf 5a61 	vldr	s11, [pc, #388]	; 8005f54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005dd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005dda:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005dde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005de6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005dea:	e087      	b.n	8005efc <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	ee07 3a90 	vmov	s15, r3
 8005df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005df6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005f58 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005dfa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dfe:	4b51      	ldr	r3, [pc, #324]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e06:	ee07 3a90 	vmov	s15, r3
 8005e0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e0e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e12:	eddf 5a50 	vldr	s11, [pc, #320]	; 8005f54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e2a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e2e:	e065      	b.n	8005efc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	ee07 3a90 	vmov	s15, r3
 8005e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e3a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005f5c <HAL_RCC_GetSysClockFreq+0x2ec>
 8005e3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e42:	4b40      	ldr	r3, [pc, #256]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e4a:	ee07 3a90 	vmov	s15, r3
 8005e4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e52:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e56:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8005f54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005e66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e6e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e72:	e043      	b.n	8005efc <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	ee07 3a90 	vmov	s15, r3
 8005e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e7e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8005f60 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005e82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e86:	4b2f      	ldr	r3, [pc, #188]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e8e:	ee07 3a90 	vmov	s15, r3
 8005e92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e96:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e9a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005f54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ea2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ea6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005eaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eb2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005eb6:	e021      	b.n	8005efc <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	ee07 3a90 	vmov	s15, r3
 8005ebe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ec2:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005f5c <HAL_RCC_GetSysClockFreq+0x2ec>
 8005ec6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eca:	4b1e      	ldr	r3, [pc, #120]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ece:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ed2:	ee07 3a90 	vmov	s15, r3
 8005ed6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005eda:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ede:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8005f54 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005ee2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ee6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005eee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ef2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ef6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005efa:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8005efc:	4b11      	ldr	r3, [pc, #68]	; (8005f44 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f00:	0a5b      	lsrs	r3, r3, #9
 8005f02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f06:	3301      	adds	r3, #1
 8005f08:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	ee07 3a90 	vmov	s15, r3
 8005f10:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f14:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f20:	ee17 3a90 	vmov	r3, s15
 8005f24:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8005f26:	e005      	b.n	8005f34 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	61bb      	str	r3, [r7, #24]
    break;
 8005f2c:	e002      	b.n	8005f34 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8005f2e:	4b07      	ldr	r3, [pc, #28]	; (8005f4c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005f30:	61bb      	str	r3, [r7, #24]
    break;
 8005f32:	bf00      	nop
  }

  return sysclockfreq;
 8005f34:	69bb      	ldr	r3, [r7, #24]
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3724      	adds	r7, #36	; 0x24
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	58024400 	.word	0x58024400
 8005f48:	03d09000 	.word	0x03d09000
 8005f4c:	003d0900 	.word	0x003d0900
 8005f50:	017d7840 	.word	0x017d7840
 8005f54:	46000000 	.word	0x46000000
 8005f58:	4c742400 	.word	0x4c742400
 8005f5c:	4a742400 	.word	0x4a742400
 8005f60:	4bbebc20 	.word	0x4bbebc20

08005f64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005f6a:	f7ff fe81 	bl	8005c70 <HAL_RCC_GetSysClockFreq>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	4b10      	ldr	r3, [pc, #64]	; (8005fb4 <HAL_RCC_GetHCLKFreq+0x50>)
 8005f72:	699b      	ldr	r3, [r3, #24]
 8005f74:	0a1b      	lsrs	r3, r3, #8
 8005f76:	f003 030f 	and.w	r3, r3, #15
 8005f7a:	490f      	ldr	r1, [pc, #60]	; (8005fb8 <HAL_RCC_GetHCLKFreq+0x54>)
 8005f7c:	5ccb      	ldrb	r3, [r1, r3]
 8005f7e:	f003 031f 	and.w	r3, r3, #31
 8005f82:	fa22 f303 	lsr.w	r3, r2, r3
 8005f86:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005f88:	4b0a      	ldr	r3, [pc, #40]	; (8005fb4 <HAL_RCC_GetHCLKFreq+0x50>)
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	f003 030f 	and.w	r3, r3, #15
 8005f90:	4a09      	ldr	r2, [pc, #36]	; (8005fb8 <HAL_RCC_GetHCLKFreq+0x54>)
 8005f92:	5cd3      	ldrb	r3, [r2, r3]
 8005f94:	f003 031f 	and.w	r3, r3, #31
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f9e:	4a07      	ldr	r2, [pc, #28]	; (8005fbc <HAL_RCC_GetHCLKFreq+0x58>)
 8005fa0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005fa2:	4a07      	ldr	r2, [pc, #28]	; (8005fc0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005fa8:	4b04      	ldr	r3, [pc, #16]	; (8005fbc <HAL_RCC_GetHCLKFreq+0x58>)
 8005faa:	681b      	ldr	r3, [r3, #0]
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3708      	adds	r7, #8
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	58024400 	.word	0x58024400
 8005fb8:	0800b620 	.word	0x0800b620
 8005fbc:	24000414 	.word	0x24000414
 8005fc0:	24000410 	.word	0x24000410

08005fc4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005fcc:	2300      	movs	r3, #0
 8005fce:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d03f      	beq.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fe4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005fe8:	d02a      	beq.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005fea:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005fee:	d824      	bhi.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005ff0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ff4:	d018      	beq.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005ff6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ffa:	d81e      	bhi.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d003      	beq.n	8006008 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006000:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006004:	d007      	beq.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006006:	e018      	b.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006008:	4bab      	ldr	r3, [pc, #684]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800600a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800600c:	4aaa      	ldr	r2, [pc, #680]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800600e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006012:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006014:	e015      	b.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	3304      	adds	r3, #4
 800601a:	2102      	movs	r1, #2
 800601c:	4618      	mov	r0, r3
 800601e:	f002 f84d 	bl	80080bc <RCCEx_PLL2_Config>
 8006022:	4603      	mov	r3, r0
 8006024:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006026:	e00c      	b.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	3324      	adds	r3, #36	; 0x24
 800602c:	2102      	movs	r1, #2
 800602e:	4618      	mov	r0, r3
 8006030:	f002 f8f6 	bl	8008220 <RCCEx_PLL3_Config>
 8006034:	4603      	mov	r3, r0
 8006036:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006038:	e003      	b.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	75fb      	strb	r3, [r7, #23]
      break;
 800603e:	e000      	b.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006040:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006042:	7dfb      	ldrb	r3, [r7, #23]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d109      	bne.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006048:	4b9b      	ldr	r3, [pc, #620]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800604a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800604c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006054:	4998      	ldr	r1, [pc, #608]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006056:	4313      	orrs	r3, r2
 8006058:	650b      	str	r3, [r1, #80]	; 0x50
 800605a:	e001      	b.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800605c:	7dfb      	ldrb	r3, [r7, #23]
 800605e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006068:	2b00      	cmp	r3, #0
 800606a:	d03d      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006070:	2b04      	cmp	r3, #4
 8006072:	d826      	bhi.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006074:	a201      	add	r2, pc, #4	; (adr r2, 800607c <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8006076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607a:	bf00      	nop
 800607c:	08006091 	.word	0x08006091
 8006080:	0800609f 	.word	0x0800609f
 8006084:	080060b1 	.word	0x080060b1
 8006088:	080060c9 	.word	0x080060c9
 800608c:	080060c9 	.word	0x080060c9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006090:	4b89      	ldr	r3, [pc, #548]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006094:	4a88      	ldr	r2, [pc, #544]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006096:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800609a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800609c:	e015      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	3304      	adds	r3, #4
 80060a2:	2100      	movs	r1, #0
 80060a4:	4618      	mov	r0, r3
 80060a6:	f002 f809 	bl	80080bc <RCCEx_PLL2_Config>
 80060aa:	4603      	mov	r3, r0
 80060ac:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80060ae:	e00c      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	3324      	adds	r3, #36	; 0x24
 80060b4:	2100      	movs	r1, #0
 80060b6:	4618      	mov	r0, r3
 80060b8:	f002 f8b2 	bl	8008220 <RCCEx_PLL3_Config>
 80060bc:	4603      	mov	r3, r0
 80060be:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80060c0:	e003      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	75fb      	strb	r3, [r7, #23]
      break;
 80060c6:	e000      	b.n	80060ca <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 80060c8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80060ca:	7dfb      	ldrb	r3, [r7, #23]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d109      	bne.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80060d0:	4b79      	ldr	r3, [pc, #484]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060d4:	f023 0207 	bic.w	r2, r3, #7
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060dc:	4976      	ldr	r1, [pc, #472]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060de:	4313      	orrs	r3, r2
 80060e0:	650b      	str	r3, [r1, #80]	; 0x50
 80060e2:	e001      	b.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060e4:	7dfb      	ldrb	r3, [r7, #23]
 80060e6:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d051      	beq.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80060fa:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 80060fe:	d036      	beq.n	800616e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006100:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8006104:	d830      	bhi.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006106:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800610a:	d032      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 800610c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006110:	d82a      	bhi.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8006112:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006116:	d02e      	beq.n	8006176 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8006118:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800611c:	d824      	bhi.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800611e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006122:	d018      	beq.n	8006156 <HAL_RCCEx_PeriphCLKConfig+0x192>
 8006124:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006128:	d81e      	bhi.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 800612a:	2b00      	cmp	r3, #0
 800612c:	d003      	beq.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x172>
 800612e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006132:	d007      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8006134:	e018      	b.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006136:	4b60      	ldr	r3, [pc, #384]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800613a:	4a5f      	ldr	r2, [pc, #380]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800613c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006140:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006142:	e019      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	3304      	adds	r3, #4
 8006148:	2100      	movs	r1, #0
 800614a:	4618      	mov	r0, r3
 800614c:	f001 ffb6 	bl	80080bc <RCCEx_PLL2_Config>
 8006150:	4603      	mov	r3, r0
 8006152:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006154:	e010      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	3324      	adds	r3, #36	; 0x24
 800615a:	2100      	movs	r1, #0
 800615c:	4618      	mov	r0, r3
 800615e:	f002 f85f 	bl	8008220 <RCCEx_PLL3_Config>
 8006162:	4603      	mov	r3, r0
 8006164:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006166:	e007      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006168:	2301      	movs	r3, #1
 800616a:	75fb      	strb	r3, [r7, #23]
      break;
 800616c:	e004      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 800616e:	bf00      	nop
 8006170:	e002      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8006172:	bf00      	nop
 8006174:	e000      	b.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8006176:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006178:	7dfb      	ldrb	r3, [r7, #23]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d10a      	bne.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800617e:	4b4e      	ldr	r3, [pc, #312]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006182:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800618c:	494a      	ldr	r1, [pc, #296]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800618e:	4313      	orrs	r3, r2
 8006190:	658b      	str	r3, [r1, #88]	; 0x58
 8006192:	e001      	b.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006194:	7dfb      	ldrb	r3, [r7, #23]
 8006196:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d051      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80061aa:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80061ae:	d036      	beq.n	800621e <HAL_RCCEx_PeriphCLKConfig+0x25a>
 80061b0:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 80061b4:	d830      	bhi.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80061b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80061ba:	d032      	beq.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 80061bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80061c0:	d82a      	bhi.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80061c2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80061c6:	d02e      	beq.n	8006226 <HAL_RCCEx_PeriphCLKConfig+0x262>
 80061c8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80061cc:	d824      	bhi.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80061ce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80061d2:	d018      	beq.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x242>
 80061d4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80061d8:	d81e      	bhi.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x254>
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d003      	beq.n	80061e6 <HAL_RCCEx_PeriphCLKConfig+0x222>
 80061de:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80061e2:	d007      	beq.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80061e4:	e018      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061e6:	4b34      	ldr	r3, [pc, #208]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80061e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ea:	4a33      	ldr	r2, [pc, #204]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80061ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80061f0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80061f2:	e019      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	3304      	adds	r3, #4
 80061f8:	2100      	movs	r1, #0
 80061fa:	4618      	mov	r0, r3
 80061fc:	f001 ff5e 	bl	80080bc <RCCEx_PLL2_Config>
 8006200:	4603      	mov	r3, r0
 8006202:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006204:	e010      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	3324      	adds	r3, #36	; 0x24
 800620a:	2100      	movs	r1, #0
 800620c:	4618      	mov	r0, r3
 800620e:	f002 f807 	bl	8008220 <RCCEx_PLL3_Config>
 8006212:	4603      	mov	r3, r0
 8006214:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006216:	e007      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	75fb      	strb	r3, [r7, #23]
      break;
 800621c:	e004      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800621e:	bf00      	nop
 8006220:	e002      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8006222:	bf00      	nop
 8006224:	e000      	b.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8006226:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006228:	7dfb      	ldrb	r3, [r7, #23]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10a      	bne.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800622e:	4b22      	ldr	r3, [pc, #136]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006230:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006232:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800623c:	491e      	ldr	r1, [pc, #120]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800623e:	4313      	orrs	r3, r2
 8006240:	658b      	str	r3, [r1, #88]	; 0x58
 8006242:	e001      	b.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006244:	7dfb      	ldrb	r3, [r7, #23]
 8006246:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006250:	2b00      	cmp	r3, #0
 8006252:	d035      	beq.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006258:	2b30      	cmp	r3, #48	; 0x30
 800625a:	d01c      	beq.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800625c:	2b30      	cmp	r3, #48	; 0x30
 800625e:	d817      	bhi.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8006260:	2b20      	cmp	r3, #32
 8006262:	d00c      	beq.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8006264:	2b20      	cmp	r3, #32
 8006266:	d813      	bhi.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8006268:	2b00      	cmp	r3, #0
 800626a:	d016      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 800626c:	2b10      	cmp	r3, #16
 800626e:	d10f      	bne.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006270:	4b11      	ldr	r3, [pc, #68]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006272:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006274:	4a10      	ldr	r2, [pc, #64]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006276:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800627a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800627c:	e00e      	b.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x2d8>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	3304      	adds	r3, #4
 8006282:	2102      	movs	r1, #2
 8006284:	4618      	mov	r0, r3
 8006286:	f001 ff19 	bl	80080bc <RCCEx_PLL2_Config>
 800628a:	4603      	mov	r3, r0
 800628c:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 800628e:	e005      	b.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	75fb      	strb	r3, [r7, #23]
      break;
 8006294:	e002      	b.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 8006296:	bf00      	nop
 8006298:	e000      	b.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      break;
 800629a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800629c:	7dfb      	ldrb	r3, [r7, #23]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d10c      	bne.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80062a2:	4b05      	ldr	r3, [pc, #20]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062a6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062ae:	4902      	ldr	r1, [pc, #8]	; (80062b8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80062b0:	4313      	orrs	r3, r2
 80062b2:	64cb      	str	r3, [r1, #76]	; 0x4c
 80062b4:	e004      	b.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 80062b6:	bf00      	nop
 80062b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062bc:	7dfb      	ldrb	r3, [r7, #23]
 80062be:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d047      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80062d4:	d030      	beq.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x374>
 80062d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80062da:	d82a      	bhi.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80062dc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80062e0:	d02c      	beq.n	800633c <HAL_RCCEx_PeriphCLKConfig+0x378>
 80062e2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80062e6:	d824      	bhi.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80062e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062ec:	d018      	beq.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80062ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80062f2:	d81e      	bhi.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d003      	beq.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80062f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062fc:	d007      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80062fe:	e018      	b.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006300:	4bac      	ldr	r3, [pc, #688]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006304:	4aab      	ldr	r2, [pc, #684]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006306:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800630a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800630c:	e017      	b.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	3304      	adds	r3, #4
 8006312:	2100      	movs	r1, #0
 8006314:	4618      	mov	r0, r3
 8006316:	f001 fed1 	bl	80080bc <RCCEx_PLL2_Config>
 800631a:	4603      	mov	r3, r0
 800631c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800631e:	e00e      	b.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	3324      	adds	r3, #36	; 0x24
 8006324:	2100      	movs	r1, #0
 8006326:	4618      	mov	r0, r3
 8006328:	f001 ff7a 	bl	8008220 <RCCEx_PLL3_Config>
 800632c:	4603      	mov	r3, r0
 800632e:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006330:	e005      	b.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	75fb      	strb	r3, [r7, #23]
      break;
 8006336:	e002      	b.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8006338:	bf00      	nop
 800633a:	e000      	b.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 800633c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800633e:	7dfb      	ldrb	r3, [r7, #23]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d109      	bne.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006344:	4b9b      	ldr	r3, [pc, #620]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006346:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006348:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006350:	4998      	ldr	r1, [pc, #608]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006352:	4313      	orrs	r3, r2
 8006354:	650b      	str	r3, [r1, #80]	; 0x50
 8006356:	e001      	b.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006358:	7dfb      	ldrb	r3, [r7, #23]
 800635a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006364:	2b00      	cmp	r3, #0
 8006366:	d049      	beq.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800636c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006370:	d02e      	beq.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8006372:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006376:	d828      	bhi.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006378:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800637c:	d02a      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800637e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006382:	d822      	bhi.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006384:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006388:	d026      	beq.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800638a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800638e:	d81c      	bhi.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x406>
 8006390:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006394:	d010      	beq.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8006396:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800639a:	d816      	bhi.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x406>
 800639c:	2b00      	cmp	r3, #0
 800639e:	d01d      	beq.n	80063dc <HAL_RCCEx_PeriphCLKConfig+0x418>
 80063a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063a4:	d111      	bne.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	3304      	adds	r3, #4
 80063aa:	2101      	movs	r1, #1
 80063ac:	4618      	mov	r0, r3
 80063ae:	f001 fe85 	bl	80080bc <RCCEx_PLL2_Config>
 80063b2:	4603      	mov	r3, r0
 80063b4:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80063b6:	e012      	b.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	3324      	adds	r3, #36	; 0x24
 80063bc:	2101      	movs	r1, #1
 80063be:	4618      	mov	r0, r3
 80063c0:	f001 ff2e 	bl	8008220 <RCCEx_PLL3_Config>
 80063c4:	4603      	mov	r3, r0
 80063c6:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80063c8:	e009      	b.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	75fb      	strb	r3, [r7, #23]
      break;
 80063ce:	e006      	b.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80063d0:	bf00      	nop
 80063d2:	e004      	b.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80063d4:	bf00      	nop
 80063d6:	e002      	b.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80063d8:	bf00      	nop
 80063da:	e000      	b.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80063dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063de:	7dfb      	ldrb	r3, [r7, #23]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d109      	bne.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80063e4:	4b73      	ldr	r3, [pc, #460]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80063e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063e8:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063f0:	4970      	ldr	r1, [pc, #448]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80063f2:	4313      	orrs	r3, r2
 80063f4:	650b      	str	r3, [r1, #80]	; 0x50
 80063f6:	e001      	b.n	80063fc <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063f8:	7dfb      	ldrb	r3, [r7, #23]
 80063fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006404:	2b00      	cmp	r3, #0
 8006406:	d04b      	beq.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800640e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006412:	d02e      	beq.n	8006472 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8006414:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006418:	d828      	bhi.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800641a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800641e:	d02a      	beq.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8006420:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006424:	d822      	bhi.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006426:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800642a:	d026      	beq.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 800642c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8006430:	d81c      	bhi.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006432:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006436:	d010      	beq.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x496>
 8006438:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800643c:	d816      	bhi.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800643e:	2b00      	cmp	r3, #0
 8006440:	d01d      	beq.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8006442:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006446:	d111      	bne.n	800646c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	3304      	adds	r3, #4
 800644c:	2101      	movs	r1, #1
 800644e:	4618      	mov	r0, r3
 8006450:	f001 fe34 	bl	80080bc <RCCEx_PLL2_Config>
 8006454:	4603      	mov	r3, r0
 8006456:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8006458:	e012      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	3324      	adds	r3, #36	; 0x24
 800645e:	2101      	movs	r1, #1
 8006460:	4618      	mov	r0, r3
 8006462:	f001 fedd 	bl	8008220 <RCCEx_PLL3_Config>
 8006466:	4603      	mov	r3, r0
 8006468:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800646a:	e009      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	75fb      	strb	r3, [r7, #23]
      break;
 8006470:	e006      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8006472:	bf00      	nop
 8006474:	e004      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8006476:	bf00      	nop
 8006478:	e002      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800647a:	bf00      	nop
 800647c:	e000      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800647e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006480:	7dfb      	ldrb	r3, [r7, #23]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d10a      	bne.n	800649c <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8006486:	4b4b      	ldr	r3, [pc, #300]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800648a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006494:	4947      	ldr	r1, [pc, #284]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006496:	4313      	orrs	r3, r2
 8006498:	658b      	str	r3, [r1, #88]	; 0x58
 800649a:	e001      	b.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800649c:	7dfb      	ldrb	r3, [r7, #23]
 800649e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d02f      	beq.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80064b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80064b4:	d00e      	beq.n	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x510>
 80064b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80064ba:	d814      	bhi.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x522>
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d015      	beq.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x528>
 80064c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80064c4:	d10f      	bne.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064c6:	4b3b      	ldr	r3, [pc, #236]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80064c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064ca:	4a3a      	ldr	r2, [pc, #232]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80064cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064d0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80064d2:	e00c      	b.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	3304      	adds	r3, #4
 80064d8:	2101      	movs	r1, #1
 80064da:	4618      	mov	r0, r3
 80064dc:	f001 fdee 	bl	80080bc <RCCEx_PLL2_Config>
 80064e0:	4603      	mov	r3, r0
 80064e2:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80064e4:	e003      	b.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	75fb      	strb	r3, [r7, #23]
      break;
 80064ea:	e000      	b.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 80064ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064ee:	7dfb      	ldrb	r3, [r7, #23]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d109      	bne.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80064f4:	4b2f      	ldr	r3, [pc, #188]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 80064f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064f8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006500:	492c      	ldr	r1, [pc, #176]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006502:	4313      	orrs	r3, r2
 8006504:	650b      	str	r3, [r1, #80]	; 0x50
 8006506:	e001      	b.n	800650c <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006508:	7dfb      	ldrb	r3, [r7, #23]
 800650a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006514:	2b00      	cmp	r3, #0
 8006516:	d032      	beq.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800651c:	2b03      	cmp	r3, #3
 800651e:	d81b      	bhi.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x594>
 8006520:	a201      	add	r2, pc, #4	; (adr r2, 8006528 <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8006522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006526:	bf00      	nop
 8006528:	0800655f 	.word	0x0800655f
 800652c:	08006539 	.word	0x08006539
 8006530:	08006547 	.word	0x08006547
 8006534:	0800655f 	.word	0x0800655f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006538:	4b1e      	ldr	r3, [pc, #120]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800653a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800653c:	4a1d      	ldr	r2, [pc, #116]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 800653e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006542:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006544:	e00c      	b.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	3304      	adds	r3, #4
 800654a:	2102      	movs	r1, #2
 800654c:	4618      	mov	r0, r3
 800654e:	f001 fdb5 	bl	80080bc <RCCEx_PLL2_Config>
 8006552:	4603      	mov	r3, r0
 8006554:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8006556:	e003      	b.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	75fb      	strb	r3, [r7, #23]
      break;
 800655c:	e000      	b.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800655e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006560:	7dfb      	ldrb	r3, [r7, #23]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d109      	bne.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006566:	4b13      	ldr	r3, [pc, #76]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800656a:	f023 0203 	bic.w	r2, r3, #3
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006572:	4910      	ldr	r1, [pc, #64]	; (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8006574:	4313      	orrs	r3, r2
 8006576:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006578:	e001      	b.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800657a:	7dfb      	ldrb	r3, [r7, #23]
 800657c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006586:	2b00      	cmp	r3, #0
 8006588:	f000 808a 	beq.w	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800658c:	4b0a      	ldr	r3, [pc, #40]	; (80065b8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a09      	ldr	r2, [pc, #36]	; (80065b8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8006592:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006596:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006598:	f7fb fbf6 	bl	8001d88 <HAL_GetTick>
 800659c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800659e:	e00d      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065a0:	f7fb fbf2 	bl	8001d88 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	2b64      	cmp	r3, #100	; 0x64
 80065ac:	d906      	bls.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      {
        ret = HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	75fb      	strb	r3, [r7, #23]
        break;
 80065b2:	e009      	b.n	80065c8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80065b4:	58024400 	.word	0x58024400
 80065b8:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80065bc:	4bb9      	ldr	r3, [pc, #740]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x8e0>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d0eb      	beq.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x5dc>
      }
    }

    if(ret == HAL_OK)
 80065c8:	7dfb      	ldrb	r3, [r7, #23]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d166      	bne.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80065ce:	4bb6      	ldr	r3, [pc, #728]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80065d0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80065d8:	4053      	eors	r3, r2
 80065da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d013      	beq.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x646>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80065e2:	4bb1      	ldr	r3, [pc, #708]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80065e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065ea:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80065ec:	4bae      	ldr	r3, [pc, #696]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80065ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065f0:	4aad      	ldr	r2, [pc, #692]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80065f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80065f6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80065f8:	4bab      	ldr	r3, [pc, #684]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80065fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065fc:	4aaa      	ldr	r2, [pc, #680]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80065fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006602:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006604:	4aa8      	ldr	r2, [pc, #672]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006610:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006614:	d115      	bne.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x67e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006616:	f7fb fbb7 	bl	8001d88 <HAL_GetTick>
 800661a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800661c:	e00b      	b.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800661e:	f7fb fbb3 	bl	8001d88 <HAL_GetTick>
 8006622:	4602      	mov	r2, r0
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	1ad3      	subs	r3, r2, r3
 8006628:	f241 3288 	movw	r2, #5000	; 0x1388
 800662c:	4293      	cmp	r3, r2
 800662e:	d902      	bls.n	8006636 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8006630:	2303      	movs	r3, #3
 8006632:	75fb      	strb	r3, [r7, #23]
            break;
 8006634:	e005      	b.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x67e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006636:	4b9c      	ldr	r3, [pc, #624]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800663a:	f003 0302 	and.w	r3, r3, #2
 800663e:	2b00      	cmp	r3, #0
 8006640:	d0ed      	beq.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x65a>
          }
        }
      }

      if(ret == HAL_OK)
 8006642:	7dfb      	ldrb	r3, [r7, #23]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d126      	bne.n	8006696 <HAL_RCCEx_PeriphCLKConfig+0x6d2>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800664e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006652:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006656:	d10d      	bne.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 8006658:	4b93      	ldr	r3, [pc, #588]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8006666:	0919      	lsrs	r1, r3, #4
 8006668:	4b90      	ldr	r3, [pc, #576]	; (80068ac <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800666a:	400b      	ands	r3, r1
 800666c:	498e      	ldr	r1, [pc, #568]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800666e:	4313      	orrs	r3, r2
 8006670:	610b      	str	r3, [r1, #16]
 8006672:	e005      	b.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
 8006674:	4b8c      	ldr	r3, [pc, #560]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	4a8b      	ldr	r2, [pc, #556]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800667a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800667e:	6113      	str	r3, [r2, #16]
 8006680:	4b89      	ldr	r3, [pc, #548]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006682:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800668a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800668e:	4986      	ldr	r1, [pc, #536]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006690:	4313      	orrs	r3, r2
 8006692:	670b      	str	r3, [r1, #112]	; 0x70
 8006694:	e004      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006696:	7dfb      	ldrb	r3, [r7, #23]
 8006698:	75bb      	strb	r3, [r7, #22]
 800669a:	e001      	b.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x6dc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800669c:	7dfb      	ldrb	r3, [r7, #23]
 800669e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f003 0301 	and.w	r3, r3, #1
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d07e      	beq.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80066b0:	2b28      	cmp	r3, #40	; 0x28
 80066b2:	d867      	bhi.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 80066b4:	a201      	add	r2, pc, #4	; (adr r2, 80066bc <HAL_RCCEx_PeriphCLKConfig+0x6f8>)
 80066b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ba:	bf00      	nop
 80066bc:	0800678b 	.word	0x0800678b
 80066c0:	08006785 	.word	0x08006785
 80066c4:	08006785 	.word	0x08006785
 80066c8:	08006785 	.word	0x08006785
 80066cc:	08006785 	.word	0x08006785
 80066d0:	08006785 	.word	0x08006785
 80066d4:	08006785 	.word	0x08006785
 80066d8:	08006785 	.word	0x08006785
 80066dc:	08006761 	.word	0x08006761
 80066e0:	08006785 	.word	0x08006785
 80066e4:	08006785 	.word	0x08006785
 80066e8:	08006785 	.word	0x08006785
 80066ec:	08006785 	.word	0x08006785
 80066f0:	08006785 	.word	0x08006785
 80066f4:	08006785 	.word	0x08006785
 80066f8:	08006785 	.word	0x08006785
 80066fc:	08006773 	.word	0x08006773
 8006700:	08006785 	.word	0x08006785
 8006704:	08006785 	.word	0x08006785
 8006708:	08006785 	.word	0x08006785
 800670c:	08006785 	.word	0x08006785
 8006710:	08006785 	.word	0x08006785
 8006714:	08006785 	.word	0x08006785
 8006718:	08006785 	.word	0x08006785
 800671c:	0800678b 	.word	0x0800678b
 8006720:	08006785 	.word	0x08006785
 8006724:	08006785 	.word	0x08006785
 8006728:	08006785 	.word	0x08006785
 800672c:	08006785 	.word	0x08006785
 8006730:	08006785 	.word	0x08006785
 8006734:	08006785 	.word	0x08006785
 8006738:	08006785 	.word	0x08006785
 800673c:	0800678b 	.word	0x0800678b
 8006740:	08006785 	.word	0x08006785
 8006744:	08006785 	.word	0x08006785
 8006748:	08006785 	.word	0x08006785
 800674c:	08006785 	.word	0x08006785
 8006750:	08006785 	.word	0x08006785
 8006754:	08006785 	.word	0x08006785
 8006758:	08006785 	.word	0x08006785
 800675c:	0800678b 	.word	0x0800678b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	3304      	adds	r3, #4
 8006764:	2101      	movs	r1, #1
 8006766:	4618      	mov	r0, r3
 8006768:	f001 fca8 	bl	80080bc <RCCEx_PLL2_Config>
 800676c:	4603      	mov	r3, r0
 800676e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006770:	e00c      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x7c8>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	3324      	adds	r3, #36	; 0x24
 8006776:	2101      	movs	r1, #1
 8006778:	4618      	mov	r0, r3
 800677a:	f001 fd51 	bl	8008220 <RCCEx_PLL3_Config>
 800677e:	4603      	mov	r3, r0
 8006780:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8006782:	e003      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	75fb      	strb	r3, [r7, #23]
      break;
 8006788:	e000      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x7c8>
      break;
 800678a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800678c:	7dfb      	ldrb	r3, [r7, #23]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d109      	bne.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006792:	4b45      	ldr	r3, [pc, #276]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006794:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006796:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800679e:	4942      	ldr	r1, [pc, #264]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	654b      	str	r3, [r1, #84]	; 0x54
 80067a4:	e001      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x7e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067a6:	7dfb      	ldrb	r3, [r7, #23]
 80067a8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0302 	and.w	r3, r3, #2
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d037      	beq.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x862>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067ba:	2b05      	cmp	r3, #5
 80067bc:	d820      	bhi.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 80067be:	a201      	add	r2, pc, #4	; (adr r2, 80067c4 <HAL_RCCEx_PeriphCLKConfig+0x800>)
 80067c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067c4:	08006807 	.word	0x08006807
 80067c8:	080067dd 	.word	0x080067dd
 80067cc:	080067ef 	.word	0x080067ef
 80067d0:	08006807 	.word	0x08006807
 80067d4:	08006807 	.word	0x08006807
 80067d8:	08006807 	.word	0x08006807
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	3304      	adds	r3, #4
 80067e0:	2101      	movs	r1, #1
 80067e2:	4618      	mov	r0, r3
 80067e4:	f001 fc6a 	bl	80080bc <RCCEx_PLL2_Config>
 80067e8:	4603      	mov	r3, r0
 80067ea:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80067ec:	e00c      	b.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x844>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	3324      	adds	r3, #36	; 0x24
 80067f2:	2101      	movs	r1, #1
 80067f4:	4618      	mov	r0, r3
 80067f6:	f001 fd13 	bl	8008220 <RCCEx_PLL3_Config>
 80067fa:	4603      	mov	r3, r0
 80067fc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80067fe:	e003      	b.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x844>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	75fb      	strb	r3, [r7, #23]
      break;
 8006804:	e000      	b.n	8006808 <HAL_RCCEx_PeriphCLKConfig+0x844>
      break;
 8006806:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006808:	7dfb      	ldrb	r3, [r7, #23]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d109      	bne.n	8006822 <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800680e:	4b26      	ldr	r3, [pc, #152]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006812:	f023 0207 	bic.w	r2, r3, #7
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800681a:	4923      	ldr	r1, [pc, #140]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800681c:	4313      	orrs	r3, r2
 800681e:	654b      	str	r3, [r1, #84]	; 0x54
 8006820:	e001      	b.n	8006826 <HAL_RCCEx_PeriphCLKConfig+0x862>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006822:	7dfb      	ldrb	r3, [r7, #23]
 8006824:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f003 0304 	and.w	r3, r3, #4
 800682e:	2b00      	cmp	r3, #0
 8006830:	d040      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006838:	2b05      	cmp	r3, #5
 800683a:	d821      	bhi.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800683c:	a201      	add	r2, pc, #4	; (adr r2, 8006844 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800683e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006842:	bf00      	nop
 8006844:	08006887 	.word	0x08006887
 8006848:	0800685d 	.word	0x0800685d
 800684c:	0800686f 	.word	0x0800686f
 8006850:	08006887 	.word	0x08006887
 8006854:	08006887 	.word	0x08006887
 8006858:	08006887 	.word	0x08006887
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	3304      	adds	r3, #4
 8006860:	2101      	movs	r1, #1
 8006862:	4618      	mov	r0, r3
 8006864:	f001 fc2a 	bl	80080bc <RCCEx_PLL2_Config>
 8006868:	4603      	mov	r3, r0
 800686a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800686c:	e00c      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x8c4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	3324      	adds	r3, #36	; 0x24
 8006872:	2101      	movs	r1, #1
 8006874:	4618      	mov	r0, r3
 8006876:	f001 fcd3 	bl	8008220 <RCCEx_PLL3_Config>
 800687a:	4603      	mov	r3, r0
 800687c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800687e:	e003      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	75fb      	strb	r3, [r7, #23]
      break;
 8006884:	e000      	b.n	8006888 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      break;
 8006886:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006888:	7dfb      	ldrb	r3, [r7, #23]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d110      	bne.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800688e:	4b06      	ldr	r3, [pc, #24]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 8006890:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006892:	f023 0207 	bic.w	r2, r3, #7
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800689c:	4902      	ldr	r1, [pc, #8]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x8e4>)
 800689e:	4313      	orrs	r3, r2
 80068a0:	658b      	str	r3, [r1, #88]	; 0x58
 80068a2:	e007      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 80068a4:	58024800 	.word	0x58024800
 80068a8:	58024400 	.word	0x58024400
 80068ac:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068b0:	7dfb      	ldrb	r3, [r7, #23]
 80068b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f003 0320 	and.w	r3, r3, #32
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d04b      	beq.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x994>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80068ca:	d02e      	beq.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x966>
 80068cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80068d0:	d828      	bhi.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80068d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068d6:	d02a      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x96a>
 80068d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068dc:	d822      	bhi.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80068de:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80068e2:	d026      	beq.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80068e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80068e8:	d81c      	bhi.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80068ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80068ee:	d010      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 80068f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80068f4:	d816      	bhi.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x960>
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d01d      	beq.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x972>
 80068fa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80068fe:	d111      	bne.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x960>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	3304      	adds	r3, #4
 8006904:	2100      	movs	r1, #0
 8006906:	4618      	mov	r0, r3
 8006908:	f001 fbd8 	bl	80080bc <RCCEx_PLL2_Config>
 800690c:	4603      	mov	r3, r0
 800690e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006910:	e012      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x974>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	3324      	adds	r3, #36	; 0x24
 8006916:	2102      	movs	r1, #2
 8006918:	4618      	mov	r0, r3
 800691a:	f001 fc81 	bl	8008220 <RCCEx_PLL3_Config>
 800691e:	4603      	mov	r3, r0
 8006920:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8006922:	e009      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x974>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	75fb      	strb	r3, [r7, #23]
      break;
 8006928:	e006      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800692a:	bf00      	nop
 800692c:	e004      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 800692e:	bf00      	nop
 8006930:	e002      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006932:	bf00      	nop
 8006934:	e000      	b.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x974>
      break;
 8006936:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006938:	7dfb      	ldrb	r3, [r7, #23]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d10a      	bne.n	8006954 <HAL_RCCEx_PeriphCLKConfig+0x990>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800693e:	4bb2      	ldr	r3, [pc, #712]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006942:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800694c:	49ae      	ldr	r1, [pc, #696]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 800694e:	4313      	orrs	r3, r2
 8006950:	654b      	str	r3, [r1, #84]	; 0x54
 8006952:	e001      	b.n	8006958 <HAL_RCCEx_PeriphCLKConfig+0x994>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006954:	7dfb      	ldrb	r3, [r7, #23]
 8006956:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006960:	2b00      	cmp	r3, #0
 8006962:	d04b      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0xa38>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800696a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800696e:	d02e      	beq.n	80069ce <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 8006970:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006974:	d828      	bhi.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006976:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800697a:	d02a      	beq.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 800697c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006980:	d822      	bhi.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8006982:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006986:	d026      	beq.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8006988:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800698c:	d81c      	bhi.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800698e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006992:	d010      	beq.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
 8006994:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006998:	d816      	bhi.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 800699a:	2b00      	cmp	r3, #0
 800699c:	d01d      	beq.n	80069da <HAL_RCCEx_PeriphCLKConfig+0xa16>
 800699e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069a2:	d111      	bne.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0xa04>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	3304      	adds	r3, #4
 80069a8:	2100      	movs	r1, #0
 80069aa:	4618      	mov	r0, r3
 80069ac:	f001 fb86 	bl	80080bc <RCCEx_PLL2_Config>
 80069b0:	4603      	mov	r3, r0
 80069b2:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80069b4:	e012      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0xa18>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	3324      	adds	r3, #36	; 0x24
 80069ba:	2102      	movs	r1, #2
 80069bc:	4618      	mov	r0, r3
 80069be:	f001 fc2f 	bl	8008220 <RCCEx_PLL3_Config>
 80069c2:	4603      	mov	r3, r0
 80069c4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80069c6:	e009      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0xa18>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	75fb      	strb	r3, [r7, #23]
      break;
 80069cc:	e006      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80069ce:	bf00      	nop
 80069d0:	e004      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80069d2:	bf00      	nop
 80069d4:	e002      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80069d6:	bf00      	nop
 80069d8:	e000      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0xa18>
      break;
 80069da:	bf00      	nop
    }

    if(ret == HAL_OK)
 80069dc:	7dfb      	ldrb	r3, [r7, #23]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d10a      	bne.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0xa34>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80069e2:	4b89      	ldr	r3, [pc, #548]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80069e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069e6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80069f0:	4985      	ldr	r1, [pc, #532]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80069f2:	4313      	orrs	r3, r2
 80069f4:	658b      	str	r3, [r1, #88]	; 0x58
 80069f6:	e001      	b.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0xa38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069f8:	7dfb      	ldrb	r3, [r7, #23]
 80069fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d04b      	beq.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006a0e:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006a12:	d02e      	beq.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8006a14:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8006a18:	d828      	bhi.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006a1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a1e:	d02a      	beq.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0xab2>
 8006a20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a24:	d822      	bhi.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006a26:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006a2a:	d026      	beq.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8006a2c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006a30:	d81c      	bhi.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006a32:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a36:	d010      	beq.n	8006a5a <HAL_RCCEx_PeriphCLKConfig+0xa96>
 8006a38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006a3c:	d816      	bhi.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d01d      	beq.n	8006a7e <HAL_RCCEx_PeriphCLKConfig+0xaba>
 8006a42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006a46:	d111      	bne.n	8006a6c <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	3304      	adds	r3, #4
 8006a4c:	2100      	movs	r1, #0
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f001 fb34 	bl	80080bc <RCCEx_PLL2_Config>
 8006a54:	4603      	mov	r3, r0
 8006a56:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006a58:	e012      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0xabc>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	3324      	adds	r3, #36	; 0x24
 8006a5e:	2102      	movs	r1, #2
 8006a60:	4618      	mov	r0, r3
 8006a62:	f001 fbdd 	bl	8008220 <RCCEx_PLL3_Config>
 8006a66:	4603      	mov	r3, r0
 8006a68:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006a6a:	e009      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	75fb      	strb	r3, [r7, #23]
      break;
 8006a70:	e006      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006a72:	bf00      	nop
 8006a74:	e004      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006a76:	bf00      	nop
 8006a78:	e002      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006a7a:	bf00      	nop
 8006a7c:	e000      	b.n	8006a80 <HAL_RCCEx_PeriphCLKConfig+0xabc>
      break;
 8006a7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006a80:	7dfb      	ldrb	r3, [r7, #23]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d10a      	bne.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006a86:	4b60      	ldr	r3, [pc, #384]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006a94:	495c      	ldr	r1, [pc, #368]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006a96:	4313      	orrs	r3, r2
 8006a98:	658b      	str	r3, [r1, #88]	; 0x58
 8006a9a:	e001      	b.n	8006aa0 <HAL_RCCEx_PeriphCLKConfig+0xadc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a9c:	7dfb      	ldrb	r3, [r7, #23]
 8006a9e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f003 0308 	and.w	r3, r3, #8
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d018      	beq.n	8006ade <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ab4:	d10a      	bne.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	3324      	adds	r3, #36	; 0x24
 8006aba:	2102      	movs	r1, #2
 8006abc:	4618      	mov	r0, r3
 8006abe:	f001 fbaf 	bl	8008220 <RCCEx_PLL3_Config>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d001      	beq.n	8006acc <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8006acc:	4b4e      	ldr	r3, [pc, #312]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ad0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ad8:	494b      	ldr	r1, [pc, #300]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006ada:	4313      	orrs	r3, r2
 8006adc:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 0310 	and.w	r3, r3, #16
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d01a      	beq.n	8006b20 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006af0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006af4:	d10a      	bne.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	3324      	adds	r3, #36	; 0x24
 8006afa:	2102      	movs	r1, #2
 8006afc:	4618      	mov	r0, r3
 8006afe:	f001 fb8f 	bl	8008220 <RCCEx_PLL3_Config>
 8006b02:	4603      	mov	r3, r0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d001      	beq.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006b0c:	4b3e      	ldr	r3, [pc, #248]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b1a:	493b      	ldr	r1, [pc, #236]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d034      	beq.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b32:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b36:	d01d      	beq.n	8006b74 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8006b38:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b3c:	d817      	bhi.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d003      	beq.n	8006b4a <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8006b42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b46:	d009      	beq.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8006b48:	e011      	b.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	3304      	adds	r3, #4
 8006b4e:	2100      	movs	r1, #0
 8006b50:	4618      	mov	r0, r3
 8006b52:	f001 fab3 	bl	80080bc <RCCEx_PLL2_Config>
 8006b56:	4603      	mov	r3, r0
 8006b58:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006b5a:	e00c      	b.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	3324      	adds	r3, #36	; 0x24
 8006b60:	2102      	movs	r1, #2
 8006b62:	4618      	mov	r0, r3
 8006b64:	f001 fb5c 	bl	8008220 <RCCEx_PLL3_Config>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006b6c:	e003      	b.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	75fb      	strb	r3, [r7, #23]
      break;
 8006b72:	e000      	b.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8006b74:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b76:	7dfb      	ldrb	r3, [r7, #23]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d10a      	bne.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006b7c:	4b22      	ldr	r3, [pc, #136]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b80:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006b8a:	491f      	ldr	r1, [pc, #124]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	658b      	str	r3, [r1, #88]	; 0x58
 8006b90:	e001      	b.n	8006b96 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b92:	7dfb      	ldrb	r3, [r7, #23]
 8006b94:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d036      	beq.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ba8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006bac:	d01c      	beq.n	8006be8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8006bae:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006bb2:	d816      	bhi.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006bb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bb8:	d003      	beq.n	8006bc2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8006bba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006bbe:	d007      	beq.n	8006bd0 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 8006bc0:	e00f      	b.n	8006be2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006bc2:	4b11      	ldr	r3, [pc, #68]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc6:	4a10      	ldr	r2, [pc, #64]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006bc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006bcc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8006bce:	e00c      	b.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	3324      	adds	r3, #36	; 0x24
 8006bd4:	2101      	movs	r1, #1
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	f001 fb22 	bl	8008220 <RCCEx_PLL3_Config>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8006be0:	e003      	b.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	75fb      	strb	r3, [r7, #23]
      break;
 8006be6:	e000      	b.n	8006bea <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 8006be8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006bea:	7dfb      	ldrb	r3, [r7, #23]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d10d      	bne.n	8006c0c <HAL_RCCEx_PeriphCLKConfig+0xc48>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006bf0:	4b05      	ldr	r3, [pc, #20]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bf4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006bfe:	4902      	ldr	r1, [pc, #8]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8006c00:	4313      	orrs	r3, r2
 8006c02:	654b      	str	r3, [r1, #84]	; 0x54
 8006c04:	e004      	b.n	8006c10 <HAL_RCCEx_PeriphCLKConfig+0xc4c>
 8006c06:	bf00      	nop
 8006c08:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c0c:	7dfb      	ldrb	r3, [r7, #23]
 8006c0e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d029      	beq.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d003      	beq.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006c24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c28:	d007      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8006c2a:	e00f      	b.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0xc88>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c2c:	4b61      	ldr	r3, [pc, #388]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c30:	4a60      	ldr	r2, [pc, #384]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c36:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006c38:	e00b      	b.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	3304      	adds	r3, #4
 8006c3e:	2102      	movs	r1, #2
 8006c40:	4618      	mov	r0, r3
 8006c42:	f001 fa3b 	bl	80080bc <RCCEx_PLL2_Config>
 8006c46:	4603      	mov	r3, r0
 8006c48:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8006c4a:	e002      	b.n	8006c52 <HAL_RCCEx_PeriphCLKConfig+0xc8e>

    default:
      ret = HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	75fb      	strb	r3, [r7, #23]
      break;
 8006c50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c52:	7dfb      	ldrb	r3, [r7, #23]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d109      	bne.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0xca8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006c58:	4b56      	ldr	r3, [pc, #344]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c5c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006c64:	4953      	ldr	r1, [pc, #332]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006c66:	4313      	orrs	r3, r2
 8006c68:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006c6a:	e001      	b.n	8006c70 <HAL_RCCEx_PeriphCLKConfig+0xcac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c6c:	7dfb      	ldrb	r3, [r7, #23]
 8006c6e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00a      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0xcce>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	3324      	adds	r3, #36	; 0x24
 8006c80:	2102      	movs	r1, #2
 8006c82:	4618      	mov	r0, r3
 8006c84:	f001 facc 	bl	8008220 <RCCEx_PLL3_Config>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d001      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0xcce>
    {
      status=HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d030      	beq.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ca2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ca6:	d017      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006ca8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006cac:	d811      	bhi.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8006cae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006cb2:	d013      	beq.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0xd18>
 8006cb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006cb8:	d80b      	bhi.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d010      	beq.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0xd1c>
 8006cbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006cc2:	d106      	bne.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006cc4:	4b3b      	ldr	r3, [pc, #236]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc8:	4a3a      	ldr	r2, [pc, #232]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006cca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cce:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8006cd0:	e007      	b.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	75fb      	strb	r3, [r7, #23]
      break;
 8006cd6:	e004      	b.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006cd8:	bf00      	nop
 8006cda:	e002      	b.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006cdc:	bf00      	nop
 8006cde:	e000      	b.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
      break;
 8006ce0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ce2:	7dfb      	ldrb	r3, [r7, #23]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d109      	bne.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006ce8:	4b32      	ldr	r3, [pc, #200]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006cea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006cec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006cf4:	492f      	ldr	r1, [pc, #188]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	654b      	str	r3, [r1, #84]	; 0x54
 8006cfa:	e001      	b.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cfc:	7dfb      	ldrb	r3, [r7, #23]
 8006cfe:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d008      	beq.n	8006d1e <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006d0c:	4b29      	ldr	r3, [pc, #164]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d10:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d18:	4926      	ldr	r1, [pc, #152]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d1a:	4313      	orrs	r3, r2
 8006d1c:	650b      	str	r3, [r1, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d008      	beq.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006d2a:	4b22      	ldr	r3, [pc, #136]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d2e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d36:	491f      	ldr	r1, [pc, #124]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d38:	4313      	orrs	r3, r2
 8006d3a:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00d      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d48:	4b1a      	ldr	r3, [pc, #104]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d4a:	691b      	ldr	r3, [r3, #16]
 8006d4c:	4a19      	ldr	r2, [pc, #100]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d4e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006d52:	6113      	str	r3, [r2, #16]
 8006d54:	4b17      	ldr	r3, [pc, #92]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d56:	691a      	ldr	r2, [r3, #16]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8006d5e:	4915      	ldr	r1, [pc, #84]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d60:	4313      	orrs	r3, r2
 8006d62:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	da08      	bge.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8006d6c:	4b11      	ldr	r3, [pc, #68]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006d70:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d78:	490e      	ldr	r1, [pc, #56]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d009      	beq.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006d8a:	4b0a      	ldr	r3, [pc, #40]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d8e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d98:	4906      	ldr	r1, [pc, #24]	; (8006db4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8006d9e:	7dbb      	ldrb	r3, [r7, #22]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d101      	bne.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8006da4:	2300      	movs	r3, #0
 8006da6:	e000      	b.n	8006daa <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3718      	adds	r7, #24
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	58024400 	.word	0x58024400

08006db8 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @retval None
  *
  *   (*) : Available on some STM32H7 lines only.
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection =
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	4aa2      	ldr	r2, [pc, #648]	; (800704c <HAL_RCCEx_GetPeriphCLKConfig+0x294>)
 8006dc4:	601a      	str	r2, [r3, #0]
	         RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_SWPMI1      | RCC_PERIPHCLK_DFSDM1  | RCC_PERIPHCLK_RTC      |
	         RCC_PERIPHCLK_CEC     | RCC_PERIPHCLK_FMC         | RCC_PERIPHCLK_SPDIFRX | RCC_PERIPHCLK_TIM      |
	         RCC_PERIPHCLK_CKPER;

#if defined(I2C5)
PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C1235;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f043 0208 	orr.w	r2, r3, #8
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	601a      	str	r2, [r3, #0]
#endif /* RCC_CDCCIP1R_SAI2BSEL */
#if defined(SAI3)	 
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI23;
#endif /* SAI3 */
#if defined(SAI4)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4A;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	601a      	str	r2, [r3, #0]
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI4B;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	601a      	str	r2, [r3, #0]
#endif /* DFSDM2 */
#if defined(QUADSPI)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_QSPI;
#endif /* QUADSPI */
#if defined(OCTOSPI1) || defined(OCTOSPI2)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_OSPI;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	601a      	str	r2, [r3, #0]
#endif /* OCTOSPI1 || OCTOSPI2 */
#if defined(HRTIM1)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_HRTIM1;
#endif /* HRTIM1 */
#if defined(LTDC)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LTDC;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	601a      	str	r2, [r3, #0]
#if defined(DSI)
  PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_DSI;
#endif /* DSI */

  /* Get the PLL3 Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLL3.PLL3M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> RCC_PLLCKSELR_DIVM3_Pos);
 8006e02:	4b93      	ldr	r3, [pc, #588]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006e04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e06:	0d1b      	lsrs	r3, r3, #20
 8006e08:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	625a      	str	r2, [r3, #36]	; 0x24
  PeriphClkInit->PLL3.PLL3N = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_N3) >> RCC_PLL3DIVR_N3_Pos)+ 1U;
 8006e10:	4b8f      	ldr	r3, [pc, #572]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e18:	1c5a      	adds	r2, r3, #1
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	629a      	str	r2, [r3, #40]	; 0x28
  PeriphClkInit->PLL3.PLL3R = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> RCC_PLL3DIVR_R3_Pos)+ 1U;
 8006e1e:	4b8c      	ldr	r3, [pc, #560]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e22:	0e1b      	lsrs	r3, r3, #24
 8006e24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e28:	1c5a      	adds	r2, r3, #1
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	635a      	str	r2, [r3, #52]	; 0x34
  PeriphClkInit->PLL3.PLL3P = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> RCC_PLL3DIVR_P3_Pos)+ 1U;
 8006e2e:	4b88      	ldr	r3, [pc, #544]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e32:	0a5b      	lsrs	r3, r3, #9
 8006e34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e38:	1c5a      	adds	r2, r3, #1
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	62da      	str	r2, [r3, #44]	; 0x2c
  PeriphClkInit->PLL3.PLL3Q = (uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> RCC_PLL3DIVR_Q3_Pos)+ 1U;
 8006e3e:	4b84      	ldr	r3, [pc, #528]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e42:	0c1b      	lsrs	r3, r3, #16
 8006e44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e48:	1c5a      	adds	r2, r3, #1
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	631a      	str	r2, [r3, #48]	; 0x30
  PeriphClkInit->PLL3.PLL3RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3RGE) >> RCC_PLLCFGR_PLL3RGE_Pos);
 8006e4e:	4b80      	ldr	r3, [pc, #512]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e52:	0a9b      	lsrs	r3, r3, #10
 8006e54:	f003 0203 	and.w	r2, r3, #3
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	639a      	str	r2, [r3, #56]	; 0x38
  PeriphClkInit->PLL3.PLL3VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL3VCOSEL) >> RCC_PLLCFGR_PLL3VCOSEL_Pos);
 8006e5c:	4b7c      	ldr	r3, [pc, #496]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e60:	0a5b      	lsrs	r3, r3, #9
 8006e62:	f003 0201 	and.w	r2, r3, #1
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Get the PLL2 Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLL2.PLL2M = (uint32_t)((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> RCC_PLLCKSELR_DIVM2_Pos);
 8006e6a:	4b79      	ldr	r3, [pc, #484]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e6e:	0b1b      	lsrs	r3, r3, #12
 8006e70:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLL2.PLL2N = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_N2) >> RCC_PLL2DIVR_N2_Pos)+ 1U;
 8006e78:	4b75      	ldr	r3, [pc, #468]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e80:	1c5a      	adds	r2, r3, #1
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	609a      	str	r2, [r3, #8]
  PeriphClkInit->PLL2.PLL2R = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> RCC_PLL2DIVR_R2_Pos)+ 1U;
 8006e86:	4b72      	ldr	r3, [pc, #456]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006e88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e8a:	0e1b      	lsrs	r3, r3, #24
 8006e8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e90:	1c5a      	adds	r2, r3, #1
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLL2.PLL2P = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> RCC_PLL2DIVR_P2_Pos)+ 1U;
 8006e96:	4b6e      	ldr	r3, [pc, #440]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e9a:	0a5b      	lsrs	r3, r3, #9
 8006e9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ea0:	1c5a      	adds	r2, r3, #1
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLL2.PLL2Q = (uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> RCC_PLL2DIVR_Q2_Pos)+ 1U;
 8006ea6:	4b6a      	ldr	r3, [pc, #424]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eaa:	0c1b      	lsrs	r3, r3, #16
 8006eac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006eb0:	1c5a      	adds	r2, r3, #1
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLL2.PLL2RGE = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2RGE) >> RCC_PLLCFGR_PLL2RGE_Pos);
 8006eb6:	4b66      	ldr	r3, [pc, #408]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eba:	099b      	lsrs	r3, r3, #6
 8006ebc:	f003 0203 	and.w	r2, r3, #3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLL2.PLL2VCOSEL = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLL2VCOSEL) >> RCC_PLLCFGR_PLL2VCOSEL_Pos);
 8006ec4:	4b62      	ldr	r3, [pc, #392]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec8:	095b      	lsrs	r3, r3, #5
 8006eca:	f003 0201 	and.w	r2, r3, #1
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	61da      	str	r2, [r3, #28]

  /* Get the USART1 configuration --------------------------------------------*/
  PeriphClkInit->Usart16ClockSelection      = __HAL_RCC_GET_USART16_SOURCE();
 8006ed2:	4b5f      	ldr	r3, [pc, #380]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ed6:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	675a      	str	r2, [r3, #116]	; 0x74
  /* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/
  PeriphClkInit->Usart234578ClockSelection  = __HAL_RCC_GET_USART234578_SOURCE();
 8006ede:	4b5c      	ldr	r3, [pc, #368]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006ee0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ee2:	f003 0207 	and.w	r2, r3, #7
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	671a      	str	r2, [r3, #112]	; 0x70
  /* Get the LPUART1 clock source --------------------------------------------*/
  PeriphClkInit->Lpuart1ClockSelection      = __HAL_RCC_GET_LPUART1_SOURCE();
 8006eea:	4b59      	ldr	r3, [pc, #356]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eee:	f003 0207 	and.w	r2, r3, #7
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if defined(I2C5)
  /* Get the I2C1/2/3/5 clock source -----------------------------------------*/
  PeriphClkInit->I2c1235ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
 8006ef8:	4b55      	ldr	r3, [pc, #340]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006efc:	f403 5240 	and.w	r2, r3, #12288	; 0x3000
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	67da      	str	r2, [r3, #124]	; 0x7c
#else
  /* Get the I2C1/2/3 clock source -------------------------------------------*/
  PeriphClkInit->I2c123ClockSelection       = __HAL_RCC_GET_I2C1_SOURCE();
#endif /*I2C5*/
  /* Get the LPTIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection       = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006f04:	4b52      	ldr	r3, [pc, #328]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f08:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  /* Get the LPTIM2 clock source ---------------------------------------------*/
  PeriphClkInit->Lptim2ClockSelection       = __HAL_RCC_GET_LPTIM2_SOURCE();
 8006f12:	4b4f      	ldr	r3, [pc, #316]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f16:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  /* Get the LPTIM3/4/5 clock source -----------------------------------------*/
  PeriphClkInit->Lptim345ClockSelection     = __HAL_RCC_GET_LPTIM345_SOURCE();
 8006f20:	4b4b      	ldr	r3, [pc, #300]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f24:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  /* Get the SAI1 clock source -----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection         = __HAL_RCC_GET_SAI1_SOURCE();
 8006f2e:	4b48      	ldr	r3, [pc, #288]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f32:	f003 0207 	and.w	r2, r3, #7
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	655a      	str	r2, [r3, #84]	; 0x54
  /* Get the SAI2B clock source ---------------------------------------------*/
  PeriphClkInit->Sai2BClockSelection        = __HAL_RCC_GET_SAI2B_SOURCE();
#endif  /*SAI2B*/
#if defined(SAI4)
  /* Get the SAI4A clock source ----------------------------------------------*/
  PeriphClkInit->Sai4AClockSelection        = __HAL_RCC_GET_SAI4A_SOURCE();
 8006f3a:	4b45      	ldr	r3, [pc, #276]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f3e:	f403 0260 	and.w	r2, r3, #14680064	; 0xe00000
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  /* Get the SAI4B clock source ----------------------------------------------*/
  PeriphClkInit->Sai4BClockSelection        = __HAL_RCC_GET_SAI4B_SOURCE();
 8006f48:	4b41      	ldr	r3, [pc, #260]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f4c:	f003 62e0 	and.w	r2, r3, #117440512	; 0x7000000
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
#endif  /*SAI4*/
  /* Get the RTC clock source ------------------------------------------------*/
  PeriphClkInit->RTCClockSelection          = __HAL_RCC_GET_RTC_SOURCE();
 8006f56:	4b3e      	ldr	r3, [pc, #248]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f5a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  /* Get the USB clock source ------------------------------------------------*/
  PeriphClkInit->UsbClockSelection          = __HAL_RCC_GET_USB_SOURCE();
 8006f64:	4b3a      	ldr	r3, [pc, #232]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f68:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  /* Get the SDMMC clock source ----------------------------------------------*/
  PeriphClkInit->SdmmcClockSelection        = __HAL_RCC_GET_SDMMC_SOURCE();
 8006f72:	4b37      	ldr	r3, [pc, #220]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f76:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Get the RNG clock source ------------------------------------------------*/
  PeriphClkInit->RngClockSelection          = __HAL_RCC_GET_RNG_SOURCE();
 8006f7e:	4b34      	ldr	r3, [pc, #208]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f82:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	679a      	str	r2, [r3, #120]	; 0x78
#if defined(HRTIM1)
  /* Get the HRTIM1 clock source ---------------------------------------------*/
  PeriphClkInit->Hrtim1ClockSelection       = __HAL_RCC_GET_HRTIM1_SOURCE();
#endif /* HRTIM1 */
  /* Get the ADC clock source ------------------------------------------------*/
  PeriphClkInit->AdcClockSelection          = __HAL_RCC_GET_ADC_SOURCE();
 8006f8a:	4b31      	ldr	r3, [pc, #196]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  /* Get the SWPMI1 clock source ---------------------------------------------*/
  PeriphClkInit->Swpmi1ClockSelection       = __HAL_RCC_GET_SWPMI1_SOURCE();
 8006f98:	4b2d      	ldr	r3, [pc, #180]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006f9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f9c:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	66da      	str	r2, [r3, #108]	; 0x6c
  /* Get the DFSDM1 clock source ---------------------------------------------*/
  PeriphClkInit->Dfsdm1ClockSelection       = __HAL_RCC_GET_DFSDM1_SOURCE();
 8006fa4:	4b2a      	ldr	r3, [pc, #168]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006fa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fa8:	f003 7280 	and.w	r2, r3, #16777216	; 0x1000000
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	665a      	str	r2, [r3, #100]	; 0x64
#if defined(DFSDM2_BASE)
  /* Get the DFSDM2 clock source ---------------------------------------------*/
  PeriphClkInit->Dfsdm2ClockSelection       = __HAL_RCC_GET_DFSDM2_SOURCE();
#endif /* DFSDM2 */
  /* Get the SPDIFRX clock source --------------------------------------------*/
  PeriphClkInit->SpdifrxClockSelection      = __HAL_RCC_GET_SPDIFRX_SOURCE();
 8006fb0:	4b27      	ldr	r3, [pc, #156]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006fb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fb4:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	661a      	str	r2, [r3, #96]	; 0x60
  /* Get the SPI1/2/3 clock source -------------------------------------------*/
  PeriphClkInit->Spi123ClockSelection       = __HAL_RCC_GET_SPI123_SOURCE();
 8006fbc:	4b24      	ldr	r3, [pc, #144]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006fbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fc0:	f403 42e0 	and.w	r2, r3, #28672	; 0x7000
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	659a      	str	r2, [r3, #88]	; 0x58
  /* Get the SPI4/5 clock source ---------------------------------------------*/
  PeriphClkInit->Spi45ClockSelection        = __HAL_RCC_GET_SPI45_SOURCE();
 8006fc8:	4b21      	ldr	r3, [pc, #132]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006fca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fcc:	f403 22e0 	and.w	r2, r3, #458752	; 0x70000
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Get the SPI6 clock source -----------------------------------------------*/
  PeriphClkInit->Spi6ClockSelection         = __HAL_RCC_GET_SPI6_SOURCE();
 8006fd4:	4b1e      	ldr	r3, [pc, #120]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006fd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006fd8:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  /* Get the FDCAN clock source ----------------------------------------------*/
  PeriphClkInit->FdcanClockSelection        = __HAL_RCC_GET_FDCAN_SOURCE();
 8006fe2:	4b1b      	ldr	r3, [pc, #108]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006fe4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fe6:	f003 5240 	and.w	r2, r3, #805306368	; 0x30000000
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	669a      	str	r2, [r3, #104]	; 0x68
  /* Get the CEC clock source ------------------------------------------------*/
  PeriphClkInit->CecClockSelection          = __HAL_RCC_GET_CEC_SOURCE();
 8006fee:	4b18      	ldr	r3, [pc, #96]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ff2:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  /* Get the FMC clock source ------------------------------------------------*/
  PeriphClkInit->FmcClockSelection          = __HAL_RCC_GET_FMC_SOURCE();
 8006ffc:	4b14      	ldr	r3, [pc, #80]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8006ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007000:	f003 0203 	and.w	r2, r3, #3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	645a      	str	r2, [r3, #68]	; 0x44
  /* Get the QSPI clock source -----------------------------------------------*/
  PeriphClkInit->QspiClockSelection         = __HAL_RCC_GET_QSPI_SOURCE();
#endif /* QUADSPI */
#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /* Get the OSPI clock source -----------------------------------------------*/
  PeriphClkInit->OspiClockSelection         = __HAL_RCC_GET_OSPI_SOURCE();
 8007008:	4b11      	ldr	r3, [pc, #68]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 800700a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800700c:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	649a      	str	r2, [r3, #72]	; 0x48
  /* Get the DSI clock source ------------------------------------------------*/
  PeriphClkInit->DsiClockSelection          = __HAL_RCC_GET_DSI_SOURCE();
#endif /*DSI*/

  /* Get the CKPER clock source ----------------------------------------------*/
  PeriphClkInit->CkperClockSelection        = __HAL_RCC_GET_CLKP_SOURCE();
 8007014:	4b0e      	ldr	r3, [pc, #56]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8007016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007018:	f003 5240 	and.w	r2, r3, #805306368	; 0x30000000
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Get the TIM Prescaler configuration -------------------------------------*/
  if ((RCC->CFGR & RCC_CFGR_TIMPRE) == 0U)
 8007020:	4b0b      	ldr	r3, [pc, #44]	; (8007050 <HAL_RCCEx_GetPeriphCLKConfig+0x298>)
 8007022:	691b      	ldr	r3, [r3, #16]
 8007024:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007028:	2b00      	cmp	r3, #0
 800702a:	d104      	bne.n	8007036 <HAL_RCCEx_GetPeriphCLKConfig+0x27e>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 8007034:	e004      	b.n	8007040 <HAL_RCCEx_GetPeriphCLKConfig+0x288>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800703c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8007040:	bf00      	nop
 8007042:	370c      	adds	r7, #12
 8007044:	46bd      	mov	sp, r7
 8007046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704a:	4770      	bx	lr
 800704c:	c9fff1f7 	.word	0xc9fff1f7
 8007050:	58024400 	.word	0x58024400

08007054 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b090      	sub	sp, #64	; 0x40
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007062:	f040 8089 	bne.w	8007178 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8007066:	4b95      	ldr	r3, [pc, #596]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007068:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800706a:	f003 0307 	and.w	r3, r3, #7
 800706e:	633b      	str	r3, [r7, #48]	; 0x30
 8007070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007072:	2b04      	cmp	r3, #4
 8007074:	d87d      	bhi.n	8007172 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 8007076:	a201      	add	r2, pc, #4	; (adr r2, 800707c <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8007078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800707c:	08007091 	.word	0x08007091
 8007080:	080070b5 	.word	0x080070b5
 8007084:	080070d9 	.word	0x080070d9
 8007088:	0800716d 	.word	0x0800716d
 800708c:	080070fd 	.word	0x080070fd

      switch (saiclocksource)
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007090:	4b8a      	ldr	r3, [pc, #552]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007098:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800709c:	d107      	bne.n	80070ae <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800709e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 feb8 	bl	8007e18 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 80070a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070aa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80070ac:	e3ed      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80070ae:	2300      	movs	r3, #0
 80070b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070b2:	e3ea      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80070b4:	4b81      	ldr	r3, [pc, #516]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80070bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80070c0:	d107      	bne.n	80070d2 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80070c2:	f107 0318 	add.w	r3, r7, #24
 80070c6:	4618      	mov	r0, r3
 80070c8:	f000 fbfe 	bl	80078c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80070d0:	e3db      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80070d2:	2300      	movs	r3, #0
 80070d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070d6:	e3d8      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80070d8:	4b78      	ldr	r3, [pc, #480]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80070e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070e4:	d107      	bne.n	80070f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80070e6:	f107 030c 	add.w	r3, r7, #12
 80070ea:	4618      	mov	r0, r3
 80070ec:	f000 fd40 	bl	8007b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80070f4:	e3c9      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80070f6:	2300      	movs	r3, #0
 80070f8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80070fa:	e3c6      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80070fc:	4b6f      	ldr	r3, [pc, #444]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80070fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007100:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007104:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007106:	4b6d      	ldr	r3, [pc, #436]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f003 0304 	and.w	r3, r3, #4
 800710e:	2b04      	cmp	r3, #4
 8007110:	d10c      	bne.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8007112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007114:	2b00      	cmp	r3, #0
 8007116:	d109      	bne.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007118:	4b68      	ldr	r3, [pc, #416]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	08db      	lsrs	r3, r3, #3
 800711e:	f003 0303 	and.w	r3, r3, #3
 8007122:	4a67      	ldr	r2, [pc, #412]	; (80072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 8007124:	fa22 f303 	lsr.w	r3, r2, r3
 8007128:	63fb      	str	r3, [r7, #60]	; 0x3c
 800712a:	e01e      	b.n	800716a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800712c:	4b63      	ldr	r3, [pc, #396]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007134:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007138:	d106      	bne.n	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800713a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800713c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007140:	d102      	bne.n	8007148 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007142:	4b60      	ldr	r3, [pc, #384]	; (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007144:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007146:	e010      	b.n	800716a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007148:	4b5c      	ldr	r3, [pc, #368]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007150:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007154:	d106      	bne.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8007156:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007158:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800715c:	d102      	bne.n	8007164 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800715e:	4b5a      	ldr	r3, [pc, #360]	; (80072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8007160:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007162:	e002      	b.n	800716a <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007164:	2300      	movs	r3, #0
 8007166:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007168:	e38f      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 800716a:	e38e      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800716c:	4b57      	ldr	r3, [pc, #348]	; (80072cc <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800716e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007170:	e38b      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8007172:	2300      	movs	r3, #0
 8007174:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007176:	e388      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800717e:	f040 80a7 	bne.w	80072d0 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8007182:	4b4e      	ldr	r3, [pc, #312]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007186:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800718a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800718c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800718e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007192:	d054      	beq.n	800723e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8007194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007196:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800719a:	f200 808b 	bhi.w	80072b4 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 800719e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071a0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80071a4:	f000 8083 	beq.w	80072ae <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80071a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071aa:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80071ae:	f200 8081 	bhi.w	80072b4 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 80071b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071b8:	d02f      	beq.n	800721a <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 80071ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071c0:	d878      	bhi.n	80072b4 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 80071c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d004      	beq.n	80071d2 <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 80071c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80071ce:	d012      	beq.n	80071f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 80071d0:	e070      	b.n	80072b4 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80071d2:	4b3a      	ldr	r3, [pc, #232]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071da:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80071de:	d107      	bne.n	80071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80071e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80071e4:	4618      	mov	r0, r3
 80071e6:	f000 fe17 	bl	8007e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80071ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ec:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80071ee:	e34c      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80071f0:	2300      	movs	r3, #0
 80071f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80071f4:	e349      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80071f6:	4b31      	ldr	r3, [pc, #196]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007202:	d107      	bne.n	8007214 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007204:	f107 0318 	add.w	r3, r7, #24
 8007208:	4618      	mov	r0, r3
 800720a:	f000 fb5d 	bl	80078c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007212:	e33a      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007214:	2300      	movs	r3, #0
 8007216:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007218:	e337      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800721a:	4b28      	ldr	r3, [pc, #160]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007222:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007226:	d107      	bne.n	8007238 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007228:	f107 030c 	add.w	r3, r7, #12
 800722c:	4618      	mov	r0, r3
 800722e:	f000 fc9f 	bl	8007b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007236:	e328      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007238:	2300      	movs	r3, #0
 800723a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800723c:	e325      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800723e:	4b1f      	ldr	r3, [pc, #124]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007242:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007246:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007248:	4b1c      	ldr	r3, [pc, #112]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f003 0304 	and.w	r3, r3, #4
 8007250:	2b04      	cmp	r3, #4
 8007252:	d10c      	bne.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 8007254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007256:	2b00      	cmp	r3, #0
 8007258:	d109      	bne.n	800726e <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800725a:	4b18      	ldr	r3, [pc, #96]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	08db      	lsrs	r3, r3, #3
 8007260:	f003 0303 	and.w	r3, r3, #3
 8007264:	4a16      	ldr	r2, [pc, #88]	; (80072c0 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 8007266:	fa22 f303 	lsr.w	r3, r2, r3
 800726a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800726c:	e01e      	b.n	80072ac <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800726e:	4b13      	ldr	r3, [pc, #76]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007276:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800727a:	d106      	bne.n	800728a <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 800727c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800727e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007282:	d102      	bne.n	800728a <HAL_RCCEx_GetPeriphCLKFreq+0x236>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007284:	4b0f      	ldr	r3, [pc, #60]	; (80072c4 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8007286:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007288:	e010      	b.n	80072ac <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800728a:	4b0c      	ldr	r3, [pc, #48]	; (80072bc <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007292:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007296:	d106      	bne.n	80072a6 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8007298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800729a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800729e:	d102      	bne.n	80072a6 <HAL_RCCEx_GetPeriphCLKFreq+0x252>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80072a0:	4b09      	ldr	r3, [pc, #36]	; (80072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 80072a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80072a4:	e002      	b.n	80072ac <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80072a6:	2300      	movs	r3, #0
 80072a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 80072aa:	e2ee      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80072ac:	e2ed      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80072ae:	4b07      	ldr	r3, [pc, #28]	; (80072cc <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 80072b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072b2:	e2ea      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 80072b4:	2300      	movs	r3, #0
 80072b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80072b8:	e2e7      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80072ba:	bf00      	nop
 80072bc:	58024400 	.word	0x58024400
 80072c0:	03d09000 	.word	0x03d09000
 80072c4:	003d0900 	.word	0x003d0900
 80072c8:	017d7840 	.word	0x017d7840
 80072cc:	00bb8000 	.word	0x00bb8000
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072d6:	f040 809c 	bne.w	8007412 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 80072da:	4b9e      	ldr	r3, [pc, #632]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80072dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072de:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80072e2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80072e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072e6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80072ea:	d054      	beq.n	8007396 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 80072ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ee:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80072f2:	f200 808b 	bhi.w	800740c <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 80072f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072f8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80072fc:	f000 8083 	beq.w	8007406 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8007300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007302:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007306:	f200 8081 	bhi.w	800740c <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800730a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800730c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007310:	d02f      	beq.n	8007372 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8007312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007314:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007318:	d878      	bhi.n	800740c <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 800731a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800731c:	2b00      	cmp	r3, #0
 800731e:	d004      	beq.n	800732a <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8007320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007322:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007326:	d012      	beq.n	800734e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8007328:	e070      	b.n	800740c <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800732a:	4b8a      	ldr	r3, [pc, #552]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007332:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007336:	d107      	bne.n	8007348 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007338:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800733c:	4618      	mov	r0, r3
 800733e:	f000 fd6b 	bl	8007e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007344:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007346:	e2a0      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007348:	2300      	movs	r3, #0
 800734a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800734c:	e29d      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800734e:	4b81      	ldr	r3, [pc, #516]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007356:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800735a:	d107      	bne.n	800736c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800735c:	f107 0318 	add.w	r3, r7, #24
 8007360:	4618      	mov	r0, r3
 8007362:	f000 fab1 	bl	80078c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8007366:	69bb      	ldr	r3, [r7, #24]
 8007368:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 800736a:	e28e      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800736c:	2300      	movs	r3, #0
 800736e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007370:	e28b      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007372:	4b78      	ldr	r3, [pc, #480]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800737a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800737e:	d107      	bne.n	8007390 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007380:	f107 030c 	add.w	r3, r7, #12
 8007384:	4618      	mov	r0, r3
 8007386:	f000 fbf3 	bl	8007b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800738e:	e27c      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 8007390:	2300      	movs	r3, #0
 8007392:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007394:	e279      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8007396:	4b6f      	ldr	r3, [pc, #444]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800739a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800739e:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80073a0:	4b6c      	ldr	r3, [pc, #432]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f003 0304 	and.w	r3, r3, #4
 80073a8:	2b04      	cmp	r3, #4
 80073aa:	d10c      	bne.n	80073c6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80073ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d109      	bne.n	80073c6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80073b2:	4b68      	ldr	r3, [pc, #416]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	08db      	lsrs	r3, r3, #3
 80073b8:	f003 0303 	and.w	r3, r3, #3
 80073bc:	4a66      	ldr	r2, [pc, #408]	; (8007558 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 80073be:	fa22 f303 	lsr.w	r3, r2, r3
 80073c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073c4:	e01e      	b.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80073c6:	4b63      	ldr	r3, [pc, #396]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073d2:	d106      	bne.n	80073e2 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
 80073d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80073da:	d102      	bne.n	80073e2 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 80073dc:	4b5f      	ldr	r3, [pc, #380]	; (800755c <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 80073de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073e0:	e010      	b.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80073e2:	4b5c      	ldr	r3, [pc, #368]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80073ee:	d106      	bne.n	80073fe <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 80073f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073f6:	d102      	bne.n	80073fe <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 80073f8:	4b59      	ldr	r3, [pc, #356]	; (8007560 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 80073fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073fc:	e002      	b.n	8007404 <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 80073fe:	2300      	movs	r3, #0
 8007400:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007402:	e242      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007404:	e241      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007406:	4b57      	ldr	r3, [pc, #348]	; (8007564 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 8007408:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800740a:	e23e      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 800740c:	2300      	movs	r3, #0
 800740e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007410:	e23b      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007418:	f040 80a6 	bne.w	8007568 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800741c:	4b4d      	ldr	r3, [pc, #308]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800741e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007420:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8007424:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8007426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007428:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800742c:	d054      	beq.n	80074d8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
 800742e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007430:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007434:	f200 808b 	bhi.w	800754e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8007438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800743a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800743e:	f000 8083 	beq.w	8007548 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
 8007442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007444:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007448:	f200 8081 	bhi.w	800754e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800744c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800744e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007452:	d02f      	beq.n	80074b4 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
 8007454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007456:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800745a:	d878      	bhi.n	800754e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800745c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800745e:	2b00      	cmp	r3, #0
 8007460:	d004      	beq.n	800746c <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8007462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007464:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007468:	d012      	beq.n	8007490 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
 800746a:	e070      	b.n	800754e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800746c:	4b39      	ldr	r3, [pc, #228]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007474:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007478:	d107      	bne.n	800748a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800747a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800747e:	4618      	mov	r0, r3
 8007480:	f000 fcca 	bl	8007e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007486:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8007488:	e1ff      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 800748a:	2300      	movs	r3, #0
 800748c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800748e:	e1fc      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007490:	4b30      	ldr	r3, [pc, #192]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007498:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800749c:	d107      	bne.n	80074ae <HAL_RCCEx_GetPeriphCLKFreq+0x45a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800749e:	f107 0318 	add.w	r3, r7, #24
 80074a2:	4618      	mov	r0, r3
 80074a4:	f000 fa10 	bl	80078c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80074ac:	e1ed      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80074ae:	2300      	movs	r3, #0
 80074b0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80074b2:	e1ea      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80074b4:	4b27      	ldr	r3, [pc, #156]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80074bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80074c0:	d107      	bne.n	80074d2 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80074c2:	f107 030c 	add.w	r3, r7, #12
 80074c6:	4618      	mov	r0, r3
 80074c8:	f000 fb52 	bl	8007b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80074d0:	e1db      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80074d2:	2300      	movs	r3, #0
 80074d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80074d6:	e1d8      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80074d8:	4b1e      	ldr	r3, [pc, #120]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80074da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80074e0:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80074e2:	4b1c      	ldr	r3, [pc, #112]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 0304 	and.w	r3, r3, #4
 80074ea:	2b04      	cmp	r3, #4
 80074ec:	d10c      	bne.n	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 80074ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d109      	bne.n	8007508 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80074f4:	4b17      	ldr	r3, [pc, #92]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	08db      	lsrs	r3, r3, #3
 80074fa:	f003 0303 	and.w	r3, r3, #3
 80074fe:	4a16      	ldr	r2, [pc, #88]	; (8007558 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8007500:	fa22 f303 	lsr.w	r3, r2, r3
 8007504:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007506:	e01e      	b.n	8007546 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007508:	4b12      	ldr	r3, [pc, #72]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007510:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007514:	d106      	bne.n	8007524 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8007516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007518:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800751c:	d102      	bne.n	8007524 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800751e:	4b0f      	ldr	r3, [pc, #60]	; (800755c <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8007520:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007522:	e010      	b.n	8007546 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007524:	4b0b      	ldr	r3, [pc, #44]	; (8007554 <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800752c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007530:	d106      	bne.n	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 8007532:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007534:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007538:	d102      	bne.n	8007540 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800753a:	4b09      	ldr	r3, [pc, #36]	; (8007560 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800753c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800753e:	e002      	b.n	8007546 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8007540:	2300      	movs	r3, #0
 8007542:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 8007544:	e1a1      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007546:	e1a0      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8007548:	4b06      	ldr	r3, [pc, #24]	; (8007564 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800754a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800754c:	e19d      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 800754e:	2300      	movs	r3, #0
 8007550:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007552:	e19a      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007554:	58024400 	.word	0x58024400
 8007558:	03d09000 	.word	0x03d09000
 800755c:	003d0900 	.word	0x003d0900
 8007560:	017d7840 	.word	0x017d7840
 8007564:	00bb8000 	.word	0x00bb8000
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800756e:	d173      	bne.n	8007658 <HAL_RCCEx_GetPeriphCLKFreq+0x604>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 8007570:	4b9a      	ldr	r3, [pc, #616]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007574:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007578:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800757a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800757c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007580:	d02f      	beq.n	80075e2 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8007582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007584:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007588:	d863      	bhi.n	8007652 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 800758a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800758c:	2b00      	cmp	r3, #0
 800758e:	d004      	beq.n	800759a <HAL_RCCEx_GetPeriphCLKFreq+0x546>
 8007590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007592:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007596:	d012      	beq.n	80075be <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
 8007598:	e05b      	b.n	8007652 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800759a:	4b90      	ldr	r3, [pc, #576]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075a2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075a6:	d107      	bne.n	80075b8 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075a8:	f107 0318 	add.w	r3, r7, #24
 80075ac:	4618      	mov	r0, r3
 80075ae:	f000 f98b 	bl	80078c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80075b2:	69bb      	ldr	r3, [r7, #24]
 80075b4:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80075b6:	e168      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80075b8:	2300      	movs	r3, #0
 80075ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80075bc:	e165      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80075be:	4b87      	ldr	r3, [pc, #540]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80075c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80075ca:	d107      	bne.n	80075dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80075cc:	f107 030c 	add.w	r3, r7, #12
 80075d0:	4618      	mov	r0, r3
 80075d2:	f000 facd 	bl	8007b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80075da:	e156      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80075dc:	2300      	movs	r3, #0
 80075de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80075e0:	e153      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80075e2:	4b7e      	ldr	r3, [pc, #504]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80075e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075e6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80075ea:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80075ec:	4b7b      	ldr	r3, [pc, #492]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f003 0304 	and.w	r3, r3, #4
 80075f4:	2b04      	cmp	r3, #4
 80075f6:	d10c      	bne.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
 80075f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d109      	bne.n	8007612 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80075fe:	4b77      	ldr	r3, [pc, #476]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	08db      	lsrs	r3, r3, #3
 8007604:	f003 0303 	and.w	r3, r3, #3
 8007608:	4a75      	ldr	r2, [pc, #468]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800760a:	fa22 f303 	lsr.w	r3, r2, r3
 800760e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007610:	e01e      	b.n	8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007612:	4b72      	ldr	r3, [pc, #456]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800761a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800761e:	d106      	bne.n	800762e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8007620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007622:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007626:	d102      	bne.n	800762e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8007628:	4b6e      	ldr	r3, [pc, #440]	; (80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 800762a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800762c:	e010      	b.n	8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800762e:	4b6b      	ldr	r3, [pc, #428]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007636:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800763a:	d106      	bne.n	800764a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800763c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800763e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007642:	d102      	bne.n	800764a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8007644:	4b68      	ldr	r3, [pc, #416]	; (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8007646:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007648:	e002      	b.n	8007650 <HAL_RCCEx_GetPeriphCLKFreq+0x5fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800764a:	2300      	movs	r3, #0
 800764c:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800764e:	e11c      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 8007650:	e11b      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 8007652:	2300      	movs	r3, #0
 8007654:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007656:	e118      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800765e:	d133      	bne.n	80076c8 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8007660:	4b5e      	ldr	r3, [pc, #376]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007662:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007664:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007668:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800766a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800766c:	2b00      	cmp	r3, #0
 800766e:	d004      	beq.n	800767a <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8007670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007672:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007676:	d012      	beq.n	800769e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
 8007678:	e023      	b.n	80076c2 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800767a:	4b58      	ldr	r3, [pc, #352]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007682:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007686:	d107      	bne.n	8007698 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007688:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800768c:	4618      	mov	r0, r3
 800768e:	f000 fbc3 	bl	8007e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007694:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007696:	e0f8      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007698:	2300      	movs	r3, #0
 800769a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800769c:	e0f5      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800769e:	4b4f      	ldr	r3, [pc, #316]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076aa:	d107      	bne.n	80076bc <HAL_RCCEx_GetPeriphCLKFreq+0x668>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80076ac:	f107 0318 	add.w	r3, r7, #24
 80076b0:	4618      	mov	r0, r3
 80076b2:	f000 f909 	bl	80078c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80076b6:	6a3b      	ldr	r3, [r7, #32]
 80076b8:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80076ba:	e0e6      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 80076bc:	2300      	movs	r3, #0
 80076be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80076c0:	e0e3      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }

      default :
        {
          frequency = 0;
 80076c2:	2300      	movs	r3, #0
 80076c4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80076c6:	e0e0      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076ce:	f040 808d 	bne.w	80077ec <HAL_RCCEx_GetPeriphCLKFreq+0x798>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80076d2:	4b42      	ldr	r3, [pc, #264]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80076d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076d6:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80076da:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80076dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80076e2:	d06b      	beq.n	80077bc <HAL_RCCEx_GetPeriphCLKFreq+0x768>
 80076e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80076ea:	d874      	bhi.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 80076ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076f2:	d056      	beq.n	80077a2 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 80076f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076fa:	d86c      	bhi.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 80076fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076fe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007702:	d03b      	beq.n	800777c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 8007704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007706:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800770a:	d864      	bhi.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 800770c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800770e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007712:	d021      	beq.n	8007758 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8007714:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007716:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800771a:	d85c      	bhi.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 800771c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800771e:	2b00      	cmp	r3, #0
 8007720:	d004      	beq.n	800772c <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8007722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007724:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007728:	d004      	beq.n	8007734 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 800772a:	e054      	b.n	80077d6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800772c:	f000 f8b6 	bl	800789c <HAL_RCCEx_GetD3PCLK1Freq>
 8007730:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8007732:	e0aa      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007734:	4b29      	ldr	r3, [pc, #164]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800773c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007740:	d107      	bne.n	8007752 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007742:	f107 0318 	add.w	r3, r7, #24
 8007746:	4618      	mov	r0, r3
 8007748:	f000 f8be 	bl	80078c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007750:	e09b      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007752:	2300      	movs	r3, #0
 8007754:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007756:	e098      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007758:	4b20      	ldr	r3, [pc, #128]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007760:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007764:	d107      	bne.n	8007776 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007766:	f107 030c 	add.w	r3, r7, #12
 800776a:	4618      	mov	r0, r3
 800776c:	f000 fa00 	bl	8007b70 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007770:	693b      	ldr	r3, [r7, #16]
 8007772:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007774:	e089      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007776:	2300      	movs	r3, #0
 8007778:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800777a:	e086      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800777c:	4b17      	ldr	r3, [pc, #92]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f003 0304 	and.w	r3, r3, #4
 8007784:	2b04      	cmp	r3, #4
 8007786:	d109      	bne.n	800779c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007788:	4b14      	ldr	r3, [pc, #80]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	08db      	lsrs	r3, r3, #3
 800778e:	f003 0303 	and.w	r3, r3, #3
 8007792:	4a13      	ldr	r2, [pc, #76]	; (80077e0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8007794:	fa22 f303 	lsr.w	r3, r2, r3
 8007798:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800779a:	e076      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800779c:	2300      	movs	r3, #0
 800779e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077a0:	e073      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80077a2:	4b0e      	ldr	r3, [pc, #56]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077ae:	d102      	bne.n	80077b6 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
         {
          frequency = CSI_VALUE;
 80077b0:	4b0c      	ldr	r3, [pc, #48]	; (80077e4 <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 80077b2:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80077b4:	e069      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
           frequency = 0;
 80077b6:	2300      	movs	r3, #0
 80077b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077ba:	e066      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80077bc:	4b07      	ldr	r3, [pc, #28]	; (80077dc <HAL_RCCEx_GetPeriphCLKFreq+0x788>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80077c8:	d102      	bne.n	80077d0 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
         {
          frequency = HSE_VALUE;
 80077ca:	4b07      	ldr	r3, [pc, #28]	; (80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 80077cc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80077ce:	e05c      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 80077d0:	2300      	movs	r3, #0
 80077d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077d4:	e059      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 80077d6:	2300      	movs	r3, #0
 80077d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80077da:	e056      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
 80077dc:	58024400 	.word	0x58024400
 80077e0:	03d09000 	.word	0x03d09000
 80077e4:	003d0900 	.word	0x003d0900
 80077e8:	017d7840 	.word	0x017d7840
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077f2:	d148      	bne.n	8007886 <HAL_RCCEx_GetPeriphCLKFreq+0x832>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 80077f4:	4b27      	ldr	r3, [pc, #156]	; (8007894 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80077f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077f8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80077fc:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80077fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007800:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007804:	d02a      	beq.n	800785c <HAL_RCCEx_GetPeriphCLKFreq+0x808>
 8007806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007808:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800780c:	d838      	bhi.n	8007880 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 800780e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007810:	2b00      	cmp	r3, #0
 8007812:	d004      	beq.n	800781e <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 8007814:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007816:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800781a:	d00d      	beq.n	8007838 <HAL_RCCEx_GetPeriphCLKFreq+0x7e4>
 800781c:	e030      	b.n	8007880 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800781e:	4b1d      	ldr	r3, [pc, #116]	; (8007894 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007826:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800782a:	d102      	bne.n	8007832 <HAL_RCCEx_GetPeriphCLKFreq+0x7de>
         {
          frequency = HSE_VALUE;
 800782c:	4b1a      	ldr	r3, [pc, #104]	; (8007898 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800782e:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007830:	e02b      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007832:	2300      	movs	r3, #0
 8007834:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007836:	e028      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8007838:	4b16      	ldr	r3, [pc, #88]	; (8007894 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007840:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007844:	d107      	bne.n	8007856 <HAL_RCCEx_GetPeriphCLKFreq+0x802>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007846:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800784a:	4618      	mov	r0, r3
 800784c:	f000 fae4 	bl	8007e18 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007852:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007854:	e019      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 8007856:	2300      	movs	r3, #0
 8007858:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800785a:	e016      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800785c:	4b0d      	ldr	r3, [pc, #52]	; (8007894 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007864:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007868:	d107      	bne.n	800787a <HAL_RCCEx_GetPeriphCLKFreq+0x826>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800786a:	f107 0318 	add.w	r3, r7, #24
 800786e:	4618      	mov	r0, r3
 8007870:	f000 f82a 	bl	80078c8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007874:	69fb      	ldr	r3, [r7, #28]
 8007876:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8007878:	e007      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          frequency = 0;
 800787a:	2300      	movs	r3, #0
 800787c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800787e:	e004      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      default :
        {
          frequency = 0;
 8007880:	2300      	movs	r3, #0
 8007882:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8007884:	e001      	b.n	800788a <HAL_RCCEx_GetPeriphCLKFreq+0x836>
        }
      }
    }
  else
    {
      frequency = 0;
 8007886:	2300      	movs	r3, #0
 8007888:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800788a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800788c:	4618      	mov	r0, r3
 800788e:	3740      	adds	r7, #64	; 0x40
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	58024400 	.word	0x58024400
 8007898:	017d7840 	.word	0x017d7840

0800789c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80078a0:	f7fe fb60 	bl	8005f64 <HAL_RCC_GetHCLKFreq>
 80078a4:	4602      	mov	r2, r0
 80078a6:	4b06      	ldr	r3, [pc, #24]	; (80078c0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80078a8:	6a1b      	ldr	r3, [r3, #32]
 80078aa:	091b      	lsrs	r3, r3, #4
 80078ac:	f003 0307 	and.w	r3, r3, #7
 80078b0:	4904      	ldr	r1, [pc, #16]	; (80078c4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80078b2:	5ccb      	ldrb	r3, [r1, r3]
 80078b4:	f003 031f 	and.w	r3, r3, #31
 80078b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80078bc:	4618      	mov	r0, r3
 80078be:	bd80      	pop	{r7, pc}
 80078c0:	58024400 	.word	0x58024400
 80078c4:	0800b620 	.word	0x0800b620

080078c8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b089      	sub	sp, #36	; 0x24
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80078d0:	4ba1      	ldr	r3, [pc, #644]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078d4:	f003 0303 	and.w	r3, r3, #3
 80078d8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80078da:	4b9f      	ldr	r3, [pc, #636]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078de:	0b1b      	lsrs	r3, r3, #12
 80078e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078e4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80078e6:	4b9c      	ldr	r3, [pc, #624]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ea:	091b      	lsrs	r3, r3, #4
 80078ec:	f003 0301 	and.w	r3, r3, #1
 80078f0:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80078f2:	4b99      	ldr	r3, [pc, #612]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80078f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078f6:	08db      	lsrs	r3, r3, #3
 80078f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80078fc:	693a      	ldr	r2, [r7, #16]
 80078fe:	fb02 f303 	mul.w	r3, r2, r3
 8007902:	ee07 3a90 	vmov	s15, r3
 8007906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800790a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800790e:	697b      	ldr	r3, [r7, #20]
 8007910:	2b00      	cmp	r3, #0
 8007912:	f000 8111 	beq.w	8007b38 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007916:	69bb      	ldr	r3, [r7, #24]
 8007918:	2b02      	cmp	r3, #2
 800791a:	f000 8083 	beq.w	8007a24 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800791e:	69bb      	ldr	r3, [r7, #24]
 8007920:	2b02      	cmp	r3, #2
 8007922:	f200 80a1 	bhi.w	8007a68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007926:	69bb      	ldr	r3, [r7, #24]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d003      	beq.n	8007934 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800792c:	69bb      	ldr	r3, [r7, #24]
 800792e:	2b01      	cmp	r3, #1
 8007930:	d056      	beq.n	80079e0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007932:	e099      	b.n	8007a68 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007934:	4b88      	ldr	r3, [pc, #544]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 0320 	and.w	r3, r3, #32
 800793c:	2b00      	cmp	r3, #0
 800793e:	d02d      	beq.n	800799c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007940:	4b85      	ldr	r3, [pc, #532]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	08db      	lsrs	r3, r3, #3
 8007946:	f003 0303 	and.w	r3, r3, #3
 800794a:	4a84      	ldr	r2, [pc, #528]	; (8007b5c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800794c:	fa22 f303 	lsr.w	r3, r2, r3
 8007950:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	ee07 3a90 	vmov	s15, r3
 8007958:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800795c:	697b      	ldr	r3, [r7, #20]
 800795e:	ee07 3a90 	vmov	s15, r3
 8007962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007966:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800796a:	4b7b      	ldr	r3, [pc, #492]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800796c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800796e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007972:	ee07 3a90 	vmov	s15, r3
 8007976:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800797a:	ed97 6a03 	vldr	s12, [r7, #12]
 800797e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007b60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007982:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007986:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800798a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800798e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007996:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800799a:	e087      	b.n	8007aac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	ee07 3a90 	vmov	s15, r3
 80079a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079a6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007b64 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80079aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079ae:	4b6a      	ldr	r3, [pc, #424]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079b6:	ee07 3a90 	vmov	s15, r3
 80079ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079be:	ed97 6a03 	vldr	s12, [r7, #12]
 80079c2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007b60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80079c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80079d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80079de:	e065      	b.n	8007aac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	ee07 3a90 	vmov	s15, r3
 80079e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079ea:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007b68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80079ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079f2:	4b59      	ldr	r3, [pc, #356]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80079f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079fa:	ee07 3a90 	vmov	s15, r3
 80079fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a02:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a06:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007b60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a12:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a1e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a22:	e043      	b.n	8007aac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	ee07 3a90 	vmov	s15, r3
 8007a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a2e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007b6c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007a32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a36:	4b48      	ldr	r3, [pc, #288]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a3e:	ee07 3a90 	vmov	s15, r3
 8007a42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a46:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a4a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007b60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a56:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a62:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007a66:	e021      	b.n	8007aac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	ee07 3a90 	vmov	s15, r3
 8007a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a72:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007b68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a7a:	4b37      	ldr	r3, [pc, #220]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a82:	ee07 3a90 	vmov	s15, r3
 8007a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007a8e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007b60 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007a92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007a9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007aa6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007aaa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007aac:	4b2a      	ldr	r3, [pc, #168]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007aae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ab0:	0a5b      	lsrs	r3, r3, #9
 8007ab2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ab6:	ee07 3a90 	vmov	s15, r3
 8007aba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007abe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ac2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ac6:	edd7 6a07 	vldr	s13, [r7, #28]
 8007aca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ace:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ad2:	ee17 2a90 	vmov	r2, s15
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007ada:	4b1f      	ldr	r3, [pc, #124]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ade:	0c1b      	lsrs	r3, r3, #16
 8007ae0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ae4:	ee07 3a90 	vmov	s15, r3
 8007ae8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007aec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007af0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007af4:	edd7 6a07 	vldr	s13, [r7, #28]
 8007af8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007afc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b00:	ee17 2a90 	vmov	r2, s15
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007b08:	4b13      	ldr	r3, [pc, #76]	; (8007b58 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b0c:	0e1b      	lsrs	r3, r3, #24
 8007b0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b12:	ee07 3a90 	vmov	s15, r3
 8007b16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b1a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007b1e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007b22:	edd7 6a07 	vldr	s13, [r7, #28]
 8007b26:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007b2e:	ee17 2a90 	vmov	r2, s15
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007b36:	e008      	b.n	8007b4a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2200      	movs	r2, #0
 8007b42:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2200      	movs	r2, #0
 8007b48:	609a      	str	r2, [r3, #8]
}
 8007b4a:	bf00      	nop
 8007b4c:	3724      	adds	r7, #36	; 0x24
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b54:	4770      	bx	lr
 8007b56:	bf00      	nop
 8007b58:	58024400 	.word	0x58024400
 8007b5c:	03d09000 	.word	0x03d09000
 8007b60:	46000000 	.word	0x46000000
 8007b64:	4c742400 	.word	0x4c742400
 8007b68:	4a742400 	.word	0x4a742400
 8007b6c:	4bbebc20 	.word	0x4bbebc20

08007b70 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b089      	sub	sp, #36	; 0x24
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007b78:	4ba1      	ldr	r3, [pc, #644]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b7c:	f003 0303 	and.w	r3, r3, #3
 8007b80:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007b82:	4b9f      	ldr	r3, [pc, #636]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b86:	0d1b      	lsrs	r3, r3, #20
 8007b88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b8c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007b8e:	4b9c      	ldr	r3, [pc, #624]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b92:	0a1b      	lsrs	r3, r3, #8
 8007b94:	f003 0301 	and.w	r3, r3, #1
 8007b98:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007b9a:	4b99      	ldr	r3, [pc, #612]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b9e:	08db      	lsrs	r3, r3, #3
 8007ba0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007ba4:	693a      	ldr	r2, [r7, #16]
 8007ba6:	fb02 f303 	mul.w	r3, r2, r3
 8007baa:	ee07 3a90 	vmov	s15, r3
 8007bae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bb2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f000 8111 	beq.w	8007de0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	2b02      	cmp	r3, #2
 8007bc2:	f000 8083 	beq.w	8007ccc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	2b02      	cmp	r3, #2
 8007bca:	f200 80a1 	bhi.w	8007d10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007bce:	69bb      	ldr	r3, [r7, #24]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d003      	beq.n	8007bdc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007bd4:	69bb      	ldr	r3, [r7, #24]
 8007bd6:	2b01      	cmp	r3, #1
 8007bd8:	d056      	beq.n	8007c88 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007bda:	e099      	b.n	8007d10 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007bdc:	4b88      	ldr	r3, [pc, #544]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	f003 0320 	and.w	r3, r3, #32
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d02d      	beq.n	8007c44 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007be8:	4b85      	ldr	r3, [pc, #532]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	08db      	lsrs	r3, r3, #3
 8007bee:	f003 0303 	and.w	r3, r3, #3
 8007bf2:	4a84      	ldr	r2, [pc, #528]	; (8007e04 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007bf4:	fa22 f303 	lsr.w	r3, r2, r3
 8007bf8:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	ee07 3a90 	vmov	s15, r3
 8007c00:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	ee07 3a90 	vmov	s15, r3
 8007c0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c12:	4b7b      	ldr	r3, [pc, #492]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c1a:	ee07 3a90 	vmov	s15, r3
 8007c1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c22:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c26:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007e08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c3e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007c42:	e087      	b.n	8007d54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	ee07 3a90 	vmov	s15, r3
 8007c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c4e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007e0c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007c52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c56:	4b6a      	ldr	r3, [pc, #424]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c5e:	ee07 3a90 	vmov	s15, r3
 8007c62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c66:	ed97 6a03 	vldr	s12, [r7, #12]
 8007c6a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007e08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007c6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c76:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007c7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007c86:	e065      	b.n	8007d54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	ee07 3a90 	vmov	s15, r3
 8007c8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c92:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007e10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007c96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c9a:	4b59      	ldr	r3, [pc, #356]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ca2:	ee07 3a90 	vmov	s15, r3
 8007ca6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007caa:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cae:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007e08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007cbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007cc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007cc6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007cca:	e043      	b.n	8007d54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	ee07 3a90 	vmov	s15, r3
 8007cd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cd6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007e14 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007cda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007cde:	4b48      	ldr	r3, [pc, #288]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ce6:	ee07 3a90 	vmov	s15, r3
 8007cea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007cee:	ed97 6a03 	vldr	s12, [r7, #12]
 8007cf2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007e08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007cf6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007cfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007cfe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d0a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d0e:	e021      	b.n	8007d54 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	ee07 3a90 	vmov	s15, r3
 8007d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d1a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007e10 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007d1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d22:	4b37      	ldr	r3, [pc, #220]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d2a:	ee07 3a90 	vmov	s15, r3
 8007d2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d32:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d36:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007e08 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d42:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d4e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007d52:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007d54:	4b2a      	ldr	r3, [pc, #168]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d58:	0a5b      	lsrs	r3, r3, #9
 8007d5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d5e:	ee07 3a90 	vmov	s15, r3
 8007d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d66:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007d6a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d6e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007d72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007d7a:	ee17 2a90 	vmov	r2, s15
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007d82:	4b1f      	ldr	r3, [pc, #124]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d86:	0c1b      	lsrs	r3, r3, #16
 8007d88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d8c:	ee07 3a90 	vmov	s15, r3
 8007d90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d94:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007d98:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007d9c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007da0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007da4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007da8:	ee17 2a90 	vmov	r2, s15
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007db0:	4b13      	ldr	r3, [pc, #76]	; (8007e00 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007db4:	0e1b      	lsrs	r3, r3, #24
 8007db6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007dba:	ee07 3a90 	vmov	s15, r3
 8007dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dc2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007dc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007dca:	edd7 6a07 	vldr	s13, [r7, #28]
 8007dce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007dd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dd6:	ee17 2a90 	vmov	r2, s15
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007dde:	e008      	b.n	8007df2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	609a      	str	r2, [r3, #8]
}
 8007df2:	bf00      	nop
 8007df4:	3724      	adds	r7, #36	; 0x24
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	58024400 	.word	0x58024400
 8007e04:	03d09000 	.word	0x03d09000
 8007e08:	46000000 	.word	0x46000000
 8007e0c:	4c742400 	.word	0x4c742400
 8007e10:	4a742400 	.word	0x4a742400
 8007e14:	4bbebc20 	.word	0x4bbebc20

08007e18 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b089      	sub	sp, #36	; 0x24
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007e20:	4ba0      	ldr	r3, [pc, #640]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e24:	f003 0303 	and.w	r3, r3, #3
 8007e28:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8007e2a:	4b9e      	ldr	r3, [pc, #632]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e2e:	091b      	lsrs	r3, r3, #4
 8007e30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007e34:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8007e36:	4b9b      	ldr	r3, [pc, #620]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e3a:	f003 0301 	and.w	r3, r3, #1
 8007e3e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007e40:	4b98      	ldr	r3, [pc, #608]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e44:	08db      	lsrs	r3, r3, #3
 8007e46:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007e4a:	693a      	ldr	r2, [r7, #16]
 8007e4c:	fb02 f303 	mul.w	r3, r2, r3
 8007e50:	ee07 3a90 	vmov	s15, r3
 8007e54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e58:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	f000 8111 	beq.w	8008086 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007e64:	69bb      	ldr	r3, [r7, #24]
 8007e66:	2b02      	cmp	r3, #2
 8007e68:	f000 8083 	beq.w	8007f72 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007e6c:	69bb      	ldr	r3, [r7, #24]
 8007e6e:	2b02      	cmp	r3, #2
 8007e70:	f200 80a1 	bhi.w	8007fb6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d003      	beq.n	8007e82 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d056      	beq.n	8007f2e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007e80:	e099      	b.n	8007fb6 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e82:	4b88      	ldr	r3, [pc, #544]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f003 0320 	and.w	r3, r3, #32
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d02d      	beq.n	8007eea <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007e8e:	4b85      	ldr	r3, [pc, #532]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	08db      	lsrs	r3, r3, #3
 8007e94:	f003 0303 	and.w	r3, r3, #3
 8007e98:	4a83      	ldr	r2, [pc, #524]	; (80080a8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8007e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8007e9e:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	ee07 3a90 	vmov	s15, r3
 8007ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	ee07 3a90 	vmov	s15, r3
 8007eb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007eb4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007eb8:	4b7a      	ldr	r3, [pc, #488]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ebc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ec0:	ee07 3a90 	vmov	s15, r3
 8007ec4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ec8:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ecc:	eddf 5a77 	vldr	s11, [pc, #476]	; 80080ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007ed0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ed4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ed8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007edc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ee0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ee4:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007ee8:	e087      	b.n	8007ffa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	ee07 3a90 	vmov	s15, r3
 8007ef0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ef4:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80080b0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007ef8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007efc:	4b69      	ldr	r3, [pc, #420]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f04:	ee07 3a90 	vmov	s15, r3
 8007f08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f0c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f10:	eddf 5a66 	vldr	s11, [pc, #408]	; 80080ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007f14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f1c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f28:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f2c:	e065      	b.n	8007ffa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	ee07 3a90 	vmov	s15, r3
 8007f34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f38:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80080b4 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007f3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f40:	4b58      	ldr	r3, [pc, #352]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f48:	ee07 3a90 	vmov	s15, r3
 8007f4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f50:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f54:	eddf 5a55 	vldr	s11, [pc, #340]	; 80080ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007f58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007f5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007f60:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007f64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007f68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007f6c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007f70:	e043      	b.n	8007ffa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007f72:	697b      	ldr	r3, [r7, #20]
 8007f74:	ee07 3a90 	vmov	s15, r3
 8007f78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007f7c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80080b8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007f80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007f84:	4b47      	ldr	r3, [pc, #284]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f8c:	ee07 3a90 	vmov	s15, r3
 8007f90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007f94:	ed97 6a03 	vldr	s12, [r7, #12]
 8007f98:	eddf 5a44 	vldr	s11, [pc, #272]	; 80080ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007f9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fa0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fa4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007fa8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007fac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007fb0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007fb4:	e021      	b.n	8007ffa <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	ee07 3a90 	vmov	s15, r3
 8007fbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007fc0:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80080b0 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007fc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007fc8:	4b36      	ldr	r3, [pc, #216]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007fca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fcc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007fd0:	ee07 3a90 	vmov	s15, r3
 8007fd4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007fd8:	ed97 6a03 	vldr	s12, [r7, #12]
 8007fdc:	eddf 5a33 	vldr	s11, [pc, #204]	; 80080ac <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007fe0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007fe4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007fe8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007fec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ff4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007ff8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8007ffa:	4b2a      	ldr	r3, [pc, #168]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ffe:	0a5b      	lsrs	r3, r3, #9
 8008000:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008004:	ee07 3a90 	vmov	s15, r3
 8008008:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800800c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8008010:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008014:	edd7 6a07 	vldr	s13, [r7, #28]
 8008018:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800801c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008020:	ee17 2a90 	vmov	r2, s15
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8008028:	4b1e      	ldr	r3, [pc, #120]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800802a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800802c:	0c1b      	lsrs	r3, r3, #16
 800802e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008032:	ee07 3a90 	vmov	s15, r3
 8008036:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800803a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800803e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008042:	edd7 6a07 	vldr	s13, [r7, #28]
 8008046:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800804a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800804e:	ee17 2a90 	vmov	r2, s15
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8008056:	4b13      	ldr	r3, [pc, #76]	; (80080a4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8008058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800805a:	0e1b      	lsrs	r3, r3, #24
 800805c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008060:	ee07 3a90 	vmov	s15, r3
 8008064:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008068:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800806c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008070:	edd7 6a07 	vldr	s13, [r7, #28]
 8008074:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008078:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800807c:	ee17 2a90 	vmov	r2, s15
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8008084:	e008      	b.n	8008098 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2200      	movs	r2, #0
 800808a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	609a      	str	r2, [r3, #8]
}
 8008098:	bf00      	nop
 800809a:	3724      	adds	r7, #36	; 0x24
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr
 80080a4:	58024400 	.word	0x58024400
 80080a8:	03d09000 	.word	0x03d09000
 80080ac:	46000000 	.word	0x46000000
 80080b0:	4c742400 	.word	0x4c742400
 80080b4:	4a742400 	.word	0x4a742400
 80080b8:	4bbebc20 	.word	0x4bbebc20

080080bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b084      	sub	sp, #16
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80080c6:	2300      	movs	r3, #0
 80080c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80080ca:	4b53      	ldr	r3, [pc, #332]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80080cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ce:	f003 0303 	and.w	r3, r3, #3
 80080d2:	2b03      	cmp	r3, #3
 80080d4:	d101      	bne.n	80080da <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e099      	b.n	800820e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80080da:	4b4f      	ldr	r3, [pc, #316]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a4e      	ldr	r2, [pc, #312]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80080e0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80080e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080e6:	f7f9 fe4f 	bl	8001d88 <HAL_GetTick>
 80080ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80080ec:	e008      	b.n	8008100 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80080ee:	f7f9 fe4b 	bl	8001d88 <HAL_GetTick>
 80080f2:	4602      	mov	r2, r0
 80080f4:	68bb      	ldr	r3, [r7, #8]
 80080f6:	1ad3      	subs	r3, r2, r3
 80080f8:	2b02      	cmp	r3, #2
 80080fa:	d901      	bls.n	8008100 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80080fc:	2303      	movs	r3, #3
 80080fe:	e086      	b.n	800820e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008100:	4b45      	ldr	r3, [pc, #276]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008108:	2b00      	cmp	r3, #0
 800810a:	d1f0      	bne.n	80080ee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800810c:	4b42      	ldr	r3, [pc, #264]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 800810e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008110:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	031b      	lsls	r3, r3, #12
 800811a:	493f      	ldr	r1, [pc, #252]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 800811c:	4313      	orrs	r3, r2
 800811e:	628b      	str	r3, [r1, #40]	; 0x28
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	3b01      	subs	r3, #1
 8008126:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	3b01      	subs	r3, #1
 8008130:	025b      	lsls	r3, r3, #9
 8008132:	b29b      	uxth	r3, r3
 8008134:	431a      	orrs	r2, r3
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	68db      	ldr	r3, [r3, #12]
 800813a:	3b01      	subs	r3, #1
 800813c:	041b      	lsls	r3, r3, #16
 800813e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8008142:	431a      	orrs	r2, r3
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	691b      	ldr	r3, [r3, #16]
 8008148:	3b01      	subs	r3, #1
 800814a:	061b      	lsls	r3, r3, #24
 800814c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008150:	4931      	ldr	r1, [pc, #196]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 8008152:	4313      	orrs	r3, r2
 8008154:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8008156:	4b30      	ldr	r3, [pc, #192]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 8008158:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800815a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	695b      	ldr	r3, [r3, #20]
 8008162:	492d      	ldr	r1, [pc, #180]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 8008164:	4313      	orrs	r3, r2
 8008166:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8008168:	4b2b      	ldr	r3, [pc, #172]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 800816a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800816c:	f023 0220 	bic.w	r2, r3, #32
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	699b      	ldr	r3, [r3, #24]
 8008174:	4928      	ldr	r1, [pc, #160]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 8008176:	4313      	orrs	r3, r2
 8008178:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800817a:	4b27      	ldr	r3, [pc, #156]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 800817c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800817e:	4a26      	ldr	r2, [pc, #152]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 8008180:	f023 0310 	bic.w	r3, r3, #16
 8008184:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008186:	4b24      	ldr	r3, [pc, #144]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 8008188:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800818a:	4b24      	ldr	r3, [pc, #144]	; (800821c <RCCEx_PLL2_Config+0x160>)
 800818c:	4013      	ands	r3, r2
 800818e:	687a      	ldr	r2, [r7, #4]
 8008190:	69d2      	ldr	r2, [r2, #28]
 8008192:	00d2      	lsls	r2, r2, #3
 8008194:	4920      	ldr	r1, [pc, #128]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 8008196:	4313      	orrs	r3, r2
 8008198:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800819a:	4b1f      	ldr	r3, [pc, #124]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 800819c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800819e:	4a1e      	ldr	r2, [pc, #120]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80081a0:	f043 0310 	orr.w	r3, r3, #16
 80081a4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d106      	bne.n	80081ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80081ac:	4b1a      	ldr	r3, [pc, #104]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80081ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081b0:	4a19      	ldr	r2, [pc, #100]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80081b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80081b6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80081b8:	e00f      	b.n	80081da <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d106      	bne.n	80081ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80081c0:	4b15      	ldr	r3, [pc, #84]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80081c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081c4:	4a14      	ldr	r2, [pc, #80]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80081c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081ca:	62d3      	str	r3, [r2, #44]	; 0x2c
 80081cc:	e005      	b.n	80081da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80081ce:	4b12      	ldr	r3, [pc, #72]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80081d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081d2:	4a11      	ldr	r2, [pc, #68]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80081d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80081d8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80081da:	4b0f      	ldr	r3, [pc, #60]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a0e      	ldr	r2, [pc, #56]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 80081e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80081e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081e6:	f7f9 fdcf 	bl	8001d88 <HAL_GetTick>
 80081ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80081ec:	e008      	b.n	8008200 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 80081ee:	f7f9 fdcb 	bl	8001d88 <HAL_GetTick>
 80081f2:	4602      	mov	r2, r0
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	1ad3      	subs	r3, r2, r3
 80081f8:	2b02      	cmp	r3, #2
 80081fa:	d901      	bls.n	8008200 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80081fc:	2303      	movs	r3, #3
 80081fe:	e006      	b.n	800820e <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008200:	4b05      	ldr	r3, [pc, #20]	; (8008218 <RCCEx_PLL2_Config+0x15c>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008208:	2b00      	cmp	r3, #0
 800820a:	d0f0      	beq.n	80081ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800820c:	7bfb      	ldrb	r3, [r7, #15]
}
 800820e:	4618      	mov	r0, r3
 8008210:	3710      	adds	r7, #16
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
 8008216:	bf00      	nop
 8008218:	58024400 	.word	0x58024400
 800821c:	ffff0007 	.word	0xffff0007

08008220 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b084      	sub	sp, #16
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
 8008228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800822a:	2300      	movs	r3, #0
 800822c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800822e:	4b53      	ldr	r3, [pc, #332]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008230:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008232:	f003 0303 	and.w	r3, r3, #3
 8008236:	2b03      	cmp	r3, #3
 8008238:	d101      	bne.n	800823e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800823a:	2301      	movs	r3, #1
 800823c:	e099      	b.n	8008372 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800823e:	4b4f      	ldr	r3, [pc, #316]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a4e      	ldr	r2, [pc, #312]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008244:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008248:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800824a:	f7f9 fd9d 	bl	8001d88 <HAL_GetTick>
 800824e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008250:	e008      	b.n	8008264 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008252:	f7f9 fd99 	bl	8001d88 <HAL_GetTick>
 8008256:	4602      	mov	r2, r0
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	1ad3      	subs	r3, r2, r3
 800825c:	2b02      	cmp	r3, #2
 800825e:	d901      	bls.n	8008264 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8008260:	2303      	movs	r3, #3
 8008262:	e086      	b.n	8008372 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008264:	4b45      	ldr	r3, [pc, #276]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800826c:	2b00      	cmp	r3, #0
 800826e:	d1f0      	bne.n	8008252 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008270:	4b42      	ldr	r3, [pc, #264]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008274:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	051b      	lsls	r3, r3, #20
 800827e:	493f      	ldr	r1, [pc, #252]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008280:	4313      	orrs	r3, r2
 8008282:	628b      	str	r3, [r1, #40]	; 0x28
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	3b01      	subs	r3, #1
 800828a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	689b      	ldr	r3, [r3, #8]
 8008292:	3b01      	subs	r3, #1
 8008294:	025b      	lsls	r3, r3, #9
 8008296:	b29b      	uxth	r3, r3
 8008298:	431a      	orrs	r2, r3
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	3b01      	subs	r3, #1
 80082a0:	041b      	lsls	r3, r3, #16
 80082a2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80082a6:	431a      	orrs	r2, r3
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	691b      	ldr	r3, [r3, #16]
 80082ac:	3b01      	subs	r3, #1
 80082ae:	061b      	lsls	r3, r3, #24
 80082b0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80082b4:	4931      	ldr	r1, [pc, #196]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 80082b6:	4313      	orrs	r3, r2
 80082b8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80082ba:	4b30      	ldr	r3, [pc, #192]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 80082bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082be:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	695b      	ldr	r3, [r3, #20]
 80082c6:	492d      	ldr	r1, [pc, #180]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 80082c8:	4313      	orrs	r3, r2
 80082ca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80082cc:	4b2b      	ldr	r3, [pc, #172]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 80082ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	699b      	ldr	r3, [r3, #24]
 80082d8:	4928      	ldr	r1, [pc, #160]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 80082da:	4313      	orrs	r3, r2
 80082dc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80082de:	4b27      	ldr	r3, [pc, #156]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 80082e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082e2:	4a26      	ldr	r2, [pc, #152]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 80082e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082e8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80082ea:	4b24      	ldr	r3, [pc, #144]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 80082ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80082ee:	4b24      	ldr	r3, [pc, #144]	; (8008380 <RCCEx_PLL3_Config+0x160>)
 80082f0:	4013      	ands	r3, r2
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	69d2      	ldr	r2, [r2, #28]
 80082f6:	00d2      	lsls	r2, r2, #3
 80082f8:	4920      	ldr	r1, [pc, #128]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 80082fa:	4313      	orrs	r3, r2
 80082fc:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80082fe:	4b1f      	ldr	r3, [pc, #124]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008302:	4a1e      	ldr	r2, [pc, #120]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008308:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d106      	bne.n	800831e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8008310:	4b1a      	ldr	r3, [pc, #104]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008314:	4a19      	ldr	r2, [pc, #100]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008316:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800831a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800831c:	e00f      	b.n	800833e <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	2b01      	cmp	r3, #1
 8008322:	d106      	bne.n	8008332 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8008324:	4b15      	ldr	r3, [pc, #84]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008328:	4a14      	ldr	r2, [pc, #80]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 800832a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800832e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008330:	e005      	b.n	800833e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8008332:	4b12      	ldr	r3, [pc, #72]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008336:	4a11      	ldr	r2, [pc, #68]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008338:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800833c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800833e:	4b0f      	ldr	r3, [pc, #60]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a0e      	ldr	r2, [pc, #56]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008344:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008348:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800834a:	f7f9 fd1d 	bl	8001d88 <HAL_GetTick>
 800834e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008350:	e008      	b.n	8008364 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8008352:	f7f9 fd19 	bl	8001d88 <HAL_GetTick>
 8008356:	4602      	mov	r2, r0
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	1ad3      	subs	r3, r2, r3
 800835c:	2b02      	cmp	r3, #2
 800835e:	d901      	bls.n	8008364 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008360:	2303      	movs	r3, #3
 8008362:	e006      	b.n	8008372 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008364:	4b05      	ldr	r3, [pc, #20]	; (800837c <RCCEx_PLL3_Config+0x15c>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800836c:	2b00      	cmp	r3, #0
 800836e:	d0f0      	beq.n	8008352 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008370:	7bfb      	ldrb	r3, [r7, #15]
}
 8008372:	4618      	mov	r0, r3
 8008374:	3710      	adds	r7, #16
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	58024400 	.word	0x58024400
 8008380:	ffff0007 	.word	0xffff0007

08008384 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b08a      	sub	sp, #40	; 0x28
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2b00      	cmp	r3, #0
 8008390:	d101      	bne.n	8008396 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e1fb      	b.n	800878e <HAL_SAI_Init+0x40a>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800839c:	2b01      	cmp	r3, #1
 800839e:	d113      	bne.n	80083c8 <HAL_SAI_Init+0x44>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a96      	ldr	r2, [pc, #600]	; (8008600 <HAL_SAI_Init+0x27c>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d004      	beq.n	80083b4 <HAL_SAI_Init+0x30>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	4a95      	ldr	r2, [pc, #596]	; (8008604 <HAL_SAI_Init+0x280>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d107      	bne.n	80083c4 <HAL_SAI_Init+0x40>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	d103      	bne.n	80083c4 <HAL_SAI_Init+0x40>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d001      	beq.n	80083c8 <HAL_SAI_Init+0x44>
    {
      return HAL_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	e1e2      	b.n	800878e <HAL_SAI_Init+0x40a>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	4a8c      	ldr	r2, [pc, #560]	; (8008600 <HAL_SAI_Init+0x27c>)
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d004      	beq.n	80083dc <HAL_SAI_Init+0x58>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a8c      	ldr	r2, [pc, #560]	; (8008608 <HAL_SAI_Init+0x284>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d102      	bne.n	80083e2 <HAL_SAI_Init+0x5e>
  {
    SaiBaseAddress = SAI1;
 80083dc:	4b8b      	ldr	r3, [pc, #556]	; (800860c <HAL_SAI_Init+0x288>)
 80083de:	61bb      	str	r3, [r7, #24]
 80083e0:	e00e      	b.n	8008400 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI3;
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a87      	ldr	r2, [pc, #540]	; (8008604 <HAL_SAI_Init+0x280>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d004      	beq.n	80083f6 <HAL_SAI_Init+0x72>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	4a87      	ldr	r2, [pc, #540]	; (8008610 <HAL_SAI_Init+0x28c>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d102      	bne.n	80083fc <HAL_SAI_Init+0x78>
  {
    SaiBaseAddress = SAI4;
 80083f6:	4b87      	ldr	r3, [pc, #540]	; (8008614 <HAL_SAI_Init+0x290>)
 80083f8:	61bb      	str	r3, [r7, #24]
 80083fa:	e001      	b.n	8008400 <HAL_SAI_Init+0x7c>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 80083fc:	2301      	movs	r3, #1
 80083fe:	e1c6      	b.n	800878e <HAL_SAI_Init+0x40a>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 8008406:	b2db      	uxtb	r3, r3
 8008408:	2b00      	cmp	r3, #0
 800840a:	d106      	bne.n	800841a <HAL_SAI_Init+0x96>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2200      	movs	r2, #0
 8008410:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 fd87 	bl	8008f28 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f000 fa92 	bl	8008944 <SAI_Disable>
 8008420:	4603      	mov	r3, r0
 8008422:	2b00      	cmp	r3, #0
 8008424:	d001      	beq.n	800842a <HAL_SAI_Init+0xa6>
  {
    return HAL_ERROR;
 8008426:	2301      	movs	r3, #1
 8008428:	e1b1      	b.n	800878e <HAL_SAI_Init+0x40a>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2202      	movs	r2, #2
 800842e:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	68db      	ldr	r3, [r3, #12]
 8008436:	2b02      	cmp	r3, #2
 8008438:	d00c      	beq.n	8008454 <HAL_SAI_Init+0xd0>
 800843a:	2b02      	cmp	r3, #2
 800843c:	d80d      	bhi.n	800845a <HAL_SAI_Init+0xd6>
 800843e:	2b00      	cmp	r3, #0
 8008440:	d002      	beq.n	8008448 <HAL_SAI_Init+0xc4>
 8008442:	2b01      	cmp	r3, #1
 8008444:	d003      	beq.n	800844e <HAL_SAI_Init+0xca>
 8008446:	e008      	b.n	800845a <HAL_SAI_Init+0xd6>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8008448:	2300      	movs	r3, #0
 800844a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800844c:	e008      	b.n	8008460 <HAL_SAI_Init+0xdc>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800844e:	2310      	movs	r3, #16
 8008450:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008452:	e005      	b.n	8008460 <HAL_SAI_Init+0xdc>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8008454:	2320      	movs	r3, #32
 8008456:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8008458:	e002      	b.n	8008460 <HAL_SAI_Init+0xdc>
    default:
      tmpregisterGCR = 0;
 800845a:	2300      	movs	r3, #0
 800845c:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800845e:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	2b05      	cmp	r3, #5
 8008466:	d822      	bhi.n	80084ae <HAL_SAI_Init+0x12a>
 8008468:	a201      	add	r2, pc, #4	; (adr r2, 8008470 <HAL_SAI_Init+0xec>)
 800846a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800846e:	bf00      	nop
 8008470:	08008489 	.word	0x08008489
 8008474:	0800848f 	.word	0x0800848f
 8008478:	08008497 	.word	0x08008497
 800847c:	080084af 	.word	0x080084af
 8008480:	080084af 	.word	0x080084af
 8008484:	0800849f 	.word	0x0800849f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8008488:	2300      	movs	r3, #0
 800848a:	61fb      	str	r3, [r7, #28]
      break;
 800848c:	e012      	b.n	80084b4 <HAL_SAI_Init+0x130>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800848e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008492:	61fb      	str	r3, [r7, #28]
      break;
 8008494:	e00e      	b.n	80084b4 <HAL_SAI_Init+0x130>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8008496:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800849a:	61fb      	str	r3, [r7, #28]
      break;
 800849c:	e00a      	b.n	80084b4 <HAL_SAI_Init+0x130>
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
      break;
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800849e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80084a2:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 80084a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084a6:	f043 0303 	orr.w	r3, r3, #3
 80084aa:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80084ac:	e002      	b.n	80084b4 <HAL_SAI_Init+0x130>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 80084ae:	2300      	movs	r3, #0
 80084b0:	61fb      	str	r3, [r7, #28]
      break;
 80084b2:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 80084b4:	69bb      	ldr	r3, [r7, #24]
 80084b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084b8:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	6a1b      	ldr	r3, [r3, #32]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	f000 8084 	beq.w	80085cc <HAL_SAI_Init+0x248>
  {
    uint32_t freq = 0;
 80084c4:	2300      	movs	r3, #0
 80084c6:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a4c      	ldr	r2, [pc, #304]	; (8008600 <HAL_SAI_Init+0x27c>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d004      	beq.n	80084dc <HAL_SAI_Init+0x158>
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a4c      	ldr	r2, [pc, #304]	; (8008608 <HAL_SAI_Init+0x284>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d104      	bne.n	80084e6 <HAL_SAI_Init+0x162>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80084dc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80084e0:	f7fe fdb8 	bl	8007054 <HAL_RCCEx_GetPeriphCLKFreq>
 80084e4:	6178      	str	r0, [r7, #20]
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a46      	ldr	r2, [pc, #280]	; (8008604 <HAL_SAI_Init+0x280>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d104      	bne.n	80084fa <HAL_SAI_Init+0x176>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 80084f0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80084f4:	f7fe fdae 	bl	8007054 <HAL_RCCEx_GetPeriphCLKFreq>
 80084f8:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a44      	ldr	r2, [pc, #272]	; (8008610 <HAL_SAI_Init+0x28c>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d104      	bne.n	800850e <HAL_SAI_Init+0x18a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8008504:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008508:	f7fe fda4 	bl	8007054 <HAL_RCCEx_GetPeriphCLKFreq>
 800850c:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	699b      	ldr	r3, [r3, #24]
 8008512:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008516:	d120      	bne.n	800855a <HAL_SAI_Init+0x1d6>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800851c:	2b04      	cmp	r3, #4
 800851e:	d102      	bne.n	8008526 <HAL_SAI_Init+0x1a2>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = 64U;
 8008520:	2340      	movs	r3, #64	; 0x40
 8008522:	60fb      	str	r3, [r7, #12]
 8008524:	e00a      	b.n	800853c <HAL_SAI_Init+0x1b8>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800852a:	2b08      	cmp	r3, #8
 800852c:	d103      	bne.n	8008536 <HAL_SAI_Init+0x1b2>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = 256U;
 800852e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008532:	60fb      	str	r3, [r7, #12]
 8008534:	e002      	b.n	800853c <HAL_SAI_Init+0x1b8>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800853a:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800853c:	697a      	ldr	r2, [r7, #20]
 800853e:	4613      	mov	r3, r2
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	4413      	add	r3, r2
 8008544:	005b      	lsls	r3, r3, #1
 8008546:	4619      	mov	r1, r3
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6a1b      	ldr	r3, [r3, #32]
 800854c:	68fa      	ldr	r2, [r7, #12]
 800854e:	fb02 f303 	mul.w	r3, r2, r3
 8008552:	fbb1 f3f3 	udiv	r3, r1, r3
 8008556:	613b      	str	r3, [r7, #16]
 8008558:	e017      	b.n	800858a <HAL_SAI_Init+0x206>
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800855e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008562:	d101      	bne.n	8008568 <HAL_SAI_Init+0x1e4>
 8008564:	2302      	movs	r3, #2
 8008566:	e000      	b.n	800856a <HAL_SAI_Init+0x1e6>
 8008568:	2301      	movs	r3, #1
 800856a:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800856c:	697a      	ldr	r2, [r7, #20]
 800856e:	4613      	mov	r3, r2
 8008570:	009b      	lsls	r3, r3, #2
 8008572:	4413      	add	r3, r2
 8008574:	005b      	lsls	r3, r3, #1
 8008576:	4619      	mov	r1, r3
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6a1b      	ldr	r3, [r3, #32]
 800857c:	68ba      	ldr	r2, [r7, #8]
 800857e:	fb02 f303 	mul.w	r3, r2, r3
 8008582:	021b      	lsls	r3, r3, #8
 8008584:	fbb1 f3f3 	udiv	r3, r1, r3
 8008588:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	4a22      	ldr	r2, [pc, #136]	; (8008618 <HAL_SAI_Init+0x294>)
 800858e:	fba2 2303 	umull	r2, r3, r2, r3
 8008592:	08da      	lsrs	r2, r3, #3
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8008598:	6939      	ldr	r1, [r7, #16]
 800859a:	4b1f      	ldr	r3, [pc, #124]	; (8008618 <HAL_SAI_Init+0x294>)
 800859c:	fba3 2301 	umull	r2, r3, r3, r1
 80085a0:	08da      	lsrs	r2, r3, #3
 80085a2:	4613      	mov	r3, r2
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	4413      	add	r3, r2
 80085a8:	005b      	lsls	r3, r3, #1
 80085aa:	1aca      	subs	r2, r1, r3
 80085ac:	2a08      	cmp	r2, #8
 80085ae:	d904      	bls.n	80085ba <HAL_SAI_Init+0x236>
    {
      hsai->Init.Mckdiv += 1U;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b4:	1c5a      	adds	r2, r3, #1
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085be:	2b04      	cmp	r3, #4
 80085c0:	d104      	bne.n	80085cc <HAL_SAI_Init+0x248>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c6:	085a      	lsrs	r2, r3, #1
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	685b      	ldr	r3, [r3, #4]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d003      	beq.n	80085dc <HAL_SAI_Init+0x258>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	2b02      	cmp	r3, #2
 80085da:	d109      	bne.n	80085f0 <HAL_SAI_Init+0x26c>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d101      	bne.n	80085e8 <HAL_SAI_Init+0x264>
 80085e4:	2300      	movs	r3, #0
 80085e6:	e001      	b.n	80085ec <HAL_SAI_Init+0x268>
 80085e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085ec:	623b      	str	r3, [r7, #32]
 80085ee:	e017      	b.n	8008620 <HAL_SAI_Init+0x29c>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d111      	bne.n	800861c <HAL_SAI_Init+0x298>
 80085f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80085fc:	e00f      	b.n	800861e <HAL_SAI_Init+0x29a>
 80085fe:	bf00      	nop
 8008600:	40015804 	.word	0x40015804
 8008604:	58005404 	.word	0x58005404
 8008608:	40015824 	.word	0x40015824
 800860c:	40015800 	.word	0x40015800
 8008610:	58005424 	.word	0x58005424
 8008614:	58005400 	.word	0x58005400
 8008618:	cccccccd 	.word	0xcccccccd
 800861c:	2300      	movs	r3, #0
 800861e:	623b      	str	r3, [r7, #32]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                            hsai->Init.MckOverSampling);
  }
#else /* SAI_VER_V2_1*/
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	6819      	ldr	r1, [r3, #0]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681a      	ldr	r2, [r3, #0]
 800862a:	4b5b      	ldr	r3, [pc, #364]	; (8008798 <HAL_SAI_Init+0x414>)
 800862c:	400b      	ands	r3, r1
 800862e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                           SAI_xCR1_MCKEN);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	6819      	ldr	r1, [r3, #0]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	685a      	ldr	r2, [r3, #4]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800863e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8008644:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800864a:	431a      	orrs	r2, r3
 800864c:	6a3b      	ldr	r3, [r7, #32]
 800864e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8008650:	69fb      	ldr	r3, [r7, #28]
 8008652:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                          ckstr_bits | syncen_bits |                             \
 8008658:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	695b      	ldr	r3, [r3, #20]
 800865e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	699b      	ldr	r3, [r3, #24]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8008664:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800866a:	051b      	lsls	r3, r3, #20
 800866c:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8008672:	431a      	orrs	r2, r3
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	691b      	ldr	r3, [r3, #16]
 8008678:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	430a      	orrs	r2, r1
 8008680:	601a      	str	r2, [r3, #0]
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	6859      	ldr	r1, [r3, #4]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681a      	ldr	r2, [r3, #0]
 800868c:	4b43      	ldr	r3, [pc, #268]	; (800879c <HAL_SAI_Init+0x418>)
 800868e:	400b      	ands	r3, r1
 8008690:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	6859      	ldr	r1, [r3, #4]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	69da      	ldr	r2, [r3, #28]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086a0:	431a      	orrs	r2, r3
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086a6:	431a      	orrs	r2, r3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	430a      	orrs	r2, r1
 80086ae:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	6899      	ldr	r1, [r3, #8]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	4b39      	ldr	r3, [pc, #228]	; (80087a0 <HAL_SAI_Init+0x41c>)
 80086bc:	400b      	ands	r3, r1
 80086be:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	6899      	ldr	r1, [r3, #8]
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086ca:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80086d0:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 80086d6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 80086dc:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086e2:	3b01      	subs	r3, #1
 80086e4:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80086e6:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	430a      	orrs	r2, r1
 80086ee:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	68d9      	ldr	r1, [r3, #12]
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	f24f 0320 	movw	r3, #61472	; 0xf020
 80086fe:	400b      	ands	r3, r1
 8008700:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68d9      	ldr	r1, [r3, #12]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008710:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008716:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008718:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800871e:	3b01      	subs	r3, #1
 8008720:	021b      	lsls	r3, r3, #8
 8008722:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	430a      	orrs	r2, r1
 800872a:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a1c      	ldr	r2, [pc, #112]	; (80087a4 <HAL_SAI_Init+0x420>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d004      	beq.n	8008740 <HAL_SAI_Init+0x3bc>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a1b      	ldr	r2, [pc, #108]	; (80087a8 <HAL_SAI_Init+0x424>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d119      	bne.n	8008774 <HAL_SAI_Init+0x3f0>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8008740:	69bb      	ldr	r3, [r7, #24]
 8008742:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008744:	f023 0201 	bic.w	r2, r3, #1
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008752:	2b01      	cmp	r3, #1
 8008754:	d10e      	bne.n	8008774 <HAL_SAI_Init+0x3f0>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800875e:	3b01      	subs	r3, #1
 8008760:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8008762:	431a      	orrs	r2, r3
 8008764:	69bb      	ldr	r3, [r7, #24]
 8008766:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8008768:	69bb      	ldr	r3, [r7, #24]
 800876a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800876c:	f043 0201 	orr.w	r2, r3, #1
 8008770:	69bb      	ldr	r3, [r7, #24]
 8008772:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2201      	movs	r2, #1
 8008780:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2200      	movs	r2, #0
 8008788:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 800878c:	2300      	movs	r3, #0
}
 800878e:	4618      	mov	r0, r3
 8008790:	3728      	adds	r7, #40	; 0x28
 8008792:	46bd      	mov	sp, r7
 8008794:	bd80      	pop	{r7, pc}
 8008796:	bf00      	nop
 8008798:	f005c010 	.word	0xf005c010
 800879c:	ffff1ff0 	.word	0xffff1ff0
 80087a0:	fff88000 	.word	0xfff88000
 80087a4:	40015804 	.word	0x40015804
 80087a8:	58005404 	.word	0x58005404

080087ac <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80087ac:	b580      	push	{r7, lr}
 80087ae:	b084      	sub	sp, #16
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	60f8      	str	r0, [r7, #12]
 80087b4:	60b9      	str	r1, [r7, #8]
 80087b6:	4613      	mov	r3, r2
 80087b8:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d002      	beq.n	80087c6 <HAL_SAI_Receive_DMA+0x1a>
 80087c0:	88fb      	ldrh	r3, [r7, #6]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d101      	bne.n	80087ca <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80087c6:	2301      	movs	r3, #1
 80087c8:	e079      	b.n	80088be <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d172      	bne.n	80088bc <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 80087dc:	2b01      	cmp	r3, #1
 80087de:	d101      	bne.n	80087e4 <HAL_SAI_Receive_DMA+0x38>
 80087e0:	2302      	movs	r3, #2
 80087e2:	e06c      	b.n	80088be <HAL_SAI_Receive_DMA+0x112>
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	2201      	movs	r2, #1
 80087e8:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    hsai->pBuffPtr = pData;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	68ba      	ldr	r2, [r7, #8]
 80087f0:	679a      	str	r2, [r3, #120]	; 0x78
    hsai->XferSize = Size;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	88fa      	ldrh	r2, [r7, #6]
 80087f6:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
    hsai->XferCount = Size;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	88fa      	ldrh	r2, [r7, #6]
 80087fe:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2200      	movs	r2, #0
 8008806:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	2222      	movs	r2, #34	; 0x22
 800880e:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008818:	4a2b      	ldr	r2, [pc, #172]	; (80088c8 <HAL_SAI_Receive_DMA+0x11c>)
 800881a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008822:	4a2a      	ldr	r2, [pc, #168]	; (80088cc <HAL_SAI_Receive_DMA+0x120>)
 8008824:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800882c:	4a28      	ldr	r2, [pc, #160]	; (80088d0 <HAL_SAI_Receive_DMA+0x124>)
 800882e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008836:	2200      	movs	r2, #0
 8008838:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	331c      	adds	r3, #28
 8008846:	4619      	mov	r1, r3
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800884c:	461a      	mov	r2, r3
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f8b3 307c 	ldrh.w	r3, [r3, #124]	; 0x7c
 8008854:	f7fa fbee 	bl	8003034 <HAL_DMA_Start_IT>
 8008858:	4603      	mov	r3, r0
 800885a:	2b00      	cmp	r3, #0
 800885c:	d005      	beq.n	800886a <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2200      	movs	r2, #0
 8008862:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      return  HAL_ERROR;
 8008866:	2301      	movs	r3, #1
 8008868:	e029      	b.n	80088be <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800886a:	2100      	movs	r1, #0
 800886c:	68f8      	ldr	r0, [r7, #12]
 800886e:	f000 f831 	bl	80088d4 <SAI_InterruptFlag>
 8008872:	4601      	mov	r1, r0
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	691a      	ldr	r2, [r3, #16]
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	430a      	orrs	r2, r1
 8008880:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008890:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800889c:	2b00      	cmp	r3, #0
 800889e:	d107      	bne.n	80088b0 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80088ae:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	2200      	movs	r2, #0
 80088b4:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    return HAL_OK;
 80088b8:	2300      	movs	r3, #0
 80088ba:	e000      	b.n	80088be <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 80088bc:	2302      	movs	r3, #2
  }
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3710      	adds	r7, #16
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	08008a19 	.word	0x08008a19
 80088cc:	080089b9 	.word	0x080089b9
 80088d0:	08008a35 	.word	0x08008a35

080088d4 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b085      	sub	sp, #20
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
 80088dc:	460b      	mov	r3, r1
 80088de:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 80088e0:	2301      	movs	r3, #1
 80088e2:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 80088e4:	78fb      	ldrb	r3, [r7, #3]
 80088e6:	2b01      	cmp	r3, #1
 80088e8:	d103      	bne.n	80088f2 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	f043 0308 	orr.w	r3, r3, #8
 80088f0:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088f6:	2b08      	cmp	r3, #8
 80088f8:	d10b      	bne.n	8008912 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 80088fe:	2b03      	cmp	r3, #3
 8008900:	d003      	beq.n	800890a <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	2b01      	cmp	r3, #1
 8008908:	d103      	bne.n	8008912 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	f043 0310 	orr.w	r3, r3, #16
 8008910:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	2b03      	cmp	r3, #3
 8008918:	d003      	beq.n	8008922 <SAI_InterruptFlag+0x4e>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	685b      	ldr	r3, [r3, #4]
 800891e:	2b02      	cmp	r3, #2
 8008920:	d104      	bne.n	800892c <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008928:	60fb      	str	r3, [r7, #12]
 800892a:	e003      	b.n	8008934 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f043 0304 	orr.w	r3, r3, #4
 8008932:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 8008934:	68fb      	ldr	r3, [r7, #12]
}
 8008936:	4618      	mov	r0, r3
 8008938:	3714      	adds	r7, #20
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr
	...

08008944 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8008944:	b480      	push	{r7}
 8008946:	b085      	sub	sp, #20
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800894c:	4b18      	ldr	r3, [pc, #96]	; (80089b0 <SAI_Disable+0x6c>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a18      	ldr	r2, [pc, #96]	; (80089b4 <SAI_Disable+0x70>)
 8008952:	fba2 2303 	umull	r2, r3, r2, r3
 8008956:	0b1b      	lsrs	r3, r3, #12
 8008958:	009b      	lsls	r3, r3, #2
 800895a:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800895c:	2300      	movs	r3, #0
 800895e:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	681a      	ldr	r2, [r3, #0]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800896e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d10a      	bne.n	800898c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800897c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 8008986:	2303      	movs	r3, #3
 8008988:	72fb      	strb	r3, [r7, #11]
      break;
 800898a:	e009      	b.n	80089a0 <SAI_Disable+0x5c>
    }
    count--;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	3b01      	subs	r3, #1
 8008990:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800899c:	2b00      	cmp	r3, #0
 800899e:	d1e7      	bne.n	8008970 <SAI_Disable+0x2c>

  return status;
 80089a0:	7afb      	ldrb	r3, [r7, #11]
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3714      	adds	r7, #20
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr
 80089ae:	bf00      	nop
 80089b0:	24000410 	.word	0x24000410
 80089b4:	95cbec1b 	.word	0x95cbec1b

080089b8 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b084      	sub	sp, #16
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c4:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	69db      	ldr	r3, [r3, #28]
 80089ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089ce:	d01c      	beq.n	8008a0a <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	681a      	ldr	r2, [r3, #0]
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80089de:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2200      	movs	r2, #0
 80089e4:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 80089e8:	2100      	movs	r1, #0
 80089ea:	68f8      	ldr	r0, [r7, #12]
 80089ec:	f7ff ff72 	bl	80088d4 <SAI_InterruptFlag>
 80089f0:	4603      	mov	r3, r0
 80089f2:	43d9      	mvns	r1, r3
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	691a      	ldr	r2, [r3, #16]
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	400a      	ands	r2, r1
 8008a00:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2201      	movs	r2, #1
 8008a06:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8008a0a:	68f8      	ldr	r0, [r7, #12]
 8008a0c:	f7f8 fe87 	bl	800171e <HAL_SAI_RxCpltCallback>
#endif
}
 8008a10:	bf00      	nop
 8008a12:	3710      	adds	r7, #16
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}

08008a18 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b084      	sub	sp, #16
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a24:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8008a26:	68f8      	ldr	r0, [r7, #12]
 8008a28:	f7f8 fe6e 	bl	8001708 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8008a2c:	bf00      	nop
 8008a2e:	3710      	adds	r7, #16
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b084      	sub	sp, #16
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a40:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f7fb fc8a 	bl	800435c <HAL_DMA_GetError>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	2b02      	cmp	r3, #2
 8008a4c:	d01d      	beq.n	8008a8a <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008a54:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8008a6c:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 8008a6e:	68f8      	ldr	r0, [r7, #12]
 8008a70:	f7ff ff68 	bl	8008944 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	2201      	movs	r2, #1
 8008a78:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 8008a84:	68f8      	ldr	r0, [r7, #12]
 8008a86:	f7f7 fdab 	bl	80005e0 <HAL_SAI_ErrorCallback>
#endif
  }
}
 8008a8a:	bf00      	nop
 8008a8c:	3710      	adds	r7, #16
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}

08008a92 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008a92:	b580      	push	{r7, lr}
 8008a94:	b0ae      	sub	sp, #184	; 0xb8
 8008a96:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008a98:	f7f9 f8f0 	bl	8001c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008a9c:	f000 f82e 	bl	8008afc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008aa0:	f000 f97e 	bl	8008da0 <MX_GPIO_Init>
  MX_CRC_Init();
 8008aa4:	f000 f898 	bl	8008bd8 <MX_CRC_Init>

  MX_SAI4_Init();
 8008aa8:	f000 f8d8 	bl	8008c5c <MX_SAI4_Init>
  //MX_SAI1_Init();
  MX_BDMA_Init();
 8008aac:	f000 f950 	bl	8008d50 <MX_BDMA_Init>

  //MX_PDM2PCM_Init();
  //MX_DFSDM1_Init();

  /* USER CODE BEGIN 2 */
  BSP_LED_Init(LED_GREEN);
 8008ab0:	2000      	movs	r0, #0
 8008ab2:	f7f7 fc2d 	bl	8000310 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8008ab6:	2001      	movs	r0, #1
 8008ab8:	f7f7 fc2a 	bl	8000310 <BSP_LED_Init>
  BSP_LED_Off(LED_GREEN);
 8008abc:	2000      	movs	r0, #0
 8008abe:	f7f7 fca3 	bl	8000408 <BSP_LED_Off>
  BSP_LED_Off(LED_RED);
 8008ac2:	2001      	movs	r0, #1
 8008ac4:	f7f7 fca0 	bl	8000408 <BSP_LED_Off>


  // @param  Instance  Audio IN instance: 0 for SAI, 1 for SAI PDM and 2 for DFSDM
// TODO: fix this to a different instance and then call BSP audio in init()
  AUDIO_IN_Ctx_t haudio_in;
  haudio_in.Device = AUDIO_IN_DEVICE_DIGITAL_MIC1;
 8008ac8:	2310      	movs	r3, #16
 8008aca:	60bb      	str	r3, [r7, #8]
  haudio_in.ChannelsNbr = 1;
 8008acc:	2301      	movs	r3, #1
 8008ace:	617b      	str	r3, [r7, #20]
  haudio_in.SampleRate = SAI_AUDIO_FREQUENCY_48K;
 8008ad0:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8008ad4:	60fb      	str	r3, [r7, #12]
  haudio_in.BitsPerSample = AUDIO_RESOLUTION_8B;
 8008ad6:	2308      	movs	r3, #8
 8008ad8:	613b      	str	r3, [r7, #16]
  haudio_in.Volume = 80;
 8008ada:	2350      	movs	r3, #80	; 0x50
 8008adc:	627b      	str	r3, [r7, #36]	; 0x24
  BSP_AUDIO_IN_Init(PDM, &haudio_in);
 8008ade:	1d3b      	adds	r3, r7, #4
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	2001      	movs	r0, #1
 8008ae4:	f7f8 f816 	bl	8000b14 <BSP_AUDIO_IN_Init>

  // initialize audio instance: (NbrOfBytes/(Audio_In_Ctx[Instance].BitsPerSample/8U)
  // needs to be HAL_OK = 0
  // 64 bytes / mic_buffer[PDM].16bits/sample / 8
  //int32_t status_init = BSP_AUDIO_IN_PDMToPCM_Init(AUDIO_IN_INSTANCE, SAI_AUDIO_FREQUENCY_16K, 1, 1);
  int32_t status_record = BSP_AUDIO_IN_RecordPDM(PDM, mic_buffer, 64);
 8008ae8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8008aec:	2240      	movs	r2, #64	; 0x40
 8008aee:	4619      	mov	r1, r3
 8008af0:	2001      	movs	r0, #1
 8008af2:	f7f8 fd93 	bl	800161c <BSP_AUDIO_IN_RecordPDM>
 8008af6:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8008afa:	e7fe      	b.n	8008afa <main+0x68>

08008afc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b09c      	sub	sp, #112	; 0x70
 8008b00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008b02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b06:	224c      	movs	r2, #76	; 0x4c
 8008b08:	2100      	movs	r1, #0
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f002 fb50 	bl	800b1b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008b10:	1d3b      	adds	r3, r7, #4
 8008b12:	2220      	movs	r2, #32
 8008b14:	2100      	movs	r1, #0
 8008b16:	4618      	mov	r0, r3
 8008b18:	f002 fb4a 	bl	800b1b0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8008b1c:	2004      	movs	r0, #4
 8008b1e:	f7fc faeb 	bl	80050f8 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008b22:	2300      	movs	r3, #0
 8008b24:	603b      	str	r3, [r7, #0]
 8008b26:	4b2b      	ldr	r3, [pc, #172]	; (8008bd4 <SystemClock_Config+0xd8>)
 8008b28:	699b      	ldr	r3, [r3, #24]
 8008b2a:	4a2a      	ldr	r2, [pc, #168]	; (8008bd4 <SystemClock_Config+0xd8>)
 8008b2c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008b30:	6193      	str	r3, [r2, #24]
 8008b32:	4b28      	ldr	r3, [pc, #160]	; (8008bd4 <SystemClock_Config+0xd8>)
 8008b34:	699b      	ldr	r3, [r3, #24]
 8008b36:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008b3a:	603b      	str	r3, [r7, #0]
 8008b3c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8008b3e:	bf00      	nop
 8008b40:	4b24      	ldr	r3, [pc, #144]	; (8008bd4 <SystemClock_Config+0xd8>)
 8008b42:	699b      	ldr	r3, [r3, #24]
 8008b44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008b48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008b4c:	d1f8      	bne.n	8008b40 <SystemClock_Config+0x44>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8008b4e:	2302      	movs	r3, #2
 8008b50:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8008b52:	2301      	movs	r3, #1
 8008b54:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008b56:	2340      	movs	r3, #64	; 0x40
 8008b58:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008b5a:	2302      	movs	r3, #2
 8008b5c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8008b62:	2304      	movs	r3, #4
 8008b64:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8008b66:	2318      	movs	r3, #24
 8008b68:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 125;
 8008b6e:	237d      	movs	r3, #125	; 0x7d
 8008b70:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8008b72:	2302      	movs	r3, #2
 8008b74:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8008b76:	230c      	movs	r3, #12
 8008b78:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008b82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b86:	4618      	mov	r0, r3
 8008b88:	f7fc fb10 	bl	80051ac <HAL_RCC_OscConfig>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d001      	beq.n	8008b96 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8008b92:	f000 f94d 	bl	8008e30 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008b96:	233f      	movs	r3, #63	; 0x3f
 8008b98:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008b9a:	2303      	movs	r3, #3
 8008b9c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8008ba2:	2308      	movs	r3, #8
 8008ba4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8008ba6:	2340      	movs	r3, #64	; 0x40
 8008ba8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8008baa:	2340      	movs	r3, #64	; 0x40
 8008bac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8008bae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bb2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8008bb4:	2340      	movs	r3, #64	; 0x40
 8008bb6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8008bb8:	1d3b      	adds	r3, r7, #4
 8008bba:	2102      	movs	r1, #2
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f7fc fea1 	bl	8005904 <HAL_RCC_ClockConfig>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d001      	beq.n	8008bcc <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8008bc8:	f000 f932 	bl	8008e30 <Error_Handler>
  }
}
 8008bcc:	bf00      	nop
 8008bce:	3770      	adds	r7, #112	; 0x70
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}
 8008bd4:	58024800 	.word	0x58024800

08008bd8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b082      	sub	sp, #8
 8008bdc:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8008bde:	4b1c      	ldr	r3, [pc, #112]	; (8008c50 <MX_CRC_Init+0x78>)
 8008be0:	4a1c      	ldr	r2, [pc, #112]	; (8008c54 <MX_CRC_Init+0x7c>)
 8008be2:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8008be4:	4b1a      	ldr	r3, [pc, #104]	; (8008c50 <MX_CRC_Init+0x78>)
 8008be6:	2200      	movs	r2, #0
 8008be8:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8008bea:	4b19      	ldr	r3, [pc, #100]	; (8008c50 <MX_CRC_Init+0x78>)
 8008bec:	2200      	movs	r2, #0
 8008bee:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8008bf0:	4b17      	ldr	r3, [pc, #92]	; (8008c50 <MX_CRC_Init+0x78>)
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8008bf6:	4b16      	ldr	r3, [pc, #88]	; (8008c50 <MX_CRC_Init+0x78>)
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8008bfc:	4b14      	ldr	r3, [pc, #80]	; (8008c50 <MX_CRC_Init+0x78>)
 8008bfe:	2201      	movs	r2, #1
 8008c00:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8008c02:	4813      	ldr	r0, [pc, #76]	; (8008c50 <MX_CRC_Init+0x78>)
 8008c04:	f7f9 f9dc 	bl	8001fc0 <HAL_CRC_Init>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d001      	beq.n	8008c12 <MX_CRC_Init+0x3a>
  {
    Error_Handler();
 8008c0e:	f000 f90f 	bl	8008e30 <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 8008c12:	4b0f      	ldr	r3, [pc, #60]	; (8008c50 <MX_CRC_Init+0x78>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	689a      	ldr	r2, [r3, #8]
 8008c18:	4b0d      	ldr	r3, [pc, #52]	; (8008c50 <MX_CRC_Init+0x78>)
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f042 0201 	orr.w	r2, r2, #1
 8008c20:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  __HAL_RCC_CRC_CLK_ENABLE();
 8008c22:	4b0d      	ldr	r3, [pc, #52]	; (8008c58 <MX_CRC_Init+0x80>)
 8008c24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008c28:	4a0b      	ldr	r2, [pc, #44]	; (8008c58 <MX_CRC_Init+0x80>)
 8008c2a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008c2e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008c32:	4b09      	ldr	r3, [pc, #36]	; (8008c58 <MX_CRC_Init+0x80>)
 8008c34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008c38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008c3c:	607b      	str	r3, [r7, #4]
 8008c3e:	687b      	ldr	r3, [r7, #4]
  HAL_CRC_MspInit(&hcrc);
 8008c40:	4803      	ldr	r0, [pc, #12]	; (8008c50 <MX_CRC_Init+0x78>)
 8008c42:	f000 f915 	bl	8008e70 <HAL_CRC_MspInit>

  /* USER CODE END CRC_Init 2 */

}
 8008c46:	bf00      	nop
 8008c48:	3708      	adds	r7, #8
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
 8008c4e:	bf00      	nop
 8008c50:	24000cf8 	.word	0x24000cf8
 8008c54:	58024c00 	.word	0x58024c00
 8008c58:	58024400 	.word	0x58024400

08008c5c <MX_SAI4_Init>:
  * @brief SAI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI4_Init(void)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI4_Init 1 */

  /* USER CODE END SAI4_Init 1 */

  /* USER CODE BEGIN SAI4_Init 2 */
  haudio_in_sai[PDM].Instance = AUDIO_IN_SAI_PDMx;
 8008c60:	4b38      	ldr	r3, [pc, #224]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008c62:	4a39      	ldr	r2, [pc, #228]	; (8008d48 <MX_SAI4_Init+0xec>)
 8008c64:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  haudio_in_sai[PDM].Init.Protocol = SAI_FREE_PROTOCOL;
 8008c68:	4b36      	ldr	r3, [pc, #216]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
  haudio_in_sai[PDM].Init.AudioMode = SAI_MODEMASTER_RX;
 8008c70:	4b34      	ldr	r3, [pc, #208]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008c72:	2201      	movs	r2, #1
 8008c74:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  haudio_in_sai[PDM].Init.DataSize = SAI_DATASIZE_16;
 8008c78:	4b32      	ldr	r3, [pc, #200]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008c7a:	2280      	movs	r2, #128	; 0x80
 8008c7c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  haudio_in_sai[PDM].Init.FirstBit = SAI_FIRSTBIT_MSB;
 8008c80:	4b30      	ldr	r3, [pc, #192]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008c82:	2200      	movs	r2, #0
 8008c84:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
  haudio_in_sai[PDM].Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8008c88:	4b2e      	ldr	r3, [pc, #184]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008c8a:	2200      	movs	r2, #0
 8008c8c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
  haudio_in_sai[PDM].Init.Synchro = SAI_ASYNCHRONOUS;
 8008c90:	4b2c      	ldr	r3, [pc, #176]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008c92:	2200      	movs	r2, #0
 8008c94:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  haudio_in_sai[PDM].Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8008c98:	4b2a      	ldr	r3, [pc, #168]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  haudio_in_sai[PDM].Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8008ca0:	4b28      	ldr	r3, [pc, #160]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  haudio_in_sai[PDM].Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8008ca8:	4b26      	ldr	r3, [pc, #152]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008caa:	2200      	movs	r2, #0
 8008cac:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  haudio_in_sai[PDM].Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8008cb0:	4b24      	ldr	r3, [pc, #144]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008cb2:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8008cb6:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  haudio_in_sai[PDM].Init.MonoStereoMode = SAI_STEREOMODE;
 8008cba:	4b22      	ldr	r3, [pc, #136]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008cbc:	2200      	movs	r2, #0
 8008cbe:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  haudio_in_sai[PDM].Init.CompandingMode = SAI_NOCOMPANDING;
 8008cc2:	4b20      	ldr	r3, [pc, #128]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

  haudio_in_sai[PDM].FrameInit.FrameLength = 16;
 8008cca:	4b1e      	ldr	r3, [pc, #120]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008ccc:	2210      	movs	r2, #16
 8008cce:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
  haudio_in_sai[PDM].FrameInit.ActiveFrameLength = 1;
 8008cd2:	4b1c      	ldr	r3, [pc, #112]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008cd4:	2201      	movs	r2, #1
 8008cd6:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  haudio_in_sai[PDM].FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8008cda:	4b1a      	ldr	r3, [pc, #104]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
  haudio_in_sai[PDM].FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8008ce2:	4b18      	ldr	r3, [pc, #96]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
  haudio_in_sai[PDM].FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8008cea:	4b16      	ldr	r3, [pc, #88]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008cec:	2200      	movs	r2, #0
 8008cee:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  haudio_in_sai[PDM].SlotInit.FirstBitOffset = 0;
 8008cf2:	4b14      	ldr	r3, [pc, #80]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  haudio_in_sai[PDM].SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8008cfa:	4b12      	ldr	r3, [pc, #72]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
  haudio_in_sai[PDM].SlotInit.SlotNumber = 0;
 8008d02:	4b10      	ldr	r3, [pc, #64]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008d04:	2200      	movs	r2, #0
 8008d06:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  haudio_in_sai[PDM].SlotInit.SlotActive = 0x0000FFFF;
 8008d0a:	4b0e      	ldr	r3, [pc, #56]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008d0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008d10:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  haudio_in_sai[PDM].Init.PdmInit.Activation = ENABLE;
 8008d14:	4b0b      	ldr	r3, [pc, #44]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008d16:	2201      	movs	r2, #1
 8008d18:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
  haudio_in_sai[PDM].Init.PdmInit.MicPairsNbr = 1;
 8008d1c:	4b09      	ldr	r3, [pc, #36]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008d1e:	2201      	movs	r2, #1
 8008d20:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  haudio_in_sai[PDM].Init.PdmInit.ClockEnable = SAI_PDM_CLOCK2_ENABLE;
 8008d24:	4b07      	ldr	r3, [pc, #28]	; (8008d44 <MX_SAI4_Init+0xe8>)
 8008d26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d2a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  if (HAL_SAI_Init(&haudio_in_sai[PDM]) != HAL_OK)
 8008d2e:	4807      	ldr	r0, [pc, #28]	; (8008d4c <MX_SAI4_Init+0xf0>)
 8008d30:	f7ff fb28 	bl	8008384 <HAL_SAI_Init>
 8008d34:	4603      	mov	r3, r0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d001      	beq.n	8008d3e <MX_SAI4_Init+0xe2>
  {
    Error_Handler();
 8008d3a:	f000 f879 	bl	8008e30 <Error_Handler>
  }


}
 8008d3e:	bf00      	nop
 8008d40:	bd80      	pop	{r7, pc}
 8008d42:	bf00      	nop
 8008d44:	24000538 	.word	0x24000538
 8008d48:	58005404 	.word	0x58005404
 8008d4c:	240005d0 	.word	0x240005d0

08008d50 <MX_BDMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_BDMA_Init(void)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b082      	sub	sp, #8
 8008d54:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 8008d56:	4b11      	ldr	r3, [pc, #68]	; (8008d9c <MX_BDMA_Init+0x4c>)
 8008d58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008d5c:	4a0f      	ldr	r2, [pc, #60]	; (8008d9c <MX_BDMA_Init+0x4c>)
 8008d5e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008d62:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008d66:	4b0d      	ldr	r3, [pc, #52]	; (8008d9c <MX_BDMA_Init+0x4c>)
 8008d68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008d6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008d70:	607b      	str	r3, [r7, #4]
 8008d72:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMAMUX2_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX2_OVR_IRQn, 0, 0);
 8008d74:	2200      	movs	r2, #0
 8008d76:	2100      	movs	r1, #0
 8008d78:	2080      	movs	r0, #128	; 0x80
 8008d7a:	f7f9 f8ec 	bl	8001f56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX2_OVR_IRQn);
 8008d7e:	2080      	movs	r0, #128	; 0x80
 8008d80:	f7f9 f903 	bl	8001f8a <HAL_NVIC_EnableIRQ>
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 0, 0);
 8008d84:	2200      	movs	r2, #0
 8008d86:	2100      	movs	r1, #0
 8008d88:	2081      	movs	r0, #129	; 0x81
 8008d8a:	f7f9 f8e4 	bl	8001f56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 8008d8e:	2081      	movs	r0, #129	; 0x81
 8008d90:	f7f9 f8fb 	bl	8001f8a <HAL_NVIC_EnableIRQ>

}
 8008d94:	bf00      	nop
 8008d96:	3708      	adds	r7, #8
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}
 8008d9c:	58024400 	.word	0x58024400

08008da0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b085      	sub	sp, #20
 8008da4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008da6:	4b21      	ldr	r3, [pc, #132]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008da8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008dac:	4a1f      	ldr	r2, [pc, #124]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008dae:	f043 0301 	orr.w	r3, r3, #1
 8008db2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008db6:	4b1d      	ldr	r3, [pc, #116]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008db8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008dbc:	f003 0301 	and.w	r3, r3, #1
 8008dc0:	60fb      	str	r3, [r7, #12]
 8008dc2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8008dc4:	4b19      	ldr	r3, [pc, #100]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008dc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008dca:	4a18      	ldr	r2, [pc, #96]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008dcc:	f043 0310 	orr.w	r3, r3, #16
 8008dd0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008dd4:	4b15      	ldr	r3, [pc, #84]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008dd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008dda:	f003 0310 	and.w	r3, r3, #16
 8008dde:	60bb      	str	r3, [r7, #8]
 8008de0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008de2:	4b12      	ldr	r3, [pc, #72]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008de4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008de8:	4a10      	ldr	r2, [pc, #64]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008dea:	f043 0308 	orr.w	r3, r3, #8
 8008dee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008df2:	4b0e      	ldr	r3, [pc, #56]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008df4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008df8:	f003 0308 	and.w	r3, r3, #8
 8008dfc:	607b      	str	r3, [r7, #4]
 8008dfe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8008e00:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008e02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008e06:	4a09      	ldr	r2, [pc, #36]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008e08:	f043 0320 	orr.w	r3, r3, #32
 8008e0c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008e10:	4b06      	ldr	r3, [pc, #24]	; (8008e2c <MX_GPIO_Init+0x8c>)
 8008e12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008e16:	f003 0320 	and.w	r3, r3, #32
 8008e1a:	603b      	str	r3, [r7, #0]
 8008e1c:	683b      	ldr	r3, [r7, #0]

}
 8008e1e:	bf00      	nop
 8008e20:	3714      	adds	r7, #20
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	58024400 	.word	0x58024400

08008e30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008e30:	b480      	push	{r7}
 8008e32:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8008e34:	b672      	cpsid	i
}
 8008e36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008e38:	e7fe      	b.n	8008e38 <Error_Handler+0x8>
	...

08008e3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008e3c:	b480      	push	{r7}
 8008e3e:	b083      	sub	sp, #12
 8008e40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008e42:	4b0a      	ldr	r3, [pc, #40]	; (8008e6c <HAL_MspInit+0x30>)
 8008e44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008e48:	4a08      	ldr	r2, [pc, #32]	; (8008e6c <HAL_MspInit+0x30>)
 8008e4a:	f043 0302 	orr.w	r3, r3, #2
 8008e4e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8008e52:	4b06      	ldr	r3, [pc, #24]	; (8008e6c <HAL_MspInit+0x30>)
 8008e54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8008e58:	f003 0302 	and.w	r3, r3, #2
 8008e5c:	607b      	str	r3, [r7, #4]
 8008e5e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008e60:	bf00      	nop
 8008e62:	370c      	adds	r7, #12
 8008e64:	46bd      	mov	sp, r7
 8008e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6a:	4770      	bx	lr
 8008e6c:	58024400 	.word	0x58024400

08008e70 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b085      	sub	sp, #20
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a0b      	ldr	r2, [pc, #44]	; (8008eac <HAL_CRC_MspInit+0x3c>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d10e      	bne.n	8008ea0 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8008e82:	4b0b      	ldr	r3, [pc, #44]	; (8008eb0 <HAL_CRC_MspInit+0x40>)
 8008e84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008e88:	4a09      	ldr	r2, [pc, #36]	; (8008eb0 <HAL_CRC_MspInit+0x40>)
 8008e8a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008e8e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8008e92:	4b07      	ldr	r3, [pc, #28]	; (8008eb0 <HAL_CRC_MspInit+0x40>)
 8008e94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8008e98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008e9c:	60fb      	str	r3, [r7, #12]
 8008e9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8008ea0:	bf00      	nop
 8008ea2:	3714      	adds	r7, #20
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr
 8008eac:	58024c00 	.word	0x58024c00
 8008eb0:	58024400 	.word	0x58024400

08008eb4 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8008eb4:	b580      	push	{r7, lr}
 8008eb6:	b0b0      	sub	sp, #192	; 0xc0
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008ebc:	f107 030c 	add.w	r3, r7, #12
 8008ec0:	22b4      	movs	r2, #180	; 0xb4
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f002 f973 	bl	800b1b0 <memset>
  if(DFSDM1_Init == 0)
 8008eca:	4b15      	ldr	r3, [pc, #84]	; (8008f20 <HAL_DFSDM_ChannelMspInit+0x6c>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d122      	bne.n	8008f18 <HAL_DFSDM_ChannelMspInit+0x64>
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 8008ed2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ed6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_D2PCLK1;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008edc:	f107 030c 	add.w	r3, r7, #12
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	f7fd f86f 	bl	8005fc4 <HAL_RCCEx_PeriphCLKConfig>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d001      	beq.n	8008ef0 <HAL_DFSDM_ChannelMspInit+0x3c>
    {
      Error_Handler();
 8008eec:	f7ff ffa0 	bl	8008e30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 8008ef0:	4b0c      	ldr	r3, [pc, #48]	; (8008f24 <HAL_DFSDM_ChannelMspInit+0x70>)
 8008ef2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008ef6:	4a0b      	ldr	r2, [pc, #44]	; (8008f24 <HAL_DFSDM_ChannelMspInit+0x70>)
 8008ef8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008efc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8008f00:	4b08      	ldr	r3, [pc, #32]	; (8008f24 <HAL_DFSDM_ChannelMspInit+0x70>)
 8008f02:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008f06:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008f0a:	60bb      	str	r3, [r7, #8]
 8008f0c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8008f0e:	4b04      	ldr	r3, [pc, #16]	; (8008f20 <HAL_DFSDM_ChannelMspInit+0x6c>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	3301      	adds	r3, #1
 8008f14:	4a02      	ldr	r2, [pc, #8]	; (8008f20 <HAL_DFSDM_ChannelMspInit+0x6c>)
 8008f16:	6013      	str	r3, [r2, #0]
  }

}
 8008f18:	bf00      	nop
 8008f1a:	37c0      	adds	r7, #192	; 0xc0
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}
 8008f20:	24000a04 	.word	0x24000a04
 8008f24:	58024400 	.word	0x58024400

08008f28 <HAL_SAI_MspInit>:

static uint32_t SAI1_client =0;
static uint32_t SAI4_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b0ba      	sub	sp, #232	; 0xe8
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008f30:	f107 0310 	add.w	r3, r7, #16
 8008f34:	22b4      	movs	r2, #180	; 0xb4
 8008f36:	2100      	movs	r1, #0
 8008f38:	4618      	mov	r0, r3
 8008f3a:	f002 f939 	bl	800b1b0 <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_B)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4aa9      	ldr	r2, [pc, #676]	; (80091e8 <HAL_SAI_MspInit+0x2c0>)
 8008f44:	4293      	cmp	r3, r2
 8008f46:	f040 80a5 	bne.w	8009094 <HAL_SAI_MspInit+0x16c>
    {
      /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 8008f4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008f4e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 8008f50:	2300      	movs	r3, #0
 8008f52:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008f54:	f107 0310 	add.w	r3, r7, #16
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f7fd f833 	bl	8005fc4 <HAL_RCCEx_PeriphCLKConfig>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d001      	beq.n	8008f68 <HAL_SAI_MspInit+0x40>
    {
      Error_Handler();
 8008f64:	f7ff ff64 	bl	8008e30 <Error_Handler>
    }

      if (SAI1_client == 0)
 8008f68:	4ba0      	ldr	r3, [pc, #640]	; (80091ec <HAL_SAI_MspInit+0x2c4>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d10e      	bne.n	8008f8e <HAL_SAI_MspInit+0x66>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8008f70:	4b9f      	ldr	r3, [pc, #636]	; (80091f0 <HAL_SAI_MspInit+0x2c8>)
 8008f72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008f76:	4a9e      	ldr	r2, [pc, #632]	; (80091f0 <HAL_SAI_MspInit+0x2c8>)
 8008f78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008f7c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8008f80:	4b9b      	ldr	r3, [pc, #620]	; (80091f0 <HAL_SAI_MspInit+0x2c8>)
 8008f82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8008f86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f8a:	60fb      	str	r3, [r7, #12]
 8008f8c:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8008f8e:	4b97      	ldr	r3, [pc, #604]	; (80091ec <HAL_SAI_MspInit+0x2c4>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	3301      	adds	r3, #1
 8008f94:	4a95      	ldr	r2, [pc, #596]	; (80091ec <HAL_SAI_MspInit+0x2c4>)
 8008f96:	6013      	str	r3, [r2, #0]
    PE3     ------> SAI1_SD_B
    PF8     ------> SAI1_SCK_B
    PF7     ------> SAI1_MCLK_B
    PF9     ------> SAI1_FS_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8008f98:	2308      	movs	r3, #8
 8008f9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f9e:	2302      	movs	r3, #2
 8008fa0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008faa:	2300      	movs	r3, #0
 8008fac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8008fb0:	2306      	movs	r3, #6
 8008fb2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008fb6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8008fba:	4619      	mov	r1, r3
 8008fbc:	488d      	ldr	r0, [pc, #564]	; (80091f4 <HAL_SAI_MspInit+0x2cc>)
 8008fbe:	f7fb fed9 	bl	8004d74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_9;
 8008fc2:	f44f 7360 	mov.w	r3, #896	; 0x380
 8008fc6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008fca:	2302      	movs	r3, #2
 8008fcc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8008fdc:	2306      	movs	r3, #6
 8008fde:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008fe2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8008fe6:	4619      	mov	r1, r3
 8008fe8:	4883      	ldr	r0, [pc, #524]	; (80091f8 <HAL_SAI_MspInit+0x2d0>)
 8008fea:	f7fb fec3 	bl	8004d74 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 8008fee:	4b83      	ldr	r3, [pc, #524]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8008ff0:	4a83      	ldr	r2, [pc, #524]	; (8009200 <HAL_SAI_MspInit+0x2d8>)
 8008ff2:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 8008ff4:	4b81      	ldr	r3, [pc, #516]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8008ff6:	2258      	movs	r2, #88	; 0x58
 8008ff8:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008ffa:	4b80      	ldr	r3, [pc, #512]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8008ffc:	2240      	movs	r2, #64	; 0x40
 8008ffe:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8009000:	4b7e      	ldr	r3, [pc, #504]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8009002:	2200      	movs	r2, #0
 8009004:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8009006:	4b7d      	ldr	r3, [pc, #500]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8009008:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800900c:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800900e:	4b7b      	ldr	r3, [pc, #492]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8009010:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009014:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8009016:	4b79      	ldr	r3, [pc, #484]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8009018:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800901c:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 800901e:	4b77      	ldr	r3, [pc, #476]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8009020:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009024:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 8009026:	4b75      	ldr	r3, [pc, #468]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8009028:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800902c:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800902e:	4b73      	ldr	r3, [pc, #460]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8009030:	2200      	movs	r2, #0
 8009032:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8009034:	4871      	ldr	r0, [pc, #452]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8009036:	f7f9 faed 	bl	8002614 <HAL_DMA_Init>
 800903a:	4603      	mov	r3, r0
 800903c:	2b00      	cmp	r3, #0
 800903e:	d001      	beq.n	8009044 <HAL_SAI_MspInit+0x11c>
    {
      Error_Handler();
 8009040:	f7ff fef6 	bl	8008e30 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8009044:	2306      	movs	r3, #6
 8009046:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 800904a:	2300      	movs	r3, #0
 800904c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    pSyncConfig.SyncEnable = DISABLE;
 8009050:	2300      	movs	r3, #0
 8009052:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
    pSyncConfig.EventEnable = ENABLE;
 8009056:	2301      	movs	r3, #1
 8009058:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
    pSyncConfig.RequestNumber = 1;
 800905c:	2301      	movs	r3, #1
 800905e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    if (HAL_DMAEx_ConfigMuxSync(&hdma_sai1_b, &pSyncConfig) != HAL_OK)
 8009062:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8009066:	4619      	mov	r1, r3
 8009068:	4864      	ldr	r0, [pc, #400]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 800906a:	f7fb fd6b 	bl	8004b44 <HAL_DMAEx_ConfigMuxSync>
 800906e:	4603      	mov	r3, r0
 8009070:	2b00      	cmp	r3, #0
 8009072:	d001      	beq.n	8009078 <HAL_SAI_MspInit+0x150>
    {
      Error_Handler();
 8009074:	f7ff fedc 	bl	8008e30 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_b);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	4a60      	ldr	r2, [pc, #384]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 800907c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8009080:	4a5e      	ldr	r2, [pc, #376]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	4a5c      	ldr	r2, [pc, #368]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 800908a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800908e:	4a5b      	ldr	r2, [pc, #364]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6393      	str	r3, [r2, #56]	; 0x38
    }
/* SAI4 */
    if(hsai->Instance==SAI4_Block_A)
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4a5a      	ldr	r2, [pc, #360]	; (8009204 <HAL_SAI_MspInit+0x2dc>)
 800909a:	4293      	cmp	r3, r2
 800909c:	f040 80a0 	bne.w	80091e0 <HAL_SAI_MspInit+0x2b8>
    {
    /* Peripheral clock enable */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI4A;
 80090a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090a4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Sai4AClockSelection = RCC_SAI4ACLKSOURCE_PLL;
 80090a6:	2300      	movs	r3, #0
 80090a8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80090ac:	f107 0310 	add.w	r3, r7, #16
 80090b0:	4618      	mov	r0, r3
 80090b2:	f7fc ff87 	bl	8005fc4 <HAL_RCCEx_PeriphCLKConfig>
 80090b6:	4603      	mov	r3, r0
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d001      	beq.n	80090c0 <HAL_SAI_MspInit+0x198>
    {
      Error_Handler();
 80090bc:	f7ff feb8 	bl	8008e30 <Error_Handler>
    }

    if (SAI4_client == 0)
 80090c0:	4b51      	ldr	r3, [pc, #324]	; (8009208 <HAL_SAI_MspInit+0x2e0>)
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d10e      	bne.n	80090e6 <HAL_SAI_MspInit+0x1be>
    {
       __HAL_RCC_SAI4_CLK_ENABLE();
 80090c8:	4b49      	ldr	r3, [pc, #292]	; (80091f0 <HAL_SAI_MspInit+0x2c8>)
 80090ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80090ce:	4a48      	ldr	r2, [pc, #288]	; (80091f0 <HAL_SAI_MspInit+0x2c8>)
 80090d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80090d4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80090d8:	4b45      	ldr	r3, [pc, #276]	; (80091f0 <HAL_SAI_MspInit+0x2c8>)
 80090da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80090de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80090e2:	60bb      	str	r3, [r7, #8]
 80090e4:	68bb      	ldr	r3, [r7, #8]
    }
    SAI4_client ++;
 80090e6:	4b48      	ldr	r3, [pc, #288]	; (8009208 <HAL_SAI_MspInit+0x2e0>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	3301      	adds	r3, #1
 80090ec:	4a46      	ldr	r2, [pc, #280]	; (8009208 <HAL_SAI_MspInit+0x2e0>)
 80090ee:	6013      	str	r3, [r2, #0]
    /**SAI4_A_Block_A GPIO Configuration
    PE4     ------> SAI4_D2
    PE5     ------> SAI4_CK2
    PD6     ------> SAI4_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80090f0:	2330      	movs	r3, #48	; 0x30
 80090f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090f6:	2302      	movs	r3, #2
 80090f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090fc:	2300      	movs	r3, #0
 80090fe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009102:	2300      	movs	r3, #0
 8009104:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 8009108:	230a      	movs	r3, #10
 800910a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800910e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8009112:	4619      	mov	r1, r3
 8009114:	4837      	ldr	r0, [pc, #220]	; (80091f4 <HAL_SAI_MspInit+0x2cc>)
 8009116:	f7fb fe2d 	bl	8004d74 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800911a:	2340      	movs	r3, #64	; 0x40
 800911c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009120:	2302      	movs	r3, #2
 8009122:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009126:	2300      	movs	r3, #0
 8009128:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800912c:	2300      	movs	r3, #0
 800912e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF1_SAI4;
 8009132:	2301      	movs	r3, #1
 8009134:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009138:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800913c:	4619      	mov	r1, r3
 800913e:	4833      	ldr	r0, [pc, #204]	; (800920c <HAL_SAI_MspInit+0x2e4>)
 8009140:	f7fb fe18 	bl	8004d74 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai4_a.Instance = BDMA_Channel0;
 8009144:	4b32      	ldr	r3, [pc, #200]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 8009146:	4a33      	ldr	r2, [pc, #204]	; (8009214 <HAL_SAI_MspInit+0x2ec>)
 8009148:	601a      	str	r2, [r3, #0]
    hdma_sai4_a.Init.Request = BDMA_REQUEST_SAI4_A;
 800914a:	4b31      	ldr	r3, [pc, #196]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 800914c:	220f      	movs	r2, #15
 800914e:	605a      	str	r2, [r3, #4]
    hdma_sai4_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009150:	4b2f      	ldr	r3, [pc, #188]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 8009152:	2200      	movs	r2, #0
 8009154:	609a      	str	r2, [r3, #8]
    hdma_sai4_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8009156:	4b2e      	ldr	r3, [pc, #184]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 8009158:	2200      	movs	r2, #0
 800915a:	60da      	str	r2, [r3, #12]
    hdma_sai4_a.Init.MemInc = DMA_MINC_ENABLE;
 800915c:	4b2c      	ldr	r3, [pc, #176]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 800915e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009162:	611a      	str	r2, [r3, #16]
    hdma_sai4_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009164:	4b2a      	ldr	r3, [pc, #168]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 8009166:	2200      	movs	r2, #0
 8009168:	615a      	str	r2, [r3, #20]
    hdma_sai4_a.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800916a:	4b29      	ldr	r3, [pc, #164]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 800916c:	2200      	movs	r2, #0
 800916e:	619a      	str	r2, [r3, #24]
    hdma_sai4_a.Init.Mode = DMA_CIRCULAR;
 8009170:	4b27      	ldr	r3, [pc, #156]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 8009172:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009176:	61da      	str	r2, [r3, #28]
    hdma_sai4_a.Init.Priority = DMA_PRIORITY_HIGH;
 8009178:	4b25      	ldr	r3, [pc, #148]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 800917a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800917e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai4_a) != HAL_OK)
 8009180:	4823      	ldr	r0, [pc, #140]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 8009182:	f7f9 fa47 	bl	8002614 <HAL_DMA_Init>
 8009186:	4603      	mov	r3, r0
 8009188:	2b00      	cmp	r3, #0
 800918a:	d001      	beq.n	8009190 <HAL_SAI_MspInit+0x268>
    {
      Error_Handler();
 800918c:	f7ff fe50 	bl	8008e30 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX2_SYNC_EXTI0;
 8009190:	230e      	movs	r3, #14
 8009192:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8009196:	2300      	movs	r3, #0
 8009198:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    pSyncConfig.SyncEnable = DISABLE;
 800919c:	2300      	movs	r3, #0
 800919e:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
    pSyncConfig.EventEnable = ENABLE;
 80091a2:	2301      	movs	r3, #1
 80091a4:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
    pSyncConfig.RequestNumber = 1;
 80091a8:	2301      	movs	r3, #1
 80091aa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    if (HAL_DMAEx_ConfigMuxSync(&hdma_sai4_a, &pSyncConfig) != HAL_OK)
 80091ae:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80091b2:	4619      	mov	r1, r3
 80091b4:	4816      	ldr	r0, [pc, #88]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 80091b6:	f7fb fcc5 	bl	8004b44 <HAL_DMAEx_ConfigMuxSync>
 80091ba:	4603      	mov	r3, r0
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d001      	beq.n	80091c4 <HAL_SAI_MspInit+0x29c>
    {
      Error_Handler();
 80091c0:	f7ff fe36 	bl	8008e30 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai4_a);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	4a12      	ldr	r2, [pc, #72]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 80091c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 80091cc:	4a10      	ldr	r2, [pc, #64]	; (8009210 <HAL_SAI_MspInit+0x2e8>)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6393      	str	r3, [r2, #56]	; 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_b);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	4a09      	ldr	r2, [pc, #36]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 80091d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80091da:	4a08      	ldr	r2, [pc, #32]	; (80091fc <HAL_SAI_MspInit+0x2d4>)
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6393      	str	r3, [r2, #56]	; 0x38

    }
}
 80091e0:	bf00      	nop
 80091e2:	37e8      	adds	r7, #232	; 0xe8
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}
 80091e8:	40015824 	.word	0x40015824
 80091ec:	24000a08 	.word	0x24000a08
 80091f0:	58024400 	.word	0x58024400
 80091f4:	58021000 	.word	0x58021000
 80091f8:	58021400 	.word	0x58021400
 80091fc:	24000ec4 	.word	0x24000ec4
 8009200:	40020028 	.word	0x40020028
 8009204:	58005404 	.word	0x58005404
 8009208:	24000a0c 	.word	0x24000a0c
 800920c:	58020c00 	.word	0x58020c00
 8009210:	24000e4c 	.word	0x24000e4c
 8009214:	58025408 	.word	0x58025408

08009218 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009218:	b480      	push	{r7}
 800921a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800921c:	e7fe      	b.n	800921c <NMI_Handler+0x4>

0800921e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800921e:	b480      	push	{r7}
 8009220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009222:	e7fe      	b.n	8009222 <HardFault_Handler+0x4>

08009224 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009224:	b480      	push	{r7}
 8009226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009228:	e7fe      	b.n	8009228 <MemManage_Handler+0x4>

0800922a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800922a:	b480      	push	{r7}
 800922c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800922e:	e7fe      	b.n	800922e <BusFault_Handler+0x4>

08009230 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009230:	b480      	push	{r7}
 8009232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009234:	e7fe      	b.n	8009234 <UsageFault_Handler+0x4>

08009236 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009236:	b480      	push	{r7}
 8009238:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800923a:	bf00      	nop
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr

08009244 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009244:	b480      	push	{r7}
 8009246:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009248:	bf00      	nop
 800924a:	46bd      	mov	sp, r7
 800924c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009250:	4770      	bx	lr

08009252 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009252:	b480      	push	{r7}
 8009254:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009256:	bf00      	nop
 8009258:	46bd      	mov	sp, r7
 800925a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925e:	4770      	bx	lr

08009260 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009264:	f7f8 fd7c 	bl	8001d60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009268:	bf00      	nop
 800926a:	bd80      	pop	{r7, pc}

0800926c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 8009270:	4802      	ldr	r0, [pc, #8]	; (800927c <DMA1_Stream1_IRQHandler+0x10>)
 8009272:	f7fa f949 	bl	8003508 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8009276:	bf00      	nop
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	24000ec4 	.word	0x24000ec4

08009280 <DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX1 overrun interrupt.
  */
void DMAMUX1_OVR_IRQHandler(void)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMAMUX1_OVR_IRQn 0 */
  // Handle DMA1_Stream1
  HAL_DMAEx_MUX_IRQHandler(&hdma_sai1_b);
 8009284:	4802      	ldr	r0, [pc, #8]	; (8009290 <DMAMUX1_OVR_IRQHandler+0x10>)
 8009286:	f7fb fd23 	bl	8004cd0 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMAMUX1_OVR_IRQn 1 */
}
 800928a:	bf00      	nop
 800928c:	bd80      	pop	{r7, pc}
 800928e:	bf00      	nop
 8009290:	24000ec4 	.word	0x24000ec4

08009294 <DMAMUX2_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX2 overrun interrupt.
  */
void DMAMUX2_OVR_IRQHandler(void)
{
 8009294:	b580      	push	{r7, lr}
 8009296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX2_OVR_IRQn 0 */

  /* USER CODE END DMAMUX2_OVR_IRQn 0 */
  // Handle BDMA_Channel0
  HAL_DMAEx_MUX_IRQHandler(&hdma_sai4_a);
 8009298:	4802      	ldr	r0, [pc, #8]	; (80092a4 <DMAMUX2_OVR_IRQHandler+0x10>)
 800929a:	f7fb fd19 	bl	8004cd0 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX2_OVR_IRQn 1 */

  /* USER CODE END DMAMUX2_OVR_IRQn 1 */
}
 800929e:	bf00      	nop
 80092a0:	bd80      	pop	{r7, pc}
 80092a2:	bf00      	nop
 80092a4:	24000e4c 	.word	0x24000e4c

080092a8 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  //HAL_DMA_IRQHandler(&hdma_sai4_a);
  BSP_AUDIO_IN_IRQHandler(1U, AUDIO_IN_DEVICE_DIGITAL_MIC1);
 80092ac:	2110      	movs	r1, #16
 80092ae:	2001      	movs	r0, #1
 80092b0:	f7f8 f9de 	bl	8001670 <BSP_AUDIO_IN_IRQHandler>
  BSP_LED_On(LED1);
 80092b4:	2000      	movs	r0, #0
 80092b6:	f7f7 f889 	bl	80003cc <BSP_LED_On>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 80092ba:	bf00      	nop
 80092bc:	bd80      	pop	{r7, pc}
	...

080092c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80092c0:	b480      	push	{r7}
 80092c2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80092c4:	4b32      	ldr	r3, [pc, #200]	; (8009390 <SystemInit+0xd0>)
 80092c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092ca:	4a31      	ldr	r2, [pc, #196]	; (8009390 <SystemInit+0xd0>)
 80092cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80092d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80092d4:	4b2f      	ldr	r3, [pc, #188]	; (8009394 <SystemInit+0xd4>)
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f003 030f 	and.w	r3, r3, #15
 80092dc:	2b06      	cmp	r3, #6
 80092de:	d807      	bhi.n	80092f0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80092e0:	4b2c      	ldr	r3, [pc, #176]	; (8009394 <SystemInit+0xd4>)
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	f023 030f 	bic.w	r3, r3, #15
 80092e8:	4a2a      	ldr	r2, [pc, #168]	; (8009394 <SystemInit+0xd4>)
 80092ea:	f043 0307 	orr.w	r3, r3, #7
 80092ee:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80092f0:	4b29      	ldr	r3, [pc, #164]	; (8009398 <SystemInit+0xd8>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	4a28      	ldr	r2, [pc, #160]	; (8009398 <SystemInit+0xd8>)
 80092f6:	f043 0301 	orr.w	r3, r3, #1
 80092fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80092fc:	4b26      	ldr	r3, [pc, #152]	; (8009398 <SystemInit+0xd8>)
 80092fe:	2200      	movs	r2, #0
 8009300:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8009302:	4b25      	ldr	r3, [pc, #148]	; (8009398 <SystemInit+0xd8>)
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	4924      	ldr	r1, [pc, #144]	; (8009398 <SystemInit+0xd8>)
 8009308:	4b24      	ldr	r3, [pc, #144]	; (800939c <SystemInit+0xdc>)
 800930a:	4013      	ands	r3, r2
 800930c:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800930e:	4b21      	ldr	r3, [pc, #132]	; (8009394 <SystemInit+0xd4>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f003 0308 	and.w	r3, r3, #8
 8009316:	2b00      	cmp	r3, #0
 8009318:	d007      	beq.n	800932a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800931a:	4b1e      	ldr	r3, [pc, #120]	; (8009394 <SystemInit+0xd4>)
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	f023 030f 	bic.w	r3, r3, #15
 8009322:	4a1c      	ldr	r2, [pc, #112]	; (8009394 <SystemInit+0xd4>)
 8009324:	f043 0307 	orr.w	r3, r3, #7
 8009328:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800932a:	4b1b      	ldr	r3, [pc, #108]	; (8009398 <SystemInit+0xd8>)
 800932c:	2200      	movs	r2, #0
 800932e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8009330:	4b19      	ldr	r3, [pc, #100]	; (8009398 <SystemInit+0xd8>)
 8009332:	2200      	movs	r2, #0
 8009334:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8009336:	4b18      	ldr	r3, [pc, #96]	; (8009398 <SystemInit+0xd8>)
 8009338:	2200      	movs	r2, #0
 800933a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800933c:	4b16      	ldr	r3, [pc, #88]	; (8009398 <SystemInit+0xd8>)
 800933e:	4a18      	ldr	r2, [pc, #96]	; (80093a0 <SystemInit+0xe0>)
 8009340:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8009342:	4b15      	ldr	r3, [pc, #84]	; (8009398 <SystemInit+0xd8>)
 8009344:	4a17      	ldr	r2, [pc, #92]	; (80093a4 <SystemInit+0xe4>)
 8009346:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8009348:	4b13      	ldr	r3, [pc, #76]	; (8009398 <SystemInit+0xd8>)
 800934a:	4a17      	ldr	r2, [pc, #92]	; (80093a8 <SystemInit+0xe8>)
 800934c:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800934e:	4b12      	ldr	r3, [pc, #72]	; (8009398 <SystemInit+0xd8>)
 8009350:	2200      	movs	r2, #0
 8009352:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8009354:	4b10      	ldr	r3, [pc, #64]	; (8009398 <SystemInit+0xd8>)
 8009356:	4a14      	ldr	r2, [pc, #80]	; (80093a8 <SystemInit+0xe8>)
 8009358:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800935a:	4b0f      	ldr	r3, [pc, #60]	; (8009398 <SystemInit+0xd8>)
 800935c:	2200      	movs	r2, #0
 800935e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8009360:	4b0d      	ldr	r3, [pc, #52]	; (8009398 <SystemInit+0xd8>)
 8009362:	4a11      	ldr	r2, [pc, #68]	; (80093a8 <SystemInit+0xe8>)
 8009364:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8009366:	4b0c      	ldr	r3, [pc, #48]	; (8009398 <SystemInit+0xd8>)
 8009368:	2200      	movs	r2, #0
 800936a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800936c:	4b0a      	ldr	r3, [pc, #40]	; (8009398 <SystemInit+0xd8>)
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a09      	ldr	r2, [pc, #36]	; (8009398 <SystemInit+0xd8>)
 8009372:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009376:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8009378:	4b07      	ldr	r3, [pc, #28]	; (8009398 <SystemInit+0xd8>)
 800937a:	2200      	movs	r2, #0
 800937c:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800937e:	4b0b      	ldr	r3, [pc, #44]	; (80093ac <SystemInit+0xec>)
 8009380:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8009384:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 8009386:	bf00      	nop
 8009388:	46bd      	mov	sp, r7
 800938a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938e:	4770      	bx	lr
 8009390:	e000ed00 	.word	0xe000ed00
 8009394:	52002000 	.word	0x52002000
 8009398:	58024400 	.word	0x58024400
 800939c:	eaf6ed7f 	.word	0xeaf6ed7f
 80093a0:	02020200 	.word	0x02020200
 80093a4:	01ff0000 	.word	0x01ff0000
 80093a8:	01010280 	.word	0x01010280
 80093ac:	52004000 	.word	0x52004000

080093b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80093b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80093e8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80093b4:	f7ff ff84 	bl	80092c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80093b8:	480c      	ldr	r0, [pc, #48]	; (80093ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80093ba:	490d      	ldr	r1, [pc, #52]	; (80093f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80093bc:	4a0d      	ldr	r2, [pc, #52]	; (80093f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80093be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80093c0:	e002      	b.n	80093c8 <LoopCopyDataInit>

080093c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80093c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80093c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80093c6:	3304      	adds	r3, #4

080093c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80093c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80093ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80093cc:	d3f9      	bcc.n	80093c2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80093ce:	4a0a      	ldr	r2, [pc, #40]	; (80093f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80093d0:	4c0a      	ldr	r4, [pc, #40]	; (80093fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80093d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80093d4:	e001      	b.n	80093da <LoopFillZerobss>

080093d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80093d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80093d8:	3204      	adds	r2, #4

080093da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80093da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80093dc:	d3fb      	bcc.n	80093d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80093de:	f001 fec3 	bl	800b168 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80093e2:	f7ff fb56 	bl	8008a92 <main>
  bx  lr
 80093e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80093e8:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80093ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80093f0:	2400047c 	.word	0x2400047c
  ldr r2, =_sidata
 80093f4:	0800b8a8 	.word	0x0800b8a8
  ldr r2, =_sbss
 80093f8:	2400047c 	.word	0x2400047c
  ldr r4, =_ebss
 80093fc:	24000f3c 	.word	0x24000f3c

08009400 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8009400:	e7fe      	b.n	8009400 <ADC3_IRQHandler>
	...

08009404 <D16_GENERIC>:
 8009404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009408:	b089      	sub	sp, #36	; 0x24
 800940a:	6993      	ldr	r3, [r2, #24]
 800940c:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800940e:	9103      	str	r1, [sp, #12]
 8009410:	9307      	str	r3, [sp, #28]
 8009412:	69d3      	ldr	r3, [r2, #28]
 8009414:	e9d2 c102 	ldrd	ip, r1, [r2, #8]
 8009418:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 800941c:	9106      	str	r1, [sp, #24]
 800941e:	e9d2 810c 	ldrd	r8, r1, [r2, #48]	; 0x30
 8009422:	2d00      	cmp	r5, #0
 8009424:	d063      	beq.n	80094ee <D16_GENERIC+0xea>
 8009426:	f001 0520 	and.w	r5, r1, #32
 800942a:	f001 0110 	and.w	r1, r1, #16
 800942e:	f8df e0e0 	ldr.w	lr, [pc, #224]	; 8009510 <D16_GENERIC+0x10c>
 8009432:	46c1      	mov	r9, r8
 8009434:	9104      	str	r1, [sp, #16]
 8009436:	2100      	movs	r1, #0
 8009438:	9505      	str	r5, [sp, #20]
 800943a:	e04d      	b.n	80094d8 <D16_GENERIC+0xd4>
 800943c:	5d87      	ldrb	r7, [r0, r6]
 800943e:	7805      	ldrb	r5, [r0, #0]
 8009440:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 8009444:	eb05 2707 	add.w	r7, r5, r7, lsl #8
 8009448:	b2fe      	uxtb	r6, r7
 800944a:	f3c7 2707 	ubfx	r7, r7, #8, #8
 800944e:	f85e 5026 	ldr.w	r5, [lr, r6, lsl #2]
 8009452:	f85e 6027 	ldr.w	r6, [lr, r7, lsl #2]
 8009456:	441d      	add	r5, r3
 8009458:	eb06 2395 	add.w	r3, r6, r5, lsr #10
 800945c:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009460:	f3c3 0609 	ubfx	r6, r3, #0, #10
 8009464:	0a9b      	lsrs	r3, r3, #10
 8009466:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 800946a:	4d27      	ldr	r5, [pc, #156]	; (8009508 <D16_GENERIC+0x104>)
 800946c:	fb26 c505 	smlad	r5, r6, r5, ip
 8009470:	4f26      	ldr	r7, [pc, #152]	; (800950c <D16_GENERIC+0x108>)
 8009472:	fb26 fc07 	smuad	ip, r6, r7
 8009476:	9e04      	ldr	r6, [sp, #16]
 8009478:	f101 0801 	add.w	r8, r1, #1
 800947c:	f5a5 6500 	sub.w	r5, r5, #2048	; 0x800
 8009480:	b1ae      	cbz	r6, 80094ae <D16_GENERIC+0xaa>
 8009482:	442c      	add	r4, r5
 8009484:	f8d2 b020 	ldr.w	fp, [r2, #32]
 8009488:	eba4 040a 	sub.w	r4, r4, sl
 800948c:	46aa      	mov	sl, r5
 800948e:	17e7      	asrs	r7, r4, #31
 8009490:	fba4 450b 	umull	r4, r5, r4, fp
 8009494:	e9cd 4500 	strd	r4, r5, [sp]
 8009498:	fb0b 5407 	mla	r4, fp, r7, r5
 800949c:	9401      	str	r4, [sp, #4]
 800949e:	e9dd 4500 	ldrd	r4, r5, [sp]
 80094a2:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 80094a6:	f145 0500 	adc.w	r5, r5, #0
 80094aa:	006c      	lsls	r4, r5, #1
 80094ac:	4625      	mov	r5, r4
 80094ae:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 80094b2:	042d      	lsls	r5, r5, #16
 80094b4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80094b8:	2700      	movs	r7, #0
 80094ba:	fb01 fb0b 	mul.w	fp, r1, fp
 80094be:	fa1f f188 	uxth.w	r1, r8
 80094c2:	fbc9 6705 	smlal	r6, r7, r9, r5
 80094c6:	9e03      	ldr	r6, [sp, #12]
 80094c8:	10bd      	asrs	r5, r7, #2
 80094ca:	f305 050f 	ssat	r5, #16, r5
 80094ce:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 80094d2:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80094d4:	428d      	cmp	r5, r1
 80094d6:	d90a      	bls.n	80094ee <D16_GENERIC+0xea>
 80094d8:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 80094da:	2d01      	cmp	r5, #1
 80094dc:	b2ee      	uxtb	r6, r5
 80094de:	d1ad      	bne.n	800943c <D16_GENERIC+0x38>
 80094e0:	9d05      	ldr	r5, [sp, #20]
 80094e2:	f850 7b02 	ldr.w	r7, [r0], #2
 80094e6:	2d00      	cmp	r5, #0
 80094e8:	d0ae      	beq.n	8009448 <D16_GENERIC+0x44>
 80094ea:	ba7f      	rev16	r7, r7
 80094ec:	e7ac      	b.n	8009448 <D16_GENERIC+0x44>
 80094ee:	2000      	movs	r0, #0
 80094f0:	9906      	ldr	r1, [sp, #24]
 80094f2:	61d3      	str	r3, [r2, #28]
 80094f4:	9b07      	ldr	r3, [sp, #28]
 80094f6:	f8c2 c008 	str.w	ip, [r2, #8]
 80094fa:	60d1      	str	r1, [r2, #12]
 80094fc:	6193      	str	r3, [r2, #24]
 80094fe:	e9c2 4a04 	strd	r4, sl, [r2, #16]
 8009502:	b009      	add	sp, #36	; 0x24
 8009504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009508:	00030001 	.word	0x00030001
 800950c:	00010003 	.word	0x00010003
 8009510:	24000000 	.word	0x24000000

08009514 <D24_GENERIC>:
 8009514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009518:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 800951c:	b089      	sub	sp, #36	; 0x24
 800951e:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8009520:	9303      	str	r3, [sp, #12]
 8009522:	6993      	ldr	r3, [r2, #24]
 8009524:	9104      	str	r1, [sp, #16]
 8009526:	9307      	str	r3, [sp, #28]
 8009528:	69d1      	ldr	r1, [r2, #28]
 800952a:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 800952e:	e9d2 a50c 	ldrd	sl, r5, [r2, #48]	; 0x30
 8009532:	2e00      	cmp	r6, #0
 8009534:	f000 8088 	beq.w	8009648 <D24_GENERIC+0x134>
 8009538:	f005 0620 	and.w	r6, r5, #32
 800953c:	f005 0510 	and.w	r5, r5, #16
 8009540:	f04f 0c00 	mov.w	ip, #0
 8009544:	f8df e140 	ldr.w	lr, [pc, #320]	; 8009688 <D24_GENERIC+0x174>
 8009548:	9606      	str	r6, [sp, #24]
 800954a:	9505      	str	r5, [sp, #20]
 800954c:	e064      	b.n	8009618 <D24_GENERIC+0x104>
 800954e:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 8009552:	eb00 0646 	add.w	r6, r0, r6, lsl #1
 8009556:	f810 b007 	ldrb.w	fp, [r0, r7]
 800955a:	042d      	lsls	r5, r5, #16
 800955c:	19f0      	adds	r0, r6, r7
 800955e:	eb05 250b 	add.w	r5, r5, fp, lsl #8
 8009562:	44a9      	add	r9, r5
 8009564:	fa5f f689 	uxtb.w	r6, r9
 8009568:	f3c9 2707 	ubfx	r7, r9, #8, #8
 800956c:	ea4f 4919 	mov.w	r9, r9, lsr #16
 8009570:	f85e 6026 	ldr.w	r6, [lr, r6, lsl #2]
 8009574:	f85e 7027 	ldr.w	r7, [lr, r7, lsl #2]
 8009578:	eb06 2691 	add.w	r6, r6, r1, lsr #10
 800957c:	f85e 1029 	ldr.w	r1, [lr, r9, lsl #2]
 8009580:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8009584:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009588:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800958c:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 8009590:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8009594:	4d3a      	ldr	r5, [pc, #232]	; (8009680 <D24_GENERIC+0x16c>)
 8009596:	fb26 8705 	smlad	r7, r6, r5, r8
 800959a:	4d3a      	ldr	r5, [pc, #232]	; (8009684 <D24_GENERIC+0x170>)
 800959c:	fb26 3805 	smlad	r8, r6, r5, r3
 80095a0:	f3c1 0309 	ubfx	r3, r1, #0, #10
 80095a4:	eb03 0b43 	add.w	fp, r3, r3, lsl #1
 80095a8:	2301      	movs	r3, #1
 80095aa:	eb08 084b 	add.w	r8, r8, fp, lsl #1
 80095ae:	fb26 f603 	smuad	r6, r6, r3
 80095b2:	eb0c 0903 	add.w	r9, ip, r3
 80095b6:	eb0b 0306 	add.w	r3, fp, r6
 80095ba:	9e05      	ldr	r6, [sp, #20]
 80095bc:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 80095c0:	b1ae      	cbz	r6, 80095ee <D24_GENERIC+0xda>
 80095c2:	442c      	add	r4, r5
 80095c4:	9e03      	ldr	r6, [sp, #12]
 80095c6:	f8d2 b020 	ldr.w	fp, [r2, #32]
 80095ca:	1ba4      	subs	r4, r4, r6
 80095cc:	9503      	str	r5, [sp, #12]
 80095ce:	17e7      	asrs	r7, r4, #31
 80095d0:	fba4 450b 	umull	r4, r5, r4, fp
 80095d4:	e9cd 4500 	strd	r4, r5, [sp]
 80095d8:	fb0b 5407 	mla	r4, fp, r7, r5
 80095dc:	9401      	str	r4, [sp, #4]
 80095de:	e9dd 4500 	ldrd	r4, r5, [sp]
 80095e2:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 80095e6:	f145 0500 	adc.w	r5, r5, #0
 80095ea:	006c      	lsls	r4, r5, #1
 80095ec:	4625      	mov	r5, r4
 80095ee:	f8b2 b028 	ldrh.w	fp, [r2, #40]	; 0x28
 80095f2:	03ad      	lsls	r5, r5, #14
 80095f4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80095f8:	2700      	movs	r7, #0
 80095fa:	fb0c fb0b 	mul.w	fp, ip, fp
 80095fe:	fa1f fc89 	uxth.w	ip, r9
 8009602:	fbca 6705 	smlal	r6, r7, sl, r5
 8009606:	9e04      	ldr	r6, [sp, #16]
 8009608:	10bd      	asrs	r5, r7, #2
 800960a:	f305 050f 	ssat	r5, #16, r5
 800960e:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 8009612:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8009614:	4565      	cmp	r5, ip
 8009616:	d917      	bls.n	8009648 <D24_GENERIC+0x134>
 8009618:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 800961a:	f890 9000 	ldrb.w	r9, [r0]
 800961e:	b2ef      	uxtb	r7, r5
 8009620:	2d01      	cmp	r5, #1
 8009622:	b23e      	sxth	r6, r7
 8009624:	d193      	bne.n	800954e <D24_GENERIC+0x3a>
 8009626:	9d06      	ldr	r5, [sp, #24]
 8009628:	b1dd      	cbz	r5, 8009662 <D24_GENERIC+0x14e>
 800962a:	78c7      	ldrb	r7, [r0, #3]
 800962c:	ea4f 2609 	mov.w	r6, r9, lsl #8
 8009630:	f01c 0f01 	tst.w	ip, #1
 8009634:	ea4f 2507 	mov.w	r5, r7, lsl #8
 8009638:	eb06 4607 	add.w	r6, r6, r7, lsl #16
 800963c:	d11a      	bne.n	8009674 <D24_GENERIC+0x160>
 800963e:	f890 9001 	ldrb.w	r9, [r0, #1]
 8009642:	3002      	adds	r0, #2
 8009644:	44b1      	add	r9, r6
 8009646:	e78d      	b.n	8009564 <D24_GENERIC+0x50>
 8009648:	6093      	str	r3, [r2, #8]
 800964a:	2000      	movs	r0, #0
 800964c:	9b03      	ldr	r3, [sp, #12]
 800964e:	f8c2 800c 	str.w	r8, [r2, #12]
 8009652:	6153      	str	r3, [r2, #20]
 8009654:	9b07      	ldr	r3, [sp, #28]
 8009656:	61d1      	str	r1, [r2, #28]
 8009658:	6114      	str	r4, [r2, #16]
 800965a:	6193      	str	r3, [r2, #24]
 800965c:	b009      	add	sp, #36	; 0x24
 800965e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009662:	7845      	ldrb	r5, [r0, #1]
 8009664:	3003      	adds	r0, #3
 8009666:	f810 6c01 	ldrb.w	r6, [r0, #-1]
 800966a:	022d      	lsls	r5, r5, #8
 800966c:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 8009670:	44a9      	add	r9, r5
 8009672:	e777      	b.n	8009564 <D24_GENERIC+0x50>
 8009674:	7886      	ldrb	r6, [r0, #2]
 8009676:	3004      	adds	r0, #4
 8009678:	eb05 4506 	add.w	r5, r5, r6, lsl #16
 800967c:	44a9      	add	r9, r5
 800967e:	e771      	b.n	8009564 <D24_GENERIC+0x50>
 8009680:	00030001 	.word	0x00030001
 8009684:	00060007 	.word	0x00060007
 8009688:	24000000 	.word	0x24000000

0800968c <D32_GENERIC>:
 800968c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009690:	e9d2 4304 	ldrd	r4, r3, [r2, #16]
 8009694:	b089      	sub	sp, #36	; 0x24
 8009696:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8009698:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 800969a:	9302      	str	r3, [sp, #8]
 800969c:	6993      	ldr	r3, [r2, #24]
 800969e:	9104      	str	r1, [sp, #16]
 80096a0:	9307      	str	r3, [sp, #28]
 80096a2:	9503      	str	r5, [sp, #12]
 80096a4:	69d1      	ldr	r1, [r2, #28]
 80096a6:	6b55      	ldr	r5, [r2, #52]	; 0x34
 80096a8:	e9d2 3802 	ldrd	r3, r8, [r2, #8]
 80096ac:	2e00      	cmp	r6, #0
 80096ae:	f000 8097 	beq.w	80097e0 <D32_GENERIC+0x154>
 80096b2:	f005 0620 	and.w	r6, r5, #32
 80096b6:	f005 0510 	and.w	r5, r5, #16
 80096ba:	f04f 0e00 	mov.w	lr, #0
 80096be:	f8df c150 	ldr.w	ip, [pc, #336]	; 8009810 <D32_GENERIC+0x184>
 80096c2:	9606      	str	r6, [sp, #24]
 80096c4:	9505      	str	r5, [sp, #20]
 80096c6:	e079      	b.n	80097bc <D32_GENERIC+0x130>
 80096c8:	783d      	ldrb	r5, [r7, #0]
 80096ca:	f810 b009 	ldrb.w	fp, [r0, r9]
 80096ce:	042d      	lsls	r5, r5, #16
 80096d0:	f810 a006 	ldrb.w	sl, [r0, r6]
 80096d4:	f890 9000 	ldrb.w	r9, [r0]
 80096d8:	eb07 0046 	add.w	r0, r7, r6, lsl #1
 80096dc:	eb05 650b 	add.w	r5, r5, fp, lsl #24
 80096e0:	eb05 250a 	add.w	r5, r5, sl, lsl #8
 80096e4:	44a9      	add	r9, r5
 80096e6:	fa5f f789 	uxtb.w	r7, r9
 80096ea:	f3c9 2507 	ubfx	r5, r9, #8, #8
 80096ee:	f3c9 4607 	ubfx	r6, r9, #16, #8
 80096f2:	ea4f 6919 	mov.w	r9, r9, lsr #24
 80096f6:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 80096fa:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 80096fe:	eb07 2191 	add.w	r1, r7, r1, lsr #10
 8009702:	f85c 6026 	ldr.w	r6, [ip, r6, lsl #2]
 8009706:	f85c 7029 	ldr.w	r7, [ip, r9, lsl #2]
 800970a:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800970e:	f3c1 0909 	ubfx	r9, r1, #0, #10
 8009712:	eb06 2695 	add.w	r6, r6, r5, lsr #10
 8009716:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800971a:	eb07 2196 	add.w	r1, r7, r6, lsr #10
 800971e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009722:	ea45 4909 	orr.w	r9, r5, r9, lsl #16
 8009726:	f3c1 0509 	ubfx	r5, r1, #0, #10
 800972a:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 800972e:	4d34      	ldr	r5, [pc, #208]	; (8009800 <D32_GENERIC+0x174>)
 8009730:	fb29 8805 	smlad	r8, r9, r5, r8
 8009734:	f44f 3580 	mov.w	r5, #65536	; 0x10000
 8009738:	fb26 8705 	smlad	r7, r6, r5, r8
 800973c:	4d31      	ldr	r5, [pc, #196]	; (8009804 <D32_GENERIC+0x178>)
 800973e:	fb29 3305 	smlad	r3, r9, r5, r3
 8009742:	4d31      	ldr	r5, [pc, #196]	; (8009808 <D32_GENERIC+0x17c>)
 8009744:	fb26 3805 	smlad	r8, r6, r5, r3
 8009748:	2301      	movs	r3, #1
 800974a:	fb29 f903 	smuad	r9, r9, r3
 800974e:	4b2f      	ldr	r3, [pc, #188]	; (800980c <D32_GENERIC+0x180>)
 8009750:	fb26 9303 	smlad	r3, r6, r3, r9
 8009754:	9e05      	ldr	r6, [sp, #20]
 8009756:	f10e 0901 	add.w	r9, lr, #1
 800975a:	f5a7 4580 	sub.w	r5, r7, #16384	; 0x4000
 800975e:	b1ae      	cbz	r6, 800978c <D32_GENERIC+0x100>
 8009760:	442c      	add	r4, r5
 8009762:	9e02      	ldr	r6, [sp, #8]
 8009764:	f8d2 a020 	ldr.w	sl, [r2, #32]
 8009768:	1ba4      	subs	r4, r4, r6
 800976a:	9502      	str	r5, [sp, #8]
 800976c:	17e7      	asrs	r7, r4, #31
 800976e:	fba4 450a 	umull	r4, r5, r4, sl
 8009772:	e9cd 4500 	strd	r4, r5, [sp]
 8009776:	fb0a 5407 	mla	r4, sl, r7, r5
 800977a:	9401      	str	r4, [sp, #4]
 800977c:	e9dd 4500 	ldrd	r4, r5, [sp]
 8009780:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 8009784:	f145 0500 	adc.w	r5, r5, #0
 8009788:	006c      	lsls	r4, r5, #1
 800978a:	4625      	mov	r5, r4
 800978c:	f8b2 a028 	ldrh.w	sl, [r2, #40]	; 0x28
 8009790:	036d      	lsls	r5, r5, #13
 8009792:	9f03      	ldr	r7, [sp, #12]
 8009794:	fb0e fb0a 	mul.w	fp, lr, sl
 8009798:	fa1f fe89 	uxth.w	lr, r9
 800979c:	f04f 0a00 	mov.w	sl, #0
 80097a0:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 80097a4:	9e04      	ldr	r6, [sp, #16]
 80097a6:	fbc7 9a05 	smlal	r9, sl, r7, r5
 80097aa:	4657      	mov	r7, sl
 80097ac:	10bd      	asrs	r5, r7, #2
 80097ae:	f305 050f 	ssat	r5, #16, r5
 80097b2:	f826 501b 	strh.w	r5, [r6, fp, lsl #1]
 80097b6:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 80097b8:	4575      	cmp	r5, lr
 80097ba:	d911      	bls.n	80097e0 <D32_GENERIC+0x154>
 80097bc:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 80097be:	b2ee      	uxtb	r6, r5
 80097c0:	2d01      	cmp	r5, #1
 80097c2:	eb00 0746 	add.w	r7, r0, r6, lsl #1
 80097c6:	eb06 0946 	add.w	r9, r6, r6, lsl #1
 80097ca:	f47f af7d 	bne.w	80096c8 <D32_GENERIC+0x3c>
 80097ce:	1d05      	adds	r5, r0, #4
 80097d0:	f8d0 9000 	ldr.w	r9, [r0]
 80097d4:	9806      	ldr	r0, [sp, #24]
 80097d6:	b180      	cbz	r0, 80097fa <D32_GENERIC+0x16e>
 80097d8:	fa99 f999 	rev16.w	r9, r9
 80097dc:	4628      	mov	r0, r5
 80097de:	e782      	b.n	80096e6 <D32_GENERIC+0x5a>
 80097e0:	6093      	str	r3, [r2, #8]
 80097e2:	2000      	movs	r0, #0
 80097e4:	9b02      	ldr	r3, [sp, #8]
 80097e6:	f8c2 800c 	str.w	r8, [r2, #12]
 80097ea:	6153      	str	r3, [r2, #20]
 80097ec:	9b07      	ldr	r3, [sp, #28]
 80097ee:	61d1      	str	r1, [r2, #28]
 80097f0:	6114      	str	r4, [r2, #16]
 80097f2:	6193      	str	r3, [r2, #24]
 80097f4:	b009      	add	sp, #36	; 0x24
 80097f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097fa:	4628      	mov	r0, r5
 80097fc:	e773      	b.n	80096e6 <D32_GENERIC+0x5a>
 80097fe:	bf00      	nop
 8009800:	00060003 	.word	0x00060003
 8009804:	000a000c 	.word	0x000a000c
 8009808:	000c000a 	.word	0x000c000a
 800980c:	00030006 	.word	0x00030006
 8009810:	24000000 	.word	0x24000000

08009814 <D48_GENERIC>:
 8009814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009818:	6913      	ldr	r3, [r2, #16]
 800981a:	b089      	sub	sp, #36	; 0x24
 800981c:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800981e:	9301      	str	r3, [sp, #4]
 8009820:	6953      	ldr	r3, [r2, #20]
 8009822:	9104      	str	r1, [sp, #16]
 8009824:	9302      	str	r3, [sp, #8]
 8009826:	6993      	ldr	r3, [r2, #24]
 8009828:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800982c:	9307      	str	r3, [sp, #28]
 800982e:	e9d2 3102 	ldrd	r3, r1, [r2, #8]
 8009832:	9100      	str	r1, [sp, #0]
 8009834:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8009836:	9103      	str	r1, [sp, #12]
 8009838:	6b51      	ldr	r1, [r2, #52]	; 0x34
 800983a:	2c00      	cmp	r4, #0
 800983c:	f000 80be 	beq.w	80099bc <D48_GENERIC+0x1a8>
 8009840:	f001 0420 	and.w	r4, r1, #32
 8009844:	f001 0110 	and.w	r1, r1, #16
 8009848:	f04f 0e00 	mov.w	lr, #0
 800984c:	9105      	str	r1, [sp, #20]
 800984e:	9406      	str	r4, [sp, #24]
 8009850:	4962      	ldr	r1, [pc, #392]	; (80099dc <D48_GENERIC+0x1c8>)
 8009852:	e0a0      	b.n	8009996 <D48_GENERIC+0x182>
 8009854:	eb00 0608 	add.w	r6, r0, r8
 8009858:	f810 a008 	ldrb.w	sl, [r0, r8]
 800985c:	f810 9005 	ldrb.w	r9, [r0, r5]
 8009860:	5df4      	ldrb	r4, [r6, r7]
 8009862:	443e      	add	r6, r7
 8009864:	f890 b000 	ldrb.w	fp, [r0]
 8009868:	0420      	lsls	r0, r4, #16
 800986a:	eb06 0408 	add.w	r4, r6, r8
 800986e:	f816 6008 	ldrb.w	r6, [r6, r8]
 8009872:	eb00 6a0a 	add.w	sl, r0, sl, lsl #24
 8009876:	f814 8007 	ldrb.w	r8, [r4, r7]
 800987a:	4427      	add	r7, r4
 800987c:	eb0a 2a09 	add.w	sl, sl, r9, lsl #8
 8009880:	eb08 2606 	add.w	r6, r8, r6, lsl #8
 8009884:	eb0a 040b 	add.w	r4, sl, fp
 8009888:	eb07 0045 	add.w	r0, r7, r5, lsl #1
 800988c:	f3c6 2807 	ubfx	r8, r6, #8, #8
 8009890:	b2f7      	uxtb	r7, r6
 8009892:	b2e6      	uxtb	r6, r4
 8009894:	f3c4 2507 	ubfx	r5, r4, #8, #8
 8009898:	f3c4 4907 	ubfx	r9, r4, #16, #8
 800989c:	ea4f 6b14 	mov.w	fp, r4, lsr #24
 80098a0:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80098a4:	f851 5025 	ldr.w	r5, [r1, r5, lsl #2]
 80098a8:	eb06 269c 	add.w	r6, r6, ip, lsr #10
 80098ac:	f851 9029 	ldr.w	r9, [r1, r9, lsl #2]
 80098b0:	f851 402b 	ldr.w	r4, [r1, fp, lsl #2]
 80098b4:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 80098b8:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 80098bc:	f851 c028 	ldr.w	ip, [r1, r8, lsl #2]
 80098c0:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80098c4:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 80098c8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80098cc:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 80098d0:	f3c9 0909 	ubfx	r9, r9, #0, #10
 80098d4:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 80098d8:	9d00      	ldr	r5, [sp, #0]
 80098da:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 80098de:	f3c4 0409 	ubfx	r4, r4, #0, #10
 80098e2:	eb0c 2c97 	add.w	ip, ip, r7, lsr #10
 80098e6:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80098ea:	ea44 4909 	orr.w	r9, r4, r9, lsl #16
 80098ee:	f3cc 0409 	ubfx	r4, ip, #0, #10
 80098f2:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 80098f6:	4c3a      	ldr	r4, [pc, #232]	; (80099e0 <D48_GENERIC+0x1cc>)
 80098f8:	fb26 5a04 	smlad	sl, r6, r4, r5
 80098fc:	4c39      	ldr	r4, [pc, #228]	; (80099e4 <D48_GENERIC+0x1d0>)
 80098fe:	fb29 aa04 	smlad	sl, r9, r4, sl
 8009902:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 8009906:	fb27 aa04 	smlad	sl, r7, r4, sl
 800990a:	4c37      	ldr	r4, [pc, #220]	; (80099e8 <D48_GENERIC+0x1d4>)
 800990c:	fb26 3304 	smlad	r3, r6, r4, r3
 8009910:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 8009914:	fb29 3304 	smlad	r3, r9, r4, r3
 8009918:	4c34      	ldr	r4, [pc, #208]	; (80099ec <D48_GENERIC+0x1d8>)
 800991a:	fb27 3304 	smlad	r3, r7, r4, r3
 800991e:	2501      	movs	r5, #1
 8009920:	9300      	str	r3, [sp, #0]
 8009922:	fb26 f605 	smuad	r6, r6, r5
 8009926:	4b32      	ldr	r3, [pc, #200]	; (80099f0 <D48_GENERIC+0x1dc>)
 8009928:	fb29 6903 	smlad	r9, r9, r3, r6
 800992c:	4b31      	ldr	r3, [pc, #196]	; (80099f4 <D48_GENERIC+0x1e0>)
 800992e:	fb27 9303 	smlad	r3, r7, r3, r9
 8009932:	9c05      	ldr	r4, [sp, #20]
 8009934:	eb0e 0805 	add.w	r8, lr, r5
 8009938:	f5aa 4a58 	sub.w	sl, sl, #55296	; 0xd800
 800993c:	b19c      	cbz	r4, 8009966 <D48_GENERIC+0x152>
 800993e:	9c01      	ldr	r4, [sp, #4]
 8009940:	9d02      	ldr	r5, [sp, #8]
 8009942:	4454      	add	r4, sl
 8009944:	f8d2 9020 	ldr.w	r9, [r2, #32]
 8009948:	f8cd a008 	str.w	sl, [sp, #8]
 800994c:	1b64      	subs	r4, r4, r5
 800994e:	fba4 ab09 	umull	sl, fp, r4, r9
 8009952:	17e7      	asrs	r7, r4, #31
 8009954:	f11a 4400 	adds.w	r4, sl, #2147483648	; 0x80000000
 8009958:	fb09 bb07 	mla	fp, r9, r7, fp
 800995c:	f14b 0500 	adc.w	r5, fp, #0
 8009960:	006c      	lsls	r4, r5, #1
 8009962:	46a2      	mov	sl, r4
 8009964:	9401      	str	r4, [sp, #4]
 8009966:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8009968:	ea4f 2aca 	mov.w	sl, sl, lsl #11
 800996c:	9d03      	ldr	r5, [sp, #12]
 800996e:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8009972:	fb0e f606 	mul.w	r6, lr, r6
 8009976:	fa1f fe88 	uxth.w	lr, r8
 800997a:	f04f 0800 	mov.w	r8, #0
 800997e:	fbc5 780a 	smlal	r7, r8, r5, sl
 8009982:	4645      	mov	r5, r8
 8009984:	10ac      	asrs	r4, r5, #2
 8009986:	9d04      	ldr	r5, [sp, #16]
 8009988:	f304 040f 	ssat	r4, #16, r4
 800998c:	f825 4016 	strh.w	r4, [r5, r6, lsl #1]
 8009990:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8009992:	4574      	cmp	r4, lr
 8009994:	d912      	bls.n	80099bc <D48_GENERIC+0x1a8>
 8009996:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8009998:	b2e5      	uxtb	r5, r4
 800999a:	2c01      	cmp	r4, #1
 800999c:	eb05 0845 	add.w	r8, r5, r5, lsl #1
 80099a0:	f1c5 0700 	rsb	r7, r5, #0
 80099a4:	f47f af56 	bne.w	8009854 <D48_GENERIC+0x40>
 80099a8:	9d06      	ldr	r5, [sp, #24]
 80099aa:	e9d0 4600 	ldrd	r4, r6, [r0]
 80099ae:	3006      	adds	r0, #6
 80099b0:	2d00      	cmp	r5, #0
 80099b2:	f43f af6b 	beq.w	800988c <D48_GENERIC+0x78>
 80099b6:	ba64      	rev16	r4, r4
 80099b8:	ba76      	rev16	r6, r6
 80099ba:	e767      	b.n	800988c <D48_GENERIC+0x78>
 80099bc:	6093      	str	r3, [r2, #8]
 80099be:	2000      	movs	r0, #0
 80099c0:	9b00      	ldr	r3, [sp, #0]
 80099c2:	f8c2 c01c 	str.w	ip, [r2, #28]
 80099c6:	60d3      	str	r3, [r2, #12]
 80099c8:	9b01      	ldr	r3, [sp, #4]
 80099ca:	6113      	str	r3, [r2, #16]
 80099cc:	9b02      	ldr	r3, [sp, #8]
 80099ce:	6153      	str	r3, [r2, #20]
 80099d0:	9b07      	ldr	r3, [sp, #28]
 80099d2:	6193      	str	r3, [r2, #24]
 80099d4:	b009      	add	sp, #36	; 0x24
 80099d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099da:	bf00      	nop
 80099dc:	24000000 	.word	0x24000000
 80099e0:	000f000a 	.word	0x000f000a
 80099e4:	00060003 	.word	0x00060003
 80099e8:	00150019 	.word	0x00150019
 80099ec:	00190015 	.word	0x00190015
 80099f0:	00030006 	.word	0x00030006
 80099f4:	000a000f 	.word	0x000a000f

080099f8 <D64_GENERIC>:
 80099f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099fc:	6913      	ldr	r3, [r2, #16]
 80099fe:	b089      	sub	sp, #36	; 0x24
 8009a00:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8009a02:	9300      	str	r3, [sp, #0]
 8009a04:	6953      	ldr	r3, [r2, #20]
 8009a06:	9105      	str	r1, [sp, #20]
 8009a08:	9303      	str	r3, [sp, #12]
 8009a0a:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 8009a0c:	6993      	ldr	r3, [r2, #24]
 8009a0e:	69d4      	ldr	r4, [r2, #28]
 8009a10:	9307      	str	r3, [sp, #28]
 8009a12:	9504      	str	r5, [sp, #16]
 8009a14:	e9d2 3602 	ldrd	r3, r6, [r2, #8]
 8009a18:	2900      	cmp	r1, #0
 8009a1a:	f000 80e8 	beq.w	8009bee <D64_GENERIC+0x1f6>
 8009a1e:	6a11      	ldr	r1, [r2, #32]
 8009a20:	2500      	movs	r5, #0
 8009a22:	46b3      	mov	fp, r6
 8009a24:	9302      	str	r3, [sp, #8]
 8009a26:	9106      	str	r1, [sp, #24]
 8009a28:	4978      	ldr	r1, [pc, #480]	; (8009c0c <D64_GENERIC+0x214>)
 8009a2a:	e0cc      	b.n	8009bc6 <D64_GENERIC+0x1ce>
 8009a2c:	eb0e 084e 	add.w	r8, lr, lr, lsl #1
 8009a30:	f1ce 0c00 	rsb	ip, lr, #0
 8009a34:	f890 9000 	ldrb.w	r9, [r0]
 8009a38:	eb00 0708 	add.w	r7, r0, r8
 8009a3c:	f810 6008 	ldrb.w	r6, [r0, r8]
 8009a40:	eb07 0a4c 	add.w	sl, r7, ip, lsl #1
 8009a44:	f817 000c 	ldrb.w	r0, [r7, ip]
 8009a48:	f817 301c 	ldrb.w	r3, [r7, ip, lsl #1]
 8009a4c:	eb0a 0748 	add.w	r7, sl, r8, lsl #1
 8009a50:	f81a a018 	ldrb.w	sl, [sl, r8, lsl #1]
 8009a54:	ea4f 4800 	mov.w	r8, r0, lsl #16
 8009a58:	f817 000c 	ldrb.w	r0, [r7, ip]
 8009a5c:	eb08 6606 	add.w	r6, r8, r6, lsl #24
 8009a60:	f817 801c 	ldrb.w	r8, [r7, ip, lsl #1]
 8009a64:	0400      	lsls	r0, r0, #16
 8009a66:	4467      	add	r7, ip
 8009a68:	eb06 2603 	add.w	r6, r6, r3, lsl #8
 8009a6c:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 8009a70:	f817 a01c 	ldrb.w	sl, [r7, ip, lsl #1]
 8009a74:	eb07 074c 	add.w	r7, r7, ip, lsl #1
 8009a78:	444e      	add	r6, r9
 8009a7a:	eb00 2808 	add.w	r8, r0, r8, lsl #8
 8009a7e:	eb07 008e 	add.w	r0, r7, lr, lsl #2
 8009a82:	44c2      	add	sl, r8
 8009a84:	b2f7      	uxtb	r7, r6
 8009a86:	f3c6 2807 	ubfx	r8, r6, #8, #8
 8009a8a:	f3c6 4e07 	ubfx	lr, r6, #16, #8
 8009a8e:	0e36      	lsrs	r6, r6, #24
 8009a90:	f851 7027 	ldr.w	r7, [r1, r7, lsl #2]
 8009a94:	fa5f fc8a 	uxtb.w	ip, sl
 8009a98:	f851 8028 	ldr.w	r8, [r1, r8, lsl #2]
 8009a9c:	f3ca 2907 	ubfx	r9, sl, #8, #8
 8009aa0:	443c      	add	r4, r7
 8009aa2:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
 8009aa6:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8009aaa:	eb08 2894 	add.w	r8, r8, r4, lsr #10
 8009aae:	f851 c02c 	ldr.w	ip, [r1, ip, lsl #2]
 8009ab2:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009ab6:	4b56      	ldr	r3, [pc, #344]	; (8009c10 <D64_GENERIC+0x218>)
 8009ab8:	eb07 2e98 	add.w	lr, r7, r8, lsr #10
 8009abc:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009ac0:	f851 7029 	ldr.w	r7, [r1, r9, lsl #2]
 8009ac4:	eb06 269e 	add.w	r6, r6, lr, lsr #10
 8009ac8:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009acc:	ea48 4804 	orr.w	r8, r8, r4, lsl #16
 8009ad0:	f3ca 4407 	ubfx	r4, sl, #16, #8
 8009ad4:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 8009ad8:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009adc:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8009ae0:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 8009ae4:	eb07 279c 	add.w	r7, r7, ip, lsr #10
 8009ae8:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8009aec:	f851 902a 	ldr.w	r9, [r1, sl, lsl #2]
 8009af0:	ea46 460e 	orr.w	r6, r6, lr, lsl #16
 8009af4:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 8009af8:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009afc:	eb09 299a 	add.w	r9, r9, sl, lsr #10
 8009b00:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8009b04:	ea47 4c0c 	orr.w	ip, r7, ip, lsl #16
 8009b08:	f3c9 0709 	ubfx	r7, r9, #0, #10
 8009b0c:	ea4f 2499 	mov.w	r4, r9, lsr #10
 8009b10:	ea47 4a0a 	orr.w	sl, r7, sl, lsl #16
 8009b14:	fb28 b903 	smlad	r9, r8, r3, fp
 8009b18:	4b3e      	ldr	r3, [pc, #248]	; (8009c14 <D64_GENERIC+0x21c>)
 8009b1a:	fb26 9903 	smlad	r9, r6, r3, r9
 8009b1e:	4b3e      	ldr	r3, [pc, #248]	; (8009c18 <D64_GENERIC+0x220>)
 8009b20:	fb2c 9703 	smlad	r7, ip, r3, r9
 8009b24:	f44f 3980 	mov.w	r9, #65536	; 0x10000
 8009b28:	fb2a 7909 	smlad	r9, sl, r9, r7
 8009b2c:	4f3b      	ldr	r7, [pc, #236]	; (8009c1c <D64_GENERIC+0x224>)
 8009b2e:	9b02      	ldr	r3, [sp, #8]
 8009b30:	fb28 3307 	smlad	r3, r8, r7, r3
 8009b34:	fb2a 3317 	smladx	r3, sl, r7, r3
 8009b38:	4f39      	ldr	r7, [pc, #228]	; (8009c20 <D64_GENERIC+0x228>)
 8009b3a:	fb26 3307 	smlad	r3, r6, r7, r3
 8009b3e:	fb2c 3b17 	smladx	fp, ip, r7, r3
 8009b42:	f04f 0e01 	mov.w	lr, #1
 8009b46:	fb28 f80e 	smuad	r8, r8, lr
 8009b4a:	4b36      	ldr	r3, [pc, #216]	; (8009c24 <D64_GENERIC+0x22c>)
 8009b4c:	fb26 8603 	smlad	r6, r6, r3, r8
 8009b50:	4b35      	ldr	r3, [pc, #212]	; (8009c28 <D64_GENERIC+0x230>)
 8009b52:	fb2c 6c03 	smlad	ip, ip, r3, r6
 8009b56:	4b35      	ldr	r3, [pc, #212]	; (8009c2c <D64_GENERIC+0x234>)
 8009b58:	fb2a c303 	smlad	r3, sl, r3, ip
 8009b5c:	9f06      	ldr	r7, [sp, #24]
 8009b5e:	f5a9 3900 	sub.w	r9, r9, #131072	; 0x20000
 8009b62:	9302      	str	r3, [sp, #8]
 8009b64:	b1cf      	cbz	r7, 8009b9a <D64_GENERIC+0x1a2>
 8009b66:	9b00      	ldr	r3, [sp, #0]
 8009b68:	444b      	add	r3, r9
 8009b6a:	461e      	mov	r6, r3
 8009b6c:	9b03      	ldr	r3, [sp, #12]
 8009b6e:	f8cd 900c 	str.w	r9, [sp, #12]
 8009b72:	1af6      	subs	r6, r6, r3
 8009b74:	46b0      	mov	r8, r6
 8009b76:	ea4f 79e6 	mov.w	r9, r6, asr #31
 8009b7a:	e9cd 8900 	strd	r8, r9, [sp]
 8009b7e:	fba6 8907 	umull	r8, r9, r6, r7
 8009b82:	9e01      	ldr	r6, [sp, #4]
 8009b84:	fb07 9306 	mla	r3, r7, r6, r9
 8009b88:	4646      	mov	r6, r8
 8009b8a:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 8009b8e:	f143 0700 	adc.w	r7, r3, #0
 8009b92:	fa07 f30e 	lsl.w	r3, r7, lr
 8009b96:	4699      	mov	r9, r3
 8009b98:	9300      	str	r3, [sp, #0]
 8009b9a:	f8b2 c028 	ldrh.w	ip, [r2, #40]	; 0x28
 8009b9e:	ea4f 2989 	mov.w	r9, r9, lsl #10
 8009ba2:	9b04      	ldr	r3, [sp, #16]
 8009ba4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009ba8:	2700      	movs	r7, #0
 8009baa:	fb05 fc0c 	mul.w	ip, r5, ip
 8009bae:	3501      	adds	r5, #1
 8009bb0:	fbc3 6709 	smlal	r6, r7, r3, r9
 8009bb4:	9b05      	ldr	r3, [sp, #20]
 8009bb6:	10be      	asrs	r6, r7, #2
 8009bb8:	f306 060f 	ssat	r6, #16, r6
 8009bbc:	f823 601c 	strh.w	r6, [r3, ip, lsl #1]
 8009bc0:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8009bc2:	42ae      	cmp	r6, r5
 8009bc4:	dd11      	ble.n	8009bea <D64_GENERIC+0x1f2>
 8009bc6:	f8b2 e02a 	ldrh.w	lr, [r2, #42]	; 0x2a
 8009bca:	f1be 0f01 	cmp.w	lr, #1
 8009bce:	f47f af2d 	bne.w	8009a2c <D64_GENERIC+0x34>
 8009bd2:	6b57      	ldr	r7, [r2, #52]	; 0x34
 8009bd4:	f100 0c08 	add.w	ip, r0, #8
 8009bd8:	06bb      	lsls	r3, r7, #26
 8009bda:	e9d0 6a00 	ldrd	r6, sl, [r0]
 8009bde:	d513      	bpl.n	8009c08 <D64_GENERIC+0x210>
 8009be0:	ba76      	rev16	r6, r6
 8009be2:	fa9a fa9a 	rev16.w	sl, sl
 8009be6:	4660      	mov	r0, ip
 8009be8:	e74c      	b.n	8009a84 <D64_GENERIC+0x8c>
 8009bea:	465e      	mov	r6, fp
 8009bec:	9b02      	ldr	r3, [sp, #8]
 8009bee:	6093      	str	r3, [r2, #8]
 8009bf0:	2000      	movs	r0, #0
 8009bf2:	9b00      	ldr	r3, [sp, #0]
 8009bf4:	60d6      	str	r6, [r2, #12]
 8009bf6:	6113      	str	r3, [r2, #16]
 8009bf8:	9b03      	ldr	r3, [sp, #12]
 8009bfa:	61d4      	str	r4, [r2, #28]
 8009bfc:	6153      	str	r3, [r2, #20]
 8009bfe:	9b07      	ldr	r3, [sp, #28]
 8009c00:	6193      	str	r3, [r2, #24]
 8009c02:	b009      	add	sp, #36	; 0x24
 8009c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c08:	4660      	mov	r0, ip
 8009c0a:	e73b      	b.n	8009a84 <D64_GENERIC+0x8c>
 8009c0c:	24000000 	.word	0x24000000
 8009c10:	001c0015 	.word	0x001c0015
 8009c14:	000f000a 	.word	0x000f000a
 8009c18:	00060003 	.word	0x00060003
 8009c1c:	0024002a 	.word	0x0024002a
 8009c20:	002e0030 	.word	0x002e0030
 8009c24:	00030006 	.word	0x00030006
 8009c28:	000a000f 	.word	0x000a000f
 8009c2c:	0015001c 	.word	0x0015001c

08009c30 <D80_GENERIC>:
 8009c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c34:	b08b      	sub	sp, #44	; 0x2c
 8009c36:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009c38:	9107      	str	r1, [sp, #28]
 8009c3a:	6911      	ldr	r1, [r2, #16]
 8009c3c:	9104      	str	r1, [sp, #16]
 8009c3e:	6951      	ldr	r1, [r2, #20]
 8009c40:	9105      	str	r1, [sp, #20]
 8009c42:	6991      	ldr	r1, [r2, #24]
 8009c44:	9109      	str	r1, [sp, #36]	; 0x24
 8009c46:	69d1      	ldr	r1, [r2, #28]
 8009c48:	9102      	str	r1, [sp, #8]
 8009c4a:	6891      	ldr	r1, [r2, #8]
 8009c4c:	9103      	str	r1, [sp, #12]
 8009c4e:	68d1      	ldr	r1, [r2, #12]
 8009c50:	9101      	str	r1, [sp, #4]
 8009c52:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8009c54:	9106      	str	r1, [sp, #24]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	f000 810b 	beq.w	8009e72 <D80_GENERIC+0x242>
 8009c5c:	6a13      	ldr	r3, [r2, #32]
 8009c5e:	f04f 0800 	mov.w	r8, #0
 8009c62:	f8df c260 	ldr.w	ip, [pc, #608]	; 8009ec4 <D80_GENERIC+0x294>
 8009c66:	9308      	str	r3, [sp, #32]
 8009c68:	9200      	str	r2, [sp, #0]
 8009c6a:	e0ee      	b.n	8009e4a <D80_GENERIC+0x21a>
 8009c6c:	b2db      	uxtb	r3, r3
 8009c6e:	f890 e000 	ldrb.w	lr, [r0]
 8009c72:	b219      	sxth	r1, r3
 8009c74:	425c      	negs	r4, r3
 8009c76:	f810 9003 	ldrb.w	r9, [r0, r3]
 8009c7a:	004e      	lsls	r6, r1, #1
 8009c7c:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 8009c80:	4431      	add	r1, r6
 8009c82:	1843      	adds	r3, r0, r1
 8009c84:	f810 b001 	ldrb.w	fp, [r0, r1]
 8009c88:	1919      	adds	r1, r3, r4
 8009c8a:	5d1b      	ldrb	r3, [r3, r4]
 8009c8c:	1948      	adds	r0, r1, r5
 8009c8e:	f811 a005 	ldrb.w	sl, [r1, r5]
 8009c92:	041b      	lsls	r3, r3, #16
 8009c94:	1907      	adds	r7, r0, r4
 8009c96:	5d01      	ldrb	r1, [r0, r4]
 8009c98:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 8009c9c:	f810 0014 	ldrb.w	r0, [r0, r4, lsl #1]
 8009ca0:	eb07 0b44 	add.w	fp, r7, r4, lsl #1
 8009ca4:	f817 7014 	ldrb.w	r7, [r7, r4, lsl #1]
 8009ca8:	0409      	lsls	r1, r1, #16
 8009caa:	eb03 2309 	add.w	r3, r3, r9, lsl #8
 8009cae:	eb0b 0905 	add.w	r9, fp, r5
 8009cb2:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 8009cb6:	f81b 5005 	ldrb.w	r5, [fp, r5]
 8009cba:	eb09 0b04 	add.w	fp, r9, r4
 8009cbe:	f819 4004 	ldrb.w	r4, [r9, r4]
 8009cc2:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 8009cc6:	4473      	add	r3, lr
 8009cc8:	eb0b 0006 	add.w	r0, fp, r6
 8009ccc:	eb04 2505 	add.w	r5, r4, r5, lsl #8
 8009cd0:	4439      	add	r1, r7
 8009cd2:	f3c3 2407 	ubfx	r4, r3, #8, #8
 8009cd6:	b2df      	uxtb	r7, r3
 8009cd8:	f3c3 4607 	ubfx	r6, r3, #16, #8
 8009cdc:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8009ce0:	f85c 3027 	ldr.w	r3, [ip, r7, lsl #2]
 8009ce4:	fa5f fa81 	uxtb.w	sl, r1
 8009ce8:	f85c 7024 	ldr.w	r7, [ip, r4, lsl #2]
 8009cec:	9c02      	ldr	r4, [sp, #8]
 8009cee:	f85c 9026 	ldr.w	r9, [ip, r6, lsl #2]
 8009cf2:	441c      	add	r4, r3
 8009cf4:	f85c 602e 	ldr.w	r6, [ip, lr, lsl #2]
 8009cf8:	f85c e02a 	ldr.w	lr, [ip, sl, lsl #2]
 8009cfc:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 8009d00:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 8009d04:	f3c4 0309 	ubfx	r3, r4, #0, #10
 8009d08:	f3c1 2407 	ubfx	r4, r1, #8, #8
 8009d0c:	b2ed      	uxtb	r5, r5
 8009d0e:	eb09 2997 	add.w	r9, r9, r7, lsr #10
 8009d12:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009d16:	f85c 4024 	ldr.w	r4, [ip, r4, lsl #2]
 8009d1a:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 8009d1e:	f85c 5025 	ldr.w	r5, [ip, r5, lsl #2]
 8009d22:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 8009d26:	f3c1 4707 	ubfx	r7, r1, #16, #8
 8009d2a:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 8009d2e:	f85c a02a 	ldr.w	sl, [ip, sl, lsl #2]
 8009d32:	f85c 7027 	ldr.w	r7, [ip, r7, lsl #2]
 8009d36:	0e09      	lsrs	r1, r1, #24
 8009d38:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 8009d3c:	f3c9 0909 	ubfx	r9, r9, #0, #10
 8009d40:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 8009d44:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009d48:	eb07 2794 	add.w	r7, r7, r4, lsr #10
 8009d4c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009d50:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009d54:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 8009d58:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009d5c:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
 8009d60:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 8009d64:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8009d68:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8009d6c:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 8009d70:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009d74:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 8009d78:	ea4f 229a 	mov.w	r2, sl, lsr #10
 8009d7c:	f3ca 0709 	ubfx	r7, sl, #0, #10
 8009d80:	9202      	str	r2, [sp, #8]
 8009d82:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 8009d86:	4a43      	ldr	r2, [pc, #268]	; (8009e94 <D80_GENERIC+0x264>)
 8009d88:	9f01      	ldr	r7, [sp, #4]
 8009d8a:	fb23 7a02 	smlad	sl, r3, r2, r7
 8009d8e:	4a42      	ldr	r2, [pc, #264]	; (8009e98 <D80_GENERIC+0x268>)
 8009d90:	fb26 aa02 	smlad	sl, r6, r2, sl
 8009d94:	4a41      	ldr	r2, [pc, #260]	; (8009e9c <D80_GENERIC+0x26c>)
 8009d96:	fb24 aa02 	smlad	sl, r4, r2, sl
 8009d9a:	4a41      	ldr	r2, [pc, #260]	; (8009ea0 <D80_GENERIC+0x270>)
 8009d9c:	fb21 a702 	smlad	r7, r1, r2, sl
 8009da0:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 8009da4:	fb25 7a0a 	smlad	sl, r5, sl, r7
 8009da8:	4a3e      	ldr	r2, [pc, #248]	; (8009ea4 <D80_GENERIC+0x274>)
 8009daa:	9f03      	ldr	r7, [sp, #12]
 8009dac:	fb23 7e02 	smlad	lr, r3, r2, r7
 8009db0:	4a3d      	ldr	r2, [pc, #244]	; (8009ea8 <D80_GENERIC+0x278>)
 8009db2:	fb26 ee02 	smlad	lr, r6, r2, lr
 8009db6:	f04f 174b 	mov.w	r7, #4915275	; 0x4b004b
 8009dba:	fb24 e707 	smlad	r7, r4, r7, lr
 8009dbe:	4a3b      	ldr	r2, [pc, #236]	; (8009eac <D80_GENERIC+0x27c>)
 8009dc0:	fb21 7702 	smlad	r7, r1, r2, r7
 8009dc4:	4a3a      	ldr	r2, [pc, #232]	; (8009eb0 <D80_GENERIC+0x280>)
 8009dc6:	fb25 7202 	smlad	r2, r5, r2, r7
 8009dca:	f04f 0901 	mov.w	r9, #1
 8009dce:	9201      	str	r2, [sp, #4]
 8009dd0:	fb23 f909 	smuad	r9, r3, r9
 8009dd4:	4b37      	ldr	r3, [pc, #220]	; (8009eb4 <D80_GENERIC+0x284>)
 8009dd6:	fb26 9603 	smlad	r6, r6, r3, r9
 8009dda:	4f37      	ldr	r7, [pc, #220]	; (8009eb8 <D80_GENERIC+0x288>)
 8009ddc:	fb24 6407 	smlad	r4, r4, r7, r6
 8009de0:	4f36      	ldr	r7, [pc, #216]	; (8009ebc <D80_GENERIC+0x28c>)
 8009de2:	fb21 4707 	smlad	r7, r1, r7, r4
 8009de6:	4936      	ldr	r1, [pc, #216]	; (8009ec0 <D80_GENERIC+0x290>)
 8009de8:	fb25 7301 	smlad	r3, r5, r1, r7
 8009dec:	9303      	str	r3, [sp, #12]
 8009dee:	f5aa 3a7a 	sub.w	sl, sl, #256000	; 0x3e800
 8009df2:	9b08      	ldr	r3, [sp, #32]
 8009df4:	b193      	cbz	r3, 8009e1c <D80_GENERIC+0x1ec>
 8009df6:	9a04      	ldr	r2, [sp, #16]
 8009df8:	4452      	add	r2, sl
 8009dfa:	4614      	mov	r4, r2
 8009dfc:	9a05      	ldr	r2, [sp, #20]
 8009dfe:	f8cd a014 	str.w	sl, [sp, #20]
 8009e02:	1aa4      	subs	r4, r4, r2
 8009e04:	fba4 1203 	umull	r1, r2, r4, r3
 8009e08:	17e7      	asrs	r7, r4, #31
 8009e0a:	f111 4400 	adds.w	r4, r1, #2147483648	; 0x80000000
 8009e0e:	fb03 2207 	mla	r2, r3, r7, r2
 8009e12:	f142 0500 	adc.w	r5, r2, #0
 8009e16:	006b      	lsls	r3, r5, #1
 8009e18:	469a      	mov	sl, r3
 8009e1a:	9304      	str	r3, [sp, #16]
 8009e1c:	9e00      	ldr	r6, [sp, #0]
 8009e1e:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
 8009e22:	9a06      	ldr	r2, [sp, #24]
 8009e24:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009e28:	8d33      	ldrh	r3, [r6, #40]	; 0x28
 8009e2a:	2500      	movs	r5, #0
 8009e2c:	fb08 f303 	mul.w	r3, r8, r3
 8009e30:	fbc2 450a 	smlal	r4, r5, r2, sl
 8009e34:	9a07      	ldr	r2, [sp, #28]
 8009e36:	f108 0801 	add.w	r8, r8, #1
 8009e3a:	10a9      	asrs	r1, r5, #2
 8009e3c:	f301 010f 	ssat	r1, #16, r1
 8009e40:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8009e44:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 8009e46:	4543      	cmp	r3, r8
 8009e48:	dd12      	ble.n	8009e70 <D80_GENERIC+0x240>
 8009e4a:	9b00      	ldr	r3, [sp, #0]
 8009e4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e4e:	2b01      	cmp	r3, #1
 8009e50:	f47f af0c 	bne.w	8009c6c <D80_GENERIC+0x3c>
 8009e54:	9b00      	ldr	r3, [sp, #0]
 8009e56:	6885      	ldr	r5, [r0, #8]
 8009e58:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 8009e5a:	06b2      	lsls	r2, r6, #26
 8009e5c:	e9d0 3100 	ldrd	r3, r1, [r0]
 8009e60:	f100 000a 	add.w	r0, r0, #10
 8009e64:	f57f af35 	bpl.w	8009cd2 <D80_GENERIC+0xa2>
 8009e68:	ba5b      	rev16	r3, r3
 8009e6a:	ba49      	rev16	r1, r1
 8009e6c:	ba6d      	rev16	r5, r5
 8009e6e:	e730      	b.n	8009cd2 <D80_GENERIC+0xa2>
 8009e70:	4632      	mov	r2, r6
 8009e72:	9b03      	ldr	r3, [sp, #12]
 8009e74:	2000      	movs	r0, #0
 8009e76:	6093      	str	r3, [r2, #8]
 8009e78:	9b01      	ldr	r3, [sp, #4]
 8009e7a:	60d3      	str	r3, [r2, #12]
 8009e7c:	9b02      	ldr	r3, [sp, #8]
 8009e7e:	61d3      	str	r3, [r2, #28]
 8009e80:	9b04      	ldr	r3, [sp, #16]
 8009e82:	6113      	str	r3, [r2, #16]
 8009e84:	9b05      	ldr	r3, [sp, #20]
 8009e86:	6153      	str	r3, [r2, #20]
 8009e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e8a:	6193      	str	r3, [r2, #24]
 8009e8c:	b00b      	add	sp, #44	; 0x2c
 8009e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e92:	bf00      	nop
 8009e94:	002d0024 	.word	0x002d0024
 8009e98:	001c0015 	.word	0x001c0015
 8009e9c:	000f000a 	.word	0x000f000a
 8009ea0:	00060003 	.word	0x00060003
 8009ea4:	0037003f 	.word	0x0037003f
 8009ea8:	00450049 	.word	0x00450049
 8009eac:	00490045 	.word	0x00490045
 8009eb0:	003f0037 	.word	0x003f0037
 8009eb4:	00030006 	.word	0x00030006
 8009eb8:	000a000f 	.word	0x000a000f
 8009ebc:	0015001c 	.word	0x0015001c
 8009ec0:	0024002d 	.word	0x0024002d
 8009ec4:	24000000 	.word	0x24000000

08009ec8 <D128_GENERIC>:
 8009ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ecc:	b08d      	sub	sp, #52	; 0x34
 8009ece:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009ed0:	f8d2 a01c 	ldr.w	sl, [r2, #28]
 8009ed4:	9109      	str	r1, [sp, #36]	; 0x24
 8009ed6:	6911      	ldr	r1, [r2, #16]
 8009ed8:	9201      	str	r2, [sp, #4]
 8009eda:	9106      	str	r1, [sp, #24]
 8009edc:	6951      	ldr	r1, [r2, #20]
 8009ede:	9107      	str	r1, [sp, #28]
 8009ee0:	6991      	ldr	r1, [r2, #24]
 8009ee2:	910b      	str	r1, [sp, #44]	; 0x2c
 8009ee4:	6891      	ldr	r1, [r2, #8]
 8009ee6:	9103      	str	r1, [sp, #12]
 8009ee8:	68d1      	ldr	r1, [r2, #12]
 8009eea:	9102      	str	r1, [sp, #8]
 8009eec:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8009eee:	9108      	str	r1, [sp, #32]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	f000 8183 	beq.w	800a1fc <D128_GENERIC+0x334>
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	6a12      	ldr	r2, [r2, #32]
 8009efa:	4681      	mov	r9, r0
 8009efc:	920a      	str	r2, [sp, #40]	; 0x28
 8009efe:	e9cd a304 	strd	sl, r3, [sp, #16]
 8009f02:	e165      	b.n	800a1d0 <D128_GENERIC+0x308>
 8009f04:	b2d2      	uxtb	r2, r2
 8009f06:	f899 b000 	ldrb.w	fp, [r9]
 8009f0a:	b213      	sxth	r3, r2
 8009f0c:	4255      	negs	r5, r2
 8009f0e:	f819 0002 	ldrb.w	r0, [r9, r2]
 8009f12:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8009f16:	009f      	lsls	r7, r3, #2
 8009f18:	eb09 0402 	add.w	r4, r9, r2
 8009f1c:	ebc3 06c3 	rsb	r6, r3, r3, lsl #3
 8009f20:	f819 8002 	ldrb.w	r8, [r9, r2]
 8009f24:	443b      	add	r3, r7
 8009f26:	1962      	adds	r2, r4, r5
 8009f28:	5d64      	ldrb	r4, [r4, r5]
 8009f2a:	eb02 0c03 	add.w	ip, r2, r3
 8009f2e:	0424      	lsls	r4, r4, #16
 8009f30:	5cd3      	ldrb	r3, [r2, r3]
 8009f32:	eb0c 0e05 	add.w	lr, ip, r5
 8009f36:	f81c 9015 	ldrb.w	r9, [ip, r5, lsl #1]
 8009f3a:	f81c 2005 	ldrb.w	r2, [ip, r5]
 8009f3e:	eb04 6408 	add.w	r4, r4, r8, lsl #24
 8009f42:	eb0e 0c45 	add.w	ip, lr, r5, lsl #1
 8009f46:	f81e 8015 	ldrb.w	r8, [lr, r5, lsl #1]
 8009f4a:	eb04 2400 	add.w	r4, r4, r0, lsl #8
 8009f4e:	eb0c 0e06 	add.w	lr, ip, r6
 8009f52:	f81c a006 	ldrb.w	sl, [ip, r6]
 8009f56:	0412      	lsls	r2, r2, #16
 8009f58:	445c      	add	r4, fp
 8009f5a:	eb0e 0c05 	add.w	ip, lr, r5
 8009f5e:	eb02 6203 	add.w	r2, r2, r3, lsl #24
 8009f62:	f81e 3005 	ldrb.w	r3, [lr, r5]
 8009f66:	eb0c 0045 	add.w	r0, ip, r5, lsl #1
 8009f6a:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 8009f6e:	041b      	lsls	r3, r3, #16
 8009f70:	f81c c015 	ldrb.w	ip, [ip, r5, lsl #1]
 8009f74:	eb00 0b06 	add.w	fp, r0, r6
 8009f78:	5d80      	ldrb	r0, [r0, r6]
 8009f7a:	eb03 630a 	add.w	r3, r3, sl, lsl #24
 8009f7e:	f81b 6005 	ldrb.w	r6, [fp, r5]
 8009f82:	eb0b 0a05 	add.w	sl, fp, r5
 8009f86:	eb02 2209 	add.w	r2, r2, r9, lsl #8
 8009f8a:	f81b b015 	ldrb.w	fp, [fp, r5, lsl #1]
 8009f8e:	0436      	lsls	r6, r6, #16
 8009f90:	eb0a 0945 	add.w	r9, sl, r5, lsl #1
 8009f94:	4442      	add	r2, r8
 8009f96:	eb06 6600 	add.w	r6, r6, r0, lsl #24
 8009f9a:	f81a 8015 	ldrb.w	r8, [sl, r5, lsl #1]
 8009f9e:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8009fa2:	44b9      	add	r9, r7
 8009fa4:	eb06 260b 	add.w	r6, r6, fp, lsl #8
 8009fa8:	4463      	add	r3, ip
 8009faa:	eb06 0508 	add.w	r5, r6, r8
 8009fae:	b2e7      	uxtb	r7, r4
 8009fb0:	f3c4 2607 	ubfx	r6, r4, #8, #8
 8009fb4:	499b      	ldr	r1, [pc, #620]	; (800a224 <D128_GENERIC+0x35c>)
 8009fb6:	f3c4 4007 	ubfx	r0, r4, #16, #8
 8009fba:	0e24      	lsrs	r4, r4, #24
 8009fbc:	f851 c027 	ldr.w	ip, [r1, r7, lsl #2]
 8009fc0:	b2d7      	uxtb	r7, r2
 8009fc2:	f851 b026 	ldr.w	fp, [r1, r6, lsl #2]
 8009fc6:	f3c2 2607 	ubfx	r6, r2, #8, #8
 8009fca:	9904      	ldr	r1, [sp, #16]
 8009fcc:	4461      	add	r1, ip
 8009fce:	468c      	mov	ip, r1
 8009fd0:	4994      	ldr	r1, [pc, #592]	; (800a224 <D128_GENERIC+0x35c>)
 8009fd2:	eb0b 2b9c 	add.w	fp, fp, ip, lsr #10
 8009fd6:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8009fda:	f851 8024 	ldr.w	r8, [r1, r4, lsl #2]
 8009fde:	f3c2 4407 	ubfx	r4, r2, #16, #8
 8009fe2:	eb00 209b 	add.w	r0, r0, fp, lsr #10
 8009fe6:	f851 e027 	ldr.w	lr, [r1, r7, lsl #2]
 8009fea:	f851 7026 	ldr.w	r7, [r1, r6, lsl #2]
 8009fee:	0e12      	lsrs	r2, r2, #24
 8009ff0:	eb08 2890 	add.w	r8, r8, r0, lsr #10
 8009ff4:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8009ff8:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8009ffc:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a000:	eb0e 2e98 	add.w	lr, lr, r8, lsr #10
 800a004:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a008:	b2da      	uxtb	r2, r3
 800a00a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a00e:	eb07 279e 	add.w	r7, r7, lr, lsr #10
 800a012:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a016:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800a01a:	ea48 4800 	orr.w	r8, r8, r0, lsl #16
 800a01e:	eb04 2a97 	add.w	sl, r4, r7, lsr #10
 800a022:	f3c3 2007 	ubfx	r0, r3, #8, #8
 800a026:	ea4b 4b0c 	orr.w	fp, fp, ip, lsl #16
 800a02a:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a02e:	eb06 269a 	add.w	r6, r6, sl, lsr #10
 800a032:	f851 c020 	ldr.w	ip, [r1, r0, lsl #2]
 800a036:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800a03a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a03e:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800a042:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a046:	f851 4020 	ldr.w	r4, [r1, r0, lsl #2]
 800a04a:	0e1b      	lsrs	r3, r3, #24
 800a04c:	eb0c 2c92 	add.w	ip, ip, r2, lsr #10
 800a050:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a054:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 800a058:	ea47 470e 	orr.w	r7, r7, lr, lsl #16
 800a05c:	b2eb      	uxtb	r3, r5
 800a05e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a062:	eb04 2e9c 	add.w	lr, r4, ip, lsr #10
 800a066:	f3cc 0409 	ubfx	r4, ip, #0, #10
 800a06a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a06e:	ea46 460a 	orr.w	r6, r6, sl, lsl #16
 800a072:	eb00 209e 	add.w	r0, r0, lr, lsr #10
 800a076:	f3c5 2a07 	ubfx	sl, r5, #8, #8
 800a07a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a07e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a082:	eb03 2c90 	add.w	ip, r3, r0, lsr #10
 800a086:	f851 202a 	ldr.w	r2, [r1, sl, lsl #2]
 800a08a:	f3c5 4307 	ubfx	r3, r5, #16, #8
 800a08e:	ea4f 6a15 	mov.w	sl, r5, lsr #24
 800a092:	eb02 229c 	add.w	r2, r2, ip, lsr #10
 800a096:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a09a:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 800a09e:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a0a2:	f851 302a 	ldr.w	r3, [r1, sl, lsl #2]
 800a0a6:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800a0aa:	eb05 2592 	add.w	r5, r5, r2, lsr #10
 800a0ae:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a0b2:	eb03 2e95 	add.w	lr, r3, r5, lsr #10
 800a0b6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a0ba:	ea42 430c 	orr.w	r3, r2, ip, lsl #16
 800a0be:	ea4f 219e 	mov.w	r1, lr, lsr #10
 800a0c2:	f3ce 0209 	ubfx	r2, lr, #0, #10
 800a0c6:	9104      	str	r1, [sp, #16]
 800a0c8:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800a0cc:	9902      	ldr	r1, [sp, #8]
 800a0ce:	4a56      	ldr	r2, [pc, #344]	; (800a228 <D128_GENERIC+0x360>)
 800a0d0:	fb2b 1202 	smlad	r2, fp, r2, r1
 800a0d4:	4955      	ldr	r1, [pc, #340]	; (800a22c <D128_GENERIC+0x364>)
 800a0d6:	fb28 2201 	smlad	r2, r8, r1, r2
 800a0da:	4955      	ldr	r1, [pc, #340]	; (800a230 <D128_GENERIC+0x368>)
 800a0dc:	fb27 2201 	smlad	r2, r7, r1, r2
 800a0e0:	4954      	ldr	r1, [pc, #336]	; (800a234 <D128_GENERIC+0x36c>)
 800a0e2:	fb26 2201 	smlad	r2, r6, r1, r2
 800a0e6:	4954      	ldr	r1, [pc, #336]	; (800a238 <D128_GENERIC+0x370>)
 800a0e8:	fb24 2201 	smlad	r2, r4, r1, r2
 800a0ec:	4953      	ldr	r1, [pc, #332]	; (800a23c <D128_GENERIC+0x374>)
 800a0ee:	fb20 2201 	smlad	r2, r0, r1, r2
 800a0f2:	4953      	ldr	r1, [pc, #332]	; (800a240 <D128_GENERIC+0x378>)
 800a0f4:	fb23 2201 	smlad	r2, r3, r1, r2
 800a0f8:	f44f 3c80 	mov.w	ip, #65536	; 0x10000
 800a0fc:	fb25 2a0c 	smlad	sl, r5, ip, r2
 800a100:	4950      	ldr	r1, [pc, #320]	; (800a244 <D128_GENERIC+0x37c>)
 800a102:	9a03      	ldr	r2, [sp, #12]
 800a104:	fb2b 2c01 	smlad	ip, fp, r1, r2
 800a108:	4a4f      	ldr	r2, [pc, #316]	; (800a248 <D128_GENERIC+0x380>)
 800a10a:	fb28 ce02 	smlad	lr, r8, r2, ip
 800a10e:	f8df c150 	ldr.w	ip, [pc, #336]	; 800a260 <D128_GENERIC+0x398>
 800a112:	fb27 ec0c 	smlad	ip, r7, ip, lr
 800a116:	f8df e14c 	ldr.w	lr, [pc, #332]	; 800a264 <D128_GENERIC+0x39c>
 800a11a:	fb26 cc0e 	smlad	ip, r6, lr, ip
 800a11e:	f8df e148 	ldr.w	lr, [pc, #328]	; 800a268 <D128_GENERIC+0x3a0>
 800a122:	fb24 ce0e 	smlad	lr, r4, lr, ip
 800a126:	f8df c144 	ldr.w	ip, [pc, #324]	; 800a26c <D128_GENERIC+0x3a4>
 800a12a:	fb20 ee0c 	smlad	lr, r0, ip, lr
 800a12e:	f8df c140 	ldr.w	ip, [pc, #320]	; 800a270 <D128_GENERIC+0x3a8>
 800a132:	fb23 ec0c 	smlad	ip, r3, ip, lr
 800a136:	f8df e13c 	ldr.w	lr, [pc, #316]	; 800a274 <D128_GENERIC+0x3ac>
 800a13a:	fb25 c20e 	smlad	r2, r5, lr, ip
 800a13e:	f04f 0c01 	mov.w	ip, #1
 800a142:	9202      	str	r2, [sp, #8]
 800a144:	fb2b fb0c 	smuad	fp, fp, ip
 800a148:	f8df c12c 	ldr.w	ip, [pc, #300]	; 800a278 <D128_GENERIC+0x3b0>
 800a14c:	fb28 bb0c 	smlad	fp, r8, ip, fp
 800a150:	f8df c128 	ldr.w	ip, [pc, #296]	; 800a27c <D128_GENERIC+0x3b4>
 800a154:	fb27 bb0c 	smlad	fp, r7, ip, fp
 800a158:	4f3c      	ldr	r7, [pc, #240]	; (800a24c <D128_GENERIC+0x384>)
 800a15a:	fb26 bb07 	smlad	fp, r6, r7, fp
 800a15e:	4f3c      	ldr	r7, [pc, #240]	; (800a250 <D128_GENERIC+0x388>)
 800a160:	fb24 bb07 	smlad	fp, r4, r7, fp
 800a164:	4f3b      	ldr	r7, [pc, #236]	; (800a254 <D128_GENERIC+0x38c>)
 800a166:	fb20 bb07 	smlad	fp, r0, r7, fp
 800a16a:	4f3b      	ldr	r7, [pc, #236]	; (800a258 <D128_GENERIC+0x390>)
 800a16c:	fb23 bb07 	smlad	fp, r3, r7, fp
 800a170:	4b3a      	ldr	r3, [pc, #232]	; (800a25c <D128_GENERIC+0x394>)
 800a172:	fb25 b303 	smlad	r3, r5, r3, fp
 800a176:	9303      	str	r3, [sp, #12]
 800a178:	f5aa 1480 	sub.w	r4, sl, #1048576	; 0x100000
 800a17c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a17e:	b183      	cbz	r3, 800a1a2 <D128_GENERIC+0x2da>
 800a180:	9a06      	ldr	r2, [sp, #24]
 800a182:	9907      	ldr	r1, [sp, #28]
 800a184:	4422      	add	r2, r4
 800a186:	9407      	str	r4, [sp, #28]
 800a188:	1a52      	subs	r2, r2, r1
 800a18a:	fba2 0103 	umull	r0, r1, r2, r3
 800a18e:	17d5      	asrs	r5, r2, #31
 800a190:	f110 4200 	adds.w	r2, r0, #2147483648	; 0x80000000
 800a194:	fb03 1105 	mla	r1, r3, r5, r1
 800a198:	f141 0300 	adc.w	r3, r1, #0
 800a19c:	005b      	lsls	r3, r3, #1
 800a19e:	461c      	mov	r4, r3
 800a1a0:	9306      	str	r3, [sp, #24]
 800a1a2:	9d01      	ldr	r5, [sp, #4]
 800a1a4:	01e4      	lsls	r4, r4, #7
 800a1a6:	9e05      	ldr	r6, [sp, #20]
 800a1a8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a1ac:	8d28      	ldrh	r0, [r5, #40]	; 0x28
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	9908      	ldr	r1, [sp, #32]
 800a1b2:	fb06 f000 	mul.w	r0, r6, r0
 800a1b6:	3601      	adds	r6, #1
 800a1b8:	fbc1 2304 	smlal	r2, r3, r1, r4
 800a1bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a1be:	109b      	asrs	r3, r3, #2
 800a1c0:	9605      	str	r6, [sp, #20]
 800a1c2:	f303 030f 	ssat	r3, #16, r3
 800a1c6:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
 800a1ca:	8ceb      	ldrh	r3, [r5, #38]	; 0x26
 800a1cc:	42b3      	cmp	r3, r6
 800a1ce:	dd13      	ble.n	800a1f8 <D128_GENERIC+0x330>
 800a1d0:	9b01      	ldr	r3, [sp, #4]
 800a1d2:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a1d4:	2a01      	cmp	r2, #1
 800a1d6:	f47f ae95 	bne.w	8009f04 <D128_GENERIC+0x3c>
 800a1da:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a1dc:	f109 0610 	add.w	r6, r9, #16
 800a1e0:	0681      	lsls	r1, r0, #26
 800a1e2:	e9d9 4200 	ldrd	r4, r2, [r9]
 800a1e6:	e9d9 3502 	ldrd	r3, r5, [r9, #8]
 800a1ea:	d518      	bpl.n	800a21e <D128_GENERIC+0x356>
 800a1ec:	ba64      	rev16	r4, r4
 800a1ee:	ba52      	rev16	r2, r2
 800a1f0:	ba5b      	rev16	r3, r3
 800a1f2:	ba6d      	rev16	r5, r5
 800a1f4:	46b1      	mov	r9, r6
 800a1f6:	e6da      	b.n	8009fae <D128_GENERIC+0xe6>
 800a1f8:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a1fc:	9b01      	ldr	r3, [sp, #4]
 800a1fe:	2000      	movs	r0, #0
 800a200:	9903      	ldr	r1, [sp, #12]
 800a202:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a204:	6099      	str	r1, [r3, #8]
 800a206:	9902      	ldr	r1, [sp, #8]
 800a208:	f8c3 a01c 	str.w	sl, [r3, #28]
 800a20c:	60d9      	str	r1, [r3, #12]
 800a20e:	9906      	ldr	r1, [sp, #24]
 800a210:	619a      	str	r2, [r3, #24]
 800a212:	6119      	str	r1, [r3, #16]
 800a214:	9907      	ldr	r1, [sp, #28]
 800a216:	6159      	str	r1, [r3, #20]
 800a218:	b00d      	add	sp, #52	; 0x34
 800a21a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a21e:	46b1      	mov	r9, r6
 800a220:	e6c5      	b.n	8009fae <D128_GENERIC+0xe6>
 800a222:	bf00      	nop
 800a224:	24000000 	.word	0x24000000
 800a228:	00780069 	.word	0x00780069
 800a22c:	005b004e 	.word	0x005b004e
 800a230:	00420037 	.word	0x00420037
 800a234:	002d0024 	.word	0x002d0024
 800a238:	001c0015 	.word	0x001c0015
 800a23c:	000f000a 	.word	0x000f000a
 800a240:	00060003 	.word	0x00060003
 800a244:	00880096 	.word	0x00880096
 800a248:	00a200ac 	.word	0x00a200ac
 800a24c:	0015001c 	.word	0x0015001c
 800a250:	0024002d 	.word	0x0024002d
 800a254:	00370042 	.word	0x00370042
 800a258:	004e005b 	.word	0x004e005b
 800a25c:	00690078 	.word	0x00690078
 800a260:	00b400ba 	.word	0x00b400ba
 800a264:	00be00c0 	.word	0x00be00c0
 800a268:	00c000be 	.word	0x00c000be
 800a26c:	00ba00b4 	.word	0x00ba00b4
 800a270:	00ac00a2 	.word	0x00ac00a2
 800a274:	00960088 	.word	0x00960088
 800a278:	00030006 	.word	0x00030006
 800a27c:	000a000f 	.word	0x000a000f

0800a280 <D16_1CH_HTONS_VOL_HP>:
 800a280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a284:	6993      	ldr	r3, [r2, #24]
 800a286:	b087      	sub	sp, #28
 800a288:	4682      	mov	sl, r0
 800a28a:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800a28c:	9304      	str	r3, [sp, #16]
 800a28e:	f8d2 b030 	ldr.w	fp, [r2, #48]	; 0x30
 800a292:	69d3      	ldr	r3, [r2, #28]
 800a294:	f8d2 e020 	ldr.w	lr, [r2, #32]
 800a298:	e9d2 5402 	ldrd	r5, r4, [r2, #8]
 800a29c:	e9d2 6c04 	ldrd	r6, ip, [r2, #16]
 800a2a0:	9403      	str	r4, [sp, #12]
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	d054      	beq.n	800a350 <D16_1CH_HTONS_VOL_HP+0xd0>
 800a2a6:	f1a1 0902 	sub.w	r9, r1, #2
 800a2aa:	eb0a 0140 	add.w	r1, sl, r0, lsl #1
 800a2ae:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 800a35c <D16_1CH_HTONS_VOL_HP+0xdc>
 800a2b2:	4650      	mov	r0, sl
 800a2b4:	9101      	str	r1, [sp, #4]
 800a2b6:	4619      	mov	r1, r3
 800a2b8:	f8cd b008 	str.w	fp, [sp, #8]
 800a2bc:	9205      	str	r2, [sp, #20]
 800a2be:	f850 3b02 	ldr.w	r3, [r0], #2
 800a2c2:	ba5b      	rev16	r3, r3
 800a2c4:	b2dc      	uxtb	r4, r3
 800a2c6:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a2ca:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a2ce:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800a2d2:	4419      	add	r1, r3
 800a2d4:	eb04 2491 	add.w	r4, r4, r1, lsr #10
 800a2d8:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800a2dc:	f3c4 0209 	ubfx	r2, r4, #0, #10
 800a2e0:	0aa1      	lsrs	r1, r4, #10
 800a2e2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800a2e6:	4a1b      	ldr	r2, [pc, #108]	; (800a354 <D16_1CH_HTONS_VOL_HP+0xd4>)
 800a2e8:	fb23 5402 	smlad	r4, r3, r2, r5
 800a2ec:	4a1a      	ldr	r2, [pc, #104]	; (800a358 <D16_1CH_HTONS_VOL_HP+0xd8>)
 800a2ee:	fb23 f502 	smuad	r5, r3, r2
 800a2f2:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 800a2f6:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
 800a2fa:	f04f 0b00 	mov.w	fp, #0
 800a2fe:	19a2      	adds	r2, r4, r6
 800a300:	eba2 020c 	sub.w	r2, r2, ip
 800a304:	46a4      	mov	ip, r4
 800a306:	17d7      	asrs	r7, r2, #31
 800a308:	fba2 230e 	umull	r2, r3, r2, lr
 800a30c:	f112 4600 	adds.w	r6, r2, #2147483648	; 0x80000000
 800a310:	fb0e 3307 	mla	r3, lr, r7, r3
 800a314:	f143 0700 	adc.w	r7, r3, #0
 800a318:	9b02      	ldr	r3, [sp, #8]
 800a31a:	047a      	lsls	r2, r7, #17
 800a31c:	007e      	lsls	r6, r7, #1
 800a31e:	fbc3 ab02 	smlal	sl, fp, r3, r2
 800a322:	ea4f 03ab 	mov.w	r3, fp, asr #2
 800a326:	f303 030f 	ssat	r3, #16, r3
 800a32a:	f829 3f02 	strh.w	r3, [r9, #2]!
 800a32e:	9b01      	ldr	r3, [sp, #4]
 800a330:	4298      	cmp	r0, r3
 800a332:	d1c4      	bne.n	800a2be <D16_1CH_HTONS_VOL_HP+0x3e>
 800a334:	460b      	mov	r3, r1
 800a336:	9a05      	ldr	r2, [sp, #20]
 800a338:	2000      	movs	r0, #0
 800a33a:	9903      	ldr	r1, [sp, #12]
 800a33c:	61d3      	str	r3, [r2, #28]
 800a33e:	9b04      	ldr	r3, [sp, #16]
 800a340:	6095      	str	r5, [r2, #8]
 800a342:	60d1      	str	r1, [r2, #12]
 800a344:	6193      	str	r3, [r2, #24]
 800a346:	e9c2 6404 	strd	r6, r4, [r2, #16]
 800a34a:	b007      	add	sp, #28
 800a34c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a350:	4664      	mov	r4, ip
 800a352:	e7f1      	b.n	800a338 <D16_1CH_HTONS_VOL_HP+0xb8>
 800a354:	00030001 	.word	0x00030001
 800a358:	00010003 	.word	0x00010003
 800a35c:	24000000 	.word	0x24000000

0800a360 <D24_1CH_HTONS_VOL_HP>:
 800a360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a364:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800a366:	b089      	sub	sp, #36	; 0x24
 800a368:	6993      	ldr	r3, [r2, #24]
 800a36a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800a36c:	9604      	str	r6, [sp, #16]
 800a36e:	6a16      	ldr	r6, [r2, #32]
 800a370:	9306      	str	r3, [sp, #24]
 800a372:	9505      	str	r5, [sp, #20]
 800a374:	69d3      	ldr	r3, [r2, #28]
 800a376:	9600      	str	r6, [sp, #0]
 800a378:	e9d2 4a04 	ldrd	r4, sl, [r2, #16]
 800a37c:	e9d2 ce02 	ldrd	ip, lr, [r2, #8]
 800a380:	2d00      	cmp	r5, #0
 800a382:	f000 8083 	beq.w	800a48c <D24_1CH_HTONS_VOL_HP+0x12c>
 800a386:	9207      	str	r2, [sp, #28]
 800a388:	2600      	movs	r6, #0
 800a38a:	4622      	mov	r2, r4
 800a38c:	f1a1 0b02 	sub.w	fp, r1, #2
 800a390:	4f3f      	ldr	r7, [pc, #252]	; (800a490 <D24_1CH_HTONS_VOL_HP+0x130>)
 800a392:	461d      	mov	r5, r3
 800a394:	f8cd a00c 	str.w	sl, [sp, #12]
 800a398:	9c00      	ldr	r4, [sp, #0]
 800a39a:	e056      	b.n	800a44a <D24_1CH_HTONS_VOL_HP+0xea>
 800a39c:	7841      	ldrb	r1, [r0, #1]
 800a39e:	eb08 4809 	add.w	r8, r8, r9, lsl #16
 800a3a2:	3002      	adds	r0, #2
 800a3a4:	4488      	add	r8, r1
 800a3a6:	fa5f f388 	uxtb.w	r3, r8
 800a3aa:	f3c8 2907 	ubfx	r9, r8, #8, #8
 800a3ae:	ea4f 4818 	mov.w	r8, r8, lsr #16
 800a3b2:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
 800a3b6:	f857 3029 	ldr.w	r3, [r7, r9, lsl #2]
 800a3ba:	eb01 2195 	add.w	r1, r1, r5, lsr #10
 800a3be:	f857 5028 	ldr.w	r5, [r7, r8, lsl #2]
 800a3c2:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800a3c6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a3ca:	f3c8 0309 	ubfx	r3, r8, #0, #10
 800a3ce:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800a3d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800a3d6:	492f      	ldr	r1, [pc, #188]	; (800a494 <D24_1CH_HTONS_VOL_HP+0x134>)
 800a3d8:	fb23 e901 	smlad	r9, r3, r1, lr
 800a3dc:	492e      	ldr	r1, [pc, #184]	; (800a498 <D24_1CH_HTONS_VOL_HP+0x138>)
 800a3de:	fb23 ce01 	smlad	lr, r3, r1, ip
 800a3e2:	f3c5 0c09 	ubfx	ip, r5, #0, #10
 800a3e6:	2101      	movs	r1, #1
 800a3e8:	eb0c 084c 	add.w	r8, ip, ip, lsl #1
 800a3ec:	eb0e 0e48 	add.w	lr, lr, r8, lsl #1
 800a3f0:	fb23 f301 	smuad	r3, r3, r1
 800a3f4:	f5a9 51d8 	sub.w	r1, r9, #6912	; 0x1b00
 800a3f8:	eb08 0c03 	add.w	ip, r8, r3
 800a3fc:	9b03      	ldr	r3, [sp, #12]
 800a3fe:	f04f 0a00 	mov.w	sl, #0
 800a402:	440a      	add	r2, r1
 800a404:	3601      	adds	r6, #1
 800a406:	9103      	str	r1, [sp, #12]
 800a408:	1ad2      	subs	r2, r2, r3
 800a40a:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800a40e:	fba2 2304 	umull	r2, r3, r2, r4
 800a412:	e9cd 2300 	strd	r2, r3, [sp]
 800a416:	fb04 3309 	mla	r3, r4, r9, r3
 800a41a:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800a41e:	9301      	str	r3, [sp, #4]
 800a420:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a424:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a428:	f143 0300 	adc.w	r3, r3, #0
 800a42c:	ea4f 38c3 	mov.w	r8, r3, lsl #15
 800a430:	005a      	lsls	r2, r3, #1
 800a432:	9b04      	ldr	r3, [sp, #16]
 800a434:	fbc3 9a08 	smlal	r9, sl, r3, r8
 800a438:	ea4f 03aa 	mov.w	r3, sl, asr #2
 800a43c:	f303 030f 	ssat	r3, #16, r3
 800a440:	f82b 3f02 	strh.w	r3, [fp, #2]!
 800a444:	9b05      	ldr	r3, [sp, #20]
 800a446:	429e      	cmp	r6, r3
 800a448:	d010      	beq.n	800a46c <D24_1CH_HTONS_VOL_HP+0x10c>
 800a44a:	f890 9003 	ldrb.w	r9, [r0, #3]
 800a44e:	f016 0f01 	tst.w	r6, #1
 800a452:	7801      	ldrb	r1, [r0, #0]
 800a454:	ea4f 2309 	mov.w	r3, r9, lsl #8
 800a458:	ea4f 2801 	mov.w	r8, r1, lsl #8
 800a45c:	d09e      	beq.n	800a39c <D24_1CH_HTONS_VOL_HP+0x3c>
 800a45e:	f890 8002 	ldrb.w	r8, [r0, #2]
 800a462:	3004      	adds	r0, #4
 800a464:	eb03 4808 	add.w	r8, r3, r8, lsl #16
 800a468:	4488      	add	r8, r1
 800a46a:	e79c      	b.n	800a3a6 <D24_1CH_HTONS_VOL_HP+0x46>
 800a46c:	4614      	mov	r4, r2
 800a46e:	462b      	mov	r3, r5
 800a470:	9a07      	ldr	r2, [sp, #28]
 800a472:	2000      	movs	r0, #0
 800a474:	61d3      	str	r3, [r2, #28]
 800a476:	9b06      	ldr	r3, [sp, #24]
 800a478:	f8c2 c008 	str.w	ip, [r2, #8]
 800a47c:	f8c2 e00c 	str.w	lr, [r2, #12]
 800a480:	6193      	str	r3, [r2, #24]
 800a482:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800a486:	b009      	add	sp, #36	; 0x24
 800a488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a48c:	4651      	mov	r1, sl
 800a48e:	e7f0      	b.n	800a472 <D24_1CH_HTONS_VOL_HP+0x112>
 800a490:	24000000 	.word	0x24000000
 800a494:	00030001 	.word	0x00030001
 800a498:	00060007 	.word	0x00060007

0800a49c <D32_1CH_HTONS_VOL_HP>:
 800a49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a0:	6993      	ldr	r3, [r2, #24]
 800a4a2:	b087      	sub	sp, #28
 800a4a4:	4683      	mov	fp, r0
 800a4a6:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800a4a8:	9304      	str	r3, [sp, #16]
 800a4aa:	69d5      	ldr	r5, [r2, #28]
 800a4ac:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800a4ae:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800a4b2:	e9d2 8e04 	ldrd	r8, lr, [r2, #16]
 800a4b6:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800a4ba:	2800      	cmp	r0, #0
 800a4bc:	d077      	beq.n	800a5ae <D32_1CH_HTONS_VOL_HP+0x112>
 800a4be:	460f      	mov	r7, r1
 800a4c0:	46f1      	mov	r9, lr
 800a4c2:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800a4c6:	f8cd 8000 	str.w	r8, [sp]
 800a4ca:	4e3a      	ldr	r6, [pc, #232]	; (800a5b4 <D32_1CH_HTONS_VOL_HP+0x118>)
 800a4cc:	469e      	mov	lr, r3
 800a4ce:	46a0      	mov	r8, r4
 800a4d0:	9103      	str	r1, [sp, #12]
 800a4d2:	9205      	str	r2, [sp, #20]
 800a4d4:	f85b 4b04 	ldr.w	r4, [fp], #4
 800a4d8:	ba64      	rev16	r4, r4
 800a4da:	b2e0      	uxtb	r0, r4
 800a4dc:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800a4e0:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800a4e4:	0e24      	lsrs	r4, r4, #24
 800a4e6:	f856 0020 	ldr.w	r0, [r6, r0, lsl #2]
 800a4ea:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800a4ee:	eb00 2095 	add.w	r0, r0, r5, lsr #10
 800a4f2:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800a4f6:	f856 5024 	ldr.w	r5, [r6, r4, lsl #2]
 800a4fa:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800a4fe:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a502:	eb01 2193 	add.w	r1, r1, r3, lsr #10
 800a506:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a50a:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800a50e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a512:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a516:	f3c5 0009 	ubfx	r0, r5, #0, #10
 800a51a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800a51e:	4826      	ldr	r0, [pc, #152]	; (800a5b8 <D32_1CH_HTONS_VOL_HP+0x11c>)
 800a520:	fb23 c400 	smlad	r4, r3, r0, ip
 800a524:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a528:	fb21 4402 	smlad	r4, r1, r2, r4
 800a52c:	4823      	ldr	r0, [pc, #140]	; (800a5bc <D32_1CH_HTONS_VOL_HP+0x120>)
 800a52e:	fb23 ec00 	smlad	ip, r3, r0, lr
 800a532:	4823      	ldr	r0, [pc, #140]	; (800a5c0 <D32_1CH_HTONS_VOL_HP+0x124>)
 800a534:	fb21 cc00 	smlad	ip, r1, r0, ip
 800a538:	2201      	movs	r2, #1
 800a53a:	fb23 f302 	smuad	r3, r3, r2
 800a53e:	4821      	ldr	r0, [pc, #132]	; (800a5c4 <D32_1CH_HTONS_VOL_HP+0x128>)
 800a540:	fb21 3e00 	smlad	lr, r1, r0, r3
 800a544:	9b00      	ldr	r3, [sp, #0]
 800a546:	f5a4 4480 	sub.w	r4, r4, #16384	; 0x4000
 800a54a:	4423      	add	r3, r4
 800a54c:	eba3 0209 	sub.w	r2, r3, r9
 800a550:	46a1      	mov	r9, r4
 800a552:	17d1      	asrs	r1, r2, #31
 800a554:	fba2 230a 	umull	r2, r3, r2, sl
 800a558:	e9cd 2300 	strd	r2, r3, [sp]
 800a55c:	fb0a 3301 	mla	r3, sl, r1, r3
 800a560:	9301      	str	r3, [sp, #4]
 800a562:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a566:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a56a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a56e:	f143 0300 	adc.w	r3, r3, #0
 800a572:	0399      	lsls	r1, r3, #14
 800a574:	005b      	lsls	r3, r3, #1
 800a576:	9300      	str	r3, [sp, #0]
 800a578:	2300      	movs	r3, #0
 800a57a:	fbc8 2301 	smlal	r2, r3, r8, r1
 800a57e:	109b      	asrs	r3, r3, #2
 800a580:	f303 030f 	ssat	r3, #16, r3
 800a584:	f827 3b02 	strh.w	r3, [r7], #2
 800a588:	9b03      	ldr	r3, [sp, #12]
 800a58a:	429f      	cmp	r7, r3
 800a58c:	d1a2      	bne.n	800a4d4 <D32_1CH_HTONS_VOL_HP+0x38>
 800a58e:	4673      	mov	r3, lr
 800a590:	f8dd 8000 	ldr.w	r8, [sp]
 800a594:	9a05      	ldr	r2, [sp, #20]
 800a596:	6093      	str	r3, [r2, #8]
 800a598:	2000      	movs	r0, #0
 800a59a:	9b04      	ldr	r3, [sp, #16]
 800a59c:	f8c2 c00c 	str.w	ip, [r2, #12]
 800a5a0:	61d5      	str	r5, [r2, #28]
 800a5a2:	6193      	str	r3, [r2, #24]
 800a5a4:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800a5a8:	b007      	add	sp, #28
 800a5aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5ae:	4674      	mov	r4, lr
 800a5b0:	e7f1      	b.n	800a596 <D32_1CH_HTONS_VOL_HP+0xfa>
 800a5b2:	bf00      	nop
 800a5b4:	24000000 	.word	0x24000000
 800a5b8:	00060003 	.word	0x00060003
 800a5bc:	000a000c 	.word	0x000a000c
 800a5c0:	000c000a 	.word	0x000c000a
 800a5c4:	00030006 	.word	0x00030006

0800a5c8 <D48_1CH_HTONS_VOL_HP>:
 800a5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5cc:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800a5ce:	b087      	sub	sp, #28
 800a5d0:	6993      	ldr	r3, [r2, #24]
 800a5d2:	9701      	str	r7, [sp, #4]
 800a5d4:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800a5d6:	6a17      	ldr	r7, [r2, #32]
 800a5d8:	9304      	str	r3, [sp, #16]
 800a5da:	69d6      	ldr	r6, [r2, #28]
 800a5dc:	9702      	str	r7, [sp, #8]
 800a5de:	e9d2 4e04 	ldrd	r4, lr, [r2, #16]
 800a5e2:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800a5e6:	2d00      	cmp	r5, #0
 800a5e8:	f000 8093 	beq.w	800a712 <D48_1CH_HTONS_VOL_HP+0x14a>
 800a5ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a5f0:	f1a1 0b02 	sub.w	fp, r1, #2
 800a5f4:	46f2      	mov	sl, lr
 800a5f6:	4f48      	ldr	r7, [pc, #288]	; (800a718 <D48_1CH_HTONS_VOL_HP+0x150>)
 800a5f8:	eb00 0145 	add.w	r1, r0, r5, lsl #1
 800a5fc:	469e      	mov	lr, r3
 800a5fe:	9205      	str	r2, [sp, #20]
 800a600:	9103      	str	r1, [sp, #12]
 800a602:	e9d0 3200 	ldrd	r3, r2, [r0]
 800a606:	3006      	adds	r0, #6
 800a608:	ba5b      	rev16	r3, r3
 800a60a:	fa92 f992 	rev16.w	r9, r2
 800a60e:	b2dd      	uxtb	r5, r3
 800a610:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800a614:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800a618:	0e1b      	lsrs	r3, r3, #24
 800a61a:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800a61e:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800a622:	eb05 2696 	add.w	r6, r5, r6, lsr #10
 800a626:	f857 5022 	ldr.w	r5, [r7, r2, lsl #2]
 800a62a:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800a62e:	fa5f f289 	uxtb.w	r2, r9
 800a632:	eb01 2196 	add.w	r1, r1, r6, lsr #10
 800a636:	f3c9 2907 	ubfx	r9, r9, #8, #8
 800a63a:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800a63e:	f3c6 0809 	ubfx	r8, r6, #0, #10
 800a642:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800a646:	f857 6029 	ldr.w	r6, [r7, r9, lsl #2]
 800a64a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a64e:	eb03 2395 	add.w	r3, r3, r5, lsr #10
 800a652:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a656:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800a65a:	eb02 2293 	add.w	r2, r2, r3, lsr #10
 800a65e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a662:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800a666:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a66a:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 800a66e:	f3c6 0309 	ubfx	r3, r6, #0, #10
 800a672:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800a676:	4b29      	ldr	r3, [pc, #164]	; (800a71c <D48_1CH_HTONS_VOL_HP+0x154>)
 800a678:	fb28 c103 	smlad	r1, r8, r3, ip
 800a67c:	4b28      	ldr	r3, [pc, #160]	; (800a720 <D48_1CH_HTONS_VOL_HP+0x158>)
 800a67e:	fb25 1103 	smlad	r1, r5, r3, r1
 800a682:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a686:	fb22 1903 	smlad	r9, r2, r3, r1
 800a68a:	4b26      	ldr	r3, [pc, #152]	; (800a724 <D48_1CH_HTONS_VOL_HP+0x15c>)
 800a68c:	fb28 ec03 	smlad	ip, r8, r3, lr
 800a690:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800a694:	fb25 cc03 	smlad	ip, r5, r3, ip
 800a698:	4b23      	ldr	r3, [pc, #140]	; (800a728 <D48_1CH_HTONS_VOL_HP+0x160>)
 800a69a:	fb22 cc03 	smlad	ip, r2, r3, ip
 800a69e:	2101      	movs	r1, #1
 800a6a0:	fb28 f801 	smuad	r8, r8, r1
 800a6a4:	4b21      	ldr	r3, [pc, #132]	; (800a72c <D48_1CH_HTONS_VOL_HP+0x164>)
 800a6a6:	fb25 8503 	smlad	r5, r5, r3, r8
 800a6aa:	4b21      	ldr	r3, [pc, #132]	; (800a730 <D48_1CH_HTONS_VOL_HP+0x168>)
 800a6ac:	fb22 5e03 	smlad	lr, r2, r3, r5
 800a6b0:	f5a9 4158 	sub.w	r1, r9, #55296	; 0xd800
 800a6b4:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a6b8:	190a      	adds	r2, r1, r4
 800a6ba:	9c02      	ldr	r4, [sp, #8]
 800a6bc:	eba2 020a 	sub.w	r2, r2, sl
 800a6c0:	468a      	mov	sl, r1
 800a6c2:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800a6c6:	fba2 2304 	umull	r2, r3, r2, r4
 800a6ca:	fb04 3309 	mla	r3, r4, r9, r3
 800a6ce:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800a6d2:	f04f 0900 	mov.w	r9, #0
 800a6d6:	f143 0500 	adc.w	r5, r3, #0
 800a6da:	9b01      	ldr	r3, [sp, #4]
 800a6dc:	032a      	lsls	r2, r5, #12
 800a6de:	006c      	lsls	r4, r5, #1
 800a6e0:	fbc3 8902 	smlal	r8, r9, r3, r2
 800a6e4:	ea4f 03a9 	mov.w	r3, r9, asr #2
 800a6e8:	f303 030f 	ssat	r3, #16, r3
 800a6ec:	f82b 3f02 	strh.w	r3, [fp, #2]!
 800a6f0:	9b03      	ldr	r3, [sp, #12]
 800a6f2:	4283      	cmp	r3, r0
 800a6f4:	d185      	bne.n	800a602 <D48_1CH_HTONS_VOL_HP+0x3a>
 800a6f6:	4673      	mov	r3, lr
 800a6f8:	9a05      	ldr	r2, [sp, #20]
 800a6fa:	6093      	str	r3, [r2, #8]
 800a6fc:	2000      	movs	r0, #0
 800a6fe:	9b04      	ldr	r3, [sp, #16]
 800a700:	f8c2 c00c 	str.w	ip, [r2, #12]
 800a704:	61d6      	str	r6, [r2, #28]
 800a706:	6193      	str	r3, [r2, #24]
 800a708:	e9c2 4104 	strd	r4, r1, [r2, #16]
 800a70c:	b007      	add	sp, #28
 800a70e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a712:	4671      	mov	r1, lr
 800a714:	e7f1      	b.n	800a6fa <D48_1CH_HTONS_VOL_HP+0x132>
 800a716:	bf00      	nop
 800a718:	24000000 	.word	0x24000000
 800a71c:	000f000a 	.word	0x000f000a
 800a720:	00060003 	.word	0x00060003
 800a724:	00150019 	.word	0x00150019
 800a728:	00190015 	.word	0x00190015
 800a72c:	00030006 	.word	0x00030006
 800a730:	000a000f 	.word	0x000a000f

0800a734 <D64_1CH_HTONS_VOL_HP>:
 800a734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a738:	6b15      	ldr	r5, [r2, #48]	; 0x30
 800a73a:	b089      	sub	sp, #36	; 0x24
 800a73c:	6993      	ldr	r3, [r2, #24]
 800a73e:	4686      	mov	lr, r0
 800a740:	9503      	str	r5, [sp, #12]
 800a742:	8cd0      	ldrh	r0, [r2, #38]	; 0x26
 800a744:	6a15      	ldr	r5, [r2, #32]
 800a746:	9306      	str	r3, [sp, #24]
 800a748:	69d6      	ldr	r6, [r2, #28]
 800a74a:	9504      	str	r5, [sp, #16]
 800a74c:	e9d2 8404 	ldrd	r8, r4, [r2, #16]
 800a750:	e9d2 3c02 	ldrd	r3, ip, [r2, #8]
 800a754:	2800      	cmp	r0, #0
 800a756:	f000 80a4 	beq.w	800a8a2 <D64_1CH_HTONS_VOL_HP+0x16e>
 800a75a:	460f      	mov	r7, r1
 800a75c:	46f1      	mov	r9, lr
 800a75e:	eb01 0140 	add.w	r1, r1, r0, lsl #1
 800a762:	4d56      	ldr	r5, [pc, #344]	; (800a8bc <D64_1CH_HTONS_VOL_HP+0x188>)
 800a764:	46a2      	mov	sl, r4
 800a766:	469e      	mov	lr, r3
 800a768:	9105      	str	r1, [sp, #20]
 800a76a:	9207      	str	r2, [sp, #28]
 800a76c:	f859 1b08 	ldr.w	r1, [r9], #8
 800a770:	f859 3c04 	ldr.w	r3, [r9, #-4]
 800a774:	ba49      	rev16	r1, r1
 800a776:	fa93 fb93 	rev16.w	fp, r3
 800a77a:	b2cb      	uxtb	r3, r1
 800a77c:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800a780:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800a784:	0e09      	lsrs	r1, r1, #24
 800a786:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800a78a:	fa5f f38b 	uxtb.w	r3, fp
 800a78e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800a792:	4426      	add	r6, r4
 800a794:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 800a798:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800a79c:	eb02 2296 	add.w	r2, r2, r6, lsr #10
 800a7a0:	f855 0023 	ldr.w	r0, [r5, r3, lsl #2]
 800a7a4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a7a8:	f3cb 2307 	ubfx	r3, fp, #8, #8
 800a7ac:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800a7b0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a7b4:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800a7b8:	eb01 2194 	add.w	r1, r1, r4, lsr #10
 800a7bc:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a7c0:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 800a7c4:	f3cb 4607 	ubfx	r6, fp, #16, #8
 800a7c8:	eb00 2091 	add.w	r0, r0, r1, lsr #10
 800a7cc:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a7d0:	f855 6026 	ldr.w	r6, [r5, r6, lsl #2]
 800a7d4:	ea4f 6b1b 	mov.w	fp, fp, lsr #24
 800a7d8:	eb03 2390 	add.w	r3, r3, r0, lsr #10
 800a7dc:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a7e0:	f855 b02b 	ldr.w	fp, [r5, fp, lsl #2]
 800a7e4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a7e8:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 800a7ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a7f0:	eb0b 2b96 	add.w	fp, fp, r6, lsr #10
 800a7f4:	f3c6 0409 	ubfx	r4, r6, #0, #10
 800a7f8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a7fc:	f3cb 0009 	ubfx	r0, fp, #0, #10
 800a800:	ea4f 269b 	mov.w	r6, fp, lsr #10
 800a804:	ea40 4b04 	orr.w	fp, r0, r4, lsl #16
 800a808:	482d      	ldr	r0, [pc, #180]	; (800a8c0 <D64_1CH_HTONS_VOL_HP+0x18c>)
 800a80a:	fb22 cc00 	smlad	ip, r2, r0, ip
 800a80e:	482d      	ldr	r0, [pc, #180]	; (800a8c4 <D64_1CH_HTONS_VOL_HP+0x190>)
 800a810:	fb21 cc00 	smlad	ip, r1, r0, ip
 800a814:	482c      	ldr	r0, [pc, #176]	; (800a8c8 <D64_1CH_HTONS_VOL_HP+0x194>)
 800a816:	fb23 cc00 	smlad	ip, r3, r0, ip
 800a81a:	f44f 3480 	mov.w	r4, #65536	; 0x10000
 800a81e:	fb2b c404 	smlad	r4, fp, r4, ip
 800a822:	482a      	ldr	r0, [pc, #168]	; (800a8cc <D64_1CH_HTONS_VOL_HP+0x198>)
 800a824:	fb22 ec00 	smlad	ip, r2, r0, lr
 800a828:	fb2b cc10 	smladx	ip, fp, r0, ip
 800a82c:	4828      	ldr	r0, [pc, #160]	; (800a8d0 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800a82e:	fb21 cc00 	smlad	ip, r1, r0, ip
 800a832:	fb23 cc10 	smladx	ip, r3, r0, ip
 800a836:	f04f 0e01 	mov.w	lr, #1
 800a83a:	fb22 f20e 	smuad	r2, r2, lr
 800a83e:	4825      	ldr	r0, [pc, #148]	; (800a8d4 <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800a840:	fb21 2100 	smlad	r1, r1, r0, r2
 800a844:	4a24      	ldr	r2, [pc, #144]	; (800a8d8 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800a846:	fb23 1302 	smlad	r3, r3, r2, r1
 800a84a:	4a24      	ldr	r2, [pc, #144]	; (800a8dc <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800a84c:	fb2b 3e02 	smlad	lr, fp, r2, r3
 800a850:	f5a4 3400 	sub.w	r4, r4, #131072	; 0x20000
 800a854:	eb04 0208 	add.w	r2, r4, r8
 800a858:	eba2 020a 	sub.w	r2, r2, sl
 800a85c:	46a2      	mov	sl, r4
 800a85e:	4610      	mov	r0, r2
 800a860:	17d1      	asrs	r1, r2, #31
 800a862:	e9cd 0100 	strd	r0, r1, [sp]
 800a866:	9904      	ldr	r1, [sp, #16]
 800a868:	9801      	ldr	r0, [sp, #4]
 800a86a:	fba2 2301 	umull	r2, r3, r2, r1
 800a86e:	fb01 3300 	mla	r3, r1, r0, r3
 800a872:	f112 4000 	adds.w	r0, r2, #2147483648	; 0x80000000
 800a876:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800a87a:	f143 0100 	adc.w	r1, r3, #0
 800a87e:	9b03      	ldr	r3, [sp, #12]
 800a880:	02ca      	lsls	r2, r1, #11
 800a882:	ea4f 0841 	mov.w	r8, r1, lsl #1
 800a886:	2100      	movs	r1, #0
 800a888:	fbc3 0102 	smlal	r0, r1, r3, r2
 800a88c:	108b      	asrs	r3, r1, #2
 800a88e:	f303 030f 	ssat	r3, #16, r3
 800a892:	f827 3b02 	strh.w	r3, [r7], #2
 800a896:	9b05      	ldr	r3, [sp, #20]
 800a898:	429f      	cmp	r7, r3
 800a89a:	f47f af67 	bne.w	800a76c <D64_1CH_HTONS_VOL_HP+0x38>
 800a89e:	4673      	mov	r3, lr
 800a8a0:	9a07      	ldr	r2, [sp, #28]
 800a8a2:	6093      	str	r3, [r2, #8]
 800a8a4:	2000      	movs	r0, #0
 800a8a6:	9b06      	ldr	r3, [sp, #24]
 800a8a8:	f8c2 c00c 	str.w	ip, [r2, #12]
 800a8ac:	61d6      	str	r6, [r2, #28]
 800a8ae:	6193      	str	r3, [r2, #24]
 800a8b0:	e9c2 8404 	strd	r8, r4, [r2, #16]
 800a8b4:	b009      	add	sp, #36	; 0x24
 800a8b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ba:	bf00      	nop
 800a8bc:	24000000 	.word	0x24000000
 800a8c0:	001c0015 	.word	0x001c0015
 800a8c4:	000f000a 	.word	0x000f000a
 800a8c8:	00060003 	.word	0x00060003
 800a8cc:	0024002a 	.word	0x0024002a
 800a8d0:	002e0030 	.word	0x002e0030
 800a8d4:	00030006 	.word	0x00030006
 800a8d8:	000a000f 	.word	0x000a000f
 800a8dc:	0015001c 	.word	0x0015001c

0800a8e0 <D80_1CH_HTONS_VOL_HP>:
 800a8e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e4:	6913      	ldr	r3, [r2, #16]
 800a8e6:	b089      	sub	sp, #36	; 0x24
 800a8e8:	6b16      	ldr	r6, [r2, #48]	; 0x30
 800a8ea:	9301      	str	r3, [sp, #4]
 800a8ec:	9603      	str	r6, [sp, #12]
 800a8ee:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 800a8f0:	6a16      	ldr	r6, [r2, #32]
 800a8f2:	e9d2 5305 	ldrd	r5, r3, [r2, #20]
 800a8f6:	e9d2 7c02 	ldrd	r7, ip, [r2, #8]
 800a8fa:	9306      	str	r3, [sp, #24]
 800a8fc:	9604      	str	r6, [sp, #16]
 800a8fe:	69d3      	ldr	r3, [r2, #28]
 800a900:	2c00      	cmp	r4, #0
 800a902:	f000 80ce 	beq.w	800aaa2 <D80_1CH_HTONS_VOL_HP+0x1c2>
 800a906:	3902      	subs	r1, #2
 800a908:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800a90c:	4e66      	ldr	r6, [pc, #408]	; (800aaa8 <D80_1CH_HTONS_VOL_HP+0x1c8>)
 800a90e:	469e      	mov	lr, r3
 800a910:	9102      	str	r1, [sp, #8]
 800a912:	46aa      	mov	sl, r5
 800a914:	eb00 0144 	add.w	r1, r0, r4, lsl #1
 800a918:	9207      	str	r2, [sp, #28]
 800a91a:	9105      	str	r1, [sp, #20]
 800a91c:	6883      	ldr	r3, [r0, #8]
 800a91e:	e9d0 4200 	ldrd	r4, r2, [r0]
 800a922:	300a      	adds	r0, #10
 800a924:	ba64      	rev16	r4, r4
 800a926:	ba52      	rev16	r2, r2
 800a928:	fa93 fb93 	rev16.w	fp, r3
 800a92c:	b2e5      	uxtb	r5, r4
 800a92e:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800a932:	f3c4 4107 	ubfx	r1, r4, #16, #8
 800a936:	0e24      	lsrs	r4, r4, #24
 800a938:	f856 8025 	ldr.w	r8, [r6, r5, lsl #2]
 800a93c:	b2d5      	uxtb	r5, r2
 800a93e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800a942:	44c6      	add	lr, r8
 800a944:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800a948:	f856 4024 	ldr.w	r4, [r6, r4, lsl #2]
 800a94c:	eb03 239e 	add.w	r3, r3, lr, lsr #10
 800a950:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800a954:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a958:	eb01 2993 	add.w	r9, r1, r3, lsr #10
 800a95c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a960:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a964:	eb04 2499 	add.w	r4, r4, r9, lsr #10
 800a968:	f856 1021 	ldr.w	r1, [r6, r1, lsl #2]
 800a96c:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800a970:	f3cb 2e07 	ubfx	lr, fp, #8, #8
 800a974:	eb05 2894 	add.w	r8, r5, r4, lsr #10
 800a978:	f3c2 4507 	ubfx	r5, r2, #16, #8
 800a97c:	0e12      	lsrs	r2, r2, #24
 800a97e:	f856 e02e 	ldr.w	lr, [r6, lr, lsl #2]
 800a982:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800a986:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
 800a98a:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 800a98e:	fa5f fb8b 	uxtb.w	fp, fp
 800a992:	eb05 2591 	add.w	r5, r5, r1, lsr #10
 800a996:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a99a:	f856 b02b 	ldr.w	fp, [r6, fp, lsl #2]
 800a99e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a9a2:	eb02 2295 	add.w	r2, r2, r5, lsr #10
 800a9a6:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800a9aa:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a9ae:	ea41 4808 	orr.w	r8, r1, r8, lsl #16
 800a9b2:	eb0b 2b92 	add.w	fp, fp, r2, lsr #10
 800a9b6:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a9ba:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a9be:	eb0e 2e9b 	add.w	lr, lr, fp, lsr #10
 800a9c2:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a9c6:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 800a9ca:	f3ce 0109 	ubfx	r1, lr, #0, #10
 800a9ce:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 800a9d2:	ea4f 2e9e 	mov.w	lr, lr, lsr #10
 800a9d6:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800a9da:	4934      	ldr	r1, [pc, #208]	; (800aaac <D80_1CH_HTONS_VOL_HP+0x1cc>)
 800a9dc:	fb23 cc01 	smlad	ip, r3, r1, ip
 800a9e0:	4933      	ldr	r1, [pc, #204]	; (800aab0 <D80_1CH_HTONS_VOL_HP+0x1d0>)
 800a9e2:	fb24 cc01 	smlad	ip, r4, r1, ip
 800a9e6:	4933      	ldr	r1, [pc, #204]	; (800aab4 <D80_1CH_HTONS_VOL_HP+0x1d4>)
 800a9e8:	fb28 cc01 	smlad	ip, r8, r1, ip
 800a9ec:	4932      	ldr	r1, [pc, #200]	; (800aab8 <D80_1CH_HTONS_VOL_HP+0x1d8>)
 800a9ee:	fb22 cc01 	smlad	ip, r2, r1, ip
 800a9f2:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a9f6:	fb2b c901 	smlad	r9, fp, r1, ip
 800a9fa:	4930      	ldr	r1, [pc, #192]	; (800aabc <D80_1CH_HTONS_VOL_HP+0x1dc>)
 800a9fc:	fb23 7701 	smlad	r7, r3, r1, r7
 800aa00:	492f      	ldr	r1, [pc, #188]	; (800aac0 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800aa02:	fb24 7701 	smlad	r7, r4, r1, r7
 800aa06:	f04f 1c4b 	mov.w	ip, #4915275	; 0x4b004b
 800aa0a:	fb28 7c0c 	smlad	ip, r8, ip, r7
 800aa0e:	492d      	ldr	r1, [pc, #180]	; (800aac4 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800aa10:	fb22 cc01 	smlad	ip, r2, r1, ip
 800aa14:	492c      	ldr	r1, [pc, #176]	; (800aac8 <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800aa16:	fb2b cc01 	smlad	ip, fp, r1, ip
 800aa1a:	2101      	movs	r1, #1
 800aa1c:	fb23 f301 	smuad	r3, r3, r1
 800aa20:	492a      	ldr	r1, [pc, #168]	; (800aacc <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800aa22:	fb24 3401 	smlad	r4, r4, r1, r3
 800aa26:	492a      	ldr	r1, [pc, #168]	; (800aad0 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800aa28:	fb28 4101 	smlad	r1, r8, r1, r4
 800aa2c:	4f29      	ldr	r7, [pc, #164]	; (800aad4 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800aa2e:	fb22 1207 	smlad	r2, r2, r7, r1
 800aa32:	4f29      	ldr	r7, [pc, #164]	; (800aad8 <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800aa34:	fb2b 2707 	smlad	r7, fp, r7, r2
 800aa38:	f5a9 317a 	sub.w	r1, r9, #256000	; 0x3e800
 800aa3c:	9b01      	ldr	r3, [sp, #4]
 800aa3e:	9c04      	ldr	r4, [sp, #16]
 800aa40:	440b      	add	r3, r1
 800aa42:	eba3 020a 	sub.w	r2, r3, sl
 800aa46:	468a      	mov	sl, r1
 800aa48:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800aa4c:	fba2 2304 	umull	r2, r3, r2, r4
 800aa50:	fb04 3309 	mla	r3, r4, r9, r3
 800aa54:	f112 4400 	adds.w	r4, r2, #2147483648	; 0x80000000
 800aa58:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800aa5c:	f143 0500 	adc.w	r5, r3, #0
 800aa60:	006b      	lsls	r3, r5, #1
 800aa62:	02aa      	lsls	r2, r5, #10
 800aa64:	2500      	movs	r5, #0
 800aa66:	9301      	str	r3, [sp, #4]
 800aa68:	9b03      	ldr	r3, [sp, #12]
 800aa6a:	fbc3 4502 	smlal	r4, r5, r3, r2
 800aa6e:	9a02      	ldr	r2, [sp, #8]
 800aa70:	10ab      	asrs	r3, r5, #2
 800aa72:	f303 030f 	ssat	r3, #16, r3
 800aa76:	f822 3f02 	strh.w	r3, [r2, #2]!
 800aa7a:	9b05      	ldr	r3, [sp, #20]
 800aa7c:	9202      	str	r2, [sp, #8]
 800aa7e:	4298      	cmp	r0, r3
 800aa80:	f47f af4c 	bne.w	800a91c <D80_1CH_HTONS_VOL_HP+0x3c>
 800aa84:	4673      	mov	r3, lr
 800aa86:	9a07      	ldr	r2, [sp, #28]
 800aa88:	61d3      	str	r3, [r2, #28]
 800aa8a:	2000      	movs	r0, #0
 800aa8c:	9b01      	ldr	r3, [sp, #4]
 800aa8e:	6097      	str	r7, [r2, #8]
 800aa90:	f8c2 c00c 	str.w	ip, [r2, #12]
 800aa94:	e9c2 3104 	strd	r3, r1, [r2, #16]
 800aa98:	9b06      	ldr	r3, [sp, #24]
 800aa9a:	6193      	str	r3, [r2, #24]
 800aa9c:	b009      	add	sp, #36	; 0x24
 800aa9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaa2:	4629      	mov	r1, r5
 800aaa4:	e7f0      	b.n	800aa88 <D80_1CH_HTONS_VOL_HP+0x1a8>
 800aaa6:	bf00      	nop
 800aaa8:	24000000 	.word	0x24000000
 800aaac:	002d0024 	.word	0x002d0024
 800aab0:	001c0015 	.word	0x001c0015
 800aab4:	000f000a 	.word	0x000f000a
 800aab8:	00060003 	.word	0x00060003
 800aabc:	0037003f 	.word	0x0037003f
 800aac0:	00450049 	.word	0x00450049
 800aac4:	00490045 	.word	0x00490045
 800aac8:	003f0037 	.word	0x003f0037
 800aacc:	00030006 	.word	0x00030006
 800aad0:	000a000f 	.word	0x000a000f
 800aad4:	0015001c 	.word	0x0015001c
 800aad8:	0024002d 	.word	0x0024002d

0800aadc <D128_1CH_HTONS_VOL_HP>:
 800aadc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae0:	6914      	ldr	r4, [r2, #16]
 800aae2:	b08d      	sub	sp, #52	; 0x34
 800aae4:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800aae6:	9404      	str	r4, [sp, #16]
 800aae8:	6954      	ldr	r4, [r2, #20]
 800aaea:	920b      	str	r2, [sp, #44]	; 0x2c
 800aaec:	9405      	str	r4, [sp, #20]
 800aaee:	6994      	ldr	r4, [r2, #24]
 800aaf0:	f8d2 c01c 	ldr.w	ip, [r2, #28]
 800aaf4:	940a      	str	r4, [sp, #40]	; 0x28
 800aaf6:	6894      	ldr	r4, [r2, #8]
 800aaf8:	9403      	str	r4, [sp, #12]
 800aafa:	68d4      	ldr	r4, [r2, #12]
 800aafc:	9402      	str	r4, [sp, #8]
 800aafe:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800ab00:	6a12      	ldr	r2, [r2, #32]
 800ab02:	9407      	str	r4, [sp, #28]
 800ab04:	9208      	str	r2, [sp, #32]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	f000 812e 	beq.w	800ad68 <D128_1CH_HTONS_VOL_HP+0x28c>
 800ab0c:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800ab10:	f100 0b10 	add.w	fp, r0, #16
 800ab14:	f8df 9290 	ldr.w	r9, [pc, #656]	; 800ada8 <D128_1CH_HTONS_VOL_HP+0x2cc>
 800ab18:	9106      	str	r1, [sp, #24]
 800ab1a:	9309      	str	r3, [sp, #36]	; 0x24
 800ab1c:	e95b 0204 	ldrd	r0, r2, [fp, #-16]
 800ab20:	e95b 3602 	ldrd	r3, r6, [fp, #-8]
 800ab24:	ba40      	rev16	r0, r0
 800ab26:	ba52      	rev16	r2, r2
 800ab28:	ba5b      	rev16	r3, r3
 800ab2a:	ba76      	rev16	r6, r6
 800ab2c:	b2c5      	uxtb	r5, r0
 800ab2e:	f3c0 2407 	ubfx	r4, r0, #8, #8
 800ab32:	f3c0 4107 	ubfx	r1, r0, #16, #8
 800ab36:	0e00      	lsrs	r0, r0, #24
 800ab38:	f859 7025 	ldr.w	r7, [r9, r5, lsl #2]
 800ab3c:	b2d5      	uxtb	r5, r2
 800ab3e:	f859 e024 	ldr.w	lr, [r9, r4, lsl #2]
 800ab42:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800ab46:	44bc      	add	ip, r7
 800ab48:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ab4c:	f859 7020 	ldr.w	r7, [r9, r0, lsl #2]
 800ab50:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800ab54:	eb0e 2e9c 	add.w	lr, lr, ip, lsr #10
 800ab58:	f859 a025 	ldr.w	sl, [r9, r5, lsl #2]
 800ab5c:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800ab60:	0e12      	lsrs	r2, r2, #24
 800ab62:	eb01 219e 	add.w	r1, r1, lr, lsr #10
 800ab66:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800ab6a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800ab6e:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800ab72:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800ab76:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800ab7a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ab7e:	b2da      	uxtb	r2, r3
 800ab80:	eb0a 2a97 	add.w	sl, sl, r7, lsr #10
 800ab84:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800ab88:	ea4e 4e0c 	orr.w	lr, lr, ip, lsl #16
 800ab8c:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800ab90:	eb05 259a 	add.w	r5, r5, sl, lsr #10
 800ab94:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800ab98:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800ab9c:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800aba0:	eb00 2c95 	add.w	ip, r0, r5, lsr #10
 800aba4:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800aba8:	f859 8021 	ldr.w	r8, [r9, r1, lsl #2]
 800abac:	f3c3 4107 	ubfx	r1, r3, #16, #8
 800abb0:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800abb4:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800abb8:	f859 0021 	ldr.w	r0, [r9, r1, lsl #2]
 800abbc:	0e1b      	lsrs	r3, r3, #24
 800abbe:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800abc2:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800abc6:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
 800abca:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 800abce:	eb08 2892 	add.w	r8, r8, r2, lsr #10
 800abd2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800abd6:	b2f3      	uxtb	r3, r6
 800abd8:	eb00 2a98 	add.w	sl, r0, r8, lsr #10
 800abdc:	f3c8 0009 	ubfx	r0, r8, #0, #10
 800abe0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800abe4:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800abe8:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800abec:	f3c6 2c07 	ubfx	ip, r6, #8, #8
 800abf0:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800abf4:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800abf8:	eb03 2891 	add.w	r8, r3, r1, lsr #10
 800abfc:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 800ac00:	f3c6 4c07 	ubfx	ip, r6, #16, #8
 800ac04:	0e36      	lsrs	r6, r6, #24
 800ac06:	eb02 2298 	add.w	r2, r2, r8, lsr #10
 800ac0a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800ac0e:	f859 302c 	ldr.w	r3, [r9, ip, lsl #2]
 800ac12:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800ac16:	f859 c026 	ldr.w	ip, [r9, r6, lsl #2]
 800ac1a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800ac1e:	eb03 2692 	add.w	r6, r3, r2, lsr #10
 800ac22:	f3c2 0309 	ubfx	r3, r2, #0, #10
 800ac26:	9101      	str	r1, [sp, #4]
 800ac28:	ea43 4208 	orr.w	r2, r3, r8, lsl #16
 800ac2c:	9b02      	ldr	r3, [sp, #8]
 800ac2e:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800ac32:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ac36:	4611      	mov	r1, r2
 800ac38:	f3cc 0209 	ubfx	r2, ip, #0, #10
 800ac3c:	ea4f 2c9c 	mov.w	ip, ip, lsr #10
 800ac40:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 800ac44:	4a49      	ldr	r2, [pc, #292]	; (800ad6c <D128_1CH_HTONS_VOL_HP+0x290>)
 800ac46:	fb2e 3202 	smlad	r2, lr, r2, r3
 800ac4a:	4b49      	ldr	r3, [pc, #292]	; (800ad70 <D128_1CH_HTONS_VOL_HP+0x294>)
 800ac4c:	fb27 2203 	smlad	r2, r7, r3, r2
 800ac50:	4b48      	ldr	r3, [pc, #288]	; (800ad74 <D128_1CH_HTONS_VOL_HP+0x298>)
 800ac52:	fb25 2203 	smlad	r2, r5, r3, r2
 800ac56:	4b48      	ldr	r3, [pc, #288]	; (800ad78 <D128_1CH_HTONS_VOL_HP+0x29c>)
 800ac58:	fb24 2203 	smlad	r2, r4, r3, r2
 800ac5c:	4b47      	ldr	r3, [pc, #284]	; (800ad7c <D128_1CH_HTONS_VOL_HP+0x2a0>)
 800ac5e:	fb20 2803 	smlad	r8, r0, r3, r2
 800ac62:	4b47      	ldr	r3, [pc, #284]	; (800ad80 <D128_1CH_HTONS_VOL_HP+0x2a4>)
 800ac64:	9a01      	ldr	r2, [sp, #4]
 800ac66:	fb22 8203 	smlad	r2, r2, r3, r8
 800ac6a:	4b46      	ldr	r3, [pc, #280]	; (800ad84 <D128_1CH_HTONS_VOL_HP+0x2a8>)
 800ac6c:	9102      	str	r1, [sp, #8]
 800ac6e:	fb21 2203 	smlad	r2, r1, r3, r2
 800ac72:	f44f 3880 	mov.w	r8, #65536	; 0x10000
 800ac76:	fb26 2308 	smlad	r3, r6, r8, r2
 800ac7a:	4619      	mov	r1, r3
 800ac7c:	9a03      	ldr	r2, [sp, #12]
 800ac7e:	4b42      	ldr	r3, [pc, #264]	; (800ad88 <D128_1CH_HTONS_VOL_HP+0x2ac>)
 800ac80:	fb2e 2803 	smlad	r8, lr, r3, r2
 800ac84:	4b41      	ldr	r3, [pc, #260]	; (800ad8c <D128_1CH_HTONS_VOL_HP+0x2b0>)
 800ac86:	fb27 8a03 	smlad	sl, r7, r3, r8
 800ac8a:	f8df 8120 	ldr.w	r8, [pc, #288]	; 800adac <D128_1CH_HTONS_VOL_HP+0x2d0>
 800ac8e:	fb25 a808 	smlad	r8, r5, r8, sl
 800ac92:	f8df a11c 	ldr.w	sl, [pc, #284]	; 800adb0 <D128_1CH_HTONS_VOL_HP+0x2d4>
 800ac96:	fb24 880a 	smlad	r8, r4, sl, r8
 800ac9a:	f8df a118 	ldr.w	sl, [pc, #280]	; 800adb4 <D128_1CH_HTONS_VOL_HP+0x2d8>
 800ac9e:	fb20 8a0a 	smlad	sl, r0, sl, r8
 800aca2:	f8df 8114 	ldr.w	r8, [pc, #276]	; 800adb8 <D128_1CH_HTONS_VOL_HP+0x2dc>
 800aca6:	9b01      	ldr	r3, [sp, #4]
 800aca8:	fb23 aa08 	smlad	sl, r3, r8, sl
 800acac:	f8df 810c 	ldr.w	r8, [pc, #268]	; 800adbc <D128_1CH_HTONS_VOL_HP+0x2e0>
 800acb0:	9a02      	ldr	r2, [sp, #8]
 800acb2:	fb22 a808 	smlad	r8, r2, r8, sl
 800acb6:	f8df a108 	ldr.w	sl, [pc, #264]	; 800adc0 <D128_1CH_HTONS_VOL_HP+0x2e4>
 800acba:	fb26 830a 	smlad	r3, r6, sl, r8
 800acbe:	f04f 0801 	mov.w	r8, #1
 800acc2:	9302      	str	r3, [sp, #8]
 800acc4:	fb2e fe08 	smuad	lr, lr, r8
 800acc8:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 800adc4 <D128_1CH_HTONS_VOL_HP+0x2e8>
 800accc:	fb27 ee08 	smlad	lr, r7, r8, lr
 800acd0:	4f2f      	ldr	r7, [pc, #188]	; (800ad90 <D128_1CH_HTONS_VOL_HP+0x2b4>)
 800acd2:	fb25 ee07 	smlad	lr, r5, r7, lr
 800acd6:	4f2f      	ldr	r7, [pc, #188]	; (800ad94 <D128_1CH_HTONS_VOL_HP+0x2b8>)
 800acd8:	fb24 ee07 	smlad	lr, r4, r7, lr
 800acdc:	4f2e      	ldr	r7, [pc, #184]	; (800ad98 <D128_1CH_HTONS_VOL_HP+0x2bc>)
 800acde:	fb20 ee07 	smlad	lr, r0, r7, lr
 800ace2:	4f2e      	ldr	r7, [pc, #184]	; (800ad9c <D128_1CH_HTONS_VOL_HP+0x2c0>)
 800ace4:	9b01      	ldr	r3, [sp, #4]
 800ace6:	fb23 ee07 	smlad	lr, r3, r7, lr
 800acea:	4f2d      	ldr	r7, [pc, #180]	; (800ada0 <D128_1CH_HTONS_VOL_HP+0x2c4>)
 800acec:	fb22 e707 	smlad	r7, r2, r7, lr
 800acf0:	4b2c      	ldr	r3, [pc, #176]	; (800ada4 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800acf2:	fb26 7303 	smlad	r3, r6, r3, r7
 800acf6:	f5a1 1680 	sub.w	r6, r1, #1048576	; 0x100000
 800acfa:	9303      	str	r3, [sp, #12]
 800acfc:	9b04      	ldr	r3, [sp, #16]
 800acfe:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800ad02:	9f08      	ldr	r7, [sp, #32]
 800ad04:	2100      	movs	r1, #0
 800ad06:	4433      	add	r3, r6
 800ad08:	f10b 0b10 	add.w	fp, fp, #16
 800ad0c:	461a      	mov	r2, r3
 800ad0e:	9b05      	ldr	r3, [sp, #20]
 800ad10:	9605      	str	r6, [sp, #20]
 800ad12:	1ad2      	subs	r2, r2, r3
 800ad14:	17d5      	asrs	r5, r2, #31
 800ad16:	fba2 2307 	umull	r2, r3, r2, r7
 800ad1a:	1814      	adds	r4, r2, r0
 800ad1c:	fb07 3305 	mla	r3, r7, r5, r3
 800ad20:	eb43 0501 	adc.w	r5, r3, r1
 800ad24:	006b      	lsls	r3, r5, #1
 800ad26:	022a      	lsls	r2, r5, #8
 800ad28:	9304      	str	r3, [sp, #16]
 800ad2a:	9b07      	ldr	r3, [sp, #28]
 800ad2c:	fbc3 0102 	smlal	r0, r1, r3, r2
 800ad30:	9a06      	ldr	r2, [sp, #24]
 800ad32:	108b      	asrs	r3, r1, #2
 800ad34:	f303 030f 	ssat	r3, #16, r3
 800ad38:	f822 3b02 	strh.w	r3, [r2], #2
 800ad3c:	4613      	mov	r3, r2
 800ad3e:	9206      	str	r2, [sp, #24]
 800ad40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad42:	4293      	cmp	r3, r2
 800ad44:	f47f aeea 	bne.w	800ab1c <D128_1CH_HTONS_VOL_HP+0x40>
 800ad48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad4a:	2000      	movs	r0, #0
 800ad4c:	9903      	ldr	r1, [sp, #12]
 800ad4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ad50:	6099      	str	r1, [r3, #8]
 800ad52:	9902      	ldr	r1, [sp, #8]
 800ad54:	f8c3 c01c 	str.w	ip, [r3, #28]
 800ad58:	60d9      	str	r1, [r3, #12]
 800ad5a:	9904      	ldr	r1, [sp, #16]
 800ad5c:	619a      	str	r2, [r3, #24]
 800ad5e:	e9c3 1604 	strd	r1, r6, [r3, #16]
 800ad62:	b00d      	add	sp, #52	; 0x34
 800ad64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad68:	9e05      	ldr	r6, [sp, #20]
 800ad6a:	e7ed      	b.n	800ad48 <D128_1CH_HTONS_VOL_HP+0x26c>
 800ad6c:	00780069 	.word	0x00780069
 800ad70:	005b004e 	.word	0x005b004e
 800ad74:	00420037 	.word	0x00420037
 800ad78:	002d0024 	.word	0x002d0024
 800ad7c:	001c0015 	.word	0x001c0015
 800ad80:	000f000a 	.word	0x000f000a
 800ad84:	00060003 	.word	0x00060003
 800ad88:	00880096 	.word	0x00880096
 800ad8c:	00a200ac 	.word	0x00a200ac
 800ad90:	000a000f 	.word	0x000a000f
 800ad94:	0015001c 	.word	0x0015001c
 800ad98:	0024002d 	.word	0x0024002d
 800ad9c:	00370042 	.word	0x00370042
 800ada0:	004e005b 	.word	0x004e005b
 800ada4:	00690078 	.word	0x00690078
 800ada8:	24000000 	.word	0x24000000
 800adac:	00b400ba 	.word	0x00b400ba
 800adb0:	00be00c0 	.word	0x00be00c0
 800adb4:	00c000be 	.word	0x00c000be
 800adb8:	00ba00b4 	.word	0x00ba00b4
 800adbc:	00ac00a2 	.word	0x00ac00a2
 800adc0:	00960088 	.word	0x00960088
 800adc4:	00030006 	.word	0x00030006

0800adc8 <PDM_Filter_Init>:
 800adc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adca:	2240      	movs	r2, #64	; 0x40
 800adcc:	2100      	movs	r1, #0
 800adce:	4604      	mov	r4, r0
 800add0:	300c      	adds	r0, #12
 800add2:	f000 f9ed 	bl	800b1b0 <memset>
 800add6:	4a56      	ldr	r2, [pc, #344]	; (800af30 <PDM_Filter_Init+0x168>)
 800add8:	4856      	ldr	r0, [pc, #344]	; (800af34 <PDM_Filter_Init+0x16c>)
 800adda:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 800adde:	6813      	ldr	r3, [r2, #0]
 800ade0:	f24c 2540 	movw	r5, #49728	; 0xc240
 800ade4:	f023 0301 	bic.w	r3, r3, #1
 800ade8:	6013      	str	r3, [r2, #0]
 800adea:	6803      	ldr	r3, [r0, #0]
 800adec:	400b      	ands	r3, r1
 800adee:	42ab      	cmp	r3, r5
 800adf0:	d040      	beq.n	800ae74 <PDM_Filter_Init+0xac>
 800adf2:	6803      	ldr	r3, [r0, #0]
 800adf4:	f24c 2270 	movw	r2, #49776	; 0xc270
 800adf8:	4019      	ands	r1, r3
 800adfa:	4291      	cmp	r1, r2
 800adfc:	d03a      	beq.n	800ae74 <PDM_Filter_Init+0xac>
 800adfe:	4b4e      	ldr	r3, [pc, #312]	; (800af38 <PDM_Filter_Init+0x170>)
 800ae00:	2101      	movs	r1, #1
 800ae02:	461a      	mov	r2, r3
 800ae04:	6019      	str	r1, [r3, #0]
 800ae06:	6813      	ldr	r3, [r2, #0]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d1fc      	bne.n	800ae06 <PDM_Filter_Init+0x3e>
 800ae0c:	4b4b      	ldr	r3, [pc, #300]	; (800af3c <PDM_Filter_Init+0x174>)
 800ae0e:	494c      	ldr	r1, [pc, #304]	; (800af40 <PDM_Filter_Init+0x178>)
 800ae10:	4a4c      	ldr	r2, [pc, #304]	; (800af44 <PDM_Filter_Init+0x17c>)
 800ae12:	6019      	str	r1, [r3, #0]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	8820      	ldrh	r0, [r4, #0]
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	8961      	ldrh	r1, [r4, #10]
 800ae1c:	f04f 0300 	mov.w	r3, #0
 800ae20:	8922      	ldrh	r2, [r4, #8]
 800ae22:	bf14      	ite	ne
 800ae24:	2500      	movne	r5, #0
 800ae26:	4d47      	ldreq	r5, [pc, #284]	; (800af44 <PDM_Filter_Init+0x17c>)
 800ae28:	2801      	cmp	r0, #1
 800ae2a:	61a3      	str	r3, [r4, #24]
 800ae2c:	6465      	str	r5, [r4, #68]	; 0x44
 800ae2e:	60e3      	str	r3, [r4, #12]
 800ae30:	6263      	str	r3, [r4, #36]	; 0x24
 800ae32:	6423      	str	r3, [r4, #64]	; 0x40
 800ae34:	86a1      	strh	r1, [r4, #52]	; 0x34
 800ae36:	86e2      	strh	r2, [r4, #54]	; 0x36
 800ae38:	e9c4 3304 	strd	r3, r3, [r4, #16]
 800ae3c:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800ae40:	d936      	bls.n	800aeb0 <PDM_Filter_Init+0xe8>
 800ae42:	2003      	movs	r0, #3
 800ae44:	2302      	movs	r3, #2
 800ae46:	8862      	ldrh	r2, [r4, #2]
 800ae48:	2a01      	cmp	r2, #1
 800ae4a:	d92e      	bls.n	800aeaa <PDM_Filter_Init+0xe2>
 800ae4c:	2140      	movs	r1, #64	; 0x40
 800ae4e:	2300      	movs	r3, #0
 800ae50:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800ae52:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800ae56:	d101      	bne.n	800ae5c <PDM_Filter_Init+0x94>
 800ae58:	460b      	mov	r3, r1
 800ae5a:	6421      	str	r1, [r4, #64]	; 0x40
 800ae5c:	6862      	ldr	r2, [r4, #4]
 800ae5e:	b11a      	cbz	r2, 800ae68 <PDM_Filter_Init+0xa0>
 800ae60:	f043 0310 	orr.w	r3, r3, #16
 800ae64:	62e2      	str	r2, [r4, #44]	; 0x2c
 800ae66:	6423      	str	r3, [r4, #64]	; 0x40
 800ae68:	2200      	movs	r2, #0
 800ae6a:	8722      	strh	r2, [r4, #56]	; 0x38
 800ae6c:	b908      	cbnz	r0, 800ae72 <PDM_Filter_Init+0xaa>
 800ae6e:	3380      	adds	r3, #128	; 0x80
 800ae70:	6423      	str	r3, [r4, #64]	; 0x40
 800ae72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae74:	4b34      	ldr	r3, [pc, #208]	; (800af48 <PDM_Filter_Init+0x180>)
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d1c0      	bne.n	800adfe <PDM_Filter_Init+0x36>
 800ae7c:	4a33      	ldr	r2, [pc, #204]	; (800af4c <PDM_Filter_Init+0x184>)
 800ae7e:	6813      	ldr	r3, [r2, #0]
 800ae80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ae84:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800ae88:	d006      	beq.n	800ae98 <PDM_Filter_Init+0xd0>
 800ae8a:	6813      	ldr	r3, [r2, #0]
 800ae8c:	f240 4283 	movw	r2, #1155	; 0x483
 800ae90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ae94:	4293      	cmp	r3, r2
 800ae96:	d1b2      	bne.n	800adfe <PDM_Filter_Init+0x36>
 800ae98:	4b2d      	ldr	r3, [pc, #180]	; (800af50 <PDM_Filter_Init+0x188>)
 800ae9a:	2101      	movs	r1, #1
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	6019      	str	r1, [r3, #0]
 800aea0:	6813      	ldr	r3, [r2, #0]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d1fc      	bne.n	800aea0 <PDM_Filter_Init+0xd8>
 800aea6:	4b2b      	ldr	r3, [pc, #172]	; (800af54 <PDM_Filter_Init+0x18c>)
 800aea8:	e7b1      	b.n	800ae0e <PDM_Filter_Init+0x46>
 800aeaa:	d03a      	beq.n	800af22 <PDM_Filter_Init+0x15a>
 800aeac:	4618      	mov	r0, r3
 800aeae:	e7cd      	b.n	800ae4c <PDM_Filter_Init+0x84>
 800aeb0:	4d29      	ldr	r5, [pc, #164]	; (800af58 <PDM_Filter_Init+0x190>)
 800aeb2:	782a      	ldrb	r2, [r5, #0]
 800aeb4:	d01b      	beq.n	800aeee <PDM_Filter_Init+0x126>
 800aeb6:	2a01      	cmp	r2, #1
 800aeb8:	d001      	beq.n	800aebe <PDM_Filter_Init+0xf6>
 800aeba:	2001      	movs	r0, #1
 800aebc:	e7c3      	b.n	800ae46 <PDM_Filter_Init+0x7e>
 800aebe:	4927      	ldr	r1, [pc, #156]	; (800af5c <PDM_Filter_Init+0x194>)
 800aec0:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 800af64 <PDM_Filter_Init+0x19c>
 800aec4:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800aec8:	4e25      	ldr	r6, [pc, #148]	; (800af60 <PDM_Filter_Init+0x198>)
 800aeca:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800aece:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800aed2:	ea02 0006 	and.w	r0, r2, r6
 800aed6:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800aeda:	428f      	cmp	r7, r1
 800aedc:	ea43 0300 	orr.w	r3, r3, r0
 800aee0:	4413      	add	r3, r2
 800aee2:	600b      	str	r3, [r1, #0]
 800aee4:	d1f1      	bne.n	800aeca <PDM_Filter_Init+0x102>
 800aee6:	2300      	movs	r3, #0
 800aee8:	2001      	movs	r0, #1
 800aeea:	702b      	strb	r3, [r5, #0]
 800aeec:	e7ab      	b.n	800ae46 <PDM_Filter_Init+0x7e>
 800aeee:	2a00      	cmp	r2, #0
 800aef0:	d1a9      	bne.n	800ae46 <PDM_Filter_Init+0x7e>
 800aef2:	491a      	ldr	r1, [pc, #104]	; (800af5c <PDM_Filter_Init+0x194>)
 800aef4:	f8df c06c 	ldr.w	ip, [pc, #108]	; 800af64 <PDM_Filter_Init+0x19c>
 800aef8:	f501 6780 	add.w	r7, r1, #1024	; 0x400
 800aefc:	4e18      	ldr	r6, [pc, #96]	; (800af60 <PDM_Filter_Init+0x198>)
 800aefe:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800af02:	ea0c 5302 	and.w	r3, ip, r2, lsl #20
 800af06:	ea02 0006 	and.w	r0, r2, r6
 800af0a:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800af0e:	428f      	cmp	r7, r1
 800af10:	ea43 0300 	orr.w	r3, r3, r0
 800af14:	4413      	add	r3, r2
 800af16:	600b      	str	r3, [r1, #0]
 800af18:	d1f1      	bne.n	800aefe <PDM_Filter_Init+0x136>
 800af1a:	2001      	movs	r0, #1
 800af1c:	2300      	movs	r3, #0
 800af1e:	7028      	strb	r0, [r5, #0]
 800af20:	e791      	b.n	800ae46 <PDM_Filter_Init+0x7e>
 800af22:	2220      	movs	r2, #32
 800af24:	4618      	mov	r0, r3
 800af26:	2160      	movs	r1, #96	; 0x60
 800af28:	6422      	str	r2, [r4, #64]	; 0x40
 800af2a:	4613      	mov	r3, r2
 800af2c:	e790      	b.n	800ae50 <PDM_Filter_Init+0x88>
 800af2e:	bf00      	nop
 800af30:	e0002000 	.word	0xe0002000
 800af34:	e000ed00 	.word	0xe000ed00
 800af38:	40023008 	.word	0x40023008
 800af3c:	40023000 	.word	0x40023000
 800af40:	f407a5c2 	.word	0xf407a5c2
 800af44:	b5e8b5cd 	.word	0xb5e8b5cd
 800af48:	e0042000 	.word	0xe0042000
 800af4c:	5c001000 	.word	0x5c001000
 800af50:	58024c08 	.word	0x58024c08
 800af54:	58024c00 	.word	0x58024c00
 800af58:	24000498 	.word	0x24000498
 800af5c:	23fffffc 	.word	0x23fffffc
 800af60:	000ffc00 	.word	0x000ffc00
 800af64:	3ff00000 	.word	0x3ff00000

0800af68 <PDM_Filter_setConfig>:
 800af68:	4b67      	ldr	r3, [pc, #412]	; (800b108 <PDM_Filter_setConfig+0x1a0>)
 800af6a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800af6c:	429a      	cmp	r2, r3
 800af6e:	d128      	bne.n	800afc2 <PDM_Filter_setConfig+0x5a>
 800af70:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800af72:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af74:	880e      	ldrh	r6, [r1, #0]
 800af76:	460d      	mov	r5, r1
 800af78:	4604      	mov	r4, r0
 800af7a:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 800af7e:	1e73      	subs	r3, r6, #1
 800af80:	f9b5 7004 	ldrsh.w	r7, [r5, #4]
 800af84:	f9b0 0038 	ldrsh.w	r0, [r0, #56]	; 0x38
 800af88:	2b06      	cmp	r3, #6
 800af8a:	ed2d 8b02 	vpush	{d8}
 800af8e:	6421      	str	r1, [r4, #64]	; 0x40
 800af90:	b083      	sub	sp, #12
 800af92:	d820      	bhi.n	800afd6 <PDM_Filter_setConfig+0x6e>
 800af94:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800af96:	42b3      	cmp	r3, r6
 800af98:	d03d      	beq.n	800b016 <PDM_Filter_setConfig+0xae>
 800af9a:	4b5c      	ldr	r3, [pc, #368]	; (800b10c <PDM_Filter_setConfig+0x1a4>)
 800af9c:	4013      	ands	r3, r2
 800af9e:	4333      	orrs	r3, r6
 800afa0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800afa4:	6423      	str	r3, [r4, #64]	; 0x40
 800afa6:	f003 030f 	and.w	r3, r3, #15
 800afaa:	2a70      	cmp	r2, #112	; 0x70
 800afac:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800afb0:	d009      	beq.n	800afc6 <PDM_Filter_setConfig+0x5e>
 800afb2:	2b06      	cmp	r3, #6
 800afb4:	d824      	bhi.n	800b000 <PDM_Filter_setConfig+0x98>
 800afb6:	e8df f003 	tbb	[pc, r3]
 800afba:	878a      	.short	0x878a
 800afbc:	7b7e8184 	.word	0x7b7e8184
 800afc0:	78          	.byte	0x78
 800afc1:	00          	.byte	0x00
 800afc2:	2004      	movs	r0, #4
 800afc4:	4770      	bx	lr
 800afc6:	2b06      	cmp	r3, #6
 800afc8:	d81a      	bhi.n	800b000 <PDM_Filter_setConfig+0x98>
 800afca:	e8df f003 	tbb	[pc, r3]
 800afce:	8f92      	.short	0x8f92
 800afd0:	8617898c 	.word	0x8617898c
 800afd4:	83          	.byte	0x83
 800afd5:	00          	.byte	0x00
 800afd6:	4287      	cmp	r7, r0
 800afd8:	f000 808e 	beq.w	800b0f8 <PDM_Filter_setConfig+0x190>
 800afdc:	f117 0f0c 	cmn.w	r7, #12
 800afe0:	f04f 0008 	mov.w	r0, #8
 800afe4:	da11      	bge.n	800b00a <PDM_Filter_setConfig+0xa2>
 800afe6:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800afea:	3040      	adds	r0, #64	; 0x40
 800afec:	80ab      	strh	r3, [r5, #4]
 800afee:	886b      	ldrh	r3, [r5, #2]
 800aff0:	8626      	strh	r6, [r4, #48]	; 0x30
 800aff2:	8663      	strh	r3, [r4, #50]	; 0x32
 800aff4:	b003      	add	sp, #12
 800aff6:	ecbd 8b02 	vpop	{d8}
 800affa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800affc:	4b44      	ldr	r3, [pc, #272]	; (800b110 <PDM_Filter_setConfig+0x1a8>)
 800affe:	64a3      	str	r3, [r4, #72]	; 0x48
 800b000:	f117 0f0c 	cmn.w	r7, #12
 800b004:	f04f 0000 	mov.w	r0, #0
 800b008:	dbed      	blt.n	800afe6 <PDM_Filter_setConfig+0x7e>
 800b00a:	2f33      	cmp	r7, #51	; 0x33
 800b00c:	dd10      	ble.n	800b030 <PDM_Filter_setConfig+0xc8>
 800b00e:	2333      	movs	r3, #51	; 0x33
 800b010:	3040      	adds	r0, #64	; 0x40
 800b012:	80ab      	strh	r3, [r5, #4]
 800b014:	e7eb      	b.n	800afee <PDM_Filter_setConfig+0x86>
 800b016:	4287      	cmp	r7, r0
 800b018:	d1f2      	bne.n	800b000 <PDM_Filter_setConfig+0x98>
 800b01a:	886b      	ldrh	r3, [r5, #2]
 800b01c:	8663      	strh	r3, [r4, #50]	; 0x32
 800b01e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b020:	2000      	movs	r0, #0
 800b022:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b026:	6423      	str	r3, [r4, #64]	; 0x40
 800b028:	b003      	add	sp, #12
 800b02a:	ecbd 8b02 	vpop	{d8}
 800b02e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b030:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b032:	f003 030f 	and.w	r3, r3, #15
 800b036:	3b01      	subs	r3, #1
 800b038:	2b06      	cmp	r3, #6
 800b03a:	d831      	bhi.n	800b0a0 <PDM_Filter_setConfig+0x138>
 800b03c:	4a35      	ldr	r2, [pc, #212]	; (800b114 <PDM_Filter_setConfig+0x1ac>)
 800b03e:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800b042:	eddf 0a35 	vldr	s1, [pc, #212]	; 800b118 <PDM_Filter_setConfig+0x1b0>
 800b046:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b04a:	9001      	str	r0, [sp, #4]
 800b04c:	edd3 7a07 	vldr	s15, [r3, #28]
 800b050:	ed93 8a00 	vldr	s16, [r3]
 800b054:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800b058:	f000 f8ca 	bl	800b1f0 <powf>
 800b05c:	eef0 8a40 	vmov.f32	s17, s0
 800b060:	9801      	ldr	r0, [sp, #4]
 800b062:	ee07 7a90 	vmov	s15, r7
 800b066:	ee28 8a28 	vmul.f32	s16, s16, s17
 800b06a:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800b06e:	9001      	str	r0, [sp, #4]
 800b070:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 800b074:	eddf 7a29 	vldr	s15, [pc, #164]	; 800b11c <PDM_Filter_setConfig+0x1b4>
 800b078:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800b07c:	f000 f8b8 	bl	800b1f0 <powf>
 800b080:	ee28 8a00 	vmul.f32	s16, s16, s0
 800b084:	886b      	ldrh	r3, [r5, #2]
 800b086:	9801      	ldr	r0, [sp, #4]
 800b088:	feb8 8a48 	vrinta.f32	s16, s16
 800b08c:	eebc 8ac8 	vcvt.u32.f32	s16, s16
 800b090:	8727      	strh	r7, [r4, #56]	; 0x38
 800b092:	8663      	strh	r3, [r4, #50]	; 0x32
 800b094:	8626      	strh	r6, [r4, #48]	; 0x30
 800b096:	ed84 8a0f 	vstr	s16, [r4, #60]	; 0x3c
 800b09a:	2800      	cmp	r0, #0
 800b09c:	d0bf      	beq.n	800b01e <PDM_Filter_setConfig+0xb6>
 800b09e:	e7a9      	b.n	800aff4 <PDM_Filter_setConfig+0x8c>
 800b0a0:	eddf 8a1f 	vldr	s17, [pc, #124]	; 800b120 <PDM_Filter_setConfig+0x1b8>
 800b0a4:	ed9f 8a1f 	vldr	s16, [pc, #124]	; 800b124 <PDM_Filter_setConfig+0x1bc>
 800b0a8:	e7db      	b.n	800b062 <PDM_Filter_setConfig+0xfa>
 800b0aa:	4b1f      	ldr	r3, [pc, #124]	; (800b128 <PDM_Filter_setConfig+0x1c0>)
 800b0ac:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0ae:	e7a7      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0b0:	4b1e      	ldr	r3, [pc, #120]	; (800b12c <PDM_Filter_setConfig+0x1c4>)
 800b0b2:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0b4:	e7a4      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0b6:	4b1e      	ldr	r3, [pc, #120]	; (800b130 <PDM_Filter_setConfig+0x1c8>)
 800b0b8:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0ba:	e7a1      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0bc:	4b1d      	ldr	r3, [pc, #116]	; (800b134 <PDM_Filter_setConfig+0x1cc>)
 800b0be:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0c0:	e79e      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0c2:	4b1d      	ldr	r3, [pc, #116]	; (800b138 <PDM_Filter_setConfig+0x1d0>)
 800b0c4:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0c6:	e79b      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0c8:	4b1c      	ldr	r3, [pc, #112]	; (800b13c <PDM_Filter_setConfig+0x1d4>)
 800b0ca:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0cc:	e798      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0ce:	4b1c      	ldr	r3, [pc, #112]	; (800b140 <PDM_Filter_setConfig+0x1d8>)
 800b0d0:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0d2:	e795      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0d4:	4b1b      	ldr	r3, [pc, #108]	; (800b144 <PDM_Filter_setConfig+0x1dc>)
 800b0d6:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0d8:	e792      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0da:	4b1b      	ldr	r3, [pc, #108]	; (800b148 <PDM_Filter_setConfig+0x1e0>)
 800b0dc:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0de:	e78f      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0e0:	4b1a      	ldr	r3, [pc, #104]	; (800b14c <PDM_Filter_setConfig+0x1e4>)
 800b0e2:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0e4:	e78c      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0e6:	4b1a      	ldr	r3, [pc, #104]	; (800b150 <PDM_Filter_setConfig+0x1e8>)
 800b0e8:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0ea:	e789      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0ec:	4b19      	ldr	r3, [pc, #100]	; (800b154 <PDM_Filter_setConfig+0x1ec>)
 800b0ee:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0f0:	e786      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0f2:	4b19      	ldr	r3, [pc, #100]	; (800b158 <PDM_Filter_setConfig+0x1f0>)
 800b0f4:	64a3      	str	r3, [r4, #72]	; 0x48
 800b0f6:	e783      	b.n	800b000 <PDM_Filter_setConfig+0x98>
 800b0f8:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800b0fa:	42b3      	cmp	r3, r6
 800b0fc:	f47f af6e 	bne.w	800afdc <PDM_Filter_setConfig+0x74>
 800b100:	886b      	ldrh	r3, [r5, #2]
 800b102:	2008      	movs	r0, #8
 800b104:	8663      	strh	r3, [r4, #50]	; 0x32
 800b106:	e775      	b.n	800aff4 <PDM_Filter_setConfig+0x8c>
 800b108:	b5e8b5cd 	.word	0xb5e8b5cd
 800b10c:	fffffef0 	.word	0xfffffef0
 800b110:	0800a281 	.word	0x0800a281
 800b114:	0800b5d8 	.word	0x0800b5d8
 800b118:	42000000 	.word	0x42000000
 800b11c:	3d4ccccd 	.word	0x3d4ccccd
 800b120:	4f800000 	.word	0x4f800000
 800b124:	00000000 	.word	0x00000000
 800b128:	0800968d 	.word	0x0800968d
 800b12c:	08009515 	.word	0x08009515
 800b130:	08009405 	.word	0x08009405
 800b134:	08009ec9 	.word	0x08009ec9
 800b138:	08009c31 	.word	0x08009c31
 800b13c:	080099f9 	.word	0x080099f9
 800b140:	08009815 	.word	0x08009815
 800b144:	0800a49d 	.word	0x0800a49d
 800b148:	0800a361 	.word	0x0800a361
 800b14c:	0800aadd 	.word	0x0800aadd
 800b150:	0800a8e1 	.word	0x0800a8e1
 800b154:	0800a735 	.word	0x0800a735
 800b158:	0800a5c9 	.word	0x0800a5c9

0800b15c <__errno>:
 800b15c:	4b01      	ldr	r3, [pc, #4]	; (800b164 <__errno+0x8>)
 800b15e:	6818      	ldr	r0, [r3, #0]
 800b160:	4770      	bx	lr
 800b162:	bf00      	nop
 800b164:	24000418 	.word	0x24000418

0800b168 <__libc_init_array>:
 800b168:	b570      	push	{r4, r5, r6, lr}
 800b16a:	4d0d      	ldr	r5, [pc, #52]	; (800b1a0 <__libc_init_array+0x38>)
 800b16c:	4c0d      	ldr	r4, [pc, #52]	; (800b1a4 <__libc_init_array+0x3c>)
 800b16e:	1b64      	subs	r4, r4, r5
 800b170:	10a4      	asrs	r4, r4, #2
 800b172:	2600      	movs	r6, #0
 800b174:	42a6      	cmp	r6, r4
 800b176:	d109      	bne.n	800b18c <__libc_init_array+0x24>
 800b178:	4d0b      	ldr	r5, [pc, #44]	; (800b1a8 <__libc_init_array+0x40>)
 800b17a:	4c0c      	ldr	r4, [pc, #48]	; (800b1ac <__libc_init_array+0x44>)
 800b17c:	f000 f9e4 	bl	800b548 <_init>
 800b180:	1b64      	subs	r4, r4, r5
 800b182:	10a4      	asrs	r4, r4, #2
 800b184:	2600      	movs	r6, #0
 800b186:	42a6      	cmp	r6, r4
 800b188:	d105      	bne.n	800b196 <__libc_init_array+0x2e>
 800b18a:	bd70      	pop	{r4, r5, r6, pc}
 800b18c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b190:	4798      	blx	r3
 800b192:	3601      	adds	r6, #1
 800b194:	e7ee      	b.n	800b174 <__libc_init_array+0xc>
 800b196:	f855 3b04 	ldr.w	r3, [r5], #4
 800b19a:	4798      	blx	r3
 800b19c:	3601      	adds	r6, #1
 800b19e:	e7f2      	b.n	800b186 <__libc_init_array+0x1e>
 800b1a0:	0800b8a0 	.word	0x0800b8a0
 800b1a4:	0800b8a0 	.word	0x0800b8a0
 800b1a8:	0800b8a0 	.word	0x0800b8a0
 800b1ac:	0800b8a4 	.word	0x0800b8a4

0800b1b0 <memset>:
 800b1b0:	4402      	add	r2, r0
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d100      	bne.n	800b1ba <memset+0xa>
 800b1b8:	4770      	bx	lr
 800b1ba:	f803 1b01 	strb.w	r1, [r3], #1
 800b1be:	e7f9      	b.n	800b1b4 <memset+0x4>

0800b1c0 <checkint>:
 800b1c0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800b1c4:	2b7e      	cmp	r3, #126	; 0x7e
 800b1c6:	dd10      	ble.n	800b1ea <checkint+0x2a>
 800b1c8:	2b96      	cmp	r3, #150	; 0x96
 800b1ca:	dc0c      	bgt.n	800b1e6 <checkint+0x26>
 800b1cc:	2201      	movs	r2, #1
 800b1ce:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800b1d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b1d6:	1e5a      	subs	r2, r3, #1
 800b1d8:	4202      	tst	r2, r0
 800b1da:	d106      	bne.n	800b1ea <checkint+0x2a>
 800b1dc:	4203      	tst	r3, r0
 800b1de:	bf0c      	ite	eq
 800b1e0:	2002      	moveq	r0, #2
 800b1e2:	2001      	movne	r0, #1
 800b1e4:	4770      	bx	lr
 800b1e6:	2002      	movs	r0, #2
 800b1e8:	4770      	bx	lr
 800b1ea:	2000      	movs	r0, #0
 800b1ec:	4770      	bx	lr
	...

0800b1f0 <powf>:
 800b1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1f2:	ee10 1a10 	vmov	r1, s0
 800b1f6:	ee10 6a90 	vmov	r6, s1
 800b1fa:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 800b1fe:	0072      	lsls	r2, r6, #1
 800b200:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800b204:	b085      	sub	sp, #20
 800b206:	f102 30ff 	add.w	r0, r2, #4294967295	; 0xffffffff
 800b20a:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 800b20e:	d256      	bcs.n	800b2be <powf+0xce>
 800b210:	4298      	cmp	r0, r3
 800b212:	d256      	bcs.n	800b2c2 <powf+0xd2>
 800b214:	2000      	movs	r0, #0
 800b216:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 800b21a:	4ea3      	ldr	r6, [pc, #652]	; (800b4a8 <powf+0x2b8>)
 800b21c:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800b220:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 800b224:	f3c2 47c3 	ubfx	r7, r2, #19, #4
 800b228:	0dd2      	lsrs	r2, r2, #23
 800b22a:	eb06 1707 	add.w	r7, r6, r7, lsl #4
 800b22e:	05d2      	lsls	r2, r2, #23
 800b230:	1a8b      	subs	r3, r1, r2
 800b232:	ed97 5b00 	vldr	d5, [r7]
 800b236:	ee07 3a90 	vmov	s15, r3
 800b23a:	15d2      	asrs	r2, r2, #23
 800b23c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800b240:	eea5 6b07 	vfma.f64	d6, d5, d7
 800b244:	ed97 5b02 	vldr	d5, [r7, #8]
 800b248:	ee26 2b06 	vmul.f64	d2, d6, d6
 800b24c:	ee22 1b02 	vmul.f64	d1, d2, d2
 800b250:	ee07 2a90 	vmov	s15, r2
 800b254:	ed96 4b40 	vldr	d4, [r6, #256]	; 0x100
 800b258:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b25c:	ee37 7b05 	vadd.f64	d7, d7, d5
 800b260:	ed96 5b42 	vldr	d5, [r6, #264]	; 0x108
 800b264:	ed96 3b44 	vldr	d3, [r6, #272]	; 0x110
 800b268:	eea6 5b04 	vfma.f64	d5, d6, d4
 800b26c:	ed96 4b46 	vldr	d4, [r6, #280]	; 0x118
 800b270:	eea6 4b03 	vfma.f64	d4, d6, d3
 800b274:	ed96 3b48 	vldr	d3, [r6, #288]	; 0x120
 800b278:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 800b27c:	eea6 7b03 	vfma.f64	d7, d6, d3
 800b280:	eea2 7b04 	vfma.f64	d7, d2, d4
 800b284:	eea5 7b01 	vfma.f64	d7, d5, d1
 800b288:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b28c:	ee10 1a90 	vmov	r1, s1
 800b290:	2300      	movs	r3, #0
 800b292:	2700      	movs	r7, #0
 800b294:	f3c1 32cf 	ubfx	r2, r1, #15, #16
 800b298:	f248 06be 	movw	r6, #32958	; 0x80be
 800b29c:	429f      	cmp	r7, r3
 800b29e:	bf08      	it	eq
 800b2a0:	4296      	cmpeq	r6, r2
 800b2a2:	f080 80b1 	bcs.w	800b408 <powf+0x218>
 800b2a6:	ed9f 7b78 	vldr	d7, [pc, #480]	; 800b488 <powf+0x298>
 800b2aa:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800b2ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2b2:	dd79      	ble.n	800b3a8 <powf+0x1b8>
 800b2b4:	b005      	add	sp, #20
 800b2b6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800b2ba:	f000 b91f 	b.w	800b4fc <__math_oflowf>
 800b2be:	4298      	cmp	r0, r3
 800b2c0:	d32d      	bcc.n	800b31e <powf+0x12e>
 800b2c2:	b952      	cbnz	r2, 800b2da <powf+0xea>
 800b2c4:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 800b2c8:	005b      	lsls	r3, r3, #1
 800b2ca:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 800b2ce:	f240 80cd 	bls.w	800b46c <powf+0x27c>
 800b2d2:	ee30 0a20 	vadd.f32	s0, s0, s1
 800b2d6:	b005      	add	sp, #20
 800b2d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2da:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 800b2de:	d105      	bne.n	800b2ec <powf+0xfc>
 800b2e0:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 800b2e4:	0076      	lsls	r6, r6, #1
 800b2e6:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 800b2ea:	e7f0      	b.n	800b2ce <powf+0xde>
 800b2ec:	004b      	lsls	r3, r1, #1
 800b2ee:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 800b2f2:	d8ee      	bhi.n	800b2d2 <powf+0xe2>
 800b2f4:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 800b2f8:	d1eb      	bne.n	800b2d2 <powf+0xe2>
 800b2fa:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800b2fe:	f000 80b5 	beq.w	800b46c <powf+0x27c>
 800b302:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800b306:	ea6f 0606 	mvn.w	r6, r6
 800b30a:	bf34      	ite	cc
 800b30c:	2300      	movcc	r3, #0
 800b30e:	2301      	movcs	r3, #1
 800b310:	0ff6      	lsrs	r6, r6, #31
 800b312:	42b3      	cmp	r3, r6
 800b314:	f040 80ad 	bne.w	800b472 <powf+0x282>
 800b318:	ee20 0aa0 	vmul.f32	s0, s1, s1
 800b31c:	e7db      	b.n	800b2d6 <powf+0xe6>
 800b31e:	004f      	lsls	r7, r1, #1
 800b320:	1e7a      	subs	r2, r7, #1
 800b322:	429a      	cmp	r2, r3
 800b324:	d31c      	bcc.n	800b360 <powf+0x170>
 800b326:	2900      	cmp	r1, #0
 800b328:	ee20 0a00 	vmul.f32	s0, s0, s0
 800b32c:	da0f      	bge.n	800b34e <powf+0x15e>
 800b32e:	ee10 0a90 	vmov	r0, s1
 800b332:	f7ff ff45 	bl	800b1c0 <checkint>
 800b336:	2801      	cmp	r0, #1
 800b338:	d109      	bne.n	800b34e <powf+0x15e>
 800b33a:	eeb1 0a40 	vneg.f32	s0, s0
 800b33e:	b947      	cbnz	r7, 800b352 <powf+0x162>
 800b340:	2e00      	cmp	r6, #0
 800b342:	dac8      	bge.n	800b2d6 <powf+0xe6>
 800b344:	b005      	add	sp, #20
 800b346:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800b34a:	f000 b8dd 	b.w	800b508 <__math_divzerof>
 800b34e:	2000      	movs	r0, #0
 800b350:	e7f5      	b.n	800b33e <powf+0x14e>
 800b352:	2e00      	cmp	r6, #0
 800b354:	dabf      	bge.n	800b2d6 <powf+0xe6>
 800b356:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b35a:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800b35e:	e7ba      	b.n	800b2d6 <powf+0xe6>
 800b360:	2900      	cmp	r1, #0
 800b362:	da1f      	bge.n	800b3a4 <powf+0x1b4>
 800b364:	ee10 0a90 	vmov	r0, s1
 800b368:	f7ff ff2a 	bl	800b1c0 <checkint>
 800b36c:	b920      	cbnz	r0, 800b378 <powf+0x188>
 800b36e:	b005      	add	sp, #20
 800b370:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800b374:	f000 b8d8 	b.w	800b528 <__math_invalidf>
 800b378:	2801      	cmp	r0, #1
 800b37a:	bf14      	ite	ne
 800b37c:	2000      	movne	r0, #0
 800b37e:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 800b382:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800b386:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800b38a:	f4bf af44 	bcs.w	800b216 <powf+0x26>
 800b38e:	eddf 7a47 	vldr	s15, [pc, #284]	; 800b4ac <powf+0x2bc>
 800b392:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b396:	ee10 3a10 	vmov	r3, s0
 800b39a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b39e:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 800b3a2:	e738      	b.n	800b216 <powf+0x26>
 800b3a4:	2000      	movs	r0, #0
 800b3a6:	e7ee      	b.n	800b386 <powf+0x196>
 800b3a8:	ed9f 7b39 	vldr	d7, [pc, #228]	; 800b490 <powf+0x2a0>
 800b3ac:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800b3b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3b4:	dd10      	ble.n	800b3d8 <powf+0x1e8>
 800b3b6:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	d15c      	bne.n	800b478 <powf+0x288>
 800b3be:	9302      	str	r3, [sp, #8]
 800b3c0:	eddd 7a02 	vldr	s15, [sp, #8]
 800b3c4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b3c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b3cc:	eef4 7a47 	vcmp.f32	s15, s14
 800b3d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3d4:	f47f af6e 	bne.w	800b2b4 <powf+0xc4>
 800b3d8:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800b498 <powf+0x2a8>
 800b3dc:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800b3e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3e4:	d804      	bhi.n	800b3f0 <powf+0x200>
 800b3e6:	b005      	add	sp, #20
 800b3e8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800b3ec:	f000 b87a 	b.w	800b4e4 <__math_uflowf>
 800b3f0:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 800b4a0 <powf+0x2b0>
 800b3f4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800b3f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3fc:	d504      	bpl.n	800b408 <powf+0x218>
 800b3fe:	b005      	add	sp, #20
 800b400:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800b404:	f000 b874 	b.w	800b4f0 <__math_may_uflowf>
 800b408:	4b29      	ldr	r3, [pc, #164]	; (800b4b0 <powf+0x2c0>)
 800b40a:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 800b40e:	ee30 6b07 	vadd.f64	d6, d0, d7
 800b412:	ed8d 6b00 	vstr	d6, [sp]
 800b416:	ee36 7b47 	vsub.f64	d7, d6, d7
 800b41a:	ee30 7b47 	vsub.f64	d7, d0, d7
 800b41e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b422:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800b426:	f006 011f 	and.w	r1, r6, #31
 800b42a:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800b42e:	e9d1 ce00 	ldrd	ip, lr, [r1]
 800b432:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 800b436:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 800b43a:	ed93 4b46 	vldr	d4, [r3, #280]	; 0x118
 800b43e:	eea7 6b05 	vfma.f64	d6, d7, d5
 800b442:	ee27 5b07 	vmul.f64	d5, d7, d7
 800b446:	1836      	adds	r6, r6, r0
 800b448:	2300      	movs	r3, #0
 800b44a:	eb13 040c 	adds.w	r4, r3, ip
 800b44e:	ea4f 31c6 	mov.w	r1, r6, lsl #15
 800b452:	eb41 050e 	adc.w	r5, r1, lr
 800b456:	eea7 0b04 	vfma.f64	d0, d7, d4
 800b45a:	ec45 4b17 	vmov	d7, r4, r5
 800b45e:	eea6 0b05 	vfma.f64	d0, d6, d5
 800b462:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b466:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800b46a:	e734      	b.n	800b2d6 <powf+0xe6>
 800b46c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b470:	e731      	b.n	800b2d6 <powf+0xe6>
 800b472:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b4b4 <powf+0x2c4>
 800b476:	e72e      	b.n	800b2d6 <powf+0xe6>
 800b478:	9303      	str	r3, [sp, #12]
 800b47a:	eddd 7a03 	vldr	s15, [sp, #12]
 800b47e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800b482:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b486:	e7a1      	b.n	800b3cc <powf+0x1dc>
 800b488:	ffd1d571 	.word	0xffd1d571
 800b48c:	405fffff 	.word	0x405fffff
 800b490:	ffa3aae2 	.word	0xffa3aae2
 800b494:	405fffff 	.word	0x405fffff
 800b498:	00000000 	.word	0x00000000
 800b49c:	c062c000 	.word	0xc062c000
 800b4a0:	00000000 	.word	0x00000000
 800b4a4:	c062a000 	.word	0xc062a000
 800b4a8:	0800b630 	.word	0x0800b630
 800b4ac:	4b000000 	.word	0x4b000000
 800b4b0:	0800b758 	.word	0x0800b758
 800b4b4:	00000000 	.word	0x00000000

0800b4b8 <with_errnof>:
 800b4b8:	b513      	push	{r0, r1, r4, lr}
 800b4ba:	4604      	mov	r4, r0
 800b4bc:	ed8d 0a01 	vstr	s0, [sp, #4]
 800b4c0:	f7ff fe4c 	bl	800b15c <__errno>
 800b4c4:	ed9d 0a01 	vldr	s0, [sp, #4]
 800b4c8:	6004      	str	r4, [r0, #0]
 800b4ca:	b002      	add	sp, #8
 800b4cc:	bd10      	pop	{r4, pc}

0800b4ce <xflowf>:
 800b4ce:	b130      	cbz	r0, 800b4de <xflowf+0x10>
 800b4d0:	eef1 7a40 	vneg.f32	s15, s0
 800b4d4:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b4d8:	2022      	movs	r0, #34	; 0x22
 800b4da:	f7ff bfed 	b.w	800b4b8 <with_errnof>
 800b4de:	eef0 7a40 	vmov.f32	s15, s0
 800b4e2:	e7f7      	b.n	800b4d4 <xflowf+0x6>

0800b4e4 <__math_uflowf>:
 800b4e4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b4ec <__math_uflowf+0x8>
 800b4e8:	f7ff bff1 	b.w	800b4ce <xflowf>
 800b4ec:	10000000 	.word	0x10000000

0800b4f0 <__math_may_uflowf>:
 800b4f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b4f8 <__math_may_uflowf+0x8>
 800b4f4:	f7ff bfeb 	b.w	800b4ce <xflowf>
 800b4f8:	1a200000 	.word	0x1a200000

0800b4fc <__math_oflowf>:
 800b4fc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b504 <__math_oflowf+0x8>
 800b500:	f7ff bfe5 	b.w	800b4ce <xflowf>
 800b504:	70000000 	.word	0x70000000

0800b508 <__math_divzerof>:
 800b508:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800b50c:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 800b510:	2800      	cmp	r0, #0
 800b512:	fe40 7a27 	vseleq.f32	s15, s0, s15
 800b516:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800b524 <__math_divzerof+0x1c>
 800b51a:	2022      	movs	r0, #34	; 0x22
 800b51c:	ee87 0a80 	vdiv.f32	s0, s15, s0
 800b520:	f7ff bfca 	b.w	800b4b8 <with_errnof>
 800b524:	00000000 	.word	0x00000000

0800b528 <__math_invalidf>:
 800b528:	eef0 7a40 	vmov.f32	s15, s0
 800b52c:	ee30 7a40 	vsub.f32	s14, s0, s0
 800b530:	eef4 7a67 	vcmp.f32	s15, s15
 800b534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b538:	ee87 0a07 	vdiv.f32	s0, s14, s14
 800b53c:	d602      	bvs.n	800b544 <__math_invalidf+0x1c>
 800b53e:	2021      	movs	r0, #33	; 0x21
 800b540:	f7ff bfba 	b.w	800b4b8 <with_errnof>
 800b544:	4770      	bx	lr
	...

0800b548 <_init>:
 800b548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b54a:	bf00      	nop
 800b54c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b54e:	bc08      	pop	{r3}
 800b550:	469e      	mov	lr, r3
 800b552:	4770      	bx	lr

0800b554 <_fini>:
 800b554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b556:	bf00      	nop
 800b558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b55a:	bc08      	pop	{r3}
 800b55c:	469e      	mov	lr, r3
 800b55e:	4770      	bx	lr
