// Seed: 3383129645
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input wand id_2,
    input tri id_3,
    input wor id_4,
    output supply1 id_5,
    output tri id_6,
    input supply1 id_7
);
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    output wire id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    input wor id_7,
    input supply1 id_8,
    input tri id_9,
    input tri1 id_10
);
  always @(posedge 1 or posedge id_7 && 1 == {!1{~id_0}});
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_9,
      id_7,
      id_2,
      id_6,
      id_8
  );
endmodule
