// Seed: 2411605365
module module_0 ();
  bit id_1;
  assign id_1 = -1;
  wor id_3;
  reg id_4, id_5;
  timeunit 1ps;
  wire id_6;
  id_7(
      .id_0(id_5), .id_1(id_3), .id_2(~""), .id_3(id_5)
  );
  assign id_2 = id_5;
  assign id_3 = 1;
  timeunit 1ps;
  assign id_3 = 1;
  tri id_8 = -1;
  reg id_9 = -1;
  localparam id_10 = 1;
  real id_11;
  always id_9 <= id_1;
  assign id_2 = id_9;
  assign id_9 = -1'b0;
  assign id_1 = -1;
  supply1 id_12;
  always_ff $display((id_12) + id_9);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = -1;
  wire id_14;
  wire id_15;
  module_0 modCall_1 ();
  assign modCall_1.type_17 = 0;
endmodule
