// Seed: 1996301206
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wand id_2;
  output wire id_1;
  wire id_8;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd4,
    parameter id_37 = 32'd23,
    parameter id_9  = 32'd67
) (
    output wand id_0,
    output supply0 id_1,
    output wand id_2,
    input uwire id_3,
    output wire id_4,
    input wand id_5
    , id_14,
    input tri1 id_6,
    output wand id_7,
    input uwire id_8,
    output tri1 _id_9,
    input uwire id_10,
    output tri _id_11,
    input supply0 id_12
);
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  logic [1  &  id_9 : id_11] id_15;
  ;
  xnor primCall (id_4, id_3, id_12, id_8, id_6, id_14, id_10, id_5);
  logic [7:0]
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      _id_37,
      id_38,
      id_39,
      id_40;
  assign id_17[-1+:id_37] = 1;
endmodule
