vhdtdtfi -lib work /home/nik/lab1_git/uart.v -lang verilog -prj SchemLab1 -o uart.spl -module uart -template /opt/Xilinx/14.5/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3a uart.spl /home/nik/lab1_git/uart.sym 
vhdtdtfi -lang verilog -prj SchemLab1 -o /home/nik/lab1_git/uart.tfi -lib work /home/nik/lab1_git//uart.v -module uart -template /opt/Xilinx/14.5/ISE_DS/ISE//data/tfi.tft -deleteonerror 
