{
    "code": "module TopModule (\n    input logic clk,\n    input logic areset,\n    input logic train_valid,\n    input logic train_taken,\n    output logic [1:0] state\n);\n\n    logic [1:0] counter;\n\n    // Asynchronous reset to weakly not-taken state (2'b01)\n    always_ff @(*) begin\n        if (areset) begin\n            counter <= 2'b01;\n        end else if (train_valid) begin\n            if (train_taken && counter < 2'b11) begin\n                counter <= counter + 1;\n            end else if (!train_taken && counter > 2'b00) begin\n                counter <= counter - 1;\n            end\n        end\n    end\n\n    assign state = counter;\n\nendmodule\n\n// VERILOG-EVAL: response did not use [BEGIN]/[DONE] correctly",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "R"
    }
}