#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Apr  6 13:21:29 2022
# Process ID: 14300
# Current directory: C:/Users/jblan/Documents/GitHub/ECELab2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21180 C:\Users\jblan\Documents\GitHub\ECELab2\project_2\project_2.xpr
# Log file: C:/Users/jblan/Documents/GitHub/ECELab2/project_2/vivado.log
# Journal file: C:/Users/jblan/Documents/GitHub/ECELab2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
launch_simulation
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/clk}} 
restart
run 10 ns
run 10 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/ALU/ALUControl}} 
restart
run 10 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/mux_select}} 
restart
run 10 ns
run 10 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/zero}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/EXMEM_Branch}} 
restart
run 10 ns
run 10 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/PCSrc}} 
restart
run 10 ns
run 10 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/clk}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/ForwardingUnit/EXMEM_reg_write}} {{/TB_CPU/TBCPU/ForwardingUnit/MEMWB_reg_write}} 
restart
run 10 ns
run 10 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
restart
run 10 ns
run 10 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[5]}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[0]}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[2]}} 
restart
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[7]}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/PC}} 
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[1]}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/HazardDetection/mux_select}} 
restart
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Write_Reg}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/EXMEM_RegWrite}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_RegWrite}} 
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/RegWriteNum}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/RegWriteControl}} 
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_RegWrite}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/EXMEM_RegWrite}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_RegWrite}} 
restart
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Branch}} 
restart
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/EXMEM_Branch}} 
restart
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/EXMEM_Add_Result}} 
restart
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Instruction_Addr}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Instruction_Sign_Ex}} 
restart
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Instruction}} 
restart
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/PCSrc}} 
restart
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Branch}} 
restart
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Branch}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/mux_select}} 
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[7]}} 
add_bp {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v} 56
remove_bps -file {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.srcs/sources_1/imports/Project2.srcs/sim_1/new/TB_CPU.v} -line 56
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
