# Ignore Icarus Verilog output files
*.vcd
*.vvp
