# Copyright (C) 2025  Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Altera and sold by Altera or its authorized distributors.  Please
# refer to the Altera Software License Subscription Agreements 
# on the Quartus Prime software download page.

# Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
# File: C:\Users\toaoi\Documents\Repos\school\ECE3710\3710Project\lab4.csv
# Generated on: Tue Nov 11 14:49:40 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Transceiver Analog Settings Protocol,VCCR_GXB/VCCT_GXB Voltage,Transceiver I/O Pin Termination,Transceiver Dedicated Refclk Pin Termination,Transmitter Common Mode Driver Voltage,Transmitter Slew Rate Control,Transmitter Differential Output Voltage,Receiver Buffer Common Mode Voltage,Strict Preservation
clk,Input,PIN_AF14,3B,B3B_N0,PIN_AF14,2.5 V,,,,,,,,,,,,,
reset,Input,PIN_AA14,3B,B3B_N0,PIN_AA14,2.5 V,,,,,,,,,,,,,
seven_seg[0],Output,PIN_AE26,5A,B5A_N0,PIN_AE26,2.5 V,,,,,,,,,,,,,
seven_seg[1],Output,PIN_AE27,5A,B5A_N0,PIN_AE27,2.5 V,,,,,,,,,,,,,
seven_seg[2],Output,PIN_AE28,5A,B5A_N0,PIN_AE28,2.5 V,,,,,,,,,,,,,
seven_seg[3],Output,PIN_AG27,5A,B5A_N0,PIN_AG27,2.5 V,,,,,,,,,,,,,
seven_seg[4],Output,PIN_AF28,5A,B5A_N0,PIN_AF28,2.5 V,,,,,,,,,,,,,
seven_seg[5],Output,PIN_AG28,5A,B5A_N0,PIN_AG28,2.5 V,,,,,,,,,,,,,
seven_seg[6],Output,PIN_AH28,5A,B5A_N0,PIN_AH28,2.5 V,,,,,,,,,,,,,
seven_seg2[0],Output,PIN_AJ29,5A,B5A_N0,PIN_AJ29,2.5 V,,,,,,,,,,,,,
seven_seg2[1],Output,PIN_AH29,5A,B5A_N0,PIN_AH29,2.5 V,,,,,,,,,,,,,
seven_seg2[2],Output,PIN_AH30,5A,B5A_N0,PIN_AH30,2.5 V,,,,,,,,,,,,,
seven_seg2[3],Output,PIN_AG30,5A,B5A_N0,PIN_AG30,2.5 V,,,,,,,,,,,,,
seven_seg2[4],Output,PIN_AF29,5A,B5A_N0,PIN_AF29,2.5 V,,,,,,,,,,,,,
seven_seg2[5],Output,PIN_AF30,5A,B5A_N0,PIN_AF30,2.5 V,,,,,,,,,,,,,
seven_seg2[6],Output,PIN_AD27,5A,B5A_N0,PIN_AD27,2.5 V,,,,,,,,,,,,,
seven_seg3[0],Output,PIN_AB23,5A,B5A_N0,PIN_AB23,2.5 V,,,,,,,,,,,,,
seven_seg3[1],Output,PIN_AE29,5B,B5B_N0,PIN_AE29,2.5 V,,,,,,,,,,,,,
seven_seg3[2],Output,PIN_AD29,5B,B5B_N0,PIN_AD29,2.5 V,,,,,,,,,,,,,
seven_seg3[3],Output,PIN_AC28,5B,B5B_N0,PIN_AC28,2.5 V,,,,,,,,,,,,,
seven_seg3[4],Output,PIN_AD30,5B,B5B_N0,PIN_AD30,2.5 V,,,,,,,,,,,,,
seven_seg3[5],Output,PIN_AC29,5B,B5B_N0,PIN_AC29,2.5 V,,,,,,,,,,,,,
seven_seg3[6],Output,PIN_AC30,5B,B5B_N0,PIN_AC30,2.5 V,,,,,,,,,,,,,
seven_seg4[0],Output,PIN_AD26,5A,B5A_N0,PIN_AD26,2.5 V,,,,,,,,,,,,,
seven_seg4[1],Output,PIN_AC27,5A,B5A_N0,PIN_AC27,2.5 V,,,,,,,,,,,,,
seven_seg4[2],Output,PIN_AD25,5A,B5A_N0,PIN_AD25,2.5 V,,,,,,,,,,,,,
seven_seg4[3],Output,PIN_AC25,5A,B5A_N0,PIN_AC25,2.5 V,,,,,,,,,,,,,
seven_seg4[4],Output,PIN_AB28,5B,B5B_N0,PIN_AB28,2.5 V,,,,,,,,,,,,,
seven_seg4[5],Output,PIN_AB25,5A,B5A_N0,PIN_AB25,2.5 V,,,,,,,,,,,,,
seven_seg4[6],Output,PIN_AB22,5A,B5A_N0,PIN_AB22,2.5 V,,,,,,,,,,,,,
