$date
	Mon Feb 10 00:04:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux2to1 $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in0 [31:0] $end
$var reg 32 # in1 [31:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 32 % in0 [31:0] $end
$var wire 32 & in1 [31:0] $end
$var wire 1 $ sel $end
$var wire 32 ' out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010101010101010101010101010 '
b1010101010101010101010101010101 &
b10101010101010101010101010101010 %
0$
b1010101010101010101010101010101 #
b10101010101010101010101010101010 "
b10101010101010101010101010101010 !
$end
#10000
b1010101010101010101010101010101 !
b1010101010101010101010101010101 '
1$
#20000
b10101010101010101010101010101010 !
b10101010101010101010101010101010 '
0$
#30000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
b11111111111111111111111111111111 "
b11111111111111111111111111111111 %
#40000
b1010101010101010101010101010101 !
b1010101010101010101010101010101 '
1$
#50000
b10010001101000101011001111000 !
b10010001101000101011001111000 '
b10010001101000101011001111000 #
b10010001101000101011001111000 &
#60000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
0$
#80000
