/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [13:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_5z ? celloutsig_1_4z : celloutsig_1_5z;
  assign celloutsig_1_9z = celloutsig_1_1z[1] ? celloutsig_1_3z[1] : celloutsig_1_8z[3];
  assign celloutsig_1_14z = in_data[134] ? celloutsig_1_0z[2] : celloutsig_1_9z;
  assign celloutsig_0_13z = celloutsig_0_3z ? in_data[68] : celloutsig_0_2z;
  assign celloutsig_1_4z = celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_0z[2];
  assign celloutsig_1_5z = celloutsig_1_1z[2] ? celloutsig_1_3z[2] : celloutsig_1_1z[0];
  assign celloutsig_0_21z = _00_ | ~(celloutsig_0_4z);
  assign celloutsig_0_2z = celloutsig_0_1z[2] | ~(in_data[36]);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_3z };
  reg [13:0] _12_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _12_ <= 14'h0000;
    else _12_ <= { _01_, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_14z };
  assign { _02_[13:8], _00_, _02_[6:0] } = _12_;
  assign celloutsig_1_1z = in_data[126:124] / { 1'h1, celloutsig_1_0z[7:6] };
  assign celloutsig_0_3z = { in_data[75:73], celloutsig_0_2z } <= celloutsig_0_1z;
  assign celloutsig_1_15z = { in_data[167:166], celloutsig_1_9z } <= { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_17z = { celloutsig_1_8z[3:2], celloutsig_1_4z } <= celloutsig_1_0z[5:3];
  assign celloutsig_0_4z = { in_data[79:74], celloutsig_0_2z, celloutsig_0_3z } <= { in_data[85:82], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[26:10], celloutsig_0_0z } <= { in_data[70:58], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z } <= { in_data[35:29], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_19z = { _02_[8], _00_, _02_[6:1], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_4z } <= { _02_[13:10], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_2z, celloutsig_0_5z, _01_, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_17z, _02_[13:8], _00_, _02_[6:0] } <= { in_data[49:23], celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_20z } <= { _02_[10:8], _00_, celloutsig_0_21z };
  assign celloutsig_1_6z = { celloutsig_1_1z[0], celloutsig_1_5z, celloutsig_1_5z } < { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_12z = { in_data[185:179], celloutsig_1_11z, celloutsig_1_7z } < { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_1z[1:0], celloutsig_1_8z } < in_data[148:142];
  assign celloutsig_1_16z = { celloutsig_1_2z, celloutsig_1_1z } < { celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_1_18z = { in_data[145:139], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z } < { celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_1_19z = { in_data[140], celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_12z } < { celloutsig_1_0z[4:2], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_14z, celloutsig_1_17z };
  assign celloutsig_0_7z = { celloutsig_0_1z[1], celloutsig_0_2z, celloutsig_0_6z } < in_data[3:1];
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_9z } < { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_16z = { in_data[28:26], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_10z } < in_data[51:36];
  assign celloutsig_0_17z = { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_16z } < { in_data[65:64], celloutsig_0_8z };
  assign celloutsig_1_8z = in_data[188:184] % { 1'h1, in_data[181:180], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[37:34] % { 1'h1, in_data[71], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[154:146] % { 1'h1, in_data[134:127] };
  assign celloutsig_1_3z = in_data[188:186] % { 1'h1, celloutsig_1_0z[7:6] };
  assign celloutsig_0_11z = in_data[42:39] !== { in_data[62:61], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_1_11z = celloutsig_1_6z & celloutsig_1_10z;
  assign celloutsig_0_6z = celloutsig_0_3z & celloutsig_0_4z;
  assign celloutsig_0_9z = ~^ { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_0z = ~((in_data[7] & in_data[28]) | in_data[88]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[2] & celloutsig_1_0z[8]) | celloutsig_1_0z[6]);
  assign celloutsig_1_10z = ~((celloutsig_1_9z & in_data[170]) | (celloutsig_1_9z & celloutsig_1_6z));
  assign celloutsig_0_12z = ~((celloutsig_0_8z & celloutsig_0_9z) | (celloutsig_0_7z & celloutsig_0_4z));
  assign celloutsig_0_14z = ~((celloutsig_0_0z & celloutsig_0_6z) | (celloutsig_0_5z & in_data[32]));
  assign _02_[7] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
