
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/leslie3d_1116B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3692430 heartbeat IPC: 2.70824 cumulative IPC: 2.70824 (Simulation time: 0 hr 0 min 56 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3692431 (Simulation time: 0 hr 0 min 56 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 14159733 heartbeat IPC: 0.955356 cumulative IPC: 0.955356 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 25744953 heartbeat IPC: 0.863169 cumulative IPC: 0.906925 (Simulation time: 0 hr 4 min 29 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 39152431 heartbeat IPC: 0.745853 cumulative IPC: 0.846024 (Simulation time: 0 hr 6 min 26 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 59723799 heartbeat IPC: 0.486112 cumulative IPC: 0.713886 (Simulation time: 0 hr 9 min 0 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 109318097 heartbeat IPC: 0.201636 cumulative IPC: 0.47337 (Simulation time: 0 hr 14 min 12 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 127214176 heartbeat IPC: 0.558782 cumulative IPC: 0.485744 (Simulation time: 0 hr 16 min 43 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 142191130 heartbeat IPC: 0.667693 cumulative IPC: 0.50542 (Simulation time: 0 hr 18 min 56 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 156687527 heartbeat IPC: 0.689827 cumulative IPC: 0.522893 (Simulation time: 0 hr 21 min 5 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 171049045 heartbeat IPC: 0.696305 cumulative IPC: 0.537774 (Simulation time: 0 hr 23 min 14 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 194675249 heartbeat IPC: 0.423259 cumulative IPC: 0.523607 (Simulation time: 0 hr 26 min 3 sec) 
Finished CPU 0 instructions: 100000000 cycles: 190982820 cumulative IPC: 0.523607 (Simulation time: 0 hr 26 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.523607 instructions: 100000000 cycles: 190982820
cpu0_DTLB TOTAL     ACCESS:   25796097  HIT:   25730379  MISS:      65718
cpu0_DTLB LOAD      ACCESS:   21164919  HIT:   21113248  MISS:      51671
cpu0_DTLB RFO       ACCESS:    4631178  HIT:    4617131  MISS:      14047
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 79.2742 cycles
cpu0_ITLB TOTAL     ACCESS:    2837878  HIT:    2837860  MISS:         18
cpu0_ITLB LOAD      ACCESS:    2837878  HIT:    2837860  MISS:         18
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 397.722 cycles
cpu0_L1I TOTAL     ACCESS:    1777249  HIT:    1776777  MISS:        472
cpu0_L1I LOAD      ACCESS:    1777249  HIT:    1776777  MISS:        472
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 374.184 cycles
cpu0_STLB TOTAL     ACCESS:      65736  HIT:      34112  MISS:      31624
cpu0_STLB LOAD      ACCESS:      51689  HIT:      28223  MISS:      23466
cpu0_STLB RFO       ACCESS:      14047  HIT:       5889  MISS:       8158
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 146.245 cycles
cpu0_L1D TOTAL     ACCESS:   24448646  HIT:   21038449  MISS:    3410197
cpu0_L1D LOAD      ACCESS:   16295249  HIT:   13677958  MISS:    2617291
cpu0_L1D RFO       ACCESS:    8124057  HIT:    7334792  MISS:     789265
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      29340  HIT:      25699  MISS:       3641
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 530.409 cycles
cpu0_L2C TOTAL     ACCESS:    4455065  HIT:    1718290  MISS:    2736775
cpu0_L2C LOAD      ACCESS:    2617718  HIT:     507701  MISS:    2110017
cpu0_L2C RFO       ACCESS:     789187  HIT:     162701  MISS:     626486
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1044519  HIT:    1044345  MISS:        174
cpu0_L2C TRANSLATION ACCESS:       3641  HIT:       3543  MISS:         98
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 647.251 cycles
LLC TOTAL     ACCESS:    3497315  HIT:     605318  MISS:    2891997
LLC LOAD      ACCESS:    2110017  HIT:     338835  MISS:    1771182
LLC RFO       ACCESS:     626486  HIT:     123148  MISS:     503338
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     760714  HIT:     143307  MISS:     617407
LLC TRANSLATION ACCESS:         98  HIT:         28  MISS:         70
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 592.607 cycles
Insertion Distribution: 
	LOAD 102209 0 0 0 148021 1633682 
	RFO 0 0 0 0 17259 512481 
	PREF 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 636913 
	 0 0 0 0 39 46 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     212440  ROW_BUFFER_MISS:    2061831
 DBUS AVG_CONGESTED_CYCLE:    3.96109
 WQ ROW_BUFFER_HIT:      63334  ROW_BUFFER_MISS:     596436  FULL:      25968


CPU 0 Branch Prediction Accuracy: 96.8713% MPKI: 1.55303 Average ROB Occupancy at Mispredict: 300.39
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00018
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.55065
BRANCH_DIRECT_CALL: 0.00113
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00107

