#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 25 13:16:05 2024
# Process ID: 9608
# Current directory: C:/Users/joshu/Desktop/Vivado/project/MODS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11972 C:\Users\joshu\Desktop\Vivado\project\MODS\MODS.xpr
# Log file: C:/Users/joshu/Desktop/Vivado/project/MODS/vivado.log
# Journal file: C:/Users/joshu/Desktop/Vivado/project/MODS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/elegst/Documents/EE2026 Project/2023-24 Sem 1/To provide/MODS/.Xil/Vivado-31116-ECE-1CZ20808VG/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 816.684 ; gain = 83.402
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/flexible_clock_module.v w ]
add_files C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/flexible_clock_module.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/constrs_1
file mkdir C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/constrs_1/new
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/constrs_1/new/my_basys3_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/constrs_1/new/my_basys3_constraints.xdc
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/debounce.v w ]
add_files C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/debounce.v
update_compile_order -fileset sources_1
file mkdir C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sim_1/new/flexible_clock_module_sim.v w ]
add_files -fileset sim_1 C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sim_1/new/flexible_clock_module_sim.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sim_1/new/debounce_sim.v w ]
add_files -fileset sim_1 C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sim_1/new/debounce_sim.v
update_compile_order -fileset sim_1
set_property top flexible_clock_module_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
archive_project C:/Users/joshu/Desktop/Vivado/project/MODS.xpr.zip -temp_dir C:/Users/joshu/Desktop/Vivado/project/MODS/.Xil/Vivado-9608-dZhei98 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/joshu/Desktop/Vivado/project/MODS/.Xil/Vivado-9608-dZhei98' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/joshu/Desktop/Vivado/project/MODS.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 880.426 ; gain = 21.977
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v w ]
add_files C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/defuse_sequence.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/random_number_generator.v w ]
add_files C:/Users/joshu/Desktop/Vivado/project/MODS/MODS.srcs/sources_1/new/random_number_generator.v
update_compile_order -fileset sources_1
archive_project C:/Users/joshu/Desktop/Vivado/project/MODS.xpr.zip -temp_dir C:/Users/joshu/Desktop/Vivado/project/MODS/.Xil/Vivado-9608-dZhei98 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/joshu/Desktop/Vivado/project/MODS/.Xil/Vivado-9608-dZhei98' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/joshu/Desktop/Vivado/project/MODS.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 889.613 ; gain = 9.188
close_project
create_project verilog_assessment C:/Users/joshu/Desktop/Vivado/verilog_assessment -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
file mkdir C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/main.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/main.v
update_compile_order -fileset sources_1
file mkdir C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/constrs_1
file mkdir C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/constrs_1/new
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/constrs_1/new/my_basys3_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/constrs_1/new/my_basys3_constraints.xdc
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/flexible_clock_module.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/flexible_clock_module.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/debounce.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/debounce.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/counter.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 14:30:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 14:30:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714053A
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 14:39:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 14:39:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 14:43:58 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 14:43:58 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 14:48:43 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 14:48:43 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 14:54:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 14:54:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 14:59:05 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 14:59:05 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 15:05:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 15:05:52 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 15:12:23 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 15:12:23 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 15:20:41 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 15:20:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 15:24:57 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 15:24:57 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 15:29:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 15:29:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 15:33:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 15:33:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 15:53:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 15:53:16 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 16:01:47 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 16:01:47 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/fsm.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/fsm.v
update_compile_order -fileset sources_1
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183714053A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183714053A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
export_ip_user_files -of_objects  [get_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/fsm.v] -no_script -reset -force -quiet
remove_files  C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/fsm.v
file delete -force C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/fsm.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 17:18:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 17:18:06 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 17:29:02 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 17:29:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 17:33:25 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 17:33:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 17:38:37 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 17:38:37 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/seg_control.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/seg_control.v
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 17:48:49 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 17:48:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_2_to_1_mux.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_2_to_1_mux.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_full_adder.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_full_adder.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_2_bit_adder.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_2_bit_adder.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_4_bit_adder.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_4_bit_adder.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_3_to_1_mux.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/my_3_to_1_mux.v
update_compile_order -fileset sources_1
close [ open C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/slow_clock.v w ]
add_files C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.srcs/sources_1/new/slow_clock.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 18:22:39 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 18:22:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 25 18:27:54 2024] Launched synth_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/synth_1/runme.log
[Mon Mar 25 18:27:54 2024] Launched impl_1...
Run output will be captured here: C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/joshu/Desktop/Vivado/verilog_assessment/verilog_assessment.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 18:39:00 2024...
