#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x168aa00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x168ab90 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x167c2d0 .functor NOT 1, L_0x16e6ec0, C4<0>, C4<0>, C4<0>;
L_0x16e6ca0 .functor XOR 2, L_0x16e6b40, L_0x16e6c00, C4<00>, C4<00>;
L_0x16e6db0 .functor XOR 2, L_0x16e6ca0, L_0x16e6d10, C4<00>, C4<00>;
v0x16deaf0_0 .net *"_ivl_10", 1 0, L_0x16e6d10;  1 drivers
v0x16debf0_0 .net *"_ivl_12", 1 0, L_0x16e6db0;  1 drivers
v0x16decd0_0 .net *"_ivl_2", 1 0, L_0x16e1e10;  1 drivers
v0x16ded90_0 .net *"_ivl_4", 1 0, L_0x16e6b40;  1 drivers
v0x16dee70_0 .net *"_ivl_6", 1 0, L_0x16e6c00;  1 drivers
v0x16defa0_0 .net *"_ivl_8", 1 0, L_0x16e6ca0;  1 drivers
v0x16df080_0 .net "a", 0 0, v0x16d9890_0;  1 drivers
v0x16df120_0 .net "b", 0 0, v0x16d9930_0;  1 drivers
v0x16df1c0_0 .net "c", 0 0, v0x16d99d0_0;  1 drivers
v0x16df260_0 .var "clk", 0 0;
v0x16df300_0 .net "d", 0 0, v0x16d9b10_0;  1 drivers
v0x16df3a0_0 .net "out_pos_dut", 0 0, L_0x16e69e0;  1 drivers
v0x16df440_0 .net "out_pos_ref", 0 0, L_0x16e0970;  1 drivers
v0x16df4e0_0 .net "out_sop_dut", 0 0, L_0x16e33c0;  1 drivers
v0x16df580_0 .net "out_sop_ref", 0 0, L_0x16b4040;  1 drivers
v0x16df620_0 .var/2u "stats1", 223 0;
v0x16df6c0_0 .var/2u "strobe", 0 0;
v0x16df760_0 .net "tb_match", 0 0, L_0x16e6ec0;  1 drivers
v0x16df830_0 .net "tb_mismatch", 0 0, L_0x167c2d0;  1 drivers
v0x16df8d0_0 .net "wavedrom_enable", 0 0, v0x16d9de0_0;  1 drivers
v0x16df9a0_0 .net "wavedrom_title", 511 0, v0x16d9e80_0;  1 drivers
L_0x16e1e10 .concat [ 1 1 0 0], L_0x16e0970, L_0x16b4040;
L_0x16e6b40 .concat [ 1 1 0 0], L_0x16e0970, L_0x16b4040;
L_0x16e6c00 .concat [ 1 1 0 0], L_0x16e69e0, L_0x16e33c0;
L_0x16e6d10 .concat [ 1 1 0 0], L_0x16e0970, L_0x16b4040;
L_0x16e6ec0 .cmp/eeq 2, L_0x16e1e10, L_0x16e6db0;
S_0x168ad20 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x168ab90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x167c6b0 .functor AND 1, v0x16d99d0_0, v0x16d9b10_0, C4<1>, C4<1>;
L_0x167ca90 .functor NOT 1, v0x16d9890_0, C4<0>, C4<0>, C4<0>;
L_0x167ce70 .functor NOT 1, v0x16d9930_0, C4<0>, C4<0>, C4<0>;
L_0x167d0f0 .functor AND 1, L_0x167ca90, L_0x167ce70, C4<1>, C4<1>;
L_0x16956a0 .functor AND 1, L_0x167d0f0, v0x16d99d0_0, C4<1>, C4<1>;
L_0x16b4040 .functor OR 1, L_0x167c6b0, L_0x16956a0, C4<0>, C4<0>;
L_0x16dfdf0 .functor NOT 1, v0x16d9930_0, C4<0>, C4<0>, C4<0>;
L_0x16dfe60 .functor OR 1, L_0x16dfdf0, v0x16d9b10_0, C4<0>, C4<0>;
L_0x16dff70 .functor AND 1, v0x16d99d0_0, L_0x16dfe60, C4<1>, C4<1>;
L_0x16e0030 .functor NOT 1, v0x16d9890_0, C4<0>, C4<0>, C4<0>;
L_0x16e0100 .functor OR 1, L_0x16e0030, v0x16d9930_0, C4<0>, C4<0>;
L_0x16e0170 .functor AND 1, L_0x16dff70, L_0x16e0100, C4<1>, C4<1>;
L_0x16e02f0 .functor NOT 1, v0x16d9930_0, C4<0>, C4<0>, C4<0>;
L_0x16e0360 .functor OR 1, L_0x16e02f0, v0x16d9b10_0, C4<0>, C4<0>;
L_0x16e0280 .functor AND 1, v0x16d99d0_0, L_0x16e0360, C4<1>, C4<1>;
L_0x16e04f0 .functor NOT 1, v0x16d9890_0, C4<0>, C4<0>, C4<0>;
L_0x16e05f0 .functor OR 1, L_0x16e04f0, v0x16d9b10_0, C4<0>, C4<0>;
L_0x16e06b0 .functor AND 1, L_0x16e0280, L_0x16e05f0, C4<1>, C4<1>;
L_0x16e0860 .functor XNOR 1, L_0x16e0170, L_0x16e06b0, C4<0>, C4<0>;
v0x167bc00_0 .net *"_ivl_0", 0 0, L_0x167c6b0;  1 drivers
v0x167c000_0 .net *"_ivl_12", 0 0, L_0x16dfdf0;  1 drivers
v0x167c3e0_0 .net *"_ivl_14", 0 0, L_0x16dfe60;  1 drivers
v0x167c7c0_0 .net *"_ivl_16", 0 0, L_0x16dff70;  1 drivers
v0x167cba0_0 .net *"_ivl_18", 0 0, L_0x16e0030;  1 drivers
v0x167cf80_0 .net *"_ivl_2", 0 0, L_0x167ca90;  1 drivers
v0x167d200_0 .net *"_ivl_20", 0 0, L_0x16e0100;  1 drivers
v0x16d7e00_0 .net *"_ivl_24", 0 0, L_0x16e02f0;  1 drivers
v0x16d7ee0_0 .net *"_ivl_26", 0 0, L_0x16e0360;  1 drivers
v0x16d7fc0_0 .net *"_ivl_28", 0 0, L_0x16e0280;  1 drivers
v0x16d80a0_0 .net *"_ivl_30", 0 0, L_0x16e04f0;  1 drivers
v0x16d8180_0 .net *"_ivl_32", 0 0, L_0x16e05f0;  1 drivers
v0x16d8260_0 .net *"_ivl_36", 0 0, L_0x16e0860;  1 drivers
L_0x7fd245bac018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16d8320_0 .net *"_ivl_38", 0 0, L_0x7fd245bac018;  1 drivers
v0x16d8400_0 .net *"_ivl_4", 0 0, L_0x167ce70;  1 drivers
v0x16d84e0_0 .net *"_ivl_6", 0 0, L_0x167d0f0;  1 drivers
v0x16d85c0_0 .net *"_ivl_8", 0 0, L_0x16956a0;  1 drivers
v0x16d86a0_0 .net "a", 0 0, v0x16d9890_0;  alias, 1 drivers
v0x16d8760_0 .net "b", 0 0, v0x16d9930_0;  alias, 1 drivers
v0x16d8820_0 .net "c", 0 0, v0x16d99d0_0;  alias, 1 drivers
v0x16d88e0_0 .net "d", 0 0, v0x16d9b10_0;  alias, 1 drivers
v0x16d89a0_0 .net "out_pos", 0 0, L_0x16e0970;  alias, 1 drivers
v0x16d8a60_0 .net "out_sop", 0 0, L_0x16b4040;  alias, 1 drivers
v0x16d8b20_0 .net "pos0", 0 0, L_0x16e0170;  1 drivers
v0x16d8be0_0 .net "pos1", 0 0, L_0x16e06b0;  1 drivers
L_0x16e0970 .functor MUXZ 1, L_0x7fd245bac018, L_0x16e0170, L_0x16e0860, C4<>;
S_0x16d8d60 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x168ab90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16d9890_0 .var "a", 0 0;
v0x16d9930_0 .var "b", 0 0;
v0x16d99d0_0 .var "c", 0 0;
v0x16d9a70_0 .net "clk", 0 0, v0x16df260_0;  1 drivers
v0x16d9b10_0 .var "d", 0 0;
v0x16d9c00_0 .var/2u "fail", 0 0;
v0x16d9ca0_0 .var/2u "fail1", 0 0;
v0x16d9d40_0 .net "tb_match", 0 0, L_0x16e6ec0;  alias, 1 drivers
v0x16d9de0_0 .var "wavedrom_enable", 0 0;
v0x16d9e80_0 .var "wavedrom_title", 511 0;
E_0x1689370/0 .event negedge, v0x16d9a70_0;
E_0x1689370/1 .event posedge, v0x16d9a70_0;
E_0x1689370 .event/or E_0x1689370/0, E_0x1689370/1;
S_0x16d9090 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x16d8d60;
 .timescale -12 -12;
v0x16d92d0_0 .var/2s "i", 31 0;
E_0x1689210 .event posedge, v0x16d9a70_0;
S_0x16d93d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x16d8d60;
 .timescale -12 -12;
v0x16d95d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16d96b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x16d8d60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16da060 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x168ab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16e0b20 .functor NOT 1, v0x16d9930_0, C4<0>, C4<0>, C4<0>;
L_0x16e0cc0 .functor AND 1, v0x16d9890_0, L_0x16e0b20, C4<1>, C4<1>;
L_0x16e0da0 .functor NOT 1, v0x16d99d0_0, C4<0>, C4<0>, C4<0>;
L_0x16e0f20 .functor AND 1, L_0x16e0cc0, L_0x16e0da0, C4<1>, C4<1>;
L_0x16e1060 .functor NOT 1, v0x16d9b10_0, C4<0>, C4<0>, C4<0>;
L_0x16e11e0 .functor AND 1, L_0x16e0f20, L_0x16e1060, C4<1>, C4<1>;
L_0x16e1330 .functor NOT 1, v0x16d9890_0, C4<0>, C4<0>, C4<0>;
L_0x16e14b0 .functor AND 1, L_0x16e1330, v0x16d9930_0, C4<1>, C4<1>;
L_0x16e15c0 .functor NOT 1, v0x16d99d0_0, C4<0>, C4<0>, C4<0>;
L_0x16e1630 .functor AND 1, L_0x16e14b0, L_0x16e15c0, C4<1>, C4<1>;
L_0x16e17a0 .functor NOT 1, v0x16d9b10_0, C4<0>, C4<0>, C4<0>;
L_0x16e1810 .functor AND 1, L_0x16e1630, L_0x16e17a0, C4<1>, C4<1>;
L_0x16e1940 .functor OR 1, L_0x16e11e0, L_0x16e1810, C4<0>, C4<0>;
L_0x16e1a50 .functor NOT 1, v0x16d9890_0, C4<0>, C4<0>, C4<0>;
L_0x16e18d0 .functor NOT 1, v0x16d9930_0, C4<0>, C4<0>, C4<0>;
L_0x16e1b40 .functor AND 1, L_0x16e1a50, L_0x16e18d0, C4<1>, C4<1>;
L_0x16e1ce0 .functor AND 1, L_0x16e1b40, v0x16d99d0_0, C4<1>, C4<1>;
L_0x16e1da0 .functor NOT 1, v0x16d9b10_0, C4<0>, C4<0>, C4<0>;
L_0x16e1eb0 .functor AND 1, L_0x16e1ce0, L_0x16e1da0, C4<1>, C4<1>;
L_0x16e1fc0 .functor OR 1, L_0x16e1940, L_0x16e1eb0, C4<0>, C4<0>;
L_0x16e2180 .functor NOT 1, v0x16d9890_0, C4<0>, C4<0>, C4<0>;
L_0x16e21f0 .functor NOT 1, v0x16d9930_0, C4<0>, C4<0>, C4<0>;
L_0x16e2320 .functor AND 1, L_0x16e2180, L_0x16e21f0, C4<1>, C4<1>;
L_0x16e2430 .functor NOT 1, v0x16d99d0_0, C4<0>, C4<0>, C4<0>;
L_0x16e2570 .functor AND 1, L_0x16e2320, L_0x16e2430, C4<1>, C4<1>;
L_0x16e2680 .functor AND 1, L_0x16e2570, v0x16d9b10_0, C4<1>, C4<1>;
L_0x16e2820 .functor OR 1, L_0x16e1fc0, L_0x16e2680, C4<0>, C4<0>;
L_0x16e2930 .functor NOT 1, v0x16d9890_0, C4<0>, C4<0>, C4<0>;
L_0x16e2a90 .functor NOT 1, v0x16d9930_0, C4<0>, C4<0>, C4<0>;
L_0x16e2b00 .functor AND 1, L_0x16e2930, L_0x16e2a90, C4<1>, C4<1>;
L_0x16e2d10 .functor NOT 1, v0x16d99d0_0, C4<0>, C4<0>, C4<0>;
L_0x16e2d80 .functor AND 1, L_0x16e2b00, L_0x16e2d10, C4<1>, C4<1>;
L_0x16e2fa0 .functor NOT 1, v0x16d9b10_0, C4<0>, C4<0>, C4<0>;
L_0x16e3010 .functor AND 1, L_0x16e2d80, L_0x16e2fa0, C4<1>, C4<1>;
L_0x16e3240 .functor OR 1, L_0x16e2820, L_0x16e3010, C4<0>, C4<0>;
L_0x16e3350 .functor AND 1, v0x16d9890_0, v0x16d9930_0, C4<1>, C4<1>;
L_0x16e34f0 .functor AND 1, L_0x16e3350, v0x16d99d0_0, C4<1>, C4<1>;
L_0x16e35b0 .functor AND 1, L_0x16e34f0, v0x16d9b10_0, C4<1>, C4<1>;
L_0x16e33c0 .functor OR 1, L_0x16e3240, L_0x16e35b0, C4<0>, C4<0>;
L_0x16e3800 .functor NOT 1, v0x16d9890_0, C4<0>, C4<0>, C4<0>;
L_0x16e39c0 .functor NOT 1, v0x16d9930_0, C4<0>, C4<0>, C4<0>;
L_0x16e3a30 .functor OR 1, L_0x16e3800, L_0x16e39c0, C4<0>, C4<0>;
L_0x16e3ca0 .functor NOT 1, v0x16d99d0_0, C4<0>, C4<0>, C4<0>;
L_0x16e3d10 .functor OR 1, L_0x16e3a30, L_0x16e3ca0, C4<0>, C4<0>;
L_0x16e3f90 .functor NOT 1, v0x16d9b10_0, C4<0>, C4<0>, C4<0>;
L_0x16e4000 .functor OR 1, L_0x16e3d10, L_0x16e3f90, C4<0>, C4<0>;
L_0x16e4290 .functor NOT 1, v0x16d9890_0, C4<0>, C4<0>, C4<0>;
L_0x16e4300 .functor NOT 1, v0x16d9930_0, C4<0>, C4<0>, C4<0>;
L_0x16e4500 .functor OR 1, L_0x16e4290, L_0x16e4300, C4<0>, C4<0>;
L_0x16e4610 .functor NOT 1, v0x16d99d0_0, C4<0>, C4<0>, C4<0>;
L_0x16e4820 .functor OR 1, L_0x16e4500, L_0x16e4610, C4<0>, C4<0>;
L_0x16e4930 .functor OR 1, L_0x16e4820, v0x16d9b10_0, C4<0>, C4<0>;
L_0x16e4ba0 .functor AND 1, L_0x16e4000, L_0x16e4930, C4<1>, C4<1>;
L_0x16e4cb0 .functor NOT 1, v0x16d9890_0, C4<0>, C4<0>, C4<0>;
L_0x16e4ee0 .functor NOT 1, v0x16d9930_0, C4<0>, C4<0>, C4<0>;
L_0x16e4f50 .functor OR 1, L_0x16e4cb0, L_0x16e4ee0, C4<0>, C4<0>;
L_0x16e5230 .functor OR 1, L_0x16e4f50, v0x16d99d0_0, C4<0>, C4<0>;
L_0x16e5500 .functor NOT 1, v0x16d9b10_0, C4<0>, C4<0>, C4<0>;
L_0x16e5960 .functor OR 1, L_0x16e5230, L_0x16e5500, C4<0>, C4<0>;
L_0x16e5a70 .functor AND 1, L_0x16e4ba0, L_0x16e5960, C4<1>, C4<1>;
L_0x16e5d70 .functor NOT 1, v0x16d9890_0, C4<0>, C4<0>, C4<0>;
L_0x16e5ff0 .functor OR 1, L_0x16e5d70, v0x16d9930_0, C4<0>, C4<0>;
L_0x16e62b0 .functor NOT 1, v0x16d99d0_0, C4<0>, C4<0>, C4<0>;
L_0x16e6320 .functor OR 1, L_0x16e5ff0, L_0x16e62b0, C4<0>, C4<0>;
L_0x16e6640 .functor NOT 1, v0x16d9b10_0, C4<0>, C4<0>, C4<0>;
L_0x16e66b0 .functor OR 1, L_0x16e6320, L_0x16e6640, C4<0>, C4<0>;
L_0x16e69e0 .functor AND 1, L_0x16e5a70, L_0x16e66b0, C4<1>, C4<1>;
v0x16da220_0 .net *"_ivl_0", 0 0, L_0x16e0b20;  1 drivers
v0x16da300_0 .net *"_ivl_10", 0 0, L_0x16e11e0;  1 drivers
v0x16da3e0_0 .net *"_ivl_100", 0 0, L_0x16e4820;  1 drivers
v0x16da4d0_0 .net *"_ivl_102", 0 0, L_0x16e4930;  1 drivers
v0x16da5b0_0 .net *"_ivl_104", 0 0, L_0x16e4ba0;  1 drivers
v0x16da6e0_0 .net *"_ivl_106", 0 0, L_0x16e4cb0;  1 drivers
v0x16da7c0_0 .net *"_ivl_108", 0 0, L_0x16e4ee0;  1 drivers
v0x16da8a0_0 .net *"_ivl_110", 0 0, L_0x16e4f50;  1 drivers
v0x16da980_0 .net *"_ivl_112", 0 0, L_0x16e5230;  1 drivers
v0x16daaf0_0 .net *"_ivl_114", 0 0, L_0x16e5500;  1 drivers
v0x16dabd0_0 .net *"_ivl_116", 0 0, L_0x16e5960;  1 drivers
v0x16dacb0_0 .net *"_ivl_118", 0 0, L_0x16e5a70;  1 drivers
v0x16dad90_0 .net *"_ivl_12", 0 0, L_0x16e1330;  1 drivers
v0x16dae70_0 .net *"_ivl_120", 0 0, L_0x16e5d70;  1 drivers
v0x16daf50_0 .net *"_ivl_122", 0 0, L_0x16e5ff0;  1 drivers
v0x16db030_0 .net *"_ivl_124", 0 0, L_0x16e62b0;  1 drivers
v0x16db110_0 .net *"_ivl_126", 0 0, L_0x16e6320;  1 drivers
v0x16db300_0 .net *"_ivl_128", 0 0, L_0x16e6640;  1 drivers
v0x16db3e0_0 .net *"_ivl_130", 0 0, L_0x16e66b0;  1 drivers
v0x16db4c0_0 .net *"_ivl_14", 0 0, L_0x16e14b0;  1 drivers
v0x16db5a0_0 .net *"_ivl_16", 0 0, L_0x16e15c0;  1 drivers
v0x16db680_0 .net *"_ivl_18", 0 0, L_0x16e1630;  1 drivers
v0x16db760_0 .net *"_ivl_2", 0 0, L_0x16e0cc0;  1 drivers
v0x16db840_0 .net *"_ivl_20", 0 0, L_0x16e17a0;  1 drivers
v0x16db920_0 .net *"_ivl_22", 0 0, L_0x16e1810;  1 drivers
v0x16dba00_0 .net *"_ivl_24", 0 0, L_0x16e1940;  1 drivers
v0x16dbae0_0 .net *"_ivl_26", 0 0, L_0x16e1a50;  1 drivers
v0x16dbbc0_0 .net *"_ivl_28", 0 0, L_0x16e18d0;  1 drivers
v0x16dbca0_0 .net *"_ivl_30", 0 0, L_0x16e1b40;  1 drivers
v0x16dbd80_0 .net *"_ivl_32", 0 0, L_0x16e1ce0;  1 drivers
v0x16dbe60_0 .net *"_ivl_34", 0 0, L_0x16e1da0;  1 drivers
v0x16dbf40_0 .net *"_ivl_36", 0 0, L_0x16e1eb0;  1 drivers
v0x16dc020_0 .net *"_ivl_38", 0 0, L_0x16e1fc0;  1 drivers
v0x16dc310_0 .net *"_ivl_4", 0 0, L_0x16e0da0;  1 drivers
v0x16dc3f0_0 .net *"_ivl_40", 0 0, L_0x16e2180;  1 drivers
v0x16dc4d0_0 .net *"_ivl_42", 0 0, L_0x16e21f0;  1 drivers
v0x16dc5b0_0 .net *"_ivl_44", 0 0, L_0x16e2320;  1 drivers
v0x16dc690_0 .net *"_ivl_46", 0 0, L_0x16e2430;  1 drivers
v0x16dc770_0 .net *"_ivl_48", 0 0, L_0x16e2570;  1 drivers
v0x16dc850_0 .net *"_ivl_50", 0 0, L_0x16e2680;  1 drivers
v0x16dc930_0 .net *"_ivl_52", 0 0, L_0x16e2820;  1 drivers
v0x16dca10_0 .net *"_ivl_54", 0 0, L_0x16e2930;  1 drivers
v0x16dcaf0_0 .net *"_ivl_56", 0 0, L_0x16e2a90;  1 drivers
v0x16dcbd0_0 .net *"_ivl_58", 0 0, L_0x16e2b00;  1 drivers
v0x16dccb0_0 .net *"_ivl_6", 0 0, L_0x16e0f20;  1 drivers
v0x16dcd90_0 .net *"_ivl_60", 0 0, L_0x16e2d10;  1 drivers
v0x16dce70_0 .net *"_ivl_62", 0 0, L_0x16e2d80;  1 drivers
v0x16dcf50_0 .net *"_ivl_64", 0 0, L_0x16e2fa0;  1 drivers
v0x16dd030_0 .net *"_ivl_66", 0 0, L_0x16e3010;  1 drivers
v0x16dd110_0 .net *"_ivl_68", 0 0, L_0x16e3240;  1 drivers
v0x16dd1f0_0 .net *"_ivl_70", 0 0, L_0x16e3350;  1 drivers
v0x16dd2d0_0 .net *"_ivl_72", 0 0, L_0x16e34f0;  1 drivers
v0x16dd3b0_0 .net *"_ivl_74", 0 0, L_0x16e35b0;  1 drivers
v0x16dd490_0 .net *"_ivl_78", 0 0, L_0x16e3800;  1 drivers
v0x16dd570_0 .net *"_ivl_8", 0 0, L_0x16e1060;  1 drivers
v0x16dd650_0 .net *"_ivl_80", 0 0, L_0x16e39c0;  1 drivers
v0x16dd730_0 .net *"_ivl_82", 0 0, L_0x16e3a30;  1 drivers
v0x16dd810_0 .net *"_ivl_84", 0 0, L_0x16e3ca0;  1 drivers
v0x16dd8f0_0 .net *"_ivl_86", 0 0, L_0x16e3d10;  1 drivers
v0x16dd9d0_0 .net *"_ivl_88", 0 0, L_0x16e3f90;  1 drivers
v0x16ddab0_0 .net *"_ivl_90", 0 0, L_0x16e4000;  1 drivers
v0x16ddb90_0 .net *"_ivl_92", 0 0, L_0x16e4290;  1 drivers
v0x16ddc70_0 .net *"_ivl_94", 0 0, L_0x16e4300;  1 drivers
v0x16ddd50_0 .net *"_ivl_96", 0 0, L_0x16e4500;  1 drivers
v0x16dde30_0 .net *"_ivl_98", 0 0, L_0x16e4610;  1 drivers
v0x16de320_0 .net "a", 0 0, v0x16d9890_0;  alias, 1 drivers
v0x16de3c0_0 .net "b", 0 0, v0x16d9930_0;  alias, 1 drivers
v0x16de4b0_0 .net "c", 0 0, v0x16d99d0_0;  alias, 1 drivers
v0x16de5a0_0 .net "d", 0 0, v0x16d9b10_0;  alias, 1 drivers
v0x16de690_0 .net "out_pos", 0 0, L_0x16e69e0;  alias, 1 drivers
v0x16de750_0 .net "out_sop", 0 0, L_0x16e33c0;  alias, 1 drivers
S_0x16de8d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x168ab90;
 .timescale -12 -12;
E_0x16719f0 .event anyedge, v0x16df6c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16df6c0_0;
    %nor/r;
    %assign/vec4 v0x16df6c0_0, 0;
    %wait E_0x16719f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16d8d60;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16d9c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16d9ca0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16d8d60;
T_4 ;
    %wait E_0x1689370;
    %load/vec4 v0x16d9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16d9c00_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16d8d60;
T_5 ;
    %wait E_0x1689210;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %wait E_0x1689210;
    %load/vec4 v0x16d9c00_0;
    %store/vec4 v0x16d9ca0_0, 0, 1;
    %fork t_1, S_0x16d9090;
    %jmp t_0;
    .scope S_0x16d9090;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16d92d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16d92d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1689210;
    %load/vec4 v0x16d92d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16d92d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16d92d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16d8d60;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1689370;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16d9b10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d99d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16d9930_0, 0;
    %assign/vec4 v0x16d9890_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x16d9c00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x16d9ca0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x168ab90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16df260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16df6c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x168ab90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16df260_0;
    %inv;
    %store/vec4 v0x16df260_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x168ab90;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16d9a70_0, v0x16df830_0, v0x16df080_0, v0x16df120_0, v0x16df1c0_0, v0x16df300_0, v0x16df580_0, v0x16df4e0_0, v0x16df440_0, v0x16df3a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x168ab90;
T_9 ;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16df620_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x168ab90;
T_10 ;
    %wait E_0x1689370;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16df620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16df620_0, 4, 32;
    %load/vec4 v0x16df760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16df620_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16df620_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16df620_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16df580_0;
    %load/vec4 v0x16df580_0;
    %load/vec4 v0x16df4e0_0;
    %xor;
    %load/vec4 v0x16df580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16df620_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16df620_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16df440_0;
    %load/vec4 v0x16df440_0;
    %load/vec4 v0x16df3a0_0;
    %xor;
    %load/vec4 v0x16df440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16df620_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16df620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16df620_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter3/response4/top_module.sv";
