#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n18346.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3212.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18346.clk[0] (.latch)                                           1.014     1.014
n18346.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17067.in[0] (.names)                                            1.014     2.070
n17067.out[0] (.names)                                           0.261     2.331
n7390.in[0] (.names)                                             1.014     3.344
n7390.out[0] (.names)                                            0.261     3.605
n18331.in[0] (.names)                                            1.014     4.619
n18331.out[0] (.names)                                           0.261     4.880
n18332.in[1] (.names)                                            1.014     5.894
n18332.out[0] (.names)                                           0.261     6.155
n18326.in[0] (.names)                                            1.014     7.169
n18326.out[0] (.names)                                           0.261     7.430
n18327.in[0] (.names)                                            1.014     8.444
n18327.out[0] (.names)                                           0.261     8.705
n18328.in[3] (.names)                                            1.014     9.719
n18328.out[0] (.names)                                           0.261     9.980
n18329.in[1] (.names)                                            1.014    10.993
n18329.out[0] (.names)                                           0.261    11.254
n18306.in[1] (.names)                                            1.014    12.268
n18306.out[0] (.names)                                           0.261    12.529
n18330.in[0] (.names)                                            1.014    13.543
n18330.out[0] (.names)                                           0.261    13.804
n18335.in[1] (.names)                                            1.014    14.818
n18335.out[0] (.names)                                           0.261    15.079
n18310.in[0] (.names)                                            1.014    16.093
n18310.out[0] (.names)                                           0.261    16.354
n18336.in[0] (.names)                                            1.014    17.367
n18336.out[0] (.names)                                           0.261    17.628
n17604.in[0] (.names)                                            1.014    18.642
n17604.out[0] (.names)                                           0.261    18.903
n17850.in[1] (.names)                                            1.014    19.917
n17850.out[0] (.names)                                           0.261    20.178
n17843.in[3] (.names)                                            1.014    21.192
n17843.out[0] (.names)                                           0.261    21.453
n17857.in[1] (.names)                                            1.014    22.467
n17857.out[0] (.names)                                           0.261    22.728
n17858.in[0] (.names)                                            1.014    23.742
n17858.out[0] (.names)                                           0.261    24.003
n17860.in[1] (.names)                                            1.014    25.016
n17860.out[0] (.names)                                           0.261    25.277
n17772.in[2] (.names)                                            1.014    26.291
n17772.out[0] (.names)                                           0.261    26.552
n17878.in[1] (.names)                                            1.014    27.566
n17878.out[0] (.names)                                           0.261    27.827
n17879.in[1] (.names)                                            1.014    28.841
n17879.out[0] (.names)                                           0.261    29.102
n17881.in[3] (.names)                                            1.014    30.116
n17881.out[0] (.names)                                           0.261    30.377
n3666.in[0] (.names)                                             1.014    31.390
n3666.out[0] (.names)                                            0.261    31.651
n17882.in[0] (.names)                                            1.014    32.665
n17882.out[0] (.names)                                           0.261    32.926
n17863.in[1] (.names)                                            1.014    33.940
n17863.out[0] (.names)                                           0.261    34.201
n17851.in[0] (.names)                                            1.014    35.215
n17851.out[0] (.names)                                           0.261    35.476
n17842.in[0] (.names)                                            1.014    36.490
n17842.out[0] (.names)                                           0.261    36.751
n17839.in[1] (.names)                                            1.014    37.765
n17839.out[0] (.names)                                           0.261    38.026
n3351.in[0] (.names)                                             1.014    39.039
n3351.out[0] (.names)                                            0.261    39.300
n13245.in[0] (.names)                                            1.014    40.314
n13245.out[0] (.names)                                           0.261    40.575
n2658.in[0] (.names)                                             1.014    41.589
n2658.out[0] (.names)                                            0.261    41.850
n17621.in[2] (.names)                                            1.014    42.864
n17621.out[0] (.names)                                           0.261    43.125
n17628.in[0] (.names)                                            1.014    44.139
n17628.out[0] (.names)                                           0.261    44.400
n16851.in[0] (.names)                                            1.014    45.413
n16851.out[0] (.names)                                           0.261    45.674
n17629.in[0] (.names)                                            1.014    46.688
n17629.out[0] (.names)                                           0.261    46.949
n17633.in[1] (.names)                                            1.014    47.963
n17633.out[0] (.names)                                           0.261    48.224
n17635.in[1] (.names)                                            1.014    49.238
n17635.out[0] (.names)                                           0.261    49.499
n17608.in[1] (.names)                                            1.014    50.513
n17608.out[0] (.names)                                           0.261    50.774
n3212.in[1] (.names)                                             1.014    51.787
n3212.out[0] (.names)                                            0.261    52.048
out:n3212.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n10617.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3647.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10617.clk[0] (.latch)                                           1.014     1.014
n10617.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2871.in[0] (.names)                                             1.014     2.070
n2871.out[0] (.names)                                            0.261     2.331
n10540.in[0] (.names)                                            1.014     3.344
n10540.out[0] (.names)                                           0.261     3.605
n10543.in[0] (.names)                                            1.014     4.619
n10543.out[0] (.names)                                           0.261     4.880
n10530.in[0] (.names)                                            1.014     5.894
n10530.out[0] (.names)                                           0.261     6.155
n10539.in[0] (.names)                                            1.014     7.169
n10539.out[0] (.names)                                           0.261     7.430
n10538.in[1] (.names)                                            1.014     8.444
n10538.out[0] (.names)                                           0.261     8.705
n10633.in[1] (.names)                                            1.014     9.719
n10633.out[0] (.names)                                           0.261     9.980
n10613.in[1] (.names)                                            1.014    10.993
n10613.out[0] (.names)                                           0.261    11.254
n10607.in[0] (.names)                                            1.014    12.268
n10607.out[0] (.names)                                           0.261    12.529
n10608.in[0] (.names)                                            1.014    13.543
n10608.out[0] (.names)                                           0.261    13.804
n10610.in[0] (.names)                                            1.014    14.818
n10610.out[0] (.names)                                           0.261    15.079
n2891.in[2] (.names)                                             1.014    16.093
n2891.out[0] (.names)                                            0.261    16.354
n10604.in[0] (.names)                                            1.014    17.367
n10604.out[0] (.names)                                           0.261    17.628
n2690.in[0] (.names)                                             1.014    18.642
n2690.out[0] (.names)                                            0.261    18.903
n10139.in[0] (.names)                                            1.014    19.917
n10139.out[0] (.names)                                           0.261    20.178
n10141.in[0] (.names)                                            1.014    21.192
n10141.out[0] (.names)                                           0.261    21.453
n10142.in[0] (.names)                                            1.014    22.467
n10142.out[0] (.names)                                           0.261    22.728
n10143.in[0] (.names)                                            1.014    23.742
n10143.out[0] (.names)                                           0.261    24.003
n10144.in[0] (.names)                                            1.014    25.016
n10144.out[0] (.names)                                           0.261    25.277
n10145.in[0] (.names)                                            1.014    26.291
n10145.out[0] (.names)                                           0.261    26.552
n10146.in[0] (.names)                                            1.014    27.566
n10146.out[0] (.names)                                           0.261    27.827
n10147.in[0] (.names)                                            1.014    28.841
n10147.out[0] (.names)                                           0.261    29.102
n10162.in[3] (.names)                                            1.014    30.116
n10162.out[0] (.names)                                           0.261    30.377
n10163.in[1] (.names)                                            1.014    31.390
n10163.out[0] (.names)                                           0.261    31.651
n2620.in[1] (.names)                                             1.014    32.665
n2620.out[0] (.names)                                            0.261    32.926
n10086.in[0] (.names)                                            1.014    33.940
n10086.out[0] (.names)                                           0.261    34.201
n10397.in[1] (.names)                                            1.014    35.215
n10397.out[0] (.names)                                           0.261    35.476
n10322.in[0] (.names)                                            1.014    36.490
n10322.out[0] (.names)                                           0.261    36.751
n10324.in[1] (.names)                                            1.014    37.765
n10324.out[0] (.names)                                           0.261    38.026
n10554.in[0] (.names)                                            1.014    39.039
n10554.out[0] (.names)                                           0.261    39.300
n10640.in[3] (.names)                                            1.014    40.314
n10640.out[0] (.names)                                           0.261    40.575
n10641.in[1] (.names)                                            1.014    41.589
n10641.out[0] (.names)                                           0.261    41.850
n10478.in[0] (.names)                                            1.014    42.864
n10478.out[0] (.names)                                           0.261    43.125
n3996.in[1] (.names)                                             1.014    44.139
n3996.out[0] (.names)                                            0.261    44.400
n10590.in[0] (.names)                                            1.014    45.413
n10590.out[0] (.names)                                           0.261    45.674
n10591.in[0] (.names)                                            1.014    46.688
n10591.out[0] (.names)                                           0.261    46.949
n12269.in[0] (.names)                                            1.014    47.963
n12269.out[0] (.names)                                           0.261    48.224
n12286.in[0] (.names)                                            1.014    49.238
n12286.out[0] (.names)                                           0.261    49.499
n10033.in[2] (.names)                                            1.014    50.513
n10033.out[0] (.names)                                           0.261    50.774
n3647.in[0] (.names)                                             1.014    51.787
n3647.out[0] (.names)                                            0.261    52.048
out:n3647.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n5020.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2897.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5020.clk[0] (.latch)                                            1.014     1.014
n5020.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3522.in[0] (.names)                                             1.014     2.070
n3522.out[0] (.names)                                            0.261     2.331
n3290.in[0] (.names)                                             1.014     3.344
n3290.out[0] (.names)                                            0.261     3.605
n11603.in[0] (.names)                                            1.014     4.619
n11603.out[0] (.names)                                           0.261     4.880
n11605.in[1] (.names)                                            1.014     5.894
n11605.out[0] (.names)                                           0.261     6.155
n4529.in[0] (.names)                                             1.014     7.169
n4529.out[0] (.names)                                            0.261     7.430
n11609.in[0] (.names)                                            1.014     8.444
n11609.out[0] (.names)                                           0.261     8.705
n10438.in[1] (.names)                                            1.014     9.719
n10438.out[0] (.names)                                           0.261     9.980
n11601.in[1] (.names)                                            1.014    10.993
n11601.out[0] (.names)                                           0.261    11.254
n11602.in[0] (.names)                                            1.014    12.268
n11602.out[0] (.names)                                           0.261    12.529
n11616.in[0] (.names)                                            1.014    13.543
n11616.out[0] (.names)                                           0.261    13.804
n11617.in[0] (.names)                                            1.014    14.818
n11617.out[0] (.names)                                           0.261    15.079
n11618.in[1] (.names)                                            1.014    16.093
n11618.out[0] (.names)                                           0.261    16.354
n11619.in[1] (.names)                                            1.014    17.367
n11619.out[0] (.names)                                           0.261    17.628
n11628.in[0] (.names)                                            1.014    18.642
n11628.out[0] (.names)                                           0.261    18.903
n11629.in[0] (.names)                                            1.014    19.917
n11629.out[0] (.names)                                           0.261    20.178
n11630.in[0] (.names)                                            1.014    21.192
n11630.out[0] (.names)                                           0.261    21.453
n11632.in[1] (.names)                                            1.014    22.467
n11632.out[0] (.names)                                           0.261    22.728
n11634.in[0] (.names)                                            1.014    23.742
n11634.out[0] (.names)                                           0.261    24.003
n11635.in[1] (.names)                                            1.014    25.016
n11635.out[0] (.names)                                           0.261    25.277
n7326.in[1] (.names)                                             1.014    26.291
n7326.out[0] (.names)                                            0.261    26.552
n11658.in[3] (.names)                                            1.014    27.566
n11658.out[0] (.names)                                           0.261    27.827
n11659.in[1] (.names)                                            1.014    28.841
n11659.out[0] (.names)                                           0.261    29.102
n11660.in[1] (.names)                                            1.014    30.116
n11660.out[0] (.names)                                           0.261    30.377
n11661.in[1] (.names)                                            1.014    31.390
n11661.out[0] (.names)                                           0.261    31.651
n11664.in[1] (.names)                                            1.014    32.665
n11664.out[0] (.names)                                           0.261    32.926
n11662.in[0] (.names)                                            1.014    33.940
n11662.out[0] (.names)                                           0.261    34.201
n11663.in[0] (.names)                                            1.014    35.215
n11663.out[0] (.names)                                           0.261    35.476
n11562.in[1] (.names)                                            1.014    36.490
n11562.out[0] (.names)                                           0.261    36.751
n11563.in[1] (.names)                                            1.014    37.765
n11563.out[0] (.names)                                           0.261    38.026
n11582.in[1] (.names)                                            1.014    39.039
n11582.out[0] (.names)                                           0.261    39.300
n11588.in[2] (.names)                                            1.014    40.314
n11588.out[0] (.names)                                           0.261    40.575
n11592.in[2] (.names)                                            1.014    41.589
n11592.out[0] (.names)                                           0.261    41.850
n3103.in[0] (.names)                                             1.014    42.864
n3103.out[0] (.names)                                            0.261    43.125
n3319.in[0] (.names)                                             1.014    44.139
n3319.out[0] (.names)                                            0.261    44.400
n11600.in[3] (.names)                                            1.014    45.413
n11600.out[0] (.names)                                           0.261    45.674
n4534.in[1] (.names)                                             1.014    46.688
n4534.out[0] (.names)                                            0.261    46.949
n3965.in[2] (.names)                                             1.014    47.963
n3965.out[0] (.names)                                            0.261    48.224
n3979.in[3] (.names)                                             1.014    49.238
n3979.out[0] (.names)                                            0.261    49.499
n3463.in[1] (.names)                                             1.014    50.513
n3463.out[0] (.names)                                            0.261    50.774
n2897.in[0] (.names)                                             1.014    51.787
n2897.out[0] (.names)                                            0.261    52.048
out:n2897.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n5020.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2716.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5020.clk[0] (.latch)                                            1.014     1.014
n5020.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3522.in[0] (.names)                                             1.014     2.070
n3522.out[0] (.names)                                            0.261     2.331
n3290.in[0] (.names)                                             1.014     3.344
n3290.out[0] (.names)                                            0.261     3.605
n11603.in[0] (.names)                                            1.014     4.619
n11603.out[0] (.names)                                           0.261     4.880
n11605.in[1] (.names)                                            1.014     5.894
n11605.out[0] (.names)                                           0.261     6.155
n4529.in[0] (.names)                                             1.014     7.169
n4529.out[0] (.names)                                            0.261     7.430
n11609.in[0] (.names)                                            1.014     8.444
n11609.out[0] (.names)                                           0.261     8.705
n10438.in[1] (.names)                                            1.014     9.719
n10438.out[0] (.names)                                           0.261     9.980
n11601.in[1] (.names)                                            1.014    10.993
n11601.out[0] (.names)                                           0.261    11.254
n11602.in[0] (.names)                                            1.014    12.268
n11602.out[0] (.names)                                           0.261    12.529
n11616.in[0] (.names)                                            1.014    13.543
n11616.out[0] (.names)                                           0.261    13.804
n11617.in[0] (.names)                                            1.014    14.818
n11617.out[0] (.names)                                           0.261    15.079
n11618.in[1] (.names)                                            1.014    16.093
n11618.out[0] (.names)                                           0.261    16.354
n11619.in[1] (.names)                                            1.014    17.367
n11619.out[0] (.names)                                           0.261    17.628
n11628.in[0] (.names)                                            1.014    18.642
n11628.out[0] (.names)                                           0.261    18.903
n11629.in[0] (.names)                                            1.014    19.917
n11629.out[0] (.names)                                           0.261    20.178
n11630.in[0] (.names)                                            1.014    21.192
n11630.out[0] (.names)                                           0.261    21.453
n11632.in[1] (.names)                                            1.014    22.467
n11632.out[0] (.names)                                           0.261    22.728
n11634.in[0] (.names)                                            1.014    23.742
n11634.out[0] (.names)                                           0.261    24.003
n11635.in[1] (.names)                                            1.014    25.016
n11635.out[0] (.names)                                           0.261    25.277
n7326.in[1] (.names)                                             1.014    26.291
n7326.out[0] (.names)                                            0.261    26.552
n11658.in[3] (.names)                                            1.014    27.566
n11658.out[0] (.names)                                           0.261    27.827
n11659.in[1] (.names)                                            1.014    28.841
n11659.out[0] (.names)                                           0.261    29.102
n11660.in[1] (.names)                                            1.014    30.116
n11660.out[0] (.names)                                           0.261    30.377
n11661.in[1] (.names)                                            1.014    31.390
n11661.out[0] (.names)                                           0.261    31.651
n11664.in[1] (.names)                                            1.014    32.665
n11664.out[0] (.names)                                           0.261    32.926
n11662.in[0] (.names)                                            1.014    33.940
n11662.out[0] (.names)                                           0.261    34.201
n11663.in[0] (.names)                                            1.014    35.215
n11663.out[0] (.names)                                           0.261    35.476
n11562.in[1] (.names)                                            1.014    36.490
n11562.out[0] (.names)                                           0.261    36.751
n11563.in[1] (.names)                                            1.014    37.765
n11563.out[0] (.names)                                           0.261    38.026
n11582.in[1] (.names)                                            1.014    39.039
n11582.out[0] (.names)                                           0.261    39.300
n11588.in[2] (.names)                                            1.014    40.314
n11588.out[0] (.names)                                           0.261    40.575
n11592.in[2] (.names)                                            1.014    41.589
n11592.out[0] (.names)                                           0.261    41.850
n3103.in[0] (.names)                                             1.014    42.864
n3103.out[0] (.names)                                            0.261    43.125
n3319.in[0] (.names)                                             1.014    44.139
n3319.out[0] (.names)                                            0.261    44.400
n11600.in[3] (.names)                                            1.014    45.413
n11600.out[0] (.names)                                           0.261    45.674
n4534.in[1] (.names)                                             1.014    46.688
n4534.out[0] (.names)                                            0.261    46.949
n11112.in[0] (.names)                                            1.014    47.963
n11112.out[0] (.names)                                           0.261    48.224
n11113.in[1] (.names)                                            1.014    49.238
n11113.out[0] (.names)                                           0.261    49.499
n3783.in[0] (.names)                                             1.014    50.513
n3783.out[0] (.names)                                            0.261    50.774
n2716.in[1] (.names)                                             1.014    51.787
n2716.out[0] (.names)                                            0.261    52.048
out:n2716.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n12752.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2799.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12752.clk[0] (.latch)                                           1.014     1.014
n12752.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12753.in[0] (.names)                                            1.014     2.070
n12753.out[0] (.names)                                           0.261     2.331
n12755.in[0] (.names)                                            1.014     3.344
n12755.out[0] (.names)                                           0.261     3.605
n12756.in[0] (.names)                                            1.014     4.619
n12756.out[0] (.names)                                           0.261     4.880
n12761.in[1] (.names)                                            1.014     5.894
n12761.out[0] (.names)                                           0.261     6.155
n12659.in[0] (.names)                                            1.014     7.169
n12659.out[0] (.names)                                           0.261     7.430
n12660.in[1] (.names)                                            1.014     8.444
n12660.out[0] (.names)                                           0.261     8.705
n12584.in[0] (.names)                                            1.014     9.719
n12584.out[0] (.names)                                           0.261     9.980
n12585.in[1] (.names)                                            1.014    10.993
n12585.out[0] (.names)                                           0.261    11.254
n12586.in[1] (.names)                                            1.014    12.268
n12586.out[0] (.names)                                           0.261    12.529
n12592.in[2] (.names)                                            1.014    13.543
n12592.out[0] (.names)                                           0.261    13.804
n4683.in[1] (.names)                                             1.014    14.818
n4683.out[0] (.names)                                            0.261    15.079
n12594.in[0] (.names)                                            1.014    16.093
n12594.out[0] (.names)                                           0.261    16.354
n12598.in[3] (.names)                                            1.014    17.367
n12598.out[0] (.names)                                           0.261    17.628
n12599.in[0] (.names)                                            1.014    18.642
n12599.out[0] (.names)                                           0.261    18.903
n12604.in[0] (.names)                                            1.014    19.917
n12604.out[0] (.names)                                           0.261    20.178
n12617.in[2] (.names)                                            1.014    21.192
n12617.out[0] (.names)                                           0.261    21.453
n12621.in[2] (.names)                                            1.014    22.467
n12621.out[0] (.names)                                           0.261    22.728
n12619.in[1] (.names)                                            1.014    23.742
n12619.out[0] (.names)                                           0.261    24.003
n12620.in[0] (.names)                                            1.014    25.016
n12620.out[0] (.names)                                           0.261    25.277
n12622.in[1] (.names)                                            1.014    26.291
n12622.out[0] (.names)                                           0.261    26.552
n12623.in[0] (.names)                                            1.014    27.566
n12623.out[0] (.names)                                           0.261    27.827
n12947.in[2] (.names)                                            1.014    28.841
n12947.out[0] (.names)                                           0.261    29.102
n12948.in[2] (.names)                                            1.014    30.116
n12948.out[0] (.names)                                           0.261    30.377
n12802.in[0] (.names)                                            1.014    31.390
n12802.out[0] (.names)                                           0.261    31.651
n12893.in[0] (.names)                                            1.014    32.665
n12893.out[0] (.names)                                           0.261    32.926
n12025.in[1] (.names)                                            1.014    33.940
n12025.out[0] (.names)                                           0.261    34.201
n13137.in[1] (.names)                                            1.014    35.215
n13137.out[0] (.names)                                           0.261    35.476
n13140.in[2] (.names)                                            1.014    36.490
n13140.out[0] (.names)                                           0.261    36.751
n13141.in[0] (.names)                                            1.014    37.765
n13141.out[0] (.names)                                           0.261    38.026
n13144.in[0] (.names)                                            1.014    39.039
n13144.out[0] (.names)                                           0.261    39.300
n2591.in[0] (.names)                                             1.014    40.314
n2591.out[0] (.names)                                            0.261    40.575
n12320.in[0] (.names)                                            1.014    41.589
n12320.out[0] (.names)                                           0.261    41.850
n13165.in[1] (.names)                                            1.014    42.864
n13165.out[0] (.names)                                           0.261    43.125
n12334.in[0] (.names)                                            1.014    44.139
n12334.out[0] (.names)                                           0.261    44.400
n13121.in[0] (.names)                                            1.014    45.413
n13121.out[0] (.names)                                           0.261    45.674
n13127.in[0] (.names)                                            1.014    46.688
n13127.out[0] (.names)                                           0.261    46.949
n13128.in[0] (.names)                                            1.014    47.963
n13128.out[0] (.names)                                           0.261    48.224
n10726.in[1] (.names)                                            1.014    49.238
n10726.out[0] (.names)                                           0.261    49.499
n13129.in[0] (.names)                                            1.014    50.513
n13129.out[0] (.names)                                           0.261    50.774
n2799.in[1] (.names)                                             1.014    51.787
n2799.out[0] (.names)                                            0.261    52.048
out:n2799.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n14083.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3587.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14083.clk[0] (.latch)                                           1.014     1.014
n14083.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3369.in[0] (.names)                                             1.014     2.070
n3369.out[0] (.names)                                            0.261     2.331
n14167.in[1] (.names)                                            1.014     3.344
n14167.out[0] (.names)                                           0.261     3.605
n14169.in[0] (.names)                                            1.014     4.619
n14169.out[0] (.names)                                           0.261     4.880
n14161.in[0] (.names)                                            1.014     5.894
n14161.out[0] (.names)                                           0.261     6.155
n14170.in[0] (.names)                                            1.014     7.169
n14170.out[0] (.names)                                           0.261     7.430
n14148.in[1] (.names)                                            1.014     8.444
n14148.out[0] (.names)                                           0.261     8.705
n14155.in[0] (.names)                                            1.014     9.719
n14155.out[0] (.names)                                           0.261     9.980
n3068.in[0] (.names)                                             1.014    10.993
n3068.out[0] (.names)                                            0.261    11.254
n14495.in[1] (.names)                                            1.014    12.268
n14495.out[0] (.names)                                           0.261    12.529
n14498.in[0] (.names)                                            1.014    13.543
n14498.out[0] (.names)                                           0.261    13.804
n14499.in[0] (.names)                                            1.014    14.818
n14499.out[0] (.names)                                           0.261    15.079
n14150.in[0] (.names)                                            1.014    16.093
n14150.out[0] (.names)                                           0.261    16.354
n14151.in[1] (.names)                                            1.014    17.367
n14151.out[0] (.names)                                           0.261    17.628
n14152.in[0] (.names)                                            1.014    18.642
n14152.out[0] (.names)                                           0.261    18.903
n14141.in[0] (.names)                                            1.014    19.917
n14141.out[0] (.names)                                           0.261    20.178
n14153.in[0] (.names)                                            1.014    21.192
n14153.out[0] (.names)                                           0.261    21.453
n14215.in[3] (.names)                                            1.014    22.467
n14215.out[0] (.names)                                           0.261    22.728
n14217.in[1] (.names)                                            1.014    23.742
n14217.out[0] (.names)                                           0.261    24.003
n14222.in[0] (.names)                                            1.014    25.016
n14222.out[0] (.names)                                           0.261    25.277
n14231.in[0] (.names)                                            1.014    26.291
n14231.out[0] (.names)                                           0.261    26.552
n14232.in[1] (.names)                                            1.014    27.566
n14232.out[0] (.names)                                           0.261    27.827
n3485.in[1] (.names)                                             1.014    28.841
n3485.out[0] (.names)                                            0.261    29.102
n16107.in[2] (.names)                                            1.014    30.116
n16107.out[0] (.names)                                           0.261    30.377
n16113.in[1] (.names)                                            1.014    31.390
n16113.out[0] (.names)                                           0.261    31.651
n16115.in[3] (.names)                                            1.014    32.665
n16115.out[0] (.names)                                           0.261    32.926
n16117.in[1] (.names)                                            1.014    33.940
n16117.out[0] (.names)                                           0.261    34.201
n16126.in[0] (.names)                                            1.014    35.215
n16126.out[0] (.names)                                           0.261    35.476
n3660.in[1] (.names)                                             1.014    36.490
n3660.out[0] (.names)                                            0.261    36.751
n14535.in[0] (.names)                                            1.014    37.765
n14535.out[0] (.names)                                           0.261    38.026
n15941.in[0] (.names)                                            1.014    39.039
n15941.out[0] (.names)                                           0.261    39.300
n3095.in[0] (.names)                                             1.014    40.314
n3095.out[0] (.names)                                            0.261    40.575
n13298.in[0] (.names)                                            1.014    41.589
n13298.out[0] (.names)                                           0.261    41.850
n15942.in[0] (.names)                                            1.014    42.864
n15942.out[0] (.names)                                           0.261    43.125
n15949.in[0] (.names)                                            1.014    44.139
n15949.out[0] (.names)                                           0.261    44.400
n15950.in[0] (.names)                                            1.014    45.413
n15950.out[0] (.names)                                           0.261    45.674
n13379.in[1] (.names)                                            1.014    46.688
n13379.out[0] (.names)                                           0.261    46.949
n16123.in[0] (.names)                                            1.014    47.963
n16123.out[0] (.names)                                           0.261    48.224
n16124.in[1] (.names)                                            1.014    49.238
n16124.out[0] (.names)                                           0.261    49.499
n16321.in[1] (.names)                                            1.014    50.513
n16321.out[0] (.names)                                           0.261    50.774
n3587.in[1] (.names)                                             1.014    51.787
n3587.out[0] (.names)                                            0.261    52.048
out:n3587.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n3616.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2985.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3616.clk[0] (.latch)                                            1.014     1.014
n3616.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9599.in[0] (.names)                                             1.014     2.070
n9599.out[0] (.names)                                            0.261     2.331
n9595.in[0] (.names)                                             1.014     3.344
n9595.out[0] (.names)                                            0.261     3.605
n9451.in[1] (.names)                                             1.014     4.619
n9451.out[0] (.names)                                            0.261     4.880
n9452.in[1] (.names)                                             1.014     5.894
n9452.out[0] (.names)                                            0.261     6.155
n9453.in[0] (.names)                                             1.014     7.169
n9453.out[0] (.names)                                            0.261     7.430
n9776.in[2] (.names)                                             1.014     8.444
n9776.out[0] (.names)                                            0.261     8.705
n3462.in[0] (.names)                                             1.014     9.719
n3462.out[0] (.names)                                            0.261     9.980
n9768.in[0] (.names)                                             1.014    10.993
n9768.out[0] (.names)                                            0.261    11.254
n9769.in[0] (.names)                                             1.014    12.268
n9769.out[0] (.names)                                            0.261    12.529
n9770.in[1] (.names)                                             1.014    13.543
n9770.out[0] (.names)                                            0.261    13.804
n5074.in[1] (.names)                                             1.014    14.818
n5074.out[0] (.names)                                            0.261    15.079
n9777.in[1] (.names)                                             1.014    16.093
n9777.out[0] (.names)                                            0.261    16.354
n9874.in[3] (.names)                                             1.014    17.367
n9874.out[0] (.names)                                            0.261    17.628
n9876.in[0] (.names)                                             1.014    18.642
n9876.out[0] (.names)                                            0.261    18.903
n9893.in[2] (.names)                                             1.014    19.917
n9893.out[0] (.names)                                            0.261    20.178
n9884.in[0] (.names)                                             1.014    21.192
n9884.out[0] (.names)                                            0.261    21.453
n9885.in[1] (.names)                                             1.014    22.467
n9885.out[0] (.names)                                            0.261    22.728
n9886.in[1] (.names)                                             1.014    23.742
n9886.out[0] (.names)                                            0.261    24.003
n9834.in[1] (.names)                                             1.014    25.016
n9834.out[0] (.names)                                            0.261    25.277
n2813.in[1] (.names)                                             1.014    26.291
n2813.out[0] (.names)                                            0.261    26.552
n9910.in[0] (.names)                                             1.014    27.566
n9910.out[0] (.names)                                            0.261    27.827
n9911.in[0] (.names)                                             1.014    28.841
n9911.out[0] (.names)                                            0.261    29.102
n9912.in[0] (.names)                                             1.014    30.116
n9912.out[0] (.names)                                            0.261    30.377
n9913.in[1] (.names)                                             1.014    31.390
n9913.out[0] (.names)                                            0.261    31.651
n7818.in[0] (.names)                                             1.014    32.665
n7818.out[0] (.names)                                            0.261    32.926
n9914.in[0] (.names)                                             1.014    33.940
n9914.out[0] (.names)                                            0.261    34.201
n9899.in[0] (.names)                                             1.014    35.215
n9899.out[0] (.names)                                            0.261    35.476
n9857.in[0] (.names)                                             1.014    36.490
n9857.out[0] (.names)                                            0.261    36.751
n9837.in[0] (.names)                                             1.014    37.765
n9837.out[0] (.names)                                            0.261    38.026
n9900.in[0] (.names)                                             1.014    39.039
n9900.out[0] (.names)                                            0.261    39.300
n4691.in[1] (.names)                                             1.014    40.314
n4691.out[0] (.names)                                            0.261    40.575
n9903.in[0] (.names)                                             1.014    41.589
n9903.out[0] (.names)                                            0.261    41.850
n9906.in[0] (.names)                                             1.014    42.864
n9906.out[0] (.names)                                            0.261    43.125
n9904.in[2] (.names)                                             1.014    44.139
n9904.out[0] (.names)                                            0.261    44.400
n9859.in[3] (.names)                                             1.014    45.413
n9859.out[0] (.names)                                            0.261    45.674
n9905.in[0] (.names)                                             1.014    46.688
n9905.out[0] (.names)                                            0.261    46.949
n8056.in[1] (.names)                                             1.014    47.963
n8056.out[0] (.names)                                            0.261    48.224
n9896.in[0] (.names)                                             1.014    49.238
n9896.out[0] (.names)                                            0.261    49.499
n9181.in[1] (.names)                                             1.014    50.513
n9181.out[0] (.names)                                            0.261    50.774
n2985.in[0] (.names)                                             1.014    51.787
n2985.out[0] (.names)                                            0.261    52.048
out:n2985.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 8
Startpoint: n3767.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3670.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3767.clk[0] (.latch)                                            1.014     1.014
n3767.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6396.in[0] (.names)                                             1.014     2.070
n6396.out[0] (.names)                                            0.261     2.331
n6386.in[0] (.names)                                             1.014     3.344
n6386.out[0] (.names)                                            0.261     3.605
n6398.in[0] (.names)                                             1.014     4.619
n6398.out[0] (.names)                                            0.261     4.880
n2760.in[0] (.names)                                             1.014     5.894
n2760.out[0] (.names)                                            0.261     6.155
n6399.in[0] (.names)                                             1.014     7.169
n6399.out[0] (.names)                                            0.261     7.430
n6401.in[2] (.names)                                             1.014     8.444
n6401.out[0] (.names)                                            0.261     8.705
n6404.in[0] (.names)                                             1.014     9.719
n6404.out[0] (.names)                                            0.261     9.980
n6359.in[1] (.names)                                             1.014    10.993
n6359.out[0] (.names)                                            0.261    11.254
n6296.in[0] (.names)                                             1.014    12.268
n6296.out[0] (.names)                                            0.261    12.529
n2792.in[0] (.names)                                             1.014    13.543
n2792.out[0] (.names)                                            0.261    13.804
n6499.in[0] (.names)                                             1.014    14.818
n6499.out[0] (.names)                                            0.261    15.079
n2749.in[0] (.names)                                             1.014    16.093
n2749.out[0] (.names)                                            0.261    16.354
n6940.in[2] (.names)                                             1.014    17.367
n6940.out[0] (.names)                                            0.261    17.628
n6073.in[1] (.names)                                             1.014    18.642
n6073.out[0] (.names)                                            0.261    18.903
n6425.in[2] (.names)                                             1.014    19.917
n6425.out[0] (.names)                                            0.261    20.178
n6426.in[0] (.names)                                             1.014    21.192
n6426.out[0] (.names)                                            0.261    21.453
n6448.in[2] (.names)                                             1.014    22.467
n6448.out[0] (.names)                                            0.261    22.728
n6314.in[0] (.names)                                             1.014    23.742
n6314.out[0] (.names)                                            0.261    24.003
n6450.in[0] (.names)                                             1.014    25.016
n6450.out[0] (.names)                                            0.261    25.277
n6451.in[0] (.names)                                             1.014    26.291
n6451.out[0] (.names)                                            0.261    26.552
n3331.in[1] (.names)                                             1.014    27.566
n3331.out[0] (.names)                                            0.261    27.827
n6633.in[1] (.names)                                             1.014    28.841
n6633.out[0] (.names)                                            0.261    29.102
n6811.in[0] (.names)                                             1.014    30.116
n6811.out[0] (.names)                                            0.261    30.377
n6813.in[0] (.names)                                             1.014    31.390
n6813.out[0] (.names)                                            0.261    31.651
n6814.in[0] (.names)                                             1.014    32.665
n6814.out[0] (.names)                                            0.261    32.926
n6815.in[0] (.names)                                             1.014    33.940
n6815.out[0] (.names)                                            0.261    34.201
n4796.in[0] (.names)                                             1.014    35.215
n4796.out[0] (.names)                                            0.261    35.476
n6834.in[0] (.names)                                             1.014    36.490
n6834.out[0] (.names)                                            0.261    36.751
n4812.in[0] (.names)                                             1.014    37.765
n4812.out[0] (.names)                                            0.261    38.026
n6835.in[0] (.names)                                             1.014    39.039
n6835.out[0] (.names)                                            0.261    39.300
n6838.in[0] (.names)                                             1.014    40.314
n6838.out[0] (.names)                                            0.261    40.575
n6840.in[0] (.names)                                             1.014    41.589
n6840.out[0] (.names)                                            0.261    41.850
n6979.in[1] (.names)                                             1.014    42.864
n6979.out[0] (.names)                                            0.261    43.125
n6235.in[0] (.names)                                             1.014    44.139
n6235.out[0] (.names)                                            0.261    44.400
n7008.in[1] (.names)                                             1.014    45.413
n7008.out[0] (.names)                                            0.261    45.674
n12115.in[2] (.names)                                            1.014    46.688
n12115.out[0] (.names)                                           0.261    46.949
n4689.in[1] (.names)                                             1.014    47.963
n4689.out[0] (.names)                                            0.261    48.224
n12117.in[1] (.names)                                            1.014    49.238
n12117.out[0] (.names)                                           0.261    49.499
n10714.in[0] (.names)                                            1.014    50.513
n10714.out[0] (.names)                                           0.261    50.774
n3670.in[0] (.names)                                             1.014    51.787
n3670.out[0] (.names)                                            0.261    52.048
out:n3670.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 9
Startpoint: n2717.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3040.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2717.clk[0] (.latch)                                            1.014     1.014
n2717.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n15289.in[0] (.names)                                            1.014     2.070
n15289.out[0] (.names)                                           0.261     2.331
n15290.in[1] (.names)                                            1.014     3.344
n15290.out[0] (.names)                                           0.261     3.605
n15292.in[0] (.names)                                            1.014     4.619
n15292.out[0] (.names)                                           0.261     4.880
n15252.in[0] (.names)                                            1.014     5.894
n15252.out[0] (.names)                                           0.261     6.155
n15246.in[0] (.names)                                            1.014     7.169
n15246.out[0] (.names)                                           0.261     7.430
n15198.in[0] (.names)                                            1.014     8.444
n15198.out[0] (.names)                                           0.261     8.705
n15251.in[0] (.names)                                            1.014     9.719
n15251.out[0] (.names)                                           0.261     9.980
n15249.in[1] (.names)                                            1.014    10.993
n15249.out[0] (.names)                                           0.261    11.254
n15247.in[1] (.names)                                            1.014    12.268
n15247.out[0] (.names)                                           0.261    12.529
n15248.in[0] (.names)                                            1.014    13.543
n15248.out[0] (.names)                                           0.261    13.804
n15169.in[1] (.names)                                            1.014    14.818
n15169.out[0] (.names)                                           0.261    15.079
n15253.in[0] (.names)                                            1.014    16.093
n15253.out[0] (.names)                                           0.261    16.354
n15072.in[0] (.names)                                            1.014    17.367
n15072.out[0] (.names)                                           0.261    17.628
n13717.in[1] (.names)                                            1.014    18.642
n13717.out[0] (.names)                                           0.261    18.903
n13718.in[1] (.names)                                            1.014    19.917
n13718.out[0] (.names)                                           0.261    20.178
n13317.in[0] (.names)                                            1.014    21.192
n13317.out[0] (.names)                                           0.261    21.453
n13722.in[2] (.names)                                            1.014    22.467
n13722.out[0] (.names)                                           0.261    22.728
n13723.in[0] (.names)                                            1.014    23.742
n13723.out[0] (.names)                                           0.261    24.003
n3958.in[3] (.names)                                             1.014    25.016
n3958.out[0] (.names)                                            0.261    25.277
n13464.in[2] (.names)                                            1.014    26.291
n13464.out[0] (.names)                                           0.261    26.552
n13458.in[2] (.names)                                            1.014    27.566
n13458.out[0] (.names)                                           0.261    27.827
n13460.in[0] (.names)                                            1.014    28.841
n13460.out[0] (.names)                                           0.261    29.102
n13477.in[0] (.names)                                            1.014    30.116
n13477.out[0] (.names)                                           0.261    30.377
n13478.in[0] (.names)                                            1.014    31.390
n13478.out[0] (.names)                                           0.261    31.651
n3731.in[0] (.names)                                             1.014    32.665
n3731.out[0] (.names)                                            0.261    32.926
n13468.in[0] (.names)                                            1.014    33.940
n13468.out[0] (.names)                                           0.261    34.201
n13469.in[2] (.names)                                            1.014    35.215
n13469.out[0] (.names)                                           0.261    35.476
n13471.in[2] (.names)                                            1.014    36.490
n13471.out[0] (.names)                                           0.261    36.751
n13472.in[1] (.names)                                            1.014    37.765
n13472.out[0] (.names)                                           0.261    38.026
n13474.in[2] (.names)                                            1.014    39.039
n13474.out[0] (.names)                                           0.261    39.300
n13480.in[0] (.names)                                            1.014    40.314
n13480.out[0] (.names)                                           0.261    40.575
n13624.in[1] (.names)                                            1.014    41.589
n13624.out[0] (.names)                                           0.261    41.850
n13625.in[0] (.names)                                            1.014    42.864
n13625.out[0] (.names)                                           0.261    43.125
n13440.in[0] (.names)                                            1.014    44.139
n13440.out[0] (.names)                                           0.261    44.400
n3266.in[0] (.names)                                             1.014    45.413
n3266.out[0] (.names)                                            0.261    45.674
n13441.in[0] (.names)                                            1.014    46.688
n13441.out[0] (.names)                                           0.261    46.949
n3863.in[0] (.names)                                             1.014    47.963
n3863.out[0] (.names)                                            0.261    48.224
n13679.in[0] (.names)                                            1.014    49.238
n13679.out[0] (.names)                                           0.261    49.499
n13654.in[0] (.names)                                            1.014    50.513
n13654.out[0] (.names)                                           0.261    50.774
n3040.in[1] (.names)                                             1.014    51.787
n3040.out[0] (.names)                                            0.261    52.048
out:n3040.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 10
Startpoint: n6932.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3157.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6932.clk[0] (.latch)                                            1.014     1.014
n6932.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6933.in[0] (.names)                                             1.014     2.070
n6933.out[0] (.names)                                            0.261     2.331
n6934.in[0] (.names)                                             1.014     3.344
n6934.out[0] (.names)                                            0.261     3.605
n2662.in[0] (.names)                                             1.014     4.619
n2662.out[0] (.names)                                            0.261     4.880
n4203.in[0] (.names)                                             1.014     5.894
n4203.out[0] (.names)                                            0.261     6.155
n4250.in[1] (.names)                                             1.014     7.169
n4250.out[0] (.names)                                            0.261     7.430
n4232.in[0] (.names)                                             1.014     8.444
n4232.out[0] (.names)                                            0.261     8.705
n4233.in[0] (.names)                                             1.014     9.719
n4233.out[0] (.names)                                            0.261     9.980
n4228.in[2] (.names)                                             1.014    10.993
n4228.out[0] (.names)                                            0.261    11.254
n4229.in[2] (.names)                                             1.014    12.268
n4229.out[0] (.names)                                            0.261    12.529
n4350.in[0] (.names)                                             1.014    13.543
n4350.out[0] (.names)                                            0.261    13.804
n4343.in[1] (.names)                                             1.014    14.818
n4343.out[0] (.names)                                            0.261    15.079
n4352.in[2] (.names)                                             1.014    16.093
n4352.out[0] (.names)                                            0.261    16.354
n4361.in[0] (.names)                                             1.014    17.367
n4361.out[0] (.names)                                            0.261    17.628
n4362.in[1] (.names)                                             1.014    18.642
n4362.out[0] (.names)                                            0.261    18.903
n4359.in[0] (.names)                                             1.014    19.917
n4359.out[0] (.names)                                            0.261    20.178
n4360.in[2] (.names)                                             1.014    21.192
n4360.out[0] (.names)                                            0.261    21.453
n4363.in[0] (.names)                                             1.014    22.467
n4363.out[0] (.names)                                            0.261    22.728
n4364.in[0] (.names)                                             1.014    23.742
n4364.out[0] (.names)                                            0.261    24.003
n4495.in[1] (.names)                                             1.014    25.016
n4495.out[0] (.names)                                            0.261    25.277
n4423.in[1] (.names)                                             1.014    26.291
n4423.out[0] (.names)                                            0.261    26.552
n4406.in[1] (.names)                                             1.014    27.566
n4406.out[0] (.names)                                            0.261    27.827
n4418.in[0] (.names)                                             1.014    28.841
n4418.out[0] (.names)                                            0.261    29.102
n4417.in[0] (.names)                                             1.014    30.116
n4417.out[0] (.names)                                            0.261    30.377
n4413.in[1] (.names)                                             1.014    31.390
n4413.out[0] (.names)                                            0.261    31.651
n4043.in[0] (.names)                                             1.014    32.665
n4043.out[0] (.names)                                            0.261    32.926
n4044.in[2] (.names)                                             1.014    33.940
n4044.out[0] (.names)                                            0.261    34.201
n4047.in[2] (.names)                                             1.014    35.215
n4047.out[0] (.names)                                            0.261    35.476
n4049.in[0] (.names)                                             1.014    36.490
n4049.out[0] (.names)                                            0.261    36.751
n4050.in[2] (.names)                                             1.014    37.765
n4050.out[0] (.names)                                            0.261    38.026
n4051.in[0] (.names)                                             1.014    39.039
n4051.out[0] (.names)                                            0.261    39.300
n4052.in[0] (.names)                                             1.014    40.314
n4052.out[0] (.names)                                            0.261    40.575
n4057.in[1] (.names)                                             1.014    41.589
n4057.out[0] (.names)                                            0.261    41.850
n4102.in[1] (.names)                                             1.014    42.864
n4102.out[0] (.names)                                            0.261    43.125
n4092.in[0] (.names)                                             1.014    44.139
n4092.out[0] (.names)                                            0.261    44.400
n4093.in[1] (.names)                                             1.014    45.413
n4093.out[0] (.names)                                            0.261    45.674
n4097.in[0] (.names)                                             1.014    46.688
n4097.out[0] (.names)                                            0.261    46.949
n4098.in[0] (.names)                                             1.014    47.963
n4098.out[0] (.names)                                            0.261    48.224
n3844.in[0] (.names)                                             1.014    49.238
n3844.out[0] (.names)                                            0.261    49.499
n3757.in[1] (.names)                                             1.014    50.513
n3757.out[0] (.names)                                            0.261    50.774
n3157.in[0] (.names)                                             1.014    51.787
n3157.out[0] (.names)                                            0.261    52.048
out:n3157.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 11
Startpoint: n7950.Q[0] (.latch clocked by pclk)
Endpoint  : n11692.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7950.clk[0] (.latch)                                            1.014     1.014
n7950.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7964.in[1] (.names)                                             1.014     2.070
n7964.out[0] (.names)                                            0.261     2.331
n7843.in[0] (.names)                                             1.014     3.344
n7843.out[0] (.names)                                            0.261     3.605
n7844.in[2] (.names)                                             1.014     4.619
n7844.out[0] (.names)                                            0.261     4.880
n7845.in[2] (.names)                                             1.014     5.894
n7845.out[0] (.names)                                            0.261     6.155
n7846.in[0] (.names)                                             1.014     7.169
n7846.out[0] (.names)                                            0.261     7.430
n7847.in[1] (.names)                                             1.014     8.444
n7847.out[0] (.names)                                            0.261     8.705
n7858.in[0] (.names)                                             1.014     9.719
n7858.out[0] (.names)                                            0.261     9.980
n2802.in[0] (.names)                                             1.014    10.993
n2802.out[0] (.names)                                            0.261    11.254
n8717.in[0] (.names)                                             1.014    12.268
n8717.out[0] (.names)                                            0.261    12.529
n8718.in[0] (.names)                                             1.014    13.543
n8718.out[0] (.names)                                            0.261    13.804
n8719.in[0] (.names)                                             1.014    14.818
n8719.out[0] (.names)                                            0.261    15.079
n8720.in[0] (.names)                                             1.014    16.093
n8720.out[0] (.names)                                            0.261    16.354
n8721.in[1] (.names)                                             1.014    17.367
n8721.out[0] (.names)                                            0.261    17.628
n8636.in[1] (.names)                                             1.014    18.642
n8636.out[0] (.names)                                            0.261    18.903
n9050.in[0] (.names)                                             1.014    19.917
n9050.out[0] (.names)                                            0.261    20.178
n8263.in[0] (.names)                                             1.014    21.192
n8263.out[0] (.names)                                            0.261    21.453
n9053.in[0] (.names)                                             1.014    22.467
n9053.out[0] (.names)                                            0.261    22.728
n9055.in[1] (.names)                                             1.014    23.742
n9055.out[0] (.names)                                            0.261    24.003
n9109.in[1] (.names)                                             1.014    25.016
n9109.out[0] (.names)                                            0.261    25.277
n9127.in[0] (.names)                                             1.014    26.291
n9127.out[0] (.names)                                            0.261    26.552
n9134.in[0] (.names)                                             1.014    27.566
n9134.out[0] (.names)                                            0.261    27.827
n9135.in[0] (.names)                                             1.014    28.841
n9135.out[0] (.names)                                            0.261    29.102
n9130.in[3] (.names)                                             1.014    30.116
n9130.out[0] (.names)                                            0.261    30.377
n9129.in[0] (.names)                                             1.014    31.390
n9129.out[0] (.names)                                            0.261    31.651
n9140.in[0] (.names)                                             1.014    32.665
n9140.out[0] (.names)                                            0.261    32.926
n8818.in[1] (.names)                                             1.014    33.940
n8818.out[0] (.names)                                            0.261    34.201
n9142.in[0] (.names)                                             1.014    35.215
n9142.out[0] (.names)                                            0.261    35.476
n9116.in[0] (.names)                                             1.014    36.490
n9116.out[0] (.names)                                            0.261    36.751
n8874.in[1] (.names)                                             1.014    37.765
n8874.out[0] (.names)                                            0.261    38.026
n8875.in[1] (.names)                                             1.014    39.039
n8875.out[0] (.names)                                            0.261    39.300
n8878.in[2] (.names)                                             1.014    40.314
n8878.out[0] (.names)                                            0.261    40.575
n8880.in[0] (.names)                                             1.014    41.589
n8880.out[0] (.names)                                            0.261    41.850
n8881.in[0] (.names)                                             1.014    42.864
n8881.out[0] (.names)                                            0.261    43.125
n8850.in[0] (.names)                                             1.014    44.139
n8850.out[0] (.names)                                            0.261    44.400
n8851.in[2] (.names)                                             1.014    45.413
n8851.out[0] (.names)                                            0.261    45.674
n8256.in[2] (.names)                                             1.014    46.688
n8256.out[0] (.names)                                            0.261    46.949
n4005.in[1] (.names)                                             1.014    47.963
n4005.out[0] (.names)                                            0.261    48.224
n13052.in[1] (.names)                                            1.014    49.238
n13052.out[0] (.names)                                           0.261    49.499
n4677.in[1] (.names)                                             1.014    50.513
n4677.out[0] (.names)                                            0.261    50.774
n11691.in[1] (.names)                                            1.014    51.787
n11691.out[0] (.names)                                           0.261    52.048
n11692.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11692.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n11852.Q[0] (.latch clocked by pclk)
Endpoint  : n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11852.clk[0] (.latch)                                           1.014     1.014
n11852.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11861.in[0] (.names)                                            1.014     2.070
n11861.out[0] (.names)                                           0.261     2.331
n11865.in[0] (.names)                                            1.014     3.344
n11865.out[0] (.names)                                           0.261     3.605
n11866.in[0] (.names)                                            1.014     4.619
n11866.out[0] (.names)                                           0.261     4.880
n11867.in[0] (.names)                                            1.014     5.894
n11867.out[0] (.names)                                           0.261     6.155
n12041.in[0] (.names)                                            1.014     7.169
n12041.out[0] (.names)                                           0.261     7.430
n12046.in[2] (.names)                                            1.014     8.444
n12046.out[0] (.names)                                           0.261     8.705
n12047.in[0] (.names)                                            1.014     9.719
n12047.out[0] (.names)                                           0.261     9.980
n12049.in[2] (.names)                                            1.014    10.993
n12049.out[0] (.names)                                           0.261    11.254
n12050.in[1] (.names)                                            1.014    12.268
n12050.out[0] (.names)                                           0.261    12.529
n12051.in[0] (.names)                                            1.014    13.543
n12051.out[0] (.names)                                           0.261    13.804
n3637.in[0] (.names)                                             1.014    14.818
n3637.out[0] (.names)                                            0.261    15.079
n12045.in[0] (.names)                                            1.014    16.093
n12045.out[0] (.names)                                           0.261    16.354
n12052.in[0] (.names)                                            1.014    17.367
n12052.out[0] (.names)                                           0.261    17.628
n3090.in[0] (.names)                                             1.014    18.642
n3090.out[0] (.names)                                            0.261    18.903
n3341.in[1] (.names)                                             1.014    19.917
n3341.out[0] (.names)                                            0.261    20.178
n12064.in[0] (.names)                                            1.014    21.192
n12064.out[0] (.names)                                           0.261    21.453
n12065.in[0] (.names)                                            1.014    22.467
n12065.out[0] (.names)                                           0.261    22.728
n12072.in[0] (.names)                                            1.014    23.742
n12072.out[0] (.names)                                           0.261    24.003
n12073.in[0] (.names)                                            1.014    25.016
n12073.out[0] (.names)                                           0.261    25.277
n12074.in[1] (.names)                                            1.014    26.291
n12074.out[0] (.names)                                           0.261    26.552
n12075.in[1] (.names)                                            1.014    27.566
n12075.out[0] (.names)                                           0.261    27.827
n12076.in[1] (.names)                                            1.014    28.841
n12076.out[0] (.names)                                           0.261    29.102
n12079.in[1] (.names)                                            1.014    30.116
n12079.out[0] (.names)                                           0.261    30.377
n12080.in[0] (.names)                                            1.014    31.390
n12080.out[0] (.names)                                           0.261    31.651
n12084.in[2] (.names)                                            1.014    32.665
n12084.out[0] (.names)                                           0.261    32.926
n11714.in[0] (.names)                                            1.014    33.940
n11714.out[0] (.names)                                           0.261    34.201
n11774.in[0] (.names)                                            1.014    35.215
n11774.out[0] (.names)                                           0.261    35.476
n11775.in[1] (.names)                                            1.014    36.490
n11775.out[0] (.names)                                           0.261    36.751
n11810.in[0] (.names)                                            1.014    37.765
n11810.out[0] (.names)                                           0.261    38.026
n11811.in[0] (.names)                                            1.014    39.039
n11811.out[0] (.names)                                           0.261    39.300
n11812.in[0] (.names)                                            1.014    40.314
n11812.out[0] (.names)                                           0.261    40.575
n10905.in[1] (.names)                                            1.014    41.589
n10905.out[0] (.names)                                           0.261    41.850
n10906.in[0] (.names)                                            1.014    42.864
n10906.out[0] (.names)                                           0.261    43.125
n10908.in[0] (.names)                                            1.014    44.139
n10908.out[0] (.names)                                           0.261    44.400
n4321.in[0] (.names)                                             1.014    45.413
n4321.out[0] (.names)                                            0.261    45.674
n4312.in[0] (.names)                                             1.014    46.688
n4312.out[0] (.names)                                            0.261    46.949
n4314.in[0] (.names)                                             1.014    47.963
n4314.out[0] (.names)                                            0.261    48.224
n2787.in[1] (.names)                                             1.014    49.238
n2787.out[0] (.names)                                            0.261    49.499
n4322.in[1] (.names)                                             1.014    50.513
n4322.out[0] (.names)                                            0.261    50.774
n4025.in[1] (.names)                                             1.014    51.787
n4025.out[0] (.names)                                            0.261    52.048
n4026.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4026.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n7950.Q[0] (.latch clocked by pclk)
Endpoint  : n8872.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7950.clk[0] (.latch)                                            1.014     1.014
n7950.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7964.in[1] (.names)                                             1.014     2.070
n7964.out[0] (.names)                                            0.261     2.331
n7843.in[0] (.names)                                             1.014     3.344
n7843.out[0] (.names)                                            0.261     3.605
n7844.in[2] (.names)                                             1.014     4.619
n7844.out[0] (.names)                                            0.261     4.880
n7845.in[2] (.names)                                             1.014     5.894
n7845.out[0] (.names)                                            0.261     6.155
n7846.in[0] (.names)                                             1.014     7.169
n7846.out[0] (.names)                                            0.261     7.430
n7847.in[1] (.names)                                             1.014     8.444
n7847.out[0] (.names)                                            0.261     8.705
n7858.in[0] (.names)                                             1.014     9.719
n7858.out[0] (.names)                                            0.261     9.980
n2802.in[0] (.names)                                             1.014    10.993
n2802.out[0] (.names)                                            0.261    11.254
n8717.in[0] (.names)                                             1.014    12.268
n8717.out[0] (.names)                                            0.261    12.529
n8718.in[0] (.names)                                             1.014    13.543
n8718.out[0] (.names)                                            0.261    13.804
n8719.in[0] (.names)                                             1.014    14.818
n8719.out[0] (.names)                                            0.261    15.079
n8720.in[0] (.names)                                             1.014    16.093
n8720.out[0] (.names)                                            0.261    16.354
n8721.in[1] (.names)                                             1.014    17.367
n8721.out[0] (.names)                                            0.261    17.628
n8636.in[1] (.names)                                             1.014    18.642
n8636.out[0] (.names)                                            0.261    18.903
n9050.in[0] (.names)                                             1.014    19.917
n9050.out[0] (.names)                                            0.261    20.178
n8263.in[0] (.names)                                             1.014    21.192
n8263.out[0] (.names)                                            0.261    21.453
n9053.in[0] (.names)                                             1.014    22.467
n9053.out[0] (.names)                                            0.261    22.728
n9055.in[1] (.names)                                             1.014    23.742
n9055.out[0] (.names)                                            0.261    24.003
n9109.in[1] (.names)                                             1.014    25.016
n9109.out[0] (.names)                                            0.261    25.277
n9127.in[0] (.names)                                             1.014    26.291
n9127.out[0] (.names)                                            0.261    26.552
n9134.in[0] (.names)                                             1.014    27.566
n9134.out[0] (.names)                                            0.261    27.827
n9135.in[0] (.names)                                             1.014    28.841
n9135.out[0] (.names)                                            0.261    29.102
n9130.in[3] (.names)                                             1.014    30.116
n9130.out[0] (.names)                                            0.261    30.377
n9129.in[0] (.names)                                             1.014    31.390
n9129.out[0] (.names)                                            0.261    31.651
n9140.in[0] (.names)                                             1.014    32.665
n9140.out[0] (.names)                                            0.261    32.926
n8818.in[1] (.names)                                             1.014    33.940
n8818.out[0] (.names)                                            0.261    34.201
n9142.in[0] (.names)                                             1.014    35.215
n9142.out[0] (.names)                                            0.261    35.476
n9116.in[0] (.names)                                             1.014    36.490
n9116.out[0] (.names)                                            0.261    36.751
n8874.in[1] (.names)                                             1.014    37.765
n8874.out[0] (.names)                                            0.261    38.026
n9143.in[0] (.names)                                             1.014    39.039
n9143.out[0] (.names)                                            0.261    39.300
n8274.in[0] (.names)                                             1.014    40.314
n8274.out[0] (.names)                                            0.261    40.575
n9131.in[1] (.names)                                             1.014    41.589
n9131.out[0] (.names)                                            0.261    41.850
n9132.in[0] (.names)                                             1.014    42.864
n9132.out[0] (.names)                                            0.261    43.125
n9148.in[1] (.names)                                             1.014    44.139
n9148.out[0] (.names)                                            0.261    44.400
n9149.in[1] (.names)                                             1.014    45.413
n9149.out[0] (.names)                                            0.261    45.674
n8934.in[1] (.names)                                             1.014    46.688
n8934.out[0] (.names)                                            0.261    46.949
n8935.in[0] (.names)                                             1.014    47.963
n8935.out[0] (.names)                                            0.261    48.224
n8908.in[2] (.names)                                             1.014    49.238
n8908.out[0] (.names)                                            0.261    49.499
n8251.in[1] (.names)                                             1.014    50.513
n8251.out[0] (.names)                                            0.261    50.774
n8910.in[0] (.names)                                             1.014    51.787
n8910.out[0] (.names)                                            0.261    52.048
n8872.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8872.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n7950.Q[0] (.latch clocked by pclk)
Endpoint  : n8911.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7950.clk[0] (.latch)                                            1.014     1.014
n7950.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7964.in[1] (.names)                                             1.014     2.070
n7964.out[0] (.names)                                            0.261     2.331
n7843.in[0] (.names)                                             1.014     3.344
n7843.out[0] (.names)                                            0.261     3.605
n7844.in[2] (.names)                                             1.014     4.619
n7844.out[0] (.names)                                            0.261     4.880
n7845.in[2] (.names)                                             1.014     5.894
n7845.out[0] (.names)                                            0.261     6.155
n7846.in[0] (.names)                                             1.014     7.169
n7846.out[0] (.names)                                            0.261     7.430
n7847.in[1] (.names)                                             1.014     8.444
n7847.out[0] (.names)                                            0.261     8.705
n7858.in[0] (.names)                                             1.014     9.719
n7858.out[0] (.names)                                            0.261     9.980
n2802.in[0] (.names)                                             1.014    10.993
n2802.out[0] (.names)                                            0.261    11.254
n8717.in[0] (.names)                                             1.014    12.268
n8717.out[0] (.names)                                            0.261    12.529
n8718.in[0] (.names)                                             1.014    13.543
n8718.out[0] (.names)                                            0.261    13.804
n8719.in[0] (.names)                                             1.014    14.818
n8719.out[0] (.names)                                            0.261    15.079
n8720.in[0] (.names)                                             1.014    16.093
n8720.out[0] (.names)                                            0.261    16.354
n8721.in[1] (.names)                                             1.014    17.367
n8721.out[0] (.names)                                            0.261    17.628
n8636.in[1] (.names)                                             1.014    18.642
n8636.out[0] (.names)                                            0.261    18.903
n9050.in[0] (.names)                                             1.014    19.917
n9050.out[0] (.names)                                            0.261    20.178
n8263.in[0] (.names)                                             1.014    21.192
n8263.out[0] (.names)                                            0.261    21.453
n9053.in[0] (.names)                                             1.014    22.467
n9053.out[0] (.names)                                            0.261    22.728
n9055.in[1] (.names)                                             1.014    23.742
n9055.out[0] (.names)                                            0.261    24.003
n9109.in[1] (.names)                                             1.014    25.016
n9109.out[0] (.names)                                            0.261    25.277
n9127.in[0] (.names)                                             1.014    26.291
n9127.out[0] (.names)                                            0.261    26.552
n9134.in[0] (.names)                                             1.014    27.566
n9134.out[0] (.names)                                            0.261    27.827
n9135.in[0] (.names)                                             1.014    28.841
n9135.out[0] (.names)                                            0.261    29.102
n9130.in[3] (.names)                                             1.014    30.116
n9130.out[0] (.names)                                            0.261    30.377
n9129.in[0] (.names)                                             1.014    31.390
n9129.out[0] (.names)                                            0.261    31.651
n9140.in[0] (.names)                                             1.014    32.665
n9140.out[0] (.names)                                            0.261    32.926
n8818.in[1] (.names)                                             1.014    33.940
n8818.out[0] (.names)                                            0.261    34.201
n9142.in[0] (.names)                                             1.014    35.215
n9142.out[0] (.names)                                            0.261    35.476
n9116.in[0] (.names)                                             1.014    36.490
n9116.out[0] (.names)                                            0.261    36.751
n8874.in[1] (.names)                                             1.014    37.765
n8874.out[0] (.names)                                            0.261    38.026
n9143.in[0] (.names)                                             1.014    39.039
n9143.out[0] (.names)                                            0.261    39.300
n8274.in[0] (.names)                                             1.014    40.314
n8274.out[0] (.names)                                            0.261    40.575
n9131.in[1] (.names)                                             1.014    41.589
n9131.out[0] (.names)                                            0.261    41.850
n9132.in[0] (.names)                                             1.014    42.864
n9132.out[0] (.names)                                            0.261    43.125
n9148.in[1] (.names)                                             1.014    44.139
n9148.out[0] (.names)                                            0.261    44.400
n9149.in[1] (.names)                                             1.014    45.413
n9149.out[0] (.names)                                            0.261    45.674
n8934.in[1] (.names)                                             1.014    46.688
n8934.out[0] (.names)                                            0.261    46.949
n8935.in[0] (.names)                                             1.014    47.963
n8935.out[0] (.names)                                            0.261    48.224
n8908.in[2] (.names)                                             1.014    49.238
n8908.out[0] (.names)                                            0.261    49.499
n8251.in[1] (.names)                                             1.014    50.513
n8251.out[0] (.names)                                            0.261    50.774
n8910.in[0] (.names)                                             1.014    51.787
n8910.out[0] (.names)                                            0.261    52.048
n8911.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8911.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n7950.Q[0] (.latch clocked by pclk)
Endpoint  : n8039.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7950.clk[0] (.latch)                                            1.014     1.014
n7950.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7964.in[1] (.names)                                             1.014     2.070
n7964.out[0] (.names)                                            0.261     2.331
n7843.in[0] (.names)                                             1.014     3.344
n7843.out[0] (.names)                                            0.261     3.605
n7844.in[2] (.names)                                             1.014     4.619
n7844.out[0] (.names)                                            0.261     4.880
n7845.in[2] (.names)                                             1.014     5.894
n7845.out[0] (.names)                                            0.261     6.155
n7846.in[0] (.names)                                             1.014     7.169
n7846.out[0] (.names)                                            0.261     7.430
n7847.in[1] (.names)                                             1.014     8.444
n7847.out[0] (.names)                                            0.261     8.705
n7858.in[0] (.names)                                             1.014     9.719
n7858.out[0] (.names)                                            0.261     9.980
n2802.in[0] (.names)                                             1.014    10.993
n2802.out[0] (.names)                                            0.261    11.254
n8717.in[0] (.names)                                             1.014    12.268
n8717.out[0] (.names)                                            0.261    12.529
n8718.in[0] (.names)                                             1.014    13.543
n8718.out[0] (.names)                                            0.261    13.804
n8719.in[0] (.names)                                             1.014    14.818
n8719.out[0] (.names)                                            0.261    15.079
n8720.in[0] (.names)                                             1.014    16.093
n8720.out[0] (.names)                                            0.261    16.354
n8721.in[1] (.names)                                             1.014    17.367
n8721.out[0] (.names)                                            0.261    17.628
n8636.in[1] (.names)                                             1.014    18.642
n8636.out[0] (.names)                                            0.261    18.903
n9050.in[0] (.names)                                             1.014    19.917
n9050.out[0] (.names)                                            0.261    20.178
n8263.in[0] (.names)                                             1.014    21.192
n8263.out[0] (.names)                                            0.261    21.453
n9053.in[0] (.names)                                             1.014    22.467
n9053.out[0] (.names)                                            0.261    22.728
n9055.in[1] (.names)                                             1.014    23.742
n9055.out[0] (.names)                                            0.261    24.003
n9109.in[1] (.names)                                             1.014    25.016
n9109.out[0] (.names)                                            0.261    25.277
n9127.in[0] (.names)                                             1.014    26.291
n9127.out[0] (.names)                                            0.261    26.552
n9134.in[0] (.names)                                             1.014    27.566
n9134.out[0] (.names)                                            0.261    27.827
n9135.in[0] (.names)                                             1.014    28.841
n9135.out[0] (.names)                                            0.261    29.102
n9130.in[3] (.names)                                             1.014    30.116
n9130.out[0] (.names)                                            0.261    30.377
n9129.in[0] (.names)                                             1.014    31.390
n9129.out[0] (.names)                                            0.261    31.651
n9140.in[0] (.names)                                             1.014    32.665
n9140.out[0] (.names)                                            0.261    32.926
n8818.in[1] (.names)                                             1.014    33.940
n8818.out[0] (.names)                                            0.261    34.201
n9142.in[0] (.names)                                             1.014    35.215
n9142.out[0] (.names)                                            0.261    35.476
n9116.in[0] (.names)                                             1.014    36.490
n9116.out[0] (.names)                                            0.261    36.751
n8874.in[1] (.names)                                             1.014    37.765
n8874.out[0] (.names)                                            0.261    38.026
n9143.in[0] (.names)                                             1.014    39.039
n9143.out[0] (.names)                                            0.261    39.300
n8274.in[0] (.names)                                             1.014    40.314
n8274.out[0] (.names)                                            0.261    40.575
n9131.in[1] (.names)                                             1.014    41.589
n9131.out[0] (.names)                                            0.261    41.850
n9132.in[0] (.names)                                             1.014    42.864
n9132.out[0] (.names)                                            0.261    43.125
n9148.in[1] (.names)                                             1.014    44.139
n9148.out[0] (.names)                                            0.261    44.400
n9149.in[1] (.names)                                             1.014    45.413
n9149.out[0] (.names)                                            0.261    45.674
n9151.in[0] (.names)                                             1.014    46.688
n9151.out[0] (.names)                                            0.261    46.949
n8245.in[2] (.names)                                             1.014    47.963
n8245.out[0] (.names)                                            0.261    48.224
n4723.in[0] (.names)                                             1.014    49.238
n4723.out[0] (.names)                                            0.261    49.499
n4717.in[0] (.names)                                             1.014    50.513
n4717.out[0] (.names)                                            0.261    50.774
n8038.in[1] (.names)                                             1.014    51.787
n8038.out[0] (.names)                                            0.261    52.048
n8039.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8039.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n7950.Q[0] (.latch clocked by pclk)
Endpoint  : n4870.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7950.clk[0] (.latch)                                            1.014     1.014
n7950.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7964.in[1] (.names)                                             1.014     2.070
n7964.out[0] (.names)                                            0.261     2.331
n7843.in[0] (.names)                                             1.014     3.344
n7843.out[0] (.names)                                            0.261     3.605
n7844.in[2] (.names)                                             1.014     4.619
n7844.out[0] (.names)                                            0.261     4.880
n7845.in[2] (.names)                                             1.014     5.894
n7845.out[0] (.names)                                            0.261     6.155
n7846.in[0] (.names)                                             1.014     7.169
n7846.out[0] (.names)                                            0.261     7.430
n7847.in[1] (.names)                                             1.014     8.444
n7847.out[0] (.names)                                            0.261     8.705
n7858.in[0] (.names)                                             1.014     9.719
n7858.out[0] (.names)                                            0.261     9.980
n2802.in[0] (.names)                                             1.014    10.993
n2802.out[0] (.names)                                            0.261    11.254
n8717.in[0] (.names)                                             1.014    12.268
n8717.out[0] (.names)                                            0.261    12.529
n8718.in[0] (.names)                                             1.014    13.543
n8718.out[0] (.names)                                            0.261    13.804
n8719.in[0] (.names)                                             1.014    14.818
n8719.out[0] (.names)                                            0.261    15.079
n8720.in[0] (.names)                                             1.014    16.093
n8720.out[0] (.names)                                            0.261    16.354
n8721.in[1] (.names)                                             1.014    17.367
n8721.out[0] (.names)                                            0.261    17.628
n8636.in[1] (.names)                                             1.014    18.642
n8636.out[0] (.names)                                            0.261    18.903
n9050.in[0] (.names)                                             1.014    19.917
n9050.out[0] (.names)                                            0.261    20.178
n8263.in[0] (.names)                                             1.014    21.192
n8263.out[0] (.names)                                            0.261    21.453
n9053.in[0] (.names)                                             1.014    22.467
n9053.out[0] (.names)                                            0.261    22.728
n9055.in[1] (.names)                                             1.014    23.742
n9055.out[0] (.names)                                            0.261    24.003
n9109.in[1] (.names)                                             1.014    25.016
n9109.out[0] (.names)                                            0.261    25.277
n9127.in[0] (.names)                                             1.014    26.291
n9127.out[0] (.names)                                            0.261    26.552
n9134.in[0] (.names)                                             1.014    27.566
n9134.out[0] (.names)                                            0.261    27.827
n9135.in[0] (.names)                                             1.014    28.841
n9135.out[0] (.names)                                            0.261    29.102
n9130.in[3] (.names)                                             1.014    30.116
n9130.out[0] (.names)                                            0.261    30.377
n9129.in[0] (.names)                                             1.014    31.390
n9129.out[0] (.names)                                            0.261    31.651
n9140.in[0] (.names)                                             1.014    32.665
n9140.out[0] (.names)                                            0.261    32.926
n8818.in[1] (.names)                                             1.014    33.940
n8818.out[0] (.names)                                            0.261    34.201
n9142.in[0] (.names)                                             1.014    35.215
n9142.out[0] (.names)                                            0.261    35.476
n9116.in[0] (.names)                                             1.014    36.490
n9116.out[0] (.names)                                            0.261    36.751
n8874.in[1] (.names)                                             1.014    37.765
n8874.out[0] (.names)                                            0.261    38.026
n9143.in[0] (.names)                                             1.014    39.039
n9143.out[0] (.names)                                            0.261    39.300
n8274.in[0] (.names)                                             1.014    40.314
n8274.out[0] (.names)                                            0.261    40.575
n9131.in[1] (.names)                                             1.014    41.589
n9131.out[0] (.names)                                            0.261    41.850
n9132.in[0] (.names)                                             1.014    42.864
n9132.out[0] (.names)                                            0.261    43.125
n9148.in[1] (.names)                                             1.014    44.139
n9148.out[0] (.names)                                            0.261    44.400
n9149.in[1] (.names)                                             1.014    45.413
n9149.out[0] (.names)                                            0.261    45.674
n9151.in[0] (.names)                                             1.014    46.688
n9151.out[0] (.names)                                            0.261    46.949
n8763.in[0] (.names)                                             1.014    47.963
n8763.out[0] (.names)                                            0.261    48.224
n8765.in[0] (.names)                                             1.014    49.238
n8765.out[0] (.names)                                            0.261    49.499
n2999.in[0] (.names)                                             1.014    50.513
n2999.out[0] (.names)                                            0.261    50.774
n4869.in[0] (.names)                                             1.014    51.787
n4869.out[0] (.names)                                            0.261    52.048
n4870.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4870.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n7950.Q[0] (.latch clocked by pclk)
Endpoint  : n13065.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7950.clk[0] (.latch)                                            1.014     1.014
n7950.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7964.in[1] (.names)                                             1.014     2.070
n7964.out[0] (.names)                                            0.261     2.331
n7843.in[0] (.names)                                             1.014     3.344
n7843.out[0] (.names)                                            0.261     3.605
n7844.in[2] (.names)                                             1.014     4.619
n7844.out[0] (.names)                                            0.261     4.880
n7845.in[2] (.names)                                             1.014     5.894
n7845.out[0] (.names)                                            0.261     6.155
n7846.in[0] (.names)                                             1.014     7.169
n7846.out[0] (.names)                                            0.261     7.430
n7847.in[1] (.names)                                             1.014     8.444
n7847.out[0] (.names)                                            0.261     8.705
n7858.in[0] (.names)                                             1.014     9.719
n7858.out[0] (.names)                                            0.261     9.980
n2802.in[0] (.names)                                             1.014    10.993
n2802.out[0] (.names)                                            0.261    11.254
n8717.in[0] (.names)                                             1.014    12.268
n8717.out[0] (.names)                                            0.261    12.529
n8718.in[0] (.names)                                             1.014    13.543
n8718.out[0] (.names)                                            0.261    13.804
n8719.in[0] (.names)                                             1.014    14.818
n8719.out[0] (.names)                                            0.261    15.079
n8720.in[0] (.names)                                             1.014    16.093
n8720.out[0] (.names)                                            0.261    16.354
n8721.in[1] (.names)                                             1.014    17.367
n8721.out[0] (.names)                                            0.261    17.628
n8636.in[1] (.names)                                             1.014    18.642
n8636.out[0] (.names)                                            0.261    18.903
n9050.in[0] (.names)                                             1.014    19.917
n9050.out[0] (.names)                                            0.261    20.178
n8263.in[0] (.names)                                             1.014    21.192
n8263.out[0] (.names)                                            0.261    21.453
n9053.in[0] (.names)                                             1.014    22.467
n9053.out[0] (.names)                                            0.261    22.728
n9055.in[1] (.names)                                             1.014    23.742
n9055.out[0] (.names)                                            0.261    24.003
n9109.in[1] (.names)                                             1.014    25.016
n9109.out[0] (.names)                                            0.261    25.277
n9127.in[0] (.names)                                             1.014    26.291
n9127.out[0] (.names)                                            0.261    26.552
n9134.in[0] (.names)                                             1.014    27.566
n9134.out[0] (.names)                                            0.261    27.827
n9135.in[0] (.names)                                             1.014    28.841
n9135.out[0] (.names)                                            0.261    29.102
n9130.in[3] (.names)                                             1.014    30.116
n9130.out[0] (.names)                                            0.261    30.377
n9129.in[0] (.names)                                             1.014    31.390
n9129.out[0] (.names)                                            0.261    31.651
n9140.in[0] (.names)                                             1.014    32.665
n9140.out[0] (.names)                                            0.261    32.926
n8818.in[1] (.names)                                             1.014    33.940
n8818.out[0] (.names)                                            0.261    34.201
n9142.in[0] (.names)                                             1.014    35.215
n9142.out[0] (.names)                                            0.261    35.476
n9116.in[0] (.names)                                             1.014    36.490
n9116.out[0] (.names)                                            0.261    36.751
n8874.in[1] (.names)                                             1.014    37.765
n8874.out[0] (.names)                                            0.261    38.026
n8875.in[1] (.names)                                             1.014    39.039
n8875.out[0] (.names)                                            0.261    39.300
n8878.in[2] (.names)                                             1.014    40.314
n8878.out[0] (.names)                                            0.261    40.575
n8880.in[0] (.names)                                             1.014    41.589
n8880.out[0] (.names)                                            0.261    41.850
n8881.in[0] (.names)                                             1.014    42.864
n8881.out[0] (.names)                                            0.261    43.125
n8850.in[0] (.names)                                             1.014    44.139
n8850.out[0] (.names)                                            0.261    44.400
n8851.in[2] (.names)                                             1.014    45.413
n8851.out[0] (.names)                                            0.261    45.674
n8256.in[2] (.names)                                             1.014    46.688
n8256.out[0] (.names)                                            0.261    46.949
n4005.in[1] (.names)                                             1.014    47.963
n4005.out[0] (.names)                                            0.261    48.224
n13052.in[1] (.names)                                            1.014    49.238
n13052.out[0] (.names)                                           0.261    49.499
n4677.in[1] (.names)                                             1.014    50.513
n4677.out[0] (.names)                                            0.261    50.774
n11691.in[1] (.names)                                            1.014    51.787
n11691.out[0] (.names)                                           0.261    52.048
n13065.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13065.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n7950.Q[0] (.latch clocked by pclk)
Endpoint  : n3598.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7950.clk[0] (.latch)                                            1.014     1.014
n7950.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7964.in[1] (.names)                                             1.014     2.070
n7964.out[0] (.names)                                            0.261     2.331
n7843.in[0] (.names)                                             1.014     3.344
n7843.out[0] (.names)                                            0.261     3.605
n7844.in[2] (.names)                                             1.014     4.619
n7844.out[0] (.names)                                            0.261     4.880
n7845.in[2] (.names)                                             1.014     5.894
n7845.out[0] (.names)                                            0.261     6.155
n7846.in[0] (.names)                                             1.014     7.169
n7846.out[0] (.names)                                            0.261     7.430
n7847.in[1] (.names)                                             1.014     8.444
n7847.out[0] (.names)                                            0.261     8.705
n7858.in[0] (.names)                                             1.014     9.719
n7858.out[0] (.names)                                            0.261     9.980
n2802.in[0] (.names)                                             1.014    10.993
n2802.out[0] (.names)                                            0.261    11.254
n8717.in[0] (.names)                                             1.014    12.268
n8717.out[0] (.names)                                            0.261    12.529
n8718.in[0] (.names)                                             1.014    13.543
n8718.out[0] (.names)                                            0.261    13.804
n8719.in[0] (.names)                                             1.014    14.818
n8719.out[0] (.names)                                            0.261    15.079
n8720.in[0] (.names)                                             1.014    16.093
n8720.out[0] (.names)                                            0.261    16.354
n8721.in[1] (.names)                                             1.014    17.367
n8721.out[0] (.names)                                            0.261    17.628
n8636.in[1] (.names)                                             1.014    18.642
n8636.out[0] (.names)                                            0.261    18.903
n9050.in[0] (.names)                                             1.014    19.917
n9050.out[0] (.names)                                            0.261    20.178
n8263.in[0] (.names)                                             1.014    21.192
n8263.out[0] (.names)                                            0.261    21.453
n9053.in[0] (.names)                                             1.014    22.467
n9053.out[0] (.names)                                            0.261    22.728
n9055.in[1] (.names)                                             1.014    23.742
n9055.out[0] (.names)                                            0.261    24.003
n9109.in[1] (.names)                                             1.014    25.016
n9109.out[0] (.names)                                            0.261    25.277
n9127.in[0] (.names)                                             1.014    26.291
n9127.out[0] (.names)                                            0.261    26.552
n9134.in[0] (.names)                                             1.014    27.566
n9134.out[0] (.names)                                            0.261    27.827
n9135.in[0] (.names)                                             1.014    28.841
n9135.out[0] (.names)                                            0.261    29.102
n9130.in[3] (.names)                                             1.014    30.116
n9130.out[0] (.names)                                            0.261    30.377
n9129.in[0] (.names)                                             1.014    31.390
n9129.out[0] (.names)                                            0.261    31.651
n9140.in[0] (.names)                                             1.014    32.665
n9140.out[0] (.names)                                            0.261    32.926
n8818.in[1] (.names)                                             1.014    33.940
n8818.out[0] (.names)                                            0.261    34.201
n9142.in[0] (.names)                                             1.014    35.215
n9142.out[0] (.names)                                            0.261    35.476
n9116.in[0] (.names)                                             1.014    36.490
n9116.out[0] (.names)                                            0.261    36.751
n8874.in[1] (.names)                                             1.014    37.765
n8874.out[0] (.names)                                            0.261    38.026
n8875.in[1] (.names)                                             1.014    39.039
n8875.out[0] (.names)                                            0.261    39.300
n8878.in[2] (.names)                                             1.014    40.314
n8878.out[0] (.names)                                            0.261    40.575
n8880.in[0] (.names)                                             1.014    41.589
n8880.out[0] (.names)                                            0.261    41.850
n8881.in[0] (.names)                                             1.014    42.864
n8881.out[0] (.names)                                            0.261    43.125
n8850.in[0] (.names)                                             1.014    44.139
n8850.out[0] (.names)                                            0.261    44.400
n8851.in[2] (.names)                                             1.014    45.413
n8851.out[0] (.names)                                            0.261    45.674
n8256.in[2] (.names)                                             1.014    46.688
n8256.out[0] (.names)                                            0.261    46.949
n4005.in[1] (.names)                                             1.014    47.963
n4005.out[0] (.names)                                            0.261    48.224
n13052.in[1] (.names)                                            1.014    49.238
n13052.out[0] (.names)                                           0.261    49.499
n4677.in[1] (.names)                                             1.014    50.513
n4677.out[0] (.names)                                            0.261    50.774
n11699.in[1] (.names)                                            1.014    51.787
n11699.out[0] (.names)                                           0.261    52.048
n3598.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3598.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n11852.Q[0] (.latch clocked by pclk)
Endpoint  : n3558.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11852.clk[0] (.latch)                                           1.014     1.014
n11852.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11861.in[0] (.names)                                            1.014     2.070
n11861.out[0] (.names)                                           0.261     2.331
n11865.in[0] (.names)                                            1.014     3.344
n11865.out[0] (.names)                                           0.261     3.605
n11866.in[0] (.names)                                            1.014     4.619
n11866.out[0] (.names)                                           0.261     4.880
n11867.in[0] (.names)                                            1.014     5.894
n11867.out[0] (.names)                                           0.261     6.155
n12041.in[0] (.names)                                            1.014     7.169
n12041.out[0] (.names)                                           0.261     7.430
n12046.in[2] (.names)                                            1.014     8.444
n12046.out[0] (.names)                                           0.261     8.705
n12047.in[0] (.names)                                            1.014     9.719
n12047.out[0] (.names)                                           0.261     9.980
n12049.in[2] (.names)                                            1.014    10.993
n12049.out[0] (.names)                                           0.261    11.254
n12050.in[1] (.names)                                            1.014    12.268
n12050.out[0] (.names)                                           0.261    12.529
n12051.in[0] (.names)                                            1.014    13.543
n12051.out[0] (.names)                                           0.261    13.804
n3637.in[0] (.names)                                             1.014    14.818
n3637.out[0] (.names)                                            0.261    15.079
n12045.in[0] (.names)                                            1.014    16.093
n12045.out[0] (.names)                                           0.261    16.354
n12052.in[0] (.names)                                            1.014    17.367
n12052.out[0] (.names)                                           0.261    17.628
n3090.in[0] (.names)                                             1.014    18.642
n3090.out[0] (.names)                                            0.261    18.903
n3341.in[1] (.names)                                             1.014    19.917
n3341.out[0] (.names)                                            0.261    20.178
n12064.in[0] (.names)                                            1.014    21.192
n12064.out[0] (.names)                                           0.261    21.453
n12065.in[0] (.names)                                            1.014    22.467
n12065.out[0] (.names)                                           0.261    22.728
n12072.in[0] (.names)                                            1.014    23.742
n12072.out[0] (.names)                                           0.261    24.003
n12073.in[0] (.names)                                            1.014    25.016
n12073.out[0] (.names)                                           0.261    25.277
n12074.in[1] (.names)                                            1.014    26.291
n12074.out[0] (.names)                                           0.261    26.552
n12075.in[1] (.names)                                            1.014    27.566
n12075.out[0] (.names)                                           0.261    27.827
n12076.in[1] (.names)                                            1.014    28.841
n12076.out[0] (.names)                                           0.261    29.102
n12079.in[1] (.names)                                            1.014    30.116
n12079.out[0] (.names)                                           0.261    30.377
n12080.in[0] (.names)                                            1.014    31.390
n12080.out[0] (.names)                                           0.261    31.651
n12084.in[2] (.names)                                            1.014    32.665
n12084.out[0] (.names)                                           0.261    32.926
n11714.in[0] (.names)                                            1.014    33.940
n11714.out[0] (.names)                                           0.261    34.201
n11774.in[0] (.names)                                            1.014    35.215
n11774.out[0] (.names)                                           0.261    35.476
n11775.in[1] (.names)                                            1.014    36.490
n11775.out[0] (.names)                                           0.261    36.751
n11810.in[0] (.names)                                            1.014    37.765
n11810.out[0] (.names)                                           0.261    38.026
n11811.in[0] (.names)                                            1.014    39.039
n11811.out[0] (.names)                                           0.261    39.300
n11812.in[0] (.names)                                            1.014    40.314
n11812.out[0] (.names)                                           0.261    40.575
n10905.in[1] (.names)                                            1.014    41.589
n10905.out[0] (.names)                                           0.261    41.850
n10906.in[0] (.names)                                            1.014    42.864
n10906.out[0] (.names)                                           0.261    43.125
n10908.in[0] (.names)                                            1.014    44.139
n10908.out[0] (.names)                                           0.261    44.400
n4321.in[0] (.names)                                             1.014    45.413
n4321.out[0] (.names)                                            0.261    45.674
n4312.in[0] (.names)                                             1.014    46.688
n4312.out[0] (.names)                                            0.261    46.949
n4204.in[0] (.names)                                             1.014    47.963
n4204.out[0] (.names)                                            0.261    48.224
n4208.in[0] (.names)                                             1.014    49.238
n4208.out[0] (.names)                                            0.261    49.499
n4212.in[1] (.names)                                             1.014    50.513
n4212.out[0] (.names)                                            0.261    50.774
n4012.in[1] (.names)                                             1.014    51.787
n4012.out[0] (.names)                                            0.261    52.048
n3558.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3558.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n10617.Q[0] (.latch clocked by pclk)
Endpoint  : n12343.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10617.clk[0] (.latch)                                           1.014     1.014
n10617.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2871.in[0] (.names)                                             1.014     2.070
n2871.out[0] (.names)                                            0.261     2.331
n10540.in[0] (.names)                                            1.014     3.344
n10540.out[0] (.names)                                           0.261     3.605
n10543.in[0] (.names)                                            1.014     4.619
n10543.out[0] (.names)                                           0.261     4.880
n10530.in[0] (.names)                                            1.014     5.894
n10530.out[0] (.names)                                           0.261     6.155
n10539.in[0] (.names)                                            1.014     7.169
n10539.out[0] (.names)                                           0.261     7.430
n10538.in[1] (.names)                                            1.014     8.444
n10538.out[0] (.names)                                           0.261     8.705
n10633.in[1] (.names)                                            1.014     9.719
n10633.out[0] (.names)                                           0.261     9.980
n10613.in[1] (.names)                                            1.014    10.993
n10613.out[0] (.names)                                           0.261    11.254
n10607.in[0] (.names)                                            1.014    12.268
n10607.out[0] (.names)                                           0.261    12.529
n10608.in[0] (.names)                                            1.014    13.543
n10608.out[0] (.names)                                           0.261    13.804
n10610.in[0] (.names)                                            1.014    14.818
n10610.out[0] (.names)                                           0.261    15.079
n2891.in[2] (.names)                                             1.014    16.093
n2891.out[0] (.names)                                            0.261    16.354
n10604.in[0] (.names)                                            1.014    17.367
n10604.out[0] (.names)                                           0.261    17.628
n2690.in[0] (.names)                                             1.014    18.642
n2690.out[0] (.names)                                            0.261    18.903
n10139.in[0] (.names)                                            1.014    19.917
n10139.out[0] (.names)                                           0.261    20.178
n10141.in[0] (.names)                                            1.014    21.192
n10141.out[0] (.names)                                           0.261    21.453
n10142.in[0] (.names)                                            1.014    22.467
n10142.out[0] (.names)                                           0.261    22.728
n10143.in[0] (.names)                                            1.014    23.742
n10143.out[0] (.names)                                           0.261    24.003
n10144.in[0] (.names)                                            1.014    25.016
n10144.out[0] (.names)                                           0.261    25.277
n10145.in[0] (.names)                                            1.014    26.291
n10145.out[0] (.names)                                           0.261    26.552
n10146.in[0] (.names)                                            1.014    27.566
n10146.out[0] (.names)                                           0.261    27.827
n10147.in[0] (.names)                                            1.014    28.841
n10147.out[0] (.names)                                           0.261    29.102
n10162.in[3] (.names)                                            1.014    30.116
n10162.out[0] (.names)                                           0.261    30.377
n10163.in[1] (.names)                                            1.014    31.390
n10163.out[0] (.names)                                           0.261    31.651
n2620.in[1] (.names)                                             1.014    32.665
n2620.out[0] (.names)                                            0.261    32.926
n10086.in[0] (.names)                                            1.014    33.940
n10086.out[0] (.names)                                           0.261    34.201
n10397.in[1] (.names)                                            1.014    35.215
n10397.out[0] (.names)                                           0.261    35.476
n10322.in[0] (.names)                                            1.014    36.490
n10322.out[0] (.names)                                           0.261    36.751
n10324.in[1] (.names)                                            1.014    37.765
n10324.out[0] (.names)                                           0.261    38.026
n10554.in[0] (.names)                                            1.014    39.039
n10554.out[0] (.names)                                           0.261    39.300
n10640.in[3] (.names)                                            1.014    40.314
n10640.out[0] (.names)                                           0.261    40.575
n10641.in[1] (.names)                                            1.014    41.589
n10641.out[0] (.names)                                           0.261    41.850
n10478.in[0] (.names)                                            1.014    42.864
n10478.out[0] (.names)                                           0.261    43.125
n3996.in[1] (.names)                                             1.014    44.139
n3996.out[0] (.names)                                            0.261    44.400
n10590.in[0] (.names)                                            1.014    45.413
n10590.out[0] (.names)                                           0.261    45.674
n10076.in[1] (.names)                                            1.014    46.688
n10076.out[0] (.names)                                           0.261    46.949
n10459.in[2] (.names)                                            1.014    47.963
n10459.out[0] (.names)                                           0.261    48.224
n10475.in[3] (.names)                                            1.014    49.238
n10475.out[0] (.names)                                           0.261    49.499
n12370.in[2] (.names)                                            1.014    50.513
n12370.out[0] (.names)                                           0.261    50.774
n12342.in[1] (.names)                                            1.014    51.787
n12342.out[0] (.names)                                           0.261    52.048
n12343.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12343.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n14212.Q[0] (.latch clocked by pclk)
Endpoint  : n3189.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14212.clk[0] (.latch)                                           1.014     1.014
n14212.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14293.in[0] (.names)                                            1.014     2.070
n14293.out[0] (.names)                                           0.261     2.331
n14265.in[0] (.names)                                            1.014     3.344
n14265.out[0] (.names)                                           0.261     3.605
n14329.in[3] (.names)                                            1.014     4.619
n14329.out[0] (.names)                                           0.261     4.880
n14330.in[0] (.names)                                            1.014     5.894
n14330.out[0] (.names)                                           0.261     6.155
n14332.in[0] (.names)                                            1.014     7.169
n14332.out[0] (.names)                                           0.261     7.430
n14333.in[0] (.names)                                            1.014     8.444
n14333.out[0] (.names)                                           0.261     8.705
n14334.in[0] (.names)                                            1.014     9.719
n14334.out[0] (.names)                                           0.261     9.980
n14342.in[2] (.names)                                            1.014    10.993
n14342.out[0] (.names)                                           0.261    11.254
n14335.in[1] (.names)                                            1.014    12.268
n14335.out[0] (.names)                                           0.261    12.529
n14338.in[0] (.names)                                            1.014    13.543
n14338.out[0] (.names)                                           0.261    13.804
n14142.in[2] (.names)                                            1.014    14.818
n14142.out[0] (.names)                                           0.261    15.079
n14408.in[1] (.names)                                            1.014    16.093
n14408.out[0] (.names)                                           0.261    16.354
n14409.in[1] (.names)                                            1.014    17.367
n14409.out[0] (.names)                                           0.261    17.628
n14410.in[1] (.names)                                            1.014    18.642
n14410.out[0] (.names)                                           0.261    18.903
n14220.in[0] (.names)                                            1.014    19.917
n14220.out[0] (.names)                                           0.261    20.178
n16195.in[3] (.names)                                            1.014    21.192
n16195.out[0] (.names)                                           0.261    21.453
n16196.in[0] (.names)                                            1.014    22.467
n16196.out[0] (.names)                                           0.261    22.728
n16197.in[0] (.names)                                            1.014    23.742
n16197.out[0] (.names)                                           0.261    24.003
n16200.in[2] (.names)                                            1.014    25.016
n16200.out[0] (.names)                                           0.261    25.277
n16201.in[3] (.names)                                            1.014    26.291
n16201.out[0] (.names)                                           0.261    26.552
n16202.in[0] (.names)                                            1.014    27.566
n16202.out[0] (.names)                                           0.261    27.827
n16203.in[0] (.names)                                            1.014    28.841
n16203.out[0] (.names)                                           0.261    29.102
n16204.in[0] (.names)                                            1.014    30.116
n16204.out[0] (.names)                                           0.261    30.377
n16206.in[1] (.names)                                            1.014    31.390
n16206.out[0] (.names)                                           0.261    31.651
n16188.in[3] (.names)                                            1.014    32.665
n16188.out[0] (.names)                                           0.261    32.926
n16208.in[1] (.names)                                            1.014    33.940
n16208.out[0] (.names)                                           0.261    34.201
n16209.in[0] (.names)                                            1.014    35.215
n16209.out[0] (.names)                                           0.261    35.476
n13979.in[1] (.names)                                            1.014    36.490
n13979.out[0] (.names)                                           0.261    36.751
n16180.in[0] (.names)                                            1.014    37.765
n16180.out[0] (.names)                                           0.261    38.026
n16211.in[1] (.names)                                            1.014    39.039
n16211.out[0] (.names)                                           0.261    39.300
n2652.in[0] (.names)                                             1.014    40.314
n2652.out[0] (.names)                                            0.261    40.575
n14049.in[0] (.names)                                            1.014    41.589
n14049.out[0] (.names)                                           0.261    41.850
n16217.in[0] (.names)                                            1.014    42.864
n16217.out[0] (.names)                                           0.261    43.125
n15808.in[1] (.names)                                            1.014    44.139
n15808.out[0] (.names)                                           0.261    44.400
n16224.in[0] (.names)                                            1.014    45.413
n16224.out[0] (.names)                                           0.261    45.674
n16226.in[3] (.names)                                            1.014    46.688
n16226.out[0] (.names)                                           0.261    46.949
n3887.in[1] (.names)                                             1.014    47.963
n3887.out[0] (.names)                                            0.261    48.224
n16227.in[0] (.names)                                            1.014    49.238
n16227.out[0] (.names)                                           0.261    49.499
n3880.in[0] (.names)                                             1.014    50.513
n3880.out[0] (.names)                                            0.261    50.774
n13325.in[0] (.names)                                            1.014    51.787
n13325.out[0] (.names)                                           0.261    52.048
n3189.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3189.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n14212.Q[0] (.latch clocked by pclk)
Endpoint  : n10723.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14212.clk[0] (.latch)                                           1.014     1.014
n14212.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3267.in[0] (.names)                                             1.014     2.070
n3267.out[0] (.names)                                            0.261     2.331
n10969.in[1] (.names)                                            1.014     3.344
n10969.out[0] (.names)                                           0.261     3.605
n11064.in[0] (.names)                                            1.014     4.619
n11064.out[0] (.names)                                           0.261     4.880
n11065.in[3] (.names)                                            1.014     5.894
n11065.out[0] (.names)                                           0.261     6.155
n11074.in[0] (.names)                                            1.014     7.169
n11074.out[0] (.names)                                           0.261     7.430
n11211.in[1] (.names)                                            1.014     8.444
n11211.out[0] (.names)                                           0.261     8.705
n11212.in[0] (.names)                                            1.014     9.719
n11212.out[0] (.names)                                           0.261     9.980
n11213.in[2] (.names)                                            1.014    10.993
n11213.out[0] (.names)                                           0.261    11.254
n11214.in[0] (.names)                                            1.014    12.268
n11214.out[0] (.names)                                           0.261    12.529
n11216.in[0] (.names)                                            1.014    13.543
n11216.out[0] (.names)                                           0.261    13.804
n11217.in[0] (.names)                                            1.014    14.818
n11217.out[0] (.names)                                           0.261    15.079
n11220.in[1] (.names)                                            1.014    16.093
n11220.out[0] (.names)                                           0.261    16.354
n11226.in[0] (.names)                                            1.014    17.367
n11226.out[0] (.names)                                           0.261    17.628
n11207.in[1] (.names)                                            1.014    18.642
n11207.out[0] (.names)                                           0.261    18.903
n11210.in[0] (.names)                                            1.014    19.917
n11210.out[0] (.names)                                           0.261    20.178
n11116.in[2] (.names)                                            1.014    21.192
n11116.out[0] (.names)                                           0.261    21.453
n11117.in[3] (.names)                                            1.014    22.467
n11117.out[0] (.names)                                           0.261    22.728
n11126.in[2] (.names)                                            1.014    23.742
n11126.out[0] (.names)                                           0.261    24.003
n11131.in[0] (.names)                                            1.014    25.016
n11131.out[0] (.names)                                           0.261    25.277
n11137.in[2] (.names)                                            1.014    26.291
n11137.out[0] (.names)                                           0.261    26.552
n11170.in[2] (.names)                                            1.014    27.566
n11170.out[0] (.names)                                           0.261    27.827
n11171.in[1] (.names)                                            1.014    28.841
n11171.out[0] (.names)                                           0.261    29.102
n11172.in[1] (.names)                                            1.014    30.116
n11172.out[0] (.names)                                           0.261    30.377
n11173.in[1] (.names)                                            1.014    31.390
n11173.out[0] (.names)                                           0.261    31.651
n11281.in[1] (.names)                                            1.014    32.665
n11281.out[0] (.names)                                           0.261    32.926
n11399.in[1] (.names)                                            1.014    33.940
n11399.out[0] (.names)                                           0.261    34.201
n11402.in[1] (.names)                                            1.014    35.215
n11402.out[0] (.names)                                           0.261    35.476
n11068.in[0] (.names)                                            1.014    36.490
n11068.out[0] (.names)                                           0.261    36.751
n10088.in[0] (.names)                                            1.014    37.765
n10088.out[0] (.names)                                           0.261    38.026
n10989.in[0] (.names)                                            1.014    39.039
n10989.out[0] (.names)                                           0.261    39.300
n10983.in[2] (.names)                                            1.014    40.314
n10983.out[0] (.names)                                           0.261    40.575
n10985.in[0] (.names)                                            1.014    41.589
n10985.out[0] (.names)                                           0.261    41.850
n11218.in[2] (.names)                                            1.014    42.864
n11218.out[0] (.names)                                           0.261    43.125
n10738.in[1] (.names)                                            1.014    44.139
n10738.out[0] (.names)                                           0.261    44.400
n11145.in[0] (.names)                                            1.014    45.413
n11145.out[0] (.names)                                           0.261    45.674
n11146.in[0] (.names)                                            1.014    46.688
n11146.out[0] (.names)                                           0.261    46.949
n11147.in[0] (.names)                                            1.014    47.963
n11147.out[0] (.names)                                           0.261    48.224
n10667.in[1] (.names)                                            1.014    49.238
n10667.out[0] (.names)                                           0.261    49.499
n4674.in[1] (.names)                                             1.014    50.513
n4674.out[0] (.names)                                            0.261    50.774
n10722.in[0] (.names)                                            1.014    51.787
n10722.out[0] (.names)                                           0.261    52.048
n10723.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10723.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n14212.Q[0] (.latch clocked by pclk)
Endpoint  : n10694.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14212.clk[0] (.latch)                                           1.014     1.014
n14212.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n3267.in[0] (.names)                                             1.014     2.070
n3267.out[0] (.names)                                            0.261     2.331
n10969.in[1] (.names)                                            1.014     3.344
n10969.out[0] (.names)                                           0.261     3.605
n11064.in[0] (.names)                                            1.014     4.619
n11064.out[0] (.names)                                           0.261     4.880
n11065.in[3] (.names)                                            1.014     5.894
n11065.out[0] (.names)                                           0.261     6.155
n11074.in[0] (.names)                                            1.014     7.169
n11074.out[0] (.names)                                           0.261     7.430
n11211.in[1] (.names)                                            1.014     8.444
n11211.out[0] (.names)                                           0.261     8.705
n11212.in[0] (.names)                                            1.014     9.719
n11212.out[0] (.names)                                           0.261     9.980
n11213.in[2] (.names)                                            1.014    10.993
n11213.out[0] (.names)                                           0.261    11.254
n11214.in[0] (.names)                                            1.014    12.268
n11214.out[0] (.names)                                           0.261    12.529
n11216.in[0] (.names)                                            1.014    13.543
n11216.out[0] (.names)                                           0.261    13.804
n11217.in[0] (.names)                                            1.014    14.818
n11217.out[0] (.names)                                           0.261    15.079
n11220.in[1] (.names)                                            1.014    16.093
n11220.out[0] (.names)                                           0.261    16.354
n11226.in[0] (.names)                                            1.014    17.367
n11226.out[0] (.names)                                           0.261    17.628
n11207.in[1] (.names)                                            1.014    18.642
n11207.out[0] (.names)                                           0.261    18.903
n11210.in[0] (.names)                                            1.014    19.917
n11210.out[0] (.names)                                           0.261    20.178
n11116.in[2] (.names)                                            1.014    21.192
n11116.out[0] (.names)                                           0.261    21.453
n11117.in[3] (.names)                                            1.014    22.467
n11117.out[0] (.names)                                           0.261    22.728
n11126.in[2] (.names)                                            1.014    23.742
n11126.out[0] (.names)                                           0.261    24.003
n11131.in[0] (.names)                                            1.014    25.016
n11131.out[0] (.names)                                           0.261    25.277
n11137.in[2] (.names)                                            1.014    26.291
n11137.out[0] (.names)                                           0.261    26.552
n11170.in[2] (.names)                                            1.014    27.566
n11170.out[0] (.names)                                           0.261    27.827
n11171.in[1] (.names)                                            1.014    28.841
n11171.out[0] (.names)                                           0.261    29.102
n11172.in[1] (.names)                                            1.014    30.116
n11172.out[0] (.names)                                           0.261    30.377
n11173.in[1] (.names)                                            1.014    31.390
n11173.out[0] (.names)                                           0.261    31.651
n11281.in[1] (.names)                                            1.014    32.665
n11281.out[0] (.names)                                           0.261    32.926
n11399.in[1] (.names)                                            1.014    33.940
n11399.out[0] (.names)                                           0.261    34.201
n11402.in[1] (.names)                                            1.014    35.215
n11402.out[0] (.names)                                           0.261    35.476
n11068.in[0] (.names)                                            1.014    36.490
n11068.out[0] (.names)                                           0.261    36.751
n10088.in[0] (.names)                                            1.014    37.765
n10088.out[0] (.names)                                           0.261    38.026
n10989.in[0] (.names)                                            1.014    39.039
n10989.out[0] (.names)                                           0.261    39.300
n10983.in[2] (.names)                                            1.014    40.314
n10983.out[0] (.names)                                           0.261    40.575
n10985.in[0] (.names)                                            1.014    41.589
n10985.out[0] (.names)                                           0.261    41.850
n11218.in[2] (.names)                                            1.014    42.864
n11218.out[0] (.names)                                           0.261    43.125
n10738.in[1] (.names)                                            1.014    44.139
n10738.out[0] (.names)                                           0.261    44.400
n11145.in[0] (.names)                                            1.014    45.413
n11145.out[0] (.names)                                           0.261    45.674
n11146.in[0] (.names)                                            1.014    46.688
n11146.out[0] (.names)                                           0.261    46.949
n11147.in[0] (.names)                                            1.014    47.963
n11147.out[0] (.names)                                           0.261    48.224
n10667.in[1] (.names)                                            1.014    49.238
n10667.out[0] (.names)                                           0.261    49.499
n11234.in[0] (.names)                                            1.014    50.513
n11234.out[0] (.names)                                           0.261    50.774
n10693.in[0] (.names)                                            1.014    51.787
n10693.out[0] (.names)                                           0.261    52.048
n10694.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10694.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n10617.Q[0] (.latch clocked by pclk)
Endpoint  : n9144.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10617.clk[0] (.latch)                                           1.014     1.014
n10617.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2871.in[0] (.names)                                             1.014     2.070
n2871.out[0] (.names)                                            0.261     2.331
n10540.in[0] (.names)                                            1.014     3.344
n10540.out[0] (.names)                                           0.261     3.605
n10543.in[0] (.names)                                            1.014     4.619
n10543.out[0] (.names)                                           0.261     4.880
n10530.in[0] (.names)                                            1.014     5.894
n10530.out[0] (.names)                                           0.261     6.155
n10539.in[0] (.names)                                            1.014     7.169
n10539.out[0] (.names)                                           0.261     7.430
n10538.in[1] (.names)                                            1.014     8.444
n10538.out[0] (.names)                                           0.261     8.705
n10633.in[1] (.names)                                            1.014     9.719
n10633.out[0] (.names)                                           0.261     9.980
n10613.in[1] (.names)                                            1.014    10.993
n10613.out[0] (.names)                                           0.261    11.254
n10607.in[0] (.names)                                            1.014    12.268
n10607.out[0] (.names)                                           0.261    12.529
n10608.in[0] (.names)                                            1.014    13.543
n10608.out[0] (.names)                                           0.261    13.804
n10610.in[0] (.names)                                            1.014    14.818
n10610.out[0] (.names)                                           0.261    15.079
n2891.in[2] (.names)                                             1.014    16.093
n2891.out[0] (.names)                                            0.261    16.354
n10604.in[0] (.names)                                            1.014    17.367
n10604.out[0] (.names)                                           0.261    17.628
n2690.in[0] (.names)                                             1.014    18.642
n2690.out[0] (.names)                                            0.261    18.903
n10139.in[0] (.names)                                            1.014    19.917
n10139.out[0] (.names)                                           0.261    20.178
n10141.in[0] (.names)                                            1.014    21.192
n10141.out[0] (.names)                                           0.261    21.453
n10142.in[0] (.names)                                            1.014    22.467
n10142.out[0] (.names)                                           0.261    22.728
n10143.in[0] (.names)                                            1.014    23.742
n10143.out[0] (.names)                                           0.261    24.003
n10144.in[0] (.names)                                            1.014    25.016
n10144.out[0] (.names)                                           0.261    25.277
n10145.in[0] (.names)                                            1.014    26.291
n10145.out[0] (.names)                                           0.261    26.552
n10146.in[0] (.names)                                            1.014    27.566
n10146.out[0] (.names)                                           0.261    27.827
n10147.in[0] (.names)                                            1.014    28.841
n10147.out[0] (.names)                                           0.261    29.102
n10162.in[3] (.names)                                            1.014    30.116
n10162.out[0] (.names)                                           0.261    30.377
n10163.in[1] (.names)                                            1.014    31.390
n10163.out[0] (.names)                                           0.261    31.651
n2620.in[1] (.names)                                             1.014    32.665
n2620.out[0] (.names)                                            0.261    32.926
n10086.in[0] (.names)                                            1.014    33.940
n10086.out[0] (.names)                                           0.261    34.201
n10397.in[1] (.names)                                            1.014    35.215
n10397.out[0] (.names)                                           0.261    35.476
n10322.in[0] (.names)                                            1.014    36.490
n10322.out[0] (.names)                                           0.261    36.751
n10324.in[1] (.names)                                            1.014    37.765
n10324.out[0] (.names)                                           0.261    38.026
n10554.in[0] (.names)                                            1.014    39.039
n10554.out[0] (.names)                                           0.261    39.300
n10640.in[3] (.names)                                            1.014    40.314
n10640.out[0] (.names)                                           0.261    40.575
n10641.in[1] (.names)                                            1.014    41.589
n10641.out[0] (.names)                                           0.261    41.850
n10478.in[0] (.names)                                            1.014    42.864
n10478.out[0] (.names)                                           0.261    43.125
n3996.in[1] (.names)                                             1.014    44.139
n3996.out[0] (.names)                                            0.261    44.400
n10590.in[0] (.names)                                            1.014    45.413
n10590.out[0] (.names)                                           0.261    45.674
n10591.in[0] (.names)                                            1.014    46.688
n10591.out[0] (.names)                                           0.261    46.949
n12269.in[0] (.names)                                            1.014    47.963
n12269.out[0] (.names)                                           0.261    48.224
n12286.in[0] (.names)                                            1.014    49.238
n12286.out[0] (.names)                                           0.261    49.499
n10033.in[2] (.names)                                            1.014    50.513
n10033.out[0] (.names)                                           0.261    50.774
n3647.in[0] (.names)                                             1.014    51.787
n3647.out[0] (.names)                                            0.261    52.048
n9144.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9144.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n10617.Q[0] (.latch clocked by pclk)
Endpoint  : n13210.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10617.clk[0] (.latch)                                           1.014     1.014
n10617.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2871.in[0] (.names)                                             1.014     2.070
n2871.out[0] (.names)                                            0.261     2.331
n10540.in[0] (.names)                                            1.014     3.344
n10540.out[0] (.names)                                           0.261     3.605
n10543.in[0] (.names)                                            1.014     4.619
n10543.out[0] (.names)                                           0.261     4.880
n10530.in[0] (.names)                                            1.014     5.894
n10530.out[0] (.names)                                           0.261     6.155
n10539.in[0] (.names)                                            1.014     7.169
n10539.out[0] (.names)                                           0.261     7.430
n10538.in[1] (.names)                                            1.014     8.444
n10538.out[0] (.names)                                           0.261     8.705
n10633.in[1] (.names)                                            1.014     9.719
n10633.out[0] (.names)                                           0.261     9.980
n10613.in[1] (.names)                                            1.014    10.993
n10613.out[0] (.names)                                           0.261    11.254
n10607.in[0] (.names)                                            1.014    12.268
n10607.out[0] (.names)                                           0.261    12.529
n10608.in[0] (.names)                                            1.014    13.543
n10608.out[0] (.names)                                           0.261    13.804
n10610.in[0] (.names)                                            1.014    14.818
n10610.out[0] (.names)                                           0.261    15.079
n2891.in[2] (.names)                                             1.014    16.093
n2891.out[0] (.names)                                            0.261    16.354
n10604.in[0] (.names)                                            1.014    17.367
n10604.out[0] (.names)                                           0.261    17.628
n2690.in[0] (.names)                                             1.014    18.642
n2690.out[0] (.names)                                            0.261    18.903
n10139.in[0] (.names)                                            1.014    19.917
n10139.out[0] (.names)                                           0.261    20.178
n10141.in[0] (.names)                                            1.014    21.192
n10141.out[0] (.names)                                           0.261    21.453
n10142.in[0] (.names)                                            1.014    22.467
n10142.out[0] (.names)                                           0.261    22.728
n10143.in[0] (.names)                                            1.014    23.742
n10143.out[0] (.names)                                           0.261    24.003
n10144.in[0] (.names)                                            1.014    25.016
n10144.out[0] (.names)                                           0.261    25.277
n10145.in[0] (.names)                                            1.014    26.291
n10145.out[0] (.names)                                           0.261    26.552
n10146.in[0] (.names)                                            1.014    27.566
n10146.out[0] (.names)                                           0.261    27.827
n10147.in[0] (.names)                                            1.014    28.841
n10147.out[0] (.names)                                           0.261    29.102
n10162.in[3] (.names)                                            1.014    30.116
n10162.out[0] (.names)                                           0.261    30.377
n10163.in[1] (.names)                                            1.014    31.390
n10163.out[0] (.names)                                           0.261    31.651
n2620.in[1] (.names)                                             1.014    32.665
n2620.out[0] (.names)                                            0.261    32.926
n10086.in[0] (.names)                                            1.014    33.940
n10086.out[0] (.names)                                           0.261    34.201
n10397.in[1] (.names)                                            1.014    35.215
n10397.out[0] (.names)                                           0.261    35.476
n10322.in[0] (.names)                                            1.014    36.490
n10322.out[0] (.names)                                           0.261    36.751
n10324.in[1] (.names)                                            1.014    37.765
n10324.out[0] (.names)                                           0.261    38.026
n10554.in[0] (.names)                                            1.014    39.039
n10554.out[0] (.names)                                           0.261    39.300
n10640.in[3] (.names)                                            1.014    40.314
n10640.out[0] (.names)                                           0.261    40.575
n10641.in[1] (.names)                                            1.014    41.589
n10641.out[0] (.names)                                           0.261    41.850
n10478.in[0] (.names)                                            1.014    42.864
n10478.out[0] (.names)                                           0.261    43.125
n3996.in[1] (.names)                                             1.014    44.139
n3996.out[0] (.names)                                            0.261    44.400
n10590.in[0] (.names)                                            1.014    45.413
n10590.out[0] (.names)                                           0.261    45.674
n10591.in[0] (.names)                                            1.014    46.688
n10591.out[0] (.names)                                           0.261    46.949
n12269.in[0] (.names)                                            1.014    47.963
n12269.out[0] (.names)                                           0.261    48.224
n12286.in[0] (.names)                                            1.014    49.238
n12286.out[0] (.names)                                           0.261    49.499
n10033.in[2] (.names)                                            1.014    50.513
n10033.out[0] (.names)                                           0.261    50.774
n3647.in[0] (.names)                                             1.014    51.787
n3647.out[0] (.names)                                            0.261    52.048
n13210.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13210.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n11194.Q[0] (.latch clocked by pclk)
Endpoint  : n10702.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11194.clk[0] (.latch)                                           1.014     1.014
n11194.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11195.in[0] (.names)                                            1.014     2.070
n11195.out[0] (.names)                                           0.261     2.331
n11337.in[0] (.names)                                            1.014     3.344
n11337.out[0] (.names)                                           0.261     3.605
n11338.in[0] (.names)                                            1.014     4.619
n11338.out[0] (.names)                                           0.261     4.880
n11339.in[0] (.names)                                            1.014     5.894
n11339.out[0] (.names)                                           0.261     6.155
n11341.in[0] (.names)                                            1.014     7.169
n11341.out[0] (.names)                                           0.261     7.430
n3093.in[1] (.names)                                             1.014     8.444
n3093.out[0] (.names)                                            0.261     8.705
n11010.in[0] (.names)                                            1.014     9.719
n11010.out[0] (.names)                                           0.261     9.980
n11239.in[1] (.names)                                            1.014    10.993
n11239.out[0] (.names)                                           0.261    11.254
n11240.in[0] (.names)                                            1.014    12.268
n11240.out[0] (.names)                                           0.261    12.529
n11247.in[1] (.names)                                            1.014    13.543
n11247.out[0] (.names)                                           0.261    13.804
n11265.in[2] (.names)                                            1.014    14.818
n11265.out[0] (.names)                                           0.261    15.079
n11266.in[0] (.names)                                            1.014    16.093
n11266.out[0] (.names)                                           0.261    16.354
n11267.in[0] (.names)                                            1.014    17.367
n11267.out[0] (.names)                                           0.261    17.628
n11252.in[0] (.names)                                            1.014    18.642
n11252.out[0] (.names)                                           0.261    18.903
n3085.in[0] (.names)                                             1.014    19.917
n3085.out[0] (.names)                                            0.261    20.178
n11465.in[3] (.names)                                            1.014    21.192
n11465.out[0] (.names)                                           0.261    21.453
n11565.in[0] (.names)                                            1.014    22.467
n11565.out[0] (.names)                                           0.261    22.728
n11566.in[2] (.names)                                            1.014    23.742
n11566.out[0] (.names)                                           0.261    24.003
n11567.in[1] (.names)                                            1.014    25.016
n11567.out[0] (.names)                                           0.261    25.277
n11568.in[0] (.names)                                            1.014    26.291
n11568.out[0] (.names)                                           0.261    26.552
n11561.in[0] (.names)                                            1.014    27.566
n11561.out[0] (.names)                                           0.261    27.827
n10584.in[0] (.names)                                            1.014    28.841
n10584.out[0] (.names)                                           0.261    29.102
n12638.in[0] (.names)                                            1.014    30.116
n12638.out[0] (.names)                                           0.261    30.377
n12640.in[1] (.names)                                            1.014    31.390
n12640.out[0] (.names)                                           0.261    31.651
n12587.in[0] (.names)                                            1.014    32.665
n12587.out[0] (.names)                                           0.261    32.926
n12641.in[0] (.names)                                            1.014    33.940
n12641.out[0] (.names)                                           0.261    34.201
n12643.in[0] (.names)                                            1.014    35.215
n12643.out[0] (.names)                                           0.261    35.476
n12627.in[0] (.names)                                            1.014    36.490
n12627.out[0] (.names)                                           0.261    36.751
n12894.in[2] (.names)                                            1.014    37.765
n12894.out[0] (.names)                                           0.261    38.026
n12896.in[2] (.names)                                            1.014    39.039
n12896.out[0] (.names)                                           0.261    39.300
n12898.in[1] (.names)                                            1.014    40.314
n12898.out[0] (.names)                                           0.261    40.575
n12899.in[0] (.names)                                            1.014    41.589
n12899.out[0] (.names)                                           0.261    41.850
n12903.in[0] (.names)                                            1.014    42.864
n12903.out[0] (.names)                                           0.261    43.125
n12905.in[1] (.names)                                            1.014    44.139
n12905.out[0] (.names)                                           0.261    44.400
n12567.in[2] (.names)                                            1.014    45.413
n12567.out[0] (.names)                                           0.261    45.674
n13208.in[2] (.names)                                            1.014    46.688
n13208.out[0] (.names)                                           0.261    46.949
n13209.in[1] (.names)                                            1.014    47.963
n13209.out[0] (.names)                                           0.261    48.224
n10720.in[0] (.names)                                            1.014    49.238
n10720.out[0] (.names)                                           0.261    49.499
n10066.in[1] (.names)                                            1.014    50.513
n10066.out[0] (.names)                                           0.261    50.774
n10701.in[0] (.names)                                            1.014    51.787
n10701.out[0] (.names)                                           0.261    52.048
n10702.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10702.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n10617.Q[0] (.latch clocked by pclk)
Endpoint  : n12368.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10617.clk[0] (.latch)                                           1.014     1.014
n10617.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2871.in[0] (.names)                                             1.014     2.070
n2871.out[0] (.names)                                            0.261     2.331
n10540.in[0] (.names)                                            1.014     3.344
n10540.out[0] (.names)                                           0.261     3.605
n10543.in[0] (.names)                                            1.014     4.619
n10543.out[0] (.names)                                           0.261     4.880
n10530.in[0] (.names)                                            1.014     5.894
n10530.out[0] (.names)                                           0.261     6.155
n10539.in[0] (.names)                                            1.014     7.169
n10539.out[0] (.names)                                           0.261     7.430
n10538.in[1] (.names)                                            1.014     8.444
n10538.out[0] (.names)                                           0.261     8.705
n10633.in[1] (.names)                                            1.014     9.719
n10633.out[0] (.names)                                           0.261     9.980
n10613.in[1] (.names)                                            1.014    10.993
n10613.out[0] (.names)                                           0.261    11.254
n10607.in[0] (.names)                                            1.014    12.268
n10607.out[0] (.names)                                           0.261    12.529
n10608.in[0] (.names)                                            1.014    13.543
n10608.out[0] (.names)                                           0.261    13.804
n10610.in[0] (.names)                                            1.014    14.818
n10610.out[0] (.names)                                           0.261    15.079
n2891.in[2] (.names)                                             1.014    16.093
n2891.out[0] (.names)                                            0.261    16.354
n10604.in[0] (.names)                                            1.014    17.367
n10604.out[0] (.names)                                           0.261    17.628
n2690.in[0] (.names)                                             1.014    18.642
n2690.out[0] (.names)                                            0.261    18.903
n10139.in[0] (.names)                                            1.014    19.917
n10139.out[0] (.names)                                           0.261    20.178
n10141.in[0] (.names)                                            1.014    21.192
n10141.out[0] (.names)                                           0.261    21.453
n10142.in[0] (.names)                                            1.014    22.467
n10142.out[0] (.names)                                           0.261    22.728
n10143.in[0] (.names)                                            1.014    23.742
n10143.out[0] (.names)                                           0.261    24.003
n10144.in[0] (.names)                                            1.014    25.016
n10144.out[0] (.names)                                           0.261    25.277
n10145.in[0] (.names)                                            1.014    26.291
n10145.out[0] (.names)                                           0.261    26.552
n10146.in[0] (.names)                                            1.014    27.566
n10146.out[0] (.names)                                           0.261    27.827
n10147.in[0] (.names)                                            1.014    28.841
n10147.out[0] (.names)                                           0.261    29.102
n10162.in[3] (.names)                                            1.014    30.116
n10162.out[0] (.names)                                           0.261    30.377
n10163.in[1] (.names)                                            1.014    31.390
n10163.out[0] (.names)                                           0.261    31.651
n2620.in[1] (.names)                                             1.014    32.665
n2620.out[0] (.names)                                            0.261    32.926
n10086.in[0] (.names)                                            1.014    33.940
n10086.out[0] (.names)                                           0.261    34.201
n10397.in[1] (.names)                                            1.014    35.215
n10397.out[0] (.names)                                           0.261    35.476
n10322.in[0] (.names)                                            1.014    36.490
n10322.out[0] (.names)                                           0.261    36.751
n10324.in[1] (.names)                                            1.014    37.765
n10324.out[0] (.names)                                           0.261    38.026
n10554.in[0] (.names)                                            1.014    39.039
n10554.out[0] (.names)                                           0.261    39.300
n10640.in[3] (.names)                                            1.014    40.314
n10640.out[0] (.names)                                           0.261    40.575
n10641.in[1] (.names)                                            1.014    41.589
n10641.out[0] (.names)                                           0.261    41.850
n10478.in[0] (.names)                                            1.014    42.864
n10478.out[0] (.names)                                           0.261    43.125
n3996.in[1] (.names)                                             1.014    44.139
n3996.out[0] (.names)                                            0.261    44.400
n10590.in[0] (.names)                                            1.014    45.413
n10590.out[0] (.names)                                           0.261    45.674
n10076.in[1] (.names)                                            1.014    46.688
n10076.out[0] (.names)                                           0.261    46.949
n10459.in[2] (.names)                                            1.014    47.963
n10459.out[0] (.names)                                           0.261    48.224
n10475.in[3] (.names)                                            1.014    49.238
n10475.out[0] (.names)                                           0.261    49.499
n12370.in[2] (.names)                                            1.014    50.513
n12370.out[0] (.names)                                           0.261    50.774
n12342.in[1] (.names)                                            1.014    51.787
n12342.out[0] (.names)                                           0.261    52.048
n12368.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12368.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n10617.Q[0] (.latch clocked by pclk)
Endpoint  : n12350.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10617.clk[0] (.latch)                                           1.014     1.014
n10617.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2871.in[0] (.names)                                             1.014     2.070
n2871.out[0] (.names)                                            0.261     2.331
n10540.in[0] (.names)                                            1.014     3.344
n10540.out[0] (.names)                                           0.261     3.605
n10543.in[0] (.names)                                            1.014     4.619
n10543.out[0] (.names)                                           0.261     4.880
n10530.in[0] (.names)                                            1.014     5.894
n10530.out[0] (.names)                                           0.261     6.155
n10539.in[0] (.names)                                            1.014     7.169
n10539.out[0] (.names)                                           0.261     7.430
n10538.in[1] (.names)                                            1.014     8.444
n10538.out[0] (.names)                                           0.261     8.705
n10633.in[1] (.names)                                            1.014     9.719
n10633.out[0] (.names)                                           0.261     9.980
n10613.in[1] (.names)                                            1.014    10.993
n10613.out[0] (.names)                                           0.261    11.254
n10607.in[0] (.names)                                            1.014    12.268
n10607.out[0] (.names)                                           0.261    12.529
n10608.in[0] (.names)                                            1.014    13.543
n10608.out[0] (.names)                                           0.261    13.804
n10610.in[0] (.names)                                            1.014    14.818
n10610.out[0] (.names)                                           0.261    15.079
n2891.in[2] (.names)                                             1.014    16.093
n2891.out[0] (.names)                                            0.261    16.354
n10604.in[0] (.names)                                            1.014    17.367
n10604.out[0] (.names)                                           0.261    17.628
n2690.in[0] (.names)                                             1.014    18.642
n2690.out[0] (.names)                                            0.261    18.903
n10139.in[0] (.names)                                            1.014    19.917
n10139.out[0] (.names)                                           0.261    20.178
n10141.in[0] (.names)                                            1.014    21.192
n10141.out[0] (.names)                                           0.261    21.453
n10142.in[0] (.names)                                            1.014    22.467
n10142.out[0] (.names)                                           0.261    22.728
n10143.in[0] (.names)                                            1.014    23.742
n10143.out[0] (.names)                                           0.261    24.003
n10144.in[0] (.names)                                            1.014    25.016
n10144.out[0] (.names)                                           0.261    25.277
n10145.in[0] (.names)                                            1.014    26.291
n10145.out[0] (.names)                                           0.261    26.552
n10146.in[0] (.names)                                            1.014    27.566
n10146.out[0] (.names)                                           0.261    27.827
n10147.in[0] (.names)                                            1.014    28.841
n10147.out[0] (.names)                                           0.261    29.102
n10162.in[3] (.names)                                            1.014    30.116
n10162.out[0] (.names)                                           0.261    30.377
n10163.in[1] (.names)                                            1.014    31.390
n10163.out[0] (.names)                                           0.261    31.651
n2620.in[1] (.names)                                             1.014    32.665
n2620.out[0] (.names)                                            0.261    32.926
n10086.in[0] (.names)                                            1.014    33.940
n10086.out[0] (.names)                                           0.261    34.201
n10397.in[1] (.names)                                            1.014    35.215
n10397.out[0] (.names)                                           0.261    35.476
n10322.in[0] (.names)                                            1.014    36.490
n10322.out[0] (.names)                                           0.261    36.751
n10324.in[1] (.names)                                            1.014    37.765
n10324.out[0] (.names)                                           0.261    38.026
n10554.in[0] (.names)                                            1.014    39.039
n10554.out[0] (.names)                                           0.261    39.300
n10640.in[3] (.names)                                            1.014    40.314
n10640.out[0] (.names)                                           0.261    40.575
n10641.in[1] (.names)                                            1.014    41.589
n10641.out[0] (.names)                                           0.261    41.850
n10478.in[0] (.names)                                            1.014    42.864
n10478.out[0] (.names)                                           0.261    43.125
n3996.in[1] (.names)                                             1.014    44.139
n3996.out[0] (.names)                                            0.261    44.400
n10590.in[0] (.names)                                            1.014    45.413
n10590.out[0] (.names)                                           0.261    45.674
n10076.in[1] (.names)                                            1.014    46.688
n10076.out[0] (.names)                                           0.261    46.949
n10459.in[2] (.names)                                            1.014    47.963
n10459.out[0] (.names)                                           0.261    48.224
n10475.in[3] (.names)                                            1.014    49.238
n10475.out[0] (.names)                                           0.261    49.499
n12370.in[2] (.names)                                            1.014    50.513
n12370.out[0] (.names)                                           0.261    50.774
n12349.in[1] (.names)                                            1.014    51.787
n12349.out[0] (.names)                                           0.261    52.048
n12350.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12350.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n14554.Q[0] (.latch clocked by pclk)
Endpoint  : n11870.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14554.clk[0] (.latch)                                           1.014     1.014
n14554.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15528.in[0] (.names)                                            1.014     2.070
n15528.out[0] (.names)                                           0.261     2.331
n15529.in[0] (.names)                                            1.014     3.344
n15529.out[0] (.names)                                           0.261     3.605
n15515.in[0] (.names)                                            1.014     4.619
n15515.out[0] (.names)                                           0.261     4.880
n15531.in[0] (.names)                                            1.014     5.894
n15531.out[0] (.names)                                           0.261     6.155
n3470.in[0] (.names)                                             1.014     7.169
n3470.out[0] (.names)                                            0.261     7.430
n15361.in[0] (.names)                                            1.014     8.444
n15361.out[0] (.names)                                           0.261     8.705
n15365.in[0] (.names)                                            1.014     9.719
n15365.out[0] (.names)                                           0.261     9.980
n15366.in[1] (.names)                                            1.014    10.993
n15366.out[0] (.names)                                           0.261    11.254
n14964.in[1] (.names)                                            1.014    12.268
n14964.out[0] (.names)                                           0.261    12.529
n14965.in[0] (.names)                                            1.014    13.543
n14965.out[0] (.names)                                           0.261    13.804
n14966.in[0] (.names)                                            1.014    14.818
n14966.out[0] (.names)                                           0.261    15.079
n14778.in[0] (.names)                                            1.014    16.093
n14778.out[0] (.names)                                           0.261    16.354
n14781.in[0] (.names)                                            1.014    17.367
n14781.out[0] (.names)                                           0.261    17.628
n3524.in[2] (.names)                                             1.014    18.642
n3524.out[0] (.names)                                            0.261    18.903
n14803.in[0] (.names)                                            1.014    19.917
n14803.out[0] (.names)                                           0.261    20.178
n14843.in[2] (.names)                                            1.014    21.192
n14843.out[0] (.names)                                           0.261    21.453
n14857.in[2] (.names)                                            1.014    22.467
n14857.out[0] (.names)                                           0.261    22.728
n14871.in[0] (.names)                                            1.014    23.742
n14871.out[0] (.names)                                           0.261    24.003
n14877.in[1] (.names)                                            1.014    25.016
n14877.out[0] (.names)                                           0.261    25.277
n14782.in[1] (.names)                                            1.014    26.291
n14782.out[0] (.names)                                           0.261    26.552
n14776.in[0] (.names)                                            1.014    27.566
n14776.out[0] (.names)                                           0.261    27.827
n14784.in[1] (.names)                                            1.014    28.841
n14784.out[0] (.names)                                           0.261    29.102
n16164.in[2] (.names)                                            1.014    30.116
n16164.out[0] (.names)                                           0.261    30.377
n14527.in[3] (.names)                                            1.014    31.390
n14527.out[0] (.names)                                           0.261    31.651
n16118.in[0] (.names)                                            1.014    32.665
n16118.out[0] (.names)                                           0.261    32.926
n16165.in[1] (.names)                                            1.014    33.940
n16165.out[0] (.names)                                           0.261    34.201
n16167.in[0] (.names)                                            1.014    35.215
n16167.out[0] (.names)                                           0.261    35.476
n16168.in[0] (.names)                                            1.014    36.490
n16168.out[0] (.names)                                           0.261    36.751
n16171.in[0] (.names)                                            1.014    37.765
n16171.out[0] (.names)                                           0.261    38.026
n3156.in[2] (.names)                                             1.014    39.039
n3156.out[0] (.names)                                            0.261    39.300
n16159.in[1] (.names)                                            1.014    40.314
n16159.out[0] (.names)                                           0.261    40.575
n3240.in[2] (.names)                                             1.014    41.589
n3240.out[0] (.names)                                            0.261    41.850
n12733.in[1] (.names)                                            1.014    42.864
n12733.out[0] (.names)                                           0.261    43.125
n12833.in[0] (.names)                                            1.014    44.139
n12833.out[0] (.names)                                           0.261    44.400
n12820.in[1] (.names)                                            1.014    45.413
n12820.out[0] (.names)                                           0.261    45.674
n10676.in[1] (.names)                                            1.014    46.688
n10676.out[0] (.names)                                           0.261    46.949
n4702.in[0] (.names)                                             1.014    47.963
n4702.out[0] (.names)                                            0.261    48.224
n12821.in[0] (.names)                                            1.014    49.238
n12821.out[0] (.names)                                           0.261    49.499
n12825.in[0] (.names)                                            1.014    50.513
n12825.out[0] (.names)                                           0.261    50.774
n12348.in[0] (.names)                                            1.014    51.787
n12348.out[0] (.names)                                           0.261    52.048
n11870.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11870.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n14554.Q[0] (.latch clocked by pclk)
Endpoint  : n3041.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14554.clk[0] (.latch)                                           1.014     1.014
n14554.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15528.in[0] (.names)                                            1.014     2.070
n15528.out[0] (.names)                                           0.261     2.331
n15529.in[0] (.names)                                            1.014     3.344
n15529.out[0] (.names)                                           0.261     3.605
n15515.in[0] (.names)                                            1.014     4.619
n15515.out[0] (.names)                                           0.261     4.880
n15531.in[0] (.names)                                            1.014     5.894
n15531.out[0] (.names)                                           0.261     6.155
n3470.in[0] (.names)                                             1.014     7.169
n3470.out[0] (.names)                                            0.261     7.430
n15361.in[0] (.names)                                            1.014     8.444
n15361.out[0] (.names)                                           0.261     8.705
n15365.in[0] (.names)                                            1.014     9.719
n15365.out[0] (.names)                                           0.261     9.980
n15366.in[1] (.names)                                            1.014    10.993
n15366.out[0] (.names)                                           0.261    11.254
n14964.in[1] (.names)                                            1.014    12.268
n14964.out[0] (.names)                                           0.261    12.529
n14965.in[0] (.names)                                            1.014    13.543
n14965.out[0] (.names)                                           0.261    13.804
n14966.in[0] (.names)                                            1.014    14.818
n14966.out[0] (.names)                                           0.261    15.079
n14778.in[0] (.names)                                            1.014    16.093
n14778.out[0] (.names)                                           0.261    16.354
n14781.in[0] (.names)                                            1.014    17.367
n14781.out[0] (.names)                                           0.261    17.628
n3524.in[2] (.names)                                             1.014    18.642
n3524.out[0] (.names)                                            0.261    18.903
n14803.in[0] (.names)                                            1.014    19.917
n14803.out[0] (.names)                                           0.261    20.178
n14843.in[2] (.names)                                            1.014    21.192
n14843.out[0] (.names)                                           0.261    21.453
n14857.in[2] (.names)                                            1.014    22.467
n14857.out[0] (.names)                                           0.261    22.728
n14871.in[0] (.names)                                            1.014    23.742
n14871.out[0] (.names)                                           0.261    24.003
n14877.in[1] (.names)                                            1.014    25.016
n14877.out[0] (.names)                                           0.261    25.277
n14782.in[1] (.names)                                            1.014    26.291
n14782.out[0] (.names)                                           0.261    26.552
n14776.in[0] (.names)                                            1.014    27.566
n14776.out[0] (.names)                                           0.261    27.827
n14784.in[1] (.names)                                            1.014    28.841
n14784.out[0] (.names)                                           0.261    29.102
n16164.in[2] (.names)                                            1.014    30.116
n16164.out[0] (.names)                                           0.261    30.377
n14527.in[3] (.names)                                            1.014    31.390
n14527.out[0] (.names)                                           0.261    31.651
n16118.in[0] (.names)                                            1.014    32.665
n16118.out[0] (.names)                                           0.261    32.926
n16165.in[1] (.names)                                            1.014    33.940
n16165.out[0] (.names)                                           0.261    34.201
n16167.in[0] (.names)                                            1.014    35.215
n16167.out[0] (.names)                                           0.261    35.476
n16168.in[0] (.names)                                            1.014    36.490
n16168.out[0] (.names)                                           0.261    36.751
n16171.in[0] (.names)                                            1.014    37.765
n16171.out[0] (.names)                                           0.261    38.026
n3156.in[2] (.names)                                             1.014    39.039
n3156.out[0] (.names)                                            0.261    39.300
n16159.in[1] (.names)                                            1.014    40.314
n16159.out[0] (.names)                                           0.261    40.575
n3240.in[2] (.names)                                             1.014    41.589
n3240.out[0] (.names)                                            0.261    41.850
n12733.in[1] (.names)                                            1.014    42.864
n12733.out[0] (.names)                                           0.261    43.125
n12833.in[0] (.names)                                            1.014    44.139
n12833.out[0] (.names)                                           0.261    44.400
n12820.in[1] (.names)                                            1.014    45.413
n12820.out[0] (.names)                                           0.261    45.674
n10676.in[1] (.names)                                            1.014    46.688
n10676.out[0] (.names)                                           0.261    46.949
n4702.in[0] (.names)                                             1.014    47.963
n4702.out[0] (.names)                                            0.261    48.224
n12821.in[0] (.names)                                            1.014    49.238
n12821.out[0] (.names)                                           0.261    49.499
n12825.in[0] (.names)                                            1.014    50.513
n12825.out[0] (.names)                                           0.261    50.774
n11689.in[0] (.names)                                            1.014    51.787
n11689.out[0] (.names)                                           0.261    52.048
n3041.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3041.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n14554.Q[0] (.latch clocked by pclk)
Endpoint  : n12826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14554.clk[0] (.latch)                                           1.014     1.014
n14554.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15528.in[0] (.names)                                            1.014     2.070
n15528.out[0] (.names)                                           0.261     2.331
n15529.in[0] (.names)                                            1.014     3.344
n15529.out[0] (.names)                                           0.261     3.605
n15515.in[0] (.names)                                            1.014     4.619
n15515.out[0] (.names)                                           0.261     4.880
n15531.in[0] (.names)                                            1.014     5.894
n15531.out[0] (.names)                                           0.261     6.155
n3470.in[0] (.names)                                             1.014     7.169
n3470.out[0] (.names)                                            0.261     7.430
n15361.in[0] (.names)                                            1.014     8.444
n15361.out[0] (.names)                                           0.261     8.705
n15365.in[0] (.names)                                            1.014     9.719
n15365.out[0] (.names)                                           0.261     9.980
n15366.in[1] (.names)                                            1.014    10.993
n15366.out[0] (.names)                                           0.261    11.254
n14964.in[1] (.names)                                            1.014    12.268
n14964.out[0] (.names)                                           0.261    12.529
n14965.in[0] (.names)                                            1.014    13.543
n14965.out[0] (.names)                                           0.261    13.804
n14966.in[0] (.names)                                            1.014    14.818
n14966.out[0] (.names)                                           0.261    15.079
n14778.in[0] (.names)                                            1.014    16.093
n14778.out[0] (.names)                                           0.261    16.354
n14781.in[0] (.names)                                            1.014    17.367
n14781.out[0] (.names)                                           0.261    17.628
n3524.in[2] (.names)                                             1.014    18.642
n3524.out[0] (.names)                                            0.261    18.903
n14803.in[0] (.names)                                            1.014    19.917
n14803.out[0] (.names)                                           0.261    20.178
n14843.in[2] (.names)                                            1.014    21.192
n14843.out[0] (.names)                                           0.261    21.453
n14857.in[2] (.names)                                            1.014    22.467
n14857.out[0] (.names)                                           0.261    22.728
n14871.in[0] (.names)                                            1.014    23.742
n14871.out[0] (.names)                                           0.261    24.003
n14877.in[1] (.names)                                            1.014    25.016
n14877.out[0] (.names)                                           0.261    25.277
n14782.in[1] (.names)                                            1.014    26.291
n14782.out[0] (.names)                                           0.261    26.552
n14776.in[0] (.names)                                            1.014    27.566
n14776.out[0] (.names)                                           0.261    27.827
n14784.in[1] (.names)                                            1.014    28.841
n14784.out[0] (.names)                                           0.261    29.102
n16164.in[2] (.names)                                            1.014    30.116
n16164.out[0] (.names)                                           0.261    30.377
n14527.in[3] (.names)                                            1.014    31.390
n14527.out[0] (.names)                                           0.261    31.651
n16118.in[0] (.names)                                            1.014    32.665
n16118.out[0] (.names)                                           0.261    32.926
n16165.in[1] (.names)                                            1.014    33.940
n16165.out[0] (.names)                                           0.261    34.201
n16167.in[0] (.names)                                            1.014    35.215
n16167.out[0] (.names)                                           0.261    35.476
n16168.in[0] (.names)                                            1.014    36.490
n16168.out[0] (.names)                                           0.261    36.751
n16171.in[0] (.names)                                            1.014    37.765
n16171.out[0] (.names)                                           0.261    38.026
n3156.in[2] (.names)                                             1.014    39.039
n3156.out[0] (.names)                                            0.261    39.300
n16159.in[1] (.names)                                            1.014    40.314
n16159.out[0] (.names)                                           0.261    40.575
n3240.in[2] (.names)                                             1.014    41.589
n3240.out[0] (.names)                                            0.261    41.850
n12733.in[1] (.names)                                            1.014    42.864
n12733.out[0] (.names)                                           0.261    43.125
n12833.in[0] (.names)                                            1.014    44.139
n12833.out[0] (.names)                                           0.261    44.400
n12820.in[1] (.names)                                            1.014    45.413
n12820.out[0] (.names)                                           0.261    45.674
n10676.in[1] (.names)                                            1.014    46.688
n10676.out[0] (.names)                                           0.261    46.949
n4702.in[0] (.names)                                             1.014    47.963
n4702.out[0] (.names)                                            0.261    48.224
n12821.in[0] (.names)                                            1.014    49.238
n12821.out[0] (.names)                                           0.261    49.499
n12825.in[0] (.names)                                            1.014    50.513
n12825.out[0] (.names)                                           0.261    50.774
n11689.in[0] (.names)                                            1.014    51.787
n11689.out[0] (.names)                                           0.261    52.048
n12826.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12826.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n14554.Q[0] (.latch clocked by pclk)
Endpoint  : n14035.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14554.clk[0] (.latch)                                           1.014     1.014
n14554.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15528.in[0] (.names)                                            1.014     2.070
n15528.out[0] (.names)                                           0.261     2.331
n15529.in[0] (.names)                                            1.014     3.344
n15529.out[0] (.names)                                           0.261     3.605
n15515.in[0] (.names)                                            1.014     4.619
n15515.out[0] (.names)                                           0.261     4.880
n15531.in[0] (.names)                                            1.014     5.894
n15531.out[0] (.names)                                           0.261     6.155
n3470.in[0] (.names)                                             1.014     7.169
n3470.out[0] (.names)                                            0.261     7.430
n15361.in[0] (.names)                                            1.014     8.444
n15361.out[0] (.names)                                           0.261     8.705
n15365.in[0] (.names)                                            1.014     9.719
n15365.out[0] (.names)                                           0.261     9.980
n15366.in[1] (.names)                                            1.014    10.993
n15366.out[0] (.names)                                           0.261    11.254
n14964.in[1] (.names)                                            1.014    12.268
n14964.out[0] (.names)                                           0.261    12.529
n14965.in[0] (.names)                                            1.014    13.543
n14965.out[0] (.names)                                           0.261    13.804
n14966.in[0] (.names)                                            1.014    14.818
n14966.out[0] (.names)                                           0.261    15.079
n14778.in[0] (.names)                                            1.014    16.093
n14778.out[0] (.names)                                           0.261    16.354
n14781.in[0] (.names)                                            1.014    17.367
n14781.out[0] (.names)                                           0.261    17.628
n3524.in[2] (.names)                                             1.014    18.642
n3524.out[0] (.names)                                            0.261    18.903
n14803.in[0] (.names)                                            1.014    19.917
n14803.out[0] (.names)                                           0.261    20.178
n14843.in[2] (.names)                                            1.014    21.192
n14843.out[0] (.names)                                           0.261    21.453
n14857.in[2] (.names)                                            1.014    22.467
n14857.out[0] (.names)                                           0.261    22.728
n14871.in[0] (.names)                                            1.014    23.742
n14871.out[0] (.names)                                           0.261    24.003
n14877.in[1] (.names)                                            1.014    25.016
n14877.out[0] (.names)                                           0.261    25.277
n14782.in[1] (.names)                                            1.014    26.291
n14782.out[0] (.names)                                           0.261    26.552
n14776.in[0] (.names)                                            1.014    27.566
n14776.out[0] (.names)                                           0.261    27.827
n14784.in[1] (.names)                                            1.014    28.841
n14784.out[0] (.names)                                           0.261    29.102
n16164.in[2] (.names)                                            1.014    30.116
n16164.out[0] (.names)                                           0.261    30.377
n14527.in[3] (.names)                                            1.014    31.390
n14527.out[0] (.names)                                           0.261    31.651
n16118.in[0] (.names)                                            1.014    32.665
n16118.out[0] (.names)                                           0.261    32.926
n16165.in[1] (.names)                                            1.014    33.940
n16165.out[0] (.names)                                           0.261    34.201
n16167.in[0] (.names)                                            1.014    35.215
n16167.out[0] (.names)                                           0.261    35.476
n16168.in[0] (.names)                                            1.014    36.490
n16168.out[0] (.names)                                           0.261    36.751
n16171.in[0] (.names)                                            1.014    37.765
n16171.out[0] (.names)                                           0.261    38.026
n3156.in[2] (.names)                                             1.014    39.039
n3156.out[0] (.names)                                            0.261    39.300
n16159.in[1] (.names)                                            1.014    40.314
n16159.out[0] (.names)                                           0.261    40.575
n3240.in[2] (.names)                                             1.014    41.589
n3240.out[0] (.names)                                            0.261    41.850
n3808.in[3] (.names)                                             1.014    42.864
n3808.out[0] (.names)                                            0.261    43.125
n14043.in[0] (.names)                                            1.014    44.139
n14043.out[0] (.names)                                           0.261    44.400
n16162.in[0] (.names)                                            1.014    45.413
n16162.out[0] (.names)                                           0.261    45.674
n14117.in[0] (.names)                                            1.014    46.688
n14117.out[0] (.names)                                           0.261    46.949
n16163.in[0] (.names)                                            1.014    47.963
n16163.out[0] (.names)                                           0.261    48.224
n16071.in[0] (.names)                                            1.014    49.238
n16071.out[0] (.names)                                           0.261    49.499
n16173.in[0] (.names)                                            1.014    50.513
n16173.out[0] (.names)                                           0.261    50.774
n14034.in[0] (.names)                                            1.014    51.787
n14034.out[0] (.names)                                           0.261    52.048
n14035.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14035.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n14554.Q[0] (.latch clocked by pclk)
Endpoint  : n16003.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14554.clk[0] (.latch)                                           1.014     1.014
n14554.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15528.in[0] (.names)                                            1.014     2.070
n15528.out[0] (.names)                                           0.261     2.331
n15529.in[0] (.names)                                            1.014     3.344
n15529.out[0] (.names)                                           0.261     3.605
n15515.in[0] (.names)                                            1.014     4.619
n15515.out[0] (.names)                                           0.261     4.880
n15531.in[0] (.names)                                            1.014     5.894
n15531.out[0] (.names)                                           0.261     6.155
n3470.in[0] (.names)                                             1.014     7.169
n3470.out[0] (.names)                                            0.261     7.430
n15361.in[0] (.names)                                            1.014     8.444
n15361.out[0] (.names)                                           0.261     8.705
n15365.in[0] (.names)                                            1.014     9.719
n15365.out[0] (.names)                                           0.261     9.980
n15366.in[1] (.names)                                            1.014    10.993
n15366.out[0] (.names)                                           0.261    11.254
n14964.in[1] (.names)                                            1.014    12.268
n14964.out[0] (.names)                                           0.261    12.529
n14965.in[0] (.names)                                            1.014    13.543
n14965.out[0] (.names)                                           0.261    13.804
n14966.in[0] (.names)                                            1.014    14.818
n14966.out[0] (.names)                                           0.261    15.079
n14778.in[0] (.names)                                            1.014    16.093
n14778.out[0] (.names)                                           0.261    16.354
n14781.in[0] (.names)                                            1.014    17.367
n14781.out[0] (.names)                                           0.261    17.628
n3524.in[2] (.names)                                             1.014    18.642
n3524.out[0] (.names)                                            0.261    18.903
n14803.in[0] (.names)                                            1.014    19.917
n14803.out[0] (.names)                                           0.261    20.178
n14843.in[2] (.names)                                            1.014    21.192
n14843.out[0] (.names)                                           0.261    21.453
n14857.in[2] (.names)                                            1.014    22.467
n14857.out[0] (.names)                                           0.261    22.728
n14871.in[0] (.names)                                            1.014    23.742
n14871.out[0] (.names)                                           0.261    24.003
n14877.in[1] (.names)                                            1.014    25.016
n14877.out[0] (.names)                                           0.261    25.277
n14782.in[1] (.names)                                            1.014    26.291
n14782.out[0] (.names)                                           0.261    26.552
n14776.in[0] (.names)                                            1.014    27.566
n14776.out[0] (.names)                                           0.261    27.827
n14784.in[1] (.names)                                            1.014    28.841
n14784.out[0] (.names)                                           0.261    29.102
n16164.in[2] (.names)                                            1.014    30.116
n16164.out[0] (.names)                                           0.261    30.377
n14527.in[3] (.names)                                            1.014    31.390
n14527.out[0] (.names)                                           0.261    31.651
n16118.in[0] (.names)                                            1.014    32.665
n16118.out[0] (.names)                                           0.261    32.926
n16165.in[1] (.names)                                            1.014    33.940
n16165.out[0] (.names)                                           0.261    34.201
n16167.in[0] (.names)                                            1.014    35.215
n16167.out[0] (.names)                                           0.261    35.476
n16168.in[0] (.names)                                            1.014    36.490
n16168.out[0] (.names)                                           0.261    36.751
n16171.in[0] (.names)                                            1.014    37.765
n16171.out[0] (.names)                                           0.261    38.026
n3156.in[2] (.names)                                             1.014    39.039
n3156.out[0] (.names)                                            0.261    39.300
n16159.in[1] (.names)                                            1.014    40.314
n16159.out[0] (.names)                                           0.261    40.575
n3240.in[2] (.names)                                             1.014    41.589
n3240.out[0] (.names)                                            0.261    41.850
n3808.in[3] (.names)                                             1.014    42.864
n3808.out[0] (.names)                                            0.261    43.125
n14043.in[0] (.names)                                            1.014    44.139
n14043.out[0] (.names)                                           0.261    44.400
n16162.in[0] (.names)                                            1.014    45.413
n16162.out[0] (.names)                                           0.261    45.674
n14117.in[0] (.names)                                            1.014    46.688
n14117.out[0] (.names)                                           0.261    46.949
n16163.in[0] (.names)                                            1.014    47.963
n16163.out[0] (.names)                                           0.261    48.224
n16071.in[0] (.names)                                            1.014    49.238
n16071.out[0] (.names)                                           0.261    49.499
n16173.in[0] (.names)                                            1.014    50.513
n16173.out[0] (.names)                                           0.261    50.774
n16002.in[1] (.names)                                            1.014    51.787
n16002.out[0] (.names)                                           0.261    52.048
n16003.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16003.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n14554.Q[0] (.latch clocked by pclk)
Endpoint  : n14541.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14554.clk[0] (.latch)                                           1.014     1.014
n14554.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15528.in[0] (.names)                                            1.014     2.070
n15528.out[0] (.names)                                           0.261     2.331
n15529.in[0] (.names)                                            1.014     3.344
n15529.out[0] (.names)                                           0.261     3.605
n15515.in[0] (.names)                                            1.014     4.619
n15515.out[0] (.names)                                           0.261     4.880
n15531.in[0] (.names)                                            1.014     5.894
n15531.out[0] (.names)                                           0.261     6.155
n3470.in[0] (.names)                                             1.014     7.169
n3470.out[0] (.names)                                            0.261     7.430
n15361.in[0] (.names)                                            1.014     8.444
n15361.out[0] (.names)                                           0.261     8.705
n15365.in[0] (.names)                                            1.014     9.719
n15365.out[0] (.names)                                           0.261     9.980
n15366.in[1] (.names)                                            1.014    10.993
n15366.out[0] (.names)                                           0.261    11.254
n14964.in[1] (.names)                                            1.014    12.268
n14964.out[0] (.names)                                           0.261    12.529
n14965.in[0] (.names)                                            1.014    13.543
n14965.out[0] (.names)                                           0.261    13.804
n14966.in[0] (.names)                                            1.014    14.818
n14966.out[0] (.names)                                           0.261    15.079
n14778.in[0] (.names)                                            1.014    16.093
n14778.out[0] (.names)                                           0.261    16.354
n14781.in[0] (.names)                                            1.014    17.367
n14781.out[0] (.names)                                           0.261    17.628
n3524.in[2] (.names)                                             1.014    18.642
n3524.out[0] (.names)                                            0.261    18.903
n14803.in[0] (.names)                                            1.014    19.917
n14803.out[0] (.names)                                           0.261    20.178
n14843.in[2] (.names)                                            1.014    21.192
n14843.out[0] (.names)                                           0.261    21.453
n14857.in[2] (.names)                                            1.014    22.467
n14857.out[0] (.names)                                           0.261    22.728
n14871.in[0] (.names)                                            1.014    23.742
n14871.out[0] (.names)                                           0.261    24.003
n14877.in[1] (.names)                                            1.014    25.016
n14877.out[0] (.names)                                           0.261    25.277
n14782.in[1] (.names)                                            1.014    26.291
n14782.out[0] (.names)                                           0.261    26.552
n14879.in[0] (.names)                                            1.014    27.566
n14879.out[0] (.names)                                           0.261    27.827
n14880.in[0] (.names)                                            1.014    28.841
n14880.out[0] (.names)                                           0.261    29.102
n14881.in[1] (.names)                                            1.014    30.116
n14881.out[0] (.names)                                           0.261    30.377
n14884.in[0] (.names)                                            1.014    31.390
n14884.out[0] (.names)                                           0.261    31.651
n14885.in[0] (.names)                                            1.014    32.665
n14885.out[0] (.names)                                           0.261    32.926
n14886.in[0] (.names)                                            1.014    33.940
n14886.out[0] (.names)                                           0.261    34.201
n14890.in[0] (.names)                                            1.014    35.215
n14890.out[0] (.names)                                           0.261    35.476
n14892.in[2] (.names)                                            1.014    36.490
n14892.out[0] (.names)                                           0.261    36.751
n14893.in[1] (.names)                                            1.014    37.765
n14893.out[0] (.names)                                           0.261    38.026
n3865.in[0] (.names)                                             1.014    39.039
n3865.out[0] (.names)                                            0.261    39.300
n14900.in[3] (.names)                                            1.014    40.314
n14900.out[0] (.names)                                           0.261    40.575
n14644.in[0] (.names)                                            1.014    41.589
n14644.out[0] (.names)                                           0.261    41.850
n14903.in[2] (.names)                                            1.014    42.864
n14903.out[0] (.names)                                           0.261    43.125
n14041.in[0] (.names)                                            1.014    44.139
n14041.out[0] (.names)                                           0.261    44.400
n14854.in[0] (.names)                                            1.014    45.413
n14854.out[0] (.names)                                           0.261    45.674
n3827.in[0] (.names)                                             1.014    46.688
n3827.out[0] (.names)                                            0.261    46.949
n14862.in[0] (.names)                                            1.014    47.963
n14862.out[0] (.names)                                           0.261    48.224
n14896.in[0] (.names)                                            1.014    49.238
n14896.out[0] (.names)                                           0.261    49.499
n3847.in[1] (.names)                                             1.014    50.513
n3847.out[0] (.names)                                            0.261    50.774
n14540.in[0] (.names)                                            1.014    51.787
n14540.out[0] (.names)                                           0.261    52.048
n14541.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14541.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n8783.Q[0] (.latch clocked by pclk)
Endpoint  : n3170.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8783.clk[0] (.latch)                                            1.014     1.014
n8783.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8786.in[0] (.names)                                             1.014     2.070
n8786.out[0] (.names)                                            0.261     2.331
n4491.in[0] (.names)                                             1.014     3.344
n4491.out[0] (.names)                                            0.261     3.605
n8787.in[0] (.names)                                             1.014     4.619
n8787.out[0] (.names)                                            0.261     4.880
n3466.in[0] (.names)                                             1.014     5.894
n3466.out[0] (.names)                                            0.261     6.155
n15732.in[1] (.names)                                            1.014     7.169
n15732.out[0] (.names)                                           0.261     7.430
n15629.in[1] (.names)                                            1.014     8.444
n15629.out[0] (.names)                                           0.261     8.705
n15733.in[0] (.names)                                            1.014     9.719
n15733.out[0] (.names)                                           0.261     9.980
n15734.in[0] (.names)                                            1.014    10.993
n15734.out[0] (.names)                                           0.261    11.254
n15735.in[0] (.names)                                            1.014    12.268
n15735.out[0] (.names)                                           0.261    12.529
n15737.in[0] (.names)                                            1.014    13.543
n15737.out[0] (.names)                                           0.261    13.804
n15724.in[1] (.names)                                            1.014    14.818
n15724.out[0] (.names)                                           0.261    15.079
n15725.in[0] (.names)                                            1.014    16.093
n15725.out[0] (.names)                                           0.261    16.354
n15727.in[1] (.names)                                            1.014    17.367
n15727.out[0] (.names)                                           0.261    17.628
n15729.in[0] (.names)                                            1.014    18.642
n15729.out[0] (.names)                                           0.261    18.903
n15710.in[1] (.names)                                            1.014    19.917
n15710.out[0] (.names)                                           0.261    20.178
n15545.in[0] (.names)                                            1.014    21.192
n15545.out[0] (.names)                                           0.261    21.453
n15546.in[1] (.names)                                            1.014    22.467
n15546.out[0] (.names)                                           0.261    22.728
n15475.in[0] (.names)                                            1.014    23.742
n15475.out[0] (.names)                                           0.261    24.003
n15476.in[1] (.names)                                            1.014    25.016
n15476.out[0] (.names)                                           0.261    25.277
n15484.in[1] (.names)                                            1.014    26.291
n15484.out[0] (.names)                                           0.261    26.552
n15500.in[0] (.names)                                            1.014    27.566
n15500.out[0] (.names)                                           0.261    27.827
n15504.in[2] (.names)                                            1.014    28.841
n15504.out[0] (.names)                                           0.261    29.102
n15501.in[0] (.names)                                            1.014    30.116
n15501.out[0] (.names)                                           0.261    30.377
n15502.in[0] (.names)                                            1.014    31.390
n15502.out[0] (.names)                                           0.261    31.651
n14520.in[2] (.names)                                            1.014    32.665
n14520.out[0] (.names)                                           0.261    32.926
n14693.in[2] (.names)                                            1.014    33.940
n14693.out[0] (.names)                                           0.261    34.201
n15444.in[1] (.names)                                            1.014    35.215
n15444.out[0] (.names)                                           0.261    35.476
n15448.in[2] (.names)                                            1.014    36.490
n15448.out[0] (.names)                                           0.261    36.751
n15451.in[0] (.names)                                            1.014    37.765
n15451.out[0] (.names)                                           0.261    38.026
n15455.in[0] (.names)                                            1.014    39.039
n15455.out[0] (.names)                                           0.261    39.300
n15456.in[2] (.names)                                            1.014    40.314
n15456.out[0] (.names)                                           0.261    40.575
n15457.in[0] (.names)                                            1.014    41.589
n15457.out[0] (.names)                                           0.261    41.850
n14559.in[0] (.names)                                            1.014    42.864
n14559.out[0] (.names)                                           0.261    43.125
n15503.in[3] (.names)                                            1.014    44.139
n15503.out[0] (.names)                                           0.261    44.400
n15408.in[1] (.names)                                            1.014    45.413
n15408.out[0] (.names)                                           0.261    45.674
n15409.in[0] (.names)                                            1.014    46.688
n15409.out[0] (.names)                                           0.261    46.949
n15465.in[0] (.names)                                            1.014    47.963
n15465.out[0] (.names)                                           0.261    48.224
n15468.in[1] (.names)                                            1.014    49.238
n15468.out[0] (.names)                                           0.261    49.499
n13367.in[1] (.names)                                            1.014    50.513
n13367.out[0] (.names)                                           0.261    50.774
n14542.in[0] (.names)                                            1.014    51.787
n14542.out[0] (.names)                                           0.261    52.048
n3170.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3170.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n8783.Q[0] (.latch clocked by pclk)
Endpoint  : n14791.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8783.clk[0] (.latch)                                            1.014     1.014
n8783.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8786.in[0] (.names)                                             1.014     2.070
n8786.out[0] (.names)                                            0.261     2.331
n4491.in[0] (.names)                                             1.014     3.344
n4491.out[0] (.names)                                            0.261     3.605
n8787.in[0] (.names)                                             1.014     4.619
n8787.out[0] (.names)                                            0.261     4.880
n3466.in[0] (.names)                                             1.014     5.894
n3466.out[0] (.names)                                            0.261     6.155
n15732.in[1] (.names)                                            1.014     7.169
n15732.out[0] (.names)                                           0.261     7.430
n15629.in[1] (.names)                                            1.014     8.444
n15629.out[0] (.names)                                           0.261     8.705
n15733.in[0] (.names)                                            1.014     9.719
n15733.out[0] (.names)                                           0.261     9.980
n15734.in[0] (.names)                                            1.014    10.993
n15734.out[0] (.names)                                           0.261    11.254
n15735.in[0] (.names)                                            1.014    12.268
n15735.out[0] (.names)                                           0.261    12.529
n15737.in[0] (.names)                                            1.014    13.543
n15737.out[0] (.names)                                           0.261    13.804
n15724.in[1] (.names)                                            1.014    14.818
n15724.out[0] (.names)                                           0.261    15.079
n15725.in[0] (.names)                                            1.014    16.093
n15725.out[0] (.names)                                           0.261    16.354
n15727.in[1] (.names)                                            1.014    17.367
n15727.out[0] (.names)                                           0.261    17.628
n15729.in[0] (.names)                                            1.014    18.642
n15729.out[0] (.names)                                           0.261    18.903
n15710.in[1] (.names)                                            1.014    19.917
n15710.out[0] (.names)                                           0.261    20.178
n15545.in[0] (.names)                                            1.014    21.192
n15545.out[0] (.names)                                           0.261    21.453
n15546.in[1] (.names)                                            1.014    22.467
n15546.out[0] (.names)                                           0.261    22.728
n15475.in[0] (.names)                                            1.014    23.742
n15475.out[0] (.names)                                           0.261    24.003
n15476.in[1] (.names)                                            1.014    25.016
n15476.out[0] (.names)                                           0.261    25.277
n15484.in[1] (.names)                                            1.014    26.291
n15484.out[0] (.names)                                           0.261    26.552
n15500.in[0] (.names)                                            1.014    27.566
n15500.out[0] (.names)                                           0.261    27.827
n15504.in[2] (.names)                                            1.014    28.841
n15504.out[0] (.names)                                           0.261    29.102
n15501.in[0] (.names)                                            1.014    30.116
n15501.out[0] (.names)                                           0.261    30.377
n15502.in[0] (.names)                                            1.014    31.390
n15502.out[0] (.names)                                           0.261    31.651
n14520.in[2] (.names)                                            1.014    32.665
n14520.out[0] (.names)                                           0.261    32.926
n14693.in[2] (.names)                                            1.014    33.940
n14693.out[0] (.names)                                           0.261    34.201
n15444.in[1] (.names)                                            1.014    35.215
n15444.out[0] (.names)                                           0.261    35.476
n15448.in[2] (.names)                                            1.014    36.490
n15448.out[0] (.names)                                           0.261    36.751
n15451.in[0] (.names)                                            1.014    37.765
n15451.out[0] (.names)                                           0.261    38.026
n15455.in[0] (.names)                                            1.014    39.039
n15455.out[0] (.names)                                           0.261    39.300
n15456.in[2] (.names)                                            1.014    40.314
n15456.out[0] (.names)                                           0.261    40.575
n15457.in[0] (.names)                                            1.014    41.589
n15457.out[0] (.names)                                           0.261    41.850
n14559.in[0] (.names)                                            1.014    42.864
n14559.out[0] (.names)                                           0.261    43.125
n15503.in[3] (.names)                                            1.014    44.139
n15503.out[0] (.names)                                           0.261    44.400
n15408.in[1] (.names)                                            1.014    45.413
n15408.out[0] (.names)                                           0.261    45.674
n15409.in[0] (.names)                                            1.014    46.688
n15409.out[0] (.names)                                           0.261    46.949
n15465.in[0] (.names)                                            1.014    47.963
n15465.out[0] (.names)                                           0.261    48.224
n15468.in[1] (.names)                                            1.014    49.238
n15468.out[0] (.names)                                           0.261    49.499
n15431.in[1] (.names)                                            1.014    50.513
n15431.out[0] (.names)                                           0.261    50.774
n15432.in[0] (.names)                                            1.014    51.787
n15432.out[0] (.names)                                           0.261    52.048
n14791.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14791.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n8783.Q[0] (.latch clocked by pclk)
Endpoint  : n13512.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8783.clk[0] (.latch)                                            1.014     1.014
n8783.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8786.in[0] (.names)                                             1.014     2.070
n8786.out[0] (.names)                                            0.261     2.331
n4491.in[0] (.names)                                             1.014     3.344
n4491.out[0] (.names)                                            0.261     3.605
n8787.in[0] (.names)                                             1.014     4.619
n8787.out[0] (.names)                                            0.261     4.880
n3466.in[0] (.names)                                             1.014     5.894
n3466.out[0] (.names)                                            0.261     6.155
n15732.in[1] (.names)                                            1.014     7.169
n15732.out[0] (.names)                                           0.261     7.430
n15629.in[1] (.names)                                            1.014     8.444
n15629.out[0] (.names)                                           0.261     8.705
n15733.in[0] (.names)                                            1.014     9.719
n15733.out[0] (.names)                                           0.261     9.980
n15734.in[0] (.names)                                            1.014    10.993
n15734.out[0] (.names)                                           0.261    11.254
n15735.in[0] (.names)                                            1.014    12.268
n15735.out[0] (.names)                                           0.261    12.529
n15737.in[0] (.names)                                            1.014    13.543
n15737.out[0] (.names)                                           0.261    13.804
n15724.in[1] (.names)                                            1.014    14.818
n15724.out[0] (.names)                                           0.261    15.079
n15725.in[0] (.names)                                            1.014    16.093
n15725.out[0] (.names)                                           0.261    16.354
n15727.in[1] (.names)                                            1.014    17.367
n15727.out[0] (.names)                                           0.261    17.628
n15729.in[0] (.names)                                            1.014    18.642
n15729.out[0] (.names)                                           0.261    18.903
n15710.in[1] (.names)                                            1.014    19.917
n15710.out[0] (.names)                                           0.261    20.178
n15545.in[0] (.names)                                            1.014    21.192
n15545.out[0] (.names)                                           0.261    21.453
n15546.in[1] (.names)                                            1.014    22.467
n15546.out[0] (.names)                                           0.261    22.728
n15475.in[0] (.names)                                            1.014    23.742
n15475.out[0] (.names)                                           0.261    24.003
n15476.in[1] (.names)                                            1.014    25.016
n15476.out[0] (.names)                                           0.261    25.277
n15484.in[1] (.names)                                            1.014    26.291
n15484.out[0] (.names)                                           0.261    26.552
n15500.in[0] (.names)                                            1.014    27.566
n15500.out[0] (.names)                                           0.261    27.827
n15504.in[2] (.names)                                            1.014    28.841
n15504.out[0] (.names)                                           0.261    29.102
n15501.in[0] (.names)                                            1.014    30.116
n15501.out[0] (.names)                                           0.261    30.377
n15502.in[0] (.names)                                            1.014    31.390
n15502.out[0] (.names)                                           0.261    31.651
n14520.in[2] (.names)                                            1.014    32.665
n14520.out[0] (.names)                                           0.261    32.926
n14693.in[2] (.names)                                            1.014    33.940
n14693.out[0] (.names)                                           0.261    34.201
n15444.in[1] (.names)                                            1.014    35.215
n15444.out[0] (.names)                                           0.261    35.476
n15448.in[2] (.names)                                            1.014    36.490
n15448.out[0] (.names)                                           0.261    36.751
n15451.in[0] (.names)                                            1.014    37.765
n15451.out[0] (.names)                                           0.261    38.026
n15455.in[0] (.names)                                            1.014    39.039
n15455.out[0] (.names)                                           0.261    39.300
n15456.in[2] (.names)                                            1.014    40.314
n15456.out[0] (.names)                                           0.261    40.575
n15457.in[0] (.names)                                            1.014    41.589
n15457.out[0] (.names)                                           0.261    41.850
n14559.in[0] (.names)                                            1.014    42.864
n14559.out[0] (.names)                                           0.261    43.125
n15503.in[3] (.names)                                            1.014    44.139
n15503.out[0] (.names)                                           0.261    44.400
n15408.in[1] (.names)                                            1.014    45.413
n15408.out[0] (.names)                                           0.261    45.674
n15409.in[0] (.names)                                            1.014    46.688
n15409.out[0] (.names)                                           0.261    46.949
n15465.in[0] (.names)                                            1.014    47.963
n15465.out[0] (.names)                                           0.261    48.224
n15468.in[1] (.names)                                            1.014    49.238
n15468.out[0] (.names)                                           0.261    49.499
n15431.in[1] (.names)                                            1.014    50.513
n15431.out[0] (.names)                                           0.261    50.774
n15432.in[0] (.names)                                            1.014    51.787
n15432.out[0] (.names)                                           0.261    52.048
n13512.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13512.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n8783.Q[0] (.latch clocked by pclk)
Endpoint  : n14558.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8783.clk[0] (.latch)                                            1.014     1.014
n8783.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8786.in[0] (.names)                                             1.014     2.070
n8786.out[0] (.names)                                            0.261     2.331
n4491.in[0] (.names)                                             1.014     3.344
n4491.out[0] (.names)                                            0.261     3.605
n8787.in[0] (.names)                                             1.014     4.619
n8787.out[0] (.names)                                            0.261     4.880
n3466.in[0] (.names)                                             1.014     5.894
n3466.out[0] (.names)                                            0.261     6.155
n15732.in[1] (.names)                                            1.014     7.169
n15732.out[0] (.names)                                           0.261     7.430
n15629.in[1] (.names)                                            1.014     8.444
n15629.out[0] (.names)                                           0.261     8.705
n15733.in[0] (.names)                                            1.014     9.719
n15733.out[0] (.names)                                           0.261     9.980
n15734.in[0] (.names)                                            1.014    10.993
n15734.out[0] (.names)                                           0.261    11.254
n15735.in[0] (.names)                                            1.014    12.268
n15735.out[0] (.names)                                           0.261    12.529
n15737.in[0] (.names)                                            1.014    13.543
n15737.out[0] (.names)                                           0.261    13.804
n15724.in[1] (.names)                                            1.014    14.818
n15724.out[0] (.names)                                           0.261    15.079
n15725.in[0] (.names)                                            1.014    16.093
n15725.out[0] (.names)                                           0.261    16.354
n15727.in[1] (.names)                                            1.014    17.367
n15727.out[0] (.names)                                           0.261    17.628
n15729.in[0] (.names)                                            1.014    18.642
n15729.out[0] (.names)                                           0.261    18.903
n15710.in[1] (.names)                                            1.014    19.917
n15710.out[0] (.names)                                           0.261    20.178
n15545.in[0] (.names)                                            1.014    21.192
n15545.out[0] (.names)                                           0.261    21.453
n15546.in[1] (.names)                                            1.014    22.467
n15546.out[0] (.names)                                           0.261    22.728
n15475.in[0] (.names)                                            1.014    23.742
n15475.out[0] (.names)                                           0.261    24.003
n15476.in[1] (.names)                                            1.014    25.016
n15476.out[0] (.names)                                           0.261    25.277
n15484.in[1] (.names)                                            1.014    26.291
n15484.out[0] (.names)                                           0.261    26.552
n15500.in[0] (.names)                                            1.014    27.566
n15500.out[0] (.names)                                           0.261    27.827
n15504.in[2] (.names)                                            1.014    28.841
n15504.out[0] (.names)                                           0.261    29.102
n15501.in[0] (.names)                                            1.014    30.116
n15501.out[0] (.names)                                           0.261    30.377
n15502.in[0] (.names)                                            1.014    31.390
n15502.out[0] (.names)                                           0.261    31.651
n14520.in[2] (.names)                                            1.014    32.665
n14520.out[0] (.names)                                           0.261    32.926
n14693.in[2] (.names)                                            1.014    33.940
n14693.out[0] (.names)                                           0.261    34.201
n15444.in[1] (.names)                                            1.014    35.215
n15444.out[0] (.names)                                           0.261    35.476
n15448.in[2] (.names)                                            1.014    36.490
n15448.out[0] (.names)                                           0.261    36.751
n15451.in[0] (.names)                                            1.014    37.765
n15451.out[0] (.names)                                           0.261    38.026
n15455.in[0] (.names)                                            1.014    39.039
n15455.out[0] (.names)                                           0.261    39.300
n15456.in[2] (.names)                                            1.014    40.314
n15456.out[0] (.names)                                           0.261    40.575
n15457.in[0] (.names)                                            1.014    41.589
n15457.out[0] (.names)                                           0.261    41.850
n14559.in[0] (.names)                                            1.014    42.864
n14559.out[0] (.names)                                           0.261    43.125
n15503.in[3] (.names)                                            1.014    44.139
n15503.out[0] (.names)                                           0.261    44.400
n15408.in[1] (.names)                                            1.014    45.413
n15408.out[0] (.names)                                           0.261    45.674
n15409.in[0] (.names)                                            1.014    46.688
n15409.out[0] (.names)                                           0.261    46.949
n15465.in[0] (.names)                                            1.014    47.963
n15465.out[0] (.names)                                           0.261    48.224
n15468.in[1] (.names)                                            1.014    49.238
n15468.out[0] (.names)                                           0.261    49.499
n15431.in[1] (.names)                                            1.014    50.513
n15431.out[0] (.names)                                           0.261    50.774
n14557.in[1] (.names)                                            1.014    51.787
n14557.out[0] (.names)                                           0.261    52.048
n14558.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14558.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n2717.Q[0] (.latch clocked by pclk)
Endpoint  : n13655.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2717.clk[0] (.latch)                                            1.014     1.014
n2717.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n15289.in[0] (.names)                                            1.014     2.070
n15289.out[0] (.names)                                           0.261     2.331
n15290.in[1] (.names)                                            1.014     3.344
n15290.out[0] (.names)                                           0.261     3.605
n15292.in[0] (.names)                                            1.014     4.619
n15292.out[0] (.names)                                           0.261     4.880
n15252.in[0] (.names)                                            1.014     5.894
n15252.out[0] (.names)                                           0.261     6.155
n15246.in[0] (.names)                                            1.014     7.169
n15246.out[0] (.names)                                           0.261     7.430
n15198.in[0] (.names)                                            1.014     8.444
n15198.out[0] (.names)                                           0.261     8.705
n15251.in[0] (.names)                                            1.014     9.719
n15251.out[0] (.names)                                           0.261     9.980
n15249.in[1] (.names)                                            1.014    10.993
n15249.out[0] (.names)                                           0.261    11.254
n15247.in[1] (.names)                                            1.014    12.268
n15247.out[0] (.names)                                           0.261    12.529
n15248.in[0] (.names)                                            1.014    13.543
n15248.out[0] (.names)                                           0.261    13.804
n15169.in[1] (.names)                                            1.014    14.818
n15169.out[0] (.names)                                           0.261    15.079
n15253.in[0] (.names)                                            1.014    16.093
n15253.out[0] (.names)                                           0.261    16.354
n15072.in[0] (.names)                                            1.014    17.367
n15072.out[0] (.names)                                           0.261    17.628
n13717.in[1] (.names)                                            1.014    18.642
n13717.out[0] (.names)                                           0.261    18.903
n13718.in[1] (.names)                                            1.014    19.917
n13718.out[0] (.names)                                           0.261    20.178
n13317.in[0] (.names)                                            1.014    21.192
n13317.out[0] (.names)                                           0.261    21.453
n13722.in[2] (.names)                                            1.014    22.467
n13722.out[0] (.names)                                           0.261    22.728
n13723.in[0] (.names)                                            1.014    23.742
n13723.out[0] (.names)                                           0.261    24.003
n3958.in[3] (.names)                                             1.014    25.016
n3958.out[0] (.names)                                            0.261    25.277
n13464.in[2] (.names)                                            1.014    26.291
n13464.out[0] (.names)                                           0.261    26.552
n13458.in[2] (.names)                                            1.014    27.566
n13458.out[0] (.names)                                           0.261    27.827
n13460.in[0] (.names)                                            1.014    28.841
n13460.out[0] (.names)                                           0.261    29.102
n13477.in[0] (.names)                                            1.014    30.116
n13477.out[0] (.names)                                           0.261    30.377
n13478.in[0] (.names)                                            1.014    31.390
n13478.out[0] (.names)                                           0.261    31.651
n3731.in[0] (.names)                                             1.014    32.665
n3731.out[0] (.names)                                            0.261    32.926
n13468.in[0] (.names)                                            1.014    33.940
n13468.out[0] (.names)                                           0.261    34.201
n13469.in[2] (.names)                                            1.014    35.215
n13469.out[0] (.names)                                           0.261    35.476
n13471.in[2] (.names)                                            1.014    36.490
n13471.out[0] (.names)                                           0.261    36.751
n13472.in[1] (.names)                                            1.014    37.765
n13472.out[0] (.names)                                           0.261    38.026
n13474.in[2] (.names)                                            1.014    39.039
n13474.out[0] (.names)                                           0.261    39.300
n13480.in[0] (.names)                                            1.014    40.314
n13480.out[0] (.names)                                           0.261    40.575
n13624.in[1] (.names)                                            1.014    41.589
n13624.out[0] (.names)                                           0.261    41.850
n13625.in[0] (.names)                                            1.014    42.864
n13625.out[0] (.names)                                           0.261    43.125
n13440.in[0] (.names)                                            1.014    44.139
n13440.out[0] (.names)                                           0.261    44.400
n3266.in[0] (.names)                                             1.014    45.413
n3266.out[0] (.names)                                            0.261    45.674
n13441.in[0] (.names)                                            1.014    46.688
n13441.out[0] (.names)                                           0.261    46.949
n3863.in[0] (.names)                                             1.014    47.963
n3863.out[0] (.names)                                            0.261    48.224
n13679.in[0] (.names)                                            1.014    49.238
n13679.out[0] (.names)                                           0.261    49.499
n13654.in[0] (.names)                                            1.014    50.513
n13654.out[0] (.names)                                           0.261    50.774
n3040.in[1] (.names)                                             1.014    51.787
n3040.out[0] (.names)                                            0.261    52.048
n13655.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13655.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n7030.Q[0] (.latch clocked by pclk)
Endpoint  : n6445.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7030.clk[0] (.latch)                                            1.014     1.014
n7030.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7783.in[0] (.names)                                             1.014     2.070
n7783.out[0] (.names)                                            0.261     2.331
n7784.in[0] (.names)                                             1.014     3.344
n7784.out[0] (.names)                                            0.261     3.605
n7785.in[3] (.names)                                             1.014     4.619
n7785.out[0] (.names)                                            0.261     4.880
n7802.in[0] (.names)                                             1.014     5.894
n7802.out[0] (.names)                                            0.261     6.155
n7793.in[0] (.names)                                             1.014     7.169
n7793.out[0] (.names)                                            0.261     7.430
n7794.in[0] (.names)                                             1.014     8.444
n7794.out[0] (.names)                                            0.261     8.705
n7786.in[0] (.names)                                             1.014     9.719
n7786.out[0] (.names)                                            0.261     9.980
n7787.in[1] (.names)                                             1.014    10.993
n7787.out[0] (.names)                                            0.261    11.254
n7790.in[0] (.names)                                             1.014    12.268
n7790.out[0] (.names)                                            0.261    12.529
n3366.in[1] (.names)                                             1.014    13.543
n3366.out[0] (.names)                                            0.261    13.804
n7796.in[0] (.names)                                             1.014    14.818
n7796.out[0] (.names)                                            0.261    15.079
n7803.in[1] (.names)                                             1.014    16.093
n7803.out[0] (.names)                                            0.261    16.354
n7804.in[0] (.names)                                             1.014    17.367
n7804.out[0] (.names)                                            0.261    17.628
n3239.in[0] (.names)                                             1.014    18.642
n3239.out[0] (.names)                                            0.261    18.903
n7807.in[0] (.names)                                             1.014    19.917
n7807.out[0] (.names)                                            0.261    20.178
n7808.in[0] (.names)                                             1.014    21.192
n7808.out[0] (.names)                                            0.261    21.453
n3453.in[1] (.names)                                             1.014    22.467
n3453.out[0] (.names)                                            0.261    22.728
n5882.in[0] (.names)                                             1.014    23.742
n5882.out[0] (.names)                                            0.261    24.003
n5884.in[1] (.names)                                             1.014    25.016
n5884.out[0] (.names)                                            0.261    25.277
n5914.in[0] (.names)                                             1.014    26.291
n5914.out[0] (.names)                                            0.261    26.552
n5899.in[2] (.names)                                             1.014    27.566
n5899.out[0] (.names)                                            0.261    27.827
n5940.in[0] (.names)                                             1.014    28.841
n5940.out[0] (.names)                                            0.261    29.102
n5942.in[0] (.names)                                             1.014    30.116
n5942.out[0] (.names)                                            0.261    30.377
n5943.in[1] (.names)                                             1.014    31.390
n5943.out[0] (.names)                                            0.261    31.651
n5869.in[0] (.names)                                             1.014    32.665
n5869.out[0] (.names)                                            0.261    32.926
n5870.in[0] (.names)                                             1.014    33.940
n5870.out[0] (.names)                                            0.261    34.201
n5872.in[0] (.names)                                             1.014    35.215
n5872.out[0] (.names)                                            0.261    35.476
n5873.in[0] (.names)                                             1.014    36.490
n5873.out[0] (.names)                                            0.261    36.751
n3268.in[0] (.names)                                             1.014    37.765
n3268.out[0] (.names)                                            0.261    38.026
n2693.in[2] (.names)                                             1.014    39.039
n2693.out[0] (.names)                                            0.261    39.300
n5975.in[0] (.names)                                             1.014    40.314
n5975.out[0] (.names)                                            0.261    40.575
n5976.in[0] (.names)                                             1.014    41.589
n5976.out[0] (.names)                                            0.261    41.850
n5978.in[2] (.names)                                             1.014    42.864
n5978.out[0] (.names)                                            0.261    43.125
n5987.in[0] (.names)                                             1.014    44.139
n5987.out[0] (.names)                                            0.261    44.400
n6463.in[2] (.names)                                             1.014    45.413
n6463.out[0] (.names)                                            0.261    45.674
n2763.in[0] (.names)                                             1.014    46.688
n2763.out[0] (.names)                                            0.261    46.949
n6464.in[0] (.names)                                             1.014    47.963
n6464.out[0] (.names)                                            0.261    48.224
n6476.in[3] (.names)                                             1.014    49.238
n6476.out[0] (.names)                                            0.261    49.499
n6481.in[0] (.names)                                             1.014    50.513
n6481.out[0] (.names)                                            0.261    50.774
n6414.in[0] (.names)                                             1.014    51.787
n6414.out[0] (.names)                                            0.261    52.048
n6445.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6445.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n2707.Q[0] (.latch clocked by pclk)
Endpoint  : n4885.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2707.clk[0] (.latch)                                            1.014     1.014
n2707.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7515.in[0] (.names)                                             1.014     2.070
n7515.out[0] (.names)                                            0.261     2.331
n7505.in[0] (.names)                                             1.014     3.344
n7505.out[0] (.names)                                            0.261     3.605
n7506.in[3] (.names)                                             1.014     4.619
n7506.out[0] (.names)                                            0.261     4.880
n7278.in[1] (.names)                                             1.014     5.894
n7278.out[0] (.names)                                            0.261     6.155
n7509.in[1] (.names)                                             1.014     7.169
n7509.out[0] (.names)                                            0.261     7.430
n7540.in[2] (.names)                                             1.014     8.444
n7540.out[0] (.names)                                            0.261     8.705
n7530.in[0] (.names)                                             1.014     9.719
n7530.out[0] (.names)                                            0.261     9.980
n7541.in[1] (.names)                                             1.014    10.993
n7541.out[0] (.names)                                            0.261    11.254
n7542.in[1] (.names)                                             1.014    12.268
n7542.out[0] (.names)                                            0.261    12.529
n7543.in[0] (.names)                                             1.014    13.543
n7543.out[0] (.names)                                            0.261    13.804
n7554.in[2] (.names)                                             1.014    14.818
n7554.out[0] (.names)                                            0.261    15.079
n7537.in[0] (.names)                                             1.014    16.093
n7537.out[0] (.names)                                            0.261    16.354
n7556.in[1] (.names)                                             1.014    17.367
n7556.out[0] (.names)                                            0.261    17.628
n3034.in[0] (.names)                                             1.014    18.642
n3034.out[0] (.names)                                            0.261    18.903
n9237.in[0] (.names)                                             1.014    19.917
n9237.out[0] (.names)                                            0.261    20.178
n9316.in[0] (.names)                                             1.014    21.192
n9316.out[0] (.names)                                            0.261    21.453
n9318.in[0] (.names)                                             1.014    22.467
n9318.out[0] (.names)                                            0.261    22.728
n9325.in[3] (.names)                                             1.014    23.742
n9325.out[0] (.names)                                            0.261    24.003
n9343.in[0] (.names)                                             1.014    25.016
n9343.out[0] (.names)                                            0.261    25.277
n9403.in[0] (.names)                                             1.014    26.291
n9403.out[0] (.names)                                            0.261    26.552
n9376.in[1] (.names)                                             1.014    27.566
n9376.out[0] (.names)                                            0.261    27.827
n9375.in[1] (.names)                                             1.014    28.841
n9375.out[0] (.names)                                            0.261    29.102
n9377.in[0] (.names)                                             1.014    30.116
n9377.out[0] (.names)                                            0.261    30.377
n9379.in[1] (.names)                                             1.014    31.390
n9379.out[0] (.names)                                            0.261    31.651
n8165.in[1] (.names)                                             1.014    32.665
n8165.out[0] (.names)                                            0.261    32.926
n9373.in[0] (.names)                                             1.014    33.940
n9373.out[0] (.names)                                            0.261    34.201
n9382.in[0] (.names)                                             1.014    35.215
n9382.out[0] (.names)                                            0.261    35.476
n9387.in[2] (.names)                                             1.014    36.490
n9387.out[0] (.names)                                            0.261    36.751
n9388.in[1] (.names)                                             1.014    37.765
n9388.out[0] (.names)                                            0.261    38.026
n9389.in[0] (.names)                                             1.014    39.039
n9389.out[0] (.names)                                            0.261    39.300
n9383.in[0] (.names)                                             1.014    40.314
n9383.out[0] (.names)                                            0.261    40.575
n9384.in[2] (.names)                                             1.014    41.589
n9384.out[0] (.names)                                            0.261    41.850
n8003.in[1] (.names)                                             1.014    42.864
n8003.out[0] (.names)                                            0.261    43.125
n9308.in[2] (.names)                                             1.014    44.139
n9308.out[0] (.names)                                            0.261    44.400
n9391.in[1] (.names)                                             1.014    45.413
n9391.out[0] (.names)                                            0.261    45.674
n9392.in[0] (.names)                                             1.014    46.688
n9392.out[0] (.names)                                            0.261    46.949
n9171.in[1] (.names)                                             1.014    47.963
n9171.out[0] (.names)                                            0.261    48.224
n2685.in[1] (.names)                                             1.014    49.238
n2685.out[0] (.names)                                            0.261    49.499
n4858.in[0] (.names)                                             1.014    50.513
n4858.out[0] (.names)                                            0.261    50.774
n4884.in[0] (.names)                                             1.014    51.787
n4884.out[0] (.names)                                            0.261    52.048
n4885.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4885.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n2707.Q[0] (.latch clocked by pclk)
Endpoint  : n3987.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2707.clk[0] (.latch)                                            1.014     1.014
n2707.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7515.in[0] (.names)                                             1.014     2.070
n7515.out[0] (.names)                                            0.261     2.331
n7505.in[0] (.names)                                             1.014     3.344
n7505.out[0] (.names)                                            0.261     3.605
n7506.in[3] (.names)                                             1.014     4.619
n7506.out[0] (.names)                                            0.261     4.880
n7278.in[1] (.names)                                             1.014     5.894
n7278.out[0] (.names)                                            0.261     6.155
n7509.in[1] (.names)                                             1.014     7.169
n7509.out[0] (.names)                                            0.261     7.430
n7540.in[2] (.names)                                             1.014     8.444
n7540.out[0] (.names)                                            0.261     8.705
n7530.in[0] (.names)                                             1.014     9.719
n7530.out[0] (.names)                                            0.261     9.980
n7541.in[1] (.names)                                             1.014    10.993
n7541.out[0] (.names)                                            0.261    11.254
n7542.in[1] (.names)                                             1.014    12.268
n7542.out[0] (.names)                                            0.261    12.529
n7543.in[0] (.names)                                             1.014    13.543
n7543.out[0] (.names)                                            0.261    13.804
n7554.in[2] (.names)                                             1.014    14.818
n7554.out[0] (.names)                                            0.261    15.079
n7537.in[0] (.names)                                             1.014    16.093
n7537.out[0] (.names)                                            0.261    16.354
n7556.in[1] (.names)                                             1.014    17.367
n7556.out[0] (.names)                                            0.261    17.628
n3034.in[0] (.names)                                             1.014    18.642
n3034.out[0] (.names)                                            0.261    18.903
n9237.in[0] (.names)                                             1.014    19.917
n9237.out[0] (.names)                                            0.261    20.178
n9316.in[0] (.names)                                             1.014    21.192
n9316.out[0] (.names)                                            0.261    21.453
n9318.in[0] (.names)                                             1.014    22.467
n9318.out[0] (.names)                                            0.261    22.728
n9325.in[3] (.names)                                             1.014    23.742
n9325.out[0] (.names)                                            0.261    24.003
n9343.in[0] (.names)                                             1.014    25.016
n9343.out[0] (.names)                                            0.261    25.277
n9403.in[0] (.names)                                             1.014    26.291
n9403.out[0] (.names)                                            0.261    26.552
n9376.in[1] (.names)                                             1.014    27.566
n9376.out[0] (.names)                                            0.261    27.827
n9375.in[1] (.names)                                             1.014    28.841
n9375.out[0] (.names)                                            0.261    29.102
n9377.in[0] (.names)                                             1.014    30.116
n9377.out[0] (.names)                                            0.261    30.377
n9379.in[1] (.names)                                             1.014    31.390
n9379.out[0] (.names)                                            0.261    31.651
n8165.in[1] (.names)                                             1.014    32.665
n8165.out[0] (.names)                                            0.261    32.926
n9373.in[0] (.names)                                             1.014    33.940
n9373.out[0] (.names)                                            0.261    34.201
n9382.in[0] (.names)                                             1.014    35.215
n9382.out[0] (.names)                                            0.261    35.476
n9387.in[2] (.names)                                             1.014    36.490
n9387.out[0] (.names)                                            0.261    36.751
n9388.in[1] (.names)                                             1.014    37.765
n9388.out[0] (.names)                                            0.261    38.026
n9389.in[0] (.names)                                             1.014    39.039
n9389.out[0] (.names)                                            0.261    39.300
n9383.in[0] (.names)                                             1.014    40.314
n9383.out[0] (.names)                                            0.261    40.575
n9384.in[2] (.names)                                             1.014    41.589
n9384.out[0] (.names)                                            0.261    41.850
n9386.in[3] (.names)                                             1.014    42.864
n9386.out[0] (.names)                                            0.261    43.125
n3602.in[1] (.names)                                             1.014    44.139
n3602.out[0] (.names)                                            0.261    44.400
n3052.in[0] (.names)                                             1.014    45.413
n3052.out[0] (.names)                                            0.261    45.674
n9393.in[0] (.names)                                             1.014    46.688
n9393.out[0] (.names)                                            0.261    46.949
n8061.in[0] (.names)                                             1.014    47.963
n8061.out[0] (.names)                                            0.261    48.224
n9348.in[1] (.names)                                             1.014    49.238
n9348.out[0] (.names)                                            0.261    49.499
n4888.in[0] (.names)                                             1.014    50.513
n4888.out[0] (.names)                                            0.261    50.774
n3986.in[1] (.names)                                             1.014    51.787
n3986.out[0] (.names)                                            0.261    52.048
n3987.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3987.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n2707.Q[0] (.latch clocked by pclk)
Endpoint  : n2825.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2707.clk[0] (.latch)                                            1.014     1.014
n2707.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7515.in[0] (.names)                                             1.014     2.070
n7515.out[0] (.names)                                            0.261     2.331
n7505.in[0] (.names)                                             1.014     3.344
n7505.out[0] (.names)                                            0.261     3.605
n7506.in[3] (.names)                                             1.014     4.619
n7506.out[0] (.names)                                            0.261     4.880
n7278.in[1] (.names)                                             1.014     5.894
n7278.out[0] (.names)                                            0.261     6.155
n7509.in[1] (.names)                                             1.014     7.169
n7509.out[0] (.names)                                            0.261     7.430
n7540.in[2] (.names)                                             1.014     8.444
n7540.out[0] (.names)                                            0.261     8.705
n7530.in[0] (.names)                                             1.014     9.719
n7530.out[0] (.names)                                            0.261     9.980
n7541.in[1] (.names)                                             1.014    10.993
n7541.out[0] (.names)                                            0.261    11.254
n7542.in[1] (.names)                                             1.014    12.268
n7542.out[0] (.names)                                            0.261    12.529
n7543.in[0] (.names)                                             1.014    13.543
n7543.out[0] (.names)                                            0.261    13.804
n7554.in[2] (.names)                                             1.014    14.818
n7554.out[0] (.names)                                            0.261    15.079
n7537.in[0] (.names)                                             1.014    16.093
n7537.out[0] (.names)                                            0.261    16.354
n7556.in[1] (.names)                                             1.014    17.367
n7556.out[0] (.names)                                            0.261    17.628
n3034.in[0] (.names)                                             1.014    18.642
n3034.out[0] (.names)                                            0.261    18.903
n9237.in[0] (.names)                                             1.014    19.917
n9237.out[0] (.names)                                            0.261    20.178
n9316.in[0] (.names)                                             1.014    21.192
n9316.out[0] (.names)                                            0.261    21.453
n9318.in[0] (.names)                                             1.014    22.467
n9318.out[0] (.names)                                            0.261    22.728
n9325.in[3] (.names)                                             1.014    23.742
n9325.out[0] (.names)                                            0.261    24.003
n9343.in[0] (.names)                                             1.014    25.016
n9343.out[0] (.names)                                            0.261    25.277
n9403.in[0] (.names)                                             1.014    26.291
n9403.out[0] (.names)                                            0.261    26.552
n9376.in[1] (.names)                                             1.014    27.566
n9376.out[0] (.names)                                            0.261    27.827
n9375.in[1] (.names)                                             1.014    28.841
n9375.out[0] (.names)                                            0.261    29.102
n9377.in[0] (.names)                                             1.014    30.116
n9377.out[0] (.names)                                            0.261    30.377
n9379.in[1] (.names)                                             1.014    31.390
n9379.out[0] (.names)                                            0.261    31.651
n8165.in[1] (.names)                                             1.014    32.665
n8165.out[0] (.names)                                            0.261    32.926
n9373.in[0] (.names)                                             1.014    33.940
n9373.out[0] (.names)                                            0.261    34.201
n9382.in[0] (.names)                                             1.014    35.215
n9382.out[0] (.names)                                            0.261    35.476
n9387.in[2] (.names)                                             1.014    36.490
n9387.out[0] (.names)                                            0.261    36.751
n9388.in[1] (.names)                                             1.014    37.765
n9388.out[0] (.names)                                            0.261    38.026
n9389.in[0] (.names)                                             1.014    39.039
n9389.out[0] (.names)                                            0.261    39.300
n9383.in[0] (.names)                                             1.014    40.314
n9383.out[0] (.names)                                            0.261    40.575
n9384.in[2] (.names)                                             1.014    41.589
n9384.out[0] (.names)                                            0.261    41.850
n9386.in[3] (.names)                                             1.014    42.864
n9386.out[0] (.names)                                            0.261    43.125
n3602.in[1] (.names)                                             1.014    44.139
n3602.out[0] (.names)                                            0.261    44.400
n3052.in[0] (.names)                                             1.014    45.413
n3052.out[0] (.names)                                            0.261    45.674
n9393.in[0] (.names)                                             1.014    46.688
n9393.out[0] (.names)                                            0.261    46.949
n8061.in[0] (.names)                                             1.014    47.963
n8061.out[0] (.names)                                            0.261    48.224
n9348.in[1] (.names)                                             1.014    49.238
n9348.out[0] (.names)                                            0.261    49.499
n2956.in[1] (.names)                                             1.014    50.513
n2956.out[0] (.names)                                            0.261    50.774
n8042.in[0] (.names)                                             1.014    51.787
n8042.out[0] (.names)                                            0.261    52.048
n2825.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2825.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n6932.Q[0] (.latch clocked by pclk)
Endpoint  : n13779.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6932.clk[0] (.latch)                                            1.014     1.014
n6932.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6933.in[0] (.names)                                             1.014     2.070
n6933.out[0] (.names)                                            0.261     2.331
n6934.in[0] (.names)                                             1.014     3.344
n6934.out[0] (.names)                                            0.261     3.605
n2662.in[0] (.names)                                             1.014     4.619
n2662.out[0] (.names)                                            0.261     4.880
n4203.in[0] (.names)                                             1.014     5.894
n4203.out[0] (.names)                                            0.261     6.155
n4250.in[1] (.names)                                             1.014     7.169
n4250.out[0] (.names)                                            0.261     7.430
n4232.in[0] (.names)                                             1.014     8.444
n4232.out[0] (.names)                                            0.261     8.705
n4233.in[0] (.names)                                             1.014     9.719
n4233.out[0] (.names)                                            0.261     9.980
n4228.in[2] (.names)                                             1.014    10.993
n4228.out[0] (.names)                                            0.261    11.254
n4229.in[2] (.names)                                             1.014    12.268
n4229.out[0] (.names)                                            0.261    12.529
n4350.in[0] (.names)                                             1.014    13.543
n4350.out[0] (.names)                                            0.261    13.804
n4343.in[1] (.names)                                             1.014    14.818
n4343.out[0] (.names)                                            0.261    15.079
n4352.in[2] (.names)                                             1.014    16.093
n4352.out[0] (.names)                                            0.261    16.354
n4361.in[0] (.names)                                             1.014    17.367
n4361.out[0] (.names)                                            0.261    17.628
n4362.in[1] (.names)                                             1.014    18.642
n4362.out[0] (.names)                                            0.261    18.903
n4359.in[0] (.names)                                             1.014    19.917
n4359.out[0] (.names)                                            0.261    20.178
n4360.in[2] (.names)                                             1.014    21.192
n4360.out[0] (.names)                                            0.261    21.453
n4363.in[0] (.names)                                             1.014    22.467
n4363.out[0] (.names)                                            0.261    22.728
n4364.in[0] (.names)                                             1.014    23.742
n4364.out[0] (.names)                                            0.261    24.003
n4495.in[1] (.names)                                             1.014    25.016
n4495.out[0] (.names)                                            0.261    25.277
n4423.in[1] (.names)                                             1.014    26.291
n4423.out[0] (.names)                                            0.261    26.552
n4406.in[1] (.names)                                             1.014    27.566
n4406.out[0] (.names)                                            0.261    27.827
n4418.in[0] (.names)                                             1.014    28.841
n4418.out[0] (.names)                                            0.261    29.102
n4417.in[0] (.names)                                             1.014    30.116
n4417.out[0] (.names)                                            0.261    30.377
n4413.in[1] (.names)                                             1.014    31.390
n4413.out[0] (.names)                                            0.261    31.651
n4043.in[0] (.names)                                             1.014    32.665
n4043.out[0] (.names)                                            0.261    32.926
n4044.in[2] (.names)                                             1.014    33.940
n4044.out[0] (.names)                                            0.261    34.201
n4047.in[2] (.names)                                             1.014    35.215
n4047.out[0] (.names)                                            0.261    35.476
n4049.in[0] (.names)                                             1.014    36.490
n4049.out[0] (.names)                                            0.261    36.751
n4084.in[2] (.names)                                             1.014    37.765
n4084.out[0] (.names)                                            0.261    38.026
n3435.in[1] (.names)                                             1.014    39.039
n3435.out[0] (.names)                                            0.261    39.300
n3284.in[0] (.names)                                             1.014    40.314
n3284.out[0] (.names)                                            0.261    40.575
n4165.in[3] (.names)                                             1.014    41.589
n4165.out[0] (.names)                                            0.261    41.850
n4167.in[1] (.names)                                             1.014    42.864
n4167.out[0] (.names)                                            0.261    43.125
n4147.in[2] (.names)                                             1.014    44.139
n4147.out[0] (.names)                                            0.261    44.400
n4148.in[0] (.names)                                             1.014    45.413
n4148.out[0] (.names)                                            0.261    45.674
n4150.in[1] (.names)                                             1.014    46.688
n4150.out[0] (.names)                                            0.261    46.949
n4151.in[0] (.names)                                             1.014    47.963
n4151.out[0] (.names)                                            0.261    48.224
n4153.in[1] (.names)                                             1.014    49.238
n4153.out[0] (.names)                                            0.261    49.499
n4020.in[0] (.names)                                             1.014    50.513
n4020.out[0] (.names)                                            0.261    50.774
n4154.in[0] (.names)                                             1.014    51.787
n4154.out[0] (.names)                                            0.261    52.048
n13779.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13779.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n3616.Q[0] (.latch clocked by pclk)
Endpoint  : n9185.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3616.clk[0] (.latch)                                            1.014     1.014
n3616.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9599.in[0] (.names)                                             1.014     2.070
n9599.out[0] (.names)                                            0.261     2.331
n9595.in[0] (.names)                                             1.014     3.344
n9595.out[0] (.names)                                            0.261     3.605
n9451.in[1] (.names)                                             1.014     4.619
n9451.out[0] (.names)                                            0.261     4.880
n9452.in[1] (.names)                                             1.014     5.894
n9452.out[0] (.names)                                            0.261     6.155
n9453.in[0] (.names)                                             1.014     7.169
n9453.out[0] (.names)                                            0.261     7.430
n9776.in[2] (.names)                                             1.014     8.444
n9776.out[0] (.names)                                            0.261     8.705
n9939.in[1] (.names)                                             1.014     9.719
n9939.out[0] (.names)                                            0.261     9.980
n9940.in[0] (.names)                                             1.014    10.993
n9940.out[0] (.names)                                            0.261    11.254
n9941.in[0] (.names)                                             1.014    12.268
n9941.out[0] (.names)                                            0.261    12.529
n9937.in[0] (.names)                                             1.014    13.543
n9937.out[0] (.names)                                            0.261    13.804
n9938.in[0] (.names)                                             1.014    14.818
n9938.out[0] (.names)                                            0.261    15.079
n9872.in[3] (.names)                                             1.014    16.093
n9872.out[0] (.names)                                            0.261    16.354
n9596.in[0] (.names)                                             1.014    17.367
n9596.out[0] (.names)                                            0.261    17.628
n9597.in[0] (.names)                                             1.014    18.642
n9597.out[0] (.names)                                            0.261    18.903
n9605.in[3] (.names)                                             1.014    19.917
n9605.out[0] (.names)                                            0.261    20.178
n9581.in[1] (.names)                                             1.014    21.192
n9581.out[0] (.names)                                            0.261    21.453
n9582.in[2] (.names)                                             1.014    22.467
n9582.out[0] (.names)                                            0.261    22.728
n7838.in[0] (.names)                                             1.014    23.742
n7838.out[0] (.names)                                            0.261    24.003
n9583.in[0] (.names)                                             1.014    25.016
n9583.out[0] (.names)                                            0.261    25.277
n9598.in[0] (.names)                                             1.014    26.291
n9598.out[0] (.names)                                            0.261    26.552
n3595.in[1] (.names)                                             1.014    27.566
n3595.out[0] (.names)                                            0.261    27.827
n9526.in[0] (.names)                                             1.014    28.841
n9526.out[0] (.names)                                            0.261    29.102
n9527.in[1] (.names)                                             1.014    30.116
n9527.out[0] (.names)                                            0.261    30.377
n4886.in[0] (.names)                                             1.014    31.390
n4886.out[0] (.names)                                            0.261    31.651
n9426.in[0] (.names)                                             1.014    32.665
n9426.out[0] (.names)                                            0.261    32.926
n9427.in[3] (.names)                                             1.014    33.940
n9427.out[0] (.names)                                            0.261    34.201
n9435.in[1] (.names)                                             1.014    35.215
n9435.out[0] (.names)                                            0.261    35.476
n9357.in[1] (.names)                                             1.014    36.490
n9357.out[0] (.names)                                            0.261    36.751
n9430.in[1] (.names)                                             1.014    37.765
n9430.out[0] (.names)                                            0.261    38.026
n9414.in[1] (.names)                                             1.014    39.039
n9414.out[0] (.names)                                            0.261    39.300
n9415.in[1] (.names)                                             1.014    40.314
n9415.out[0] (.names)                                            0.261    40.575
n9416.in[0] (.names)                                             1.014    41.589
n9416.out[0] (.names)                                            0.261    41.850
n9429.in[1] (.names)                                             1.014    42.864
n9429.out[0] (.names)                                            0.261    43.125
n8008.in[2] (.names)                                             1.014    44.139
n8008.out[0] (.names)                                            0.261    44.400
n9432.in[0] (.names)                                             1.014    45.413
n9432.out[0] (.names)                                            0.261    45.674
n3942.in[1] (.names)                                             1.014    46.688
n3942.out[0] (.names)                                            0.261    46.949
n8738.in[0] (.names)                                             1.014    47.963
n8738.out[0] (.names)                                            0.261    48.224
n9458.in[1] (.names)                                             1.014    49.238
n9458.out[0] (.names)                                            0.261    49.499
n8005.in[0] (.names)                                             1.014    50.513
n8005.out[0] (.names)                                            0.261    50.774
n9184.in[0] (.names)                                             1.014    51.787
n9184.out[0] (.names)                                            0.261    52.048
n9185.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9185.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n7950.Q[0] (.latch clocked by pclk)
Endpoint  : n8067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7950.clk[0] (.latch)                                            1.014     1.014
n7950.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7964.in[1] (.names)                                             1.014     2.070
n7964.out[0] (.names)                                            0.261     2.331
n7843.in[0] (.names)                                             1.014     3.344
n7843.out[0] (.names)                                            0.261     3.605
n7945.in[0] (.names)                                             1.014     4.619
n7945.out[0] (.names)                                            0.261     4.880
n7946.in[0] (.names)                                             1.014     5.894
n7946.out[0] (.names)                                            0.261     6.155
n7949.in[0] (.names)                                             1.014     7.169
n7949.out[0] (.names)                                            0.261     7.430
n7938.in[1] (.names)                                             1.014     8.444
n7938.out[0] (.names)                                            0.261     8.705
n7952.in[0] (.names)                                             1.014     9.719
n7952.out[0] (.names)                                            0.261     9.980
n7954.in[0] (.names)                                             1.014    10.993
n7954.out[0] (.names)                                            0.261    11.254
n7963.in[1] (.names)                                             1.014    12.268
n7963.out[0] (.names)                                            0.261    12.529
n5783.in[0] (.names)                                             1.014    13.543
n5783.out[0] (.names)                                            0.261    13.804
n6434.in[2] (.names)                                             1.014    14.818
n6434.out[0] (.names)                                            0.261    15.079
n7906.in[0] (.names)                                             1.014    16.093
n7906.out[0] (.names)                                            0.261    16.354
n7907.in[2] (.names)                                             1.014    17.367
n7907.out[0] (.names)                                            0.261    17.628
n8867.in[0] (.names)                                             1.014    18.642
n8867.out[0] (.names)                                            0.261    18.903
n8843.in[0] (.names)                                             1.014    19.917
n8843.out[0] (.names)                                            0.261    20.178
n8868.in[1] (.names)                                             1.014    21.192
n8868.out[0] (.names)                                            0.261    21.453
n8869.in[1] (.names)                                             1.014    22.467
n8869.out[0] (.names)                                            0.261    22.728
n8873.in[1] (.names)                                             1.014    23.742
n8873.out[0] (.names)                                            0.261    24.003
n8883.in[2] (.names)                                             1.014    25.016
n8883.out[0] (.names)                                            0.261    25.277
n3045.in[0] (.names)                                             1.014    26.291
n3045.out[0] (.names)                                            0.261    26.552
n9101.in[1] (.names)                                             1.014    27.566
n9101.out[0] (.names)                                            0.261    27.827
n9087.in[0] (.names)                                             1.014    28.841
n9087.out[0] (.names)                                            0.261    29.102
n8985.in[0] (.names)                                             1.014    30.116
n8985.out[0] (.names)                                            0.261    30.377
n9088.in[1] (.names)                                             1.014    31.390
n9088.out[0] (.names)                                            0.261    31.651
n9068.in[0] (.names)                                             1.014    32.665
n9068.out[0] (.names)                                            0.261    32.926
n8277.in[0] (.names)                                             1.014    33.940
n8277.out[0] (.names)                                            0.261    34.201
n8146.in[0] (.names)                                             1.014    35.215
n8146.out[0] (.names)                                            0.261    35.476
n8135.in[1] (.names)                                             1.014    36.490
n8135.out[0] (.names)                                            0.261    36.751
n8116.in[1] (.names)                                             1.014    37.765
n8116.out[0] (.names)                                            0.261    38.026
n8117.in[1] (.names)                                             1.014    39.039
n8117.out[0] (.names)                                            0.261    39.300
n8118.in[1] (.names)                                             1.014    40.314
n8118.out[0] (.names)                                            0.261    40.575
n8050.in[0] (.names)                                             1.014    41.589
n8050.out[0] (.names)                                            0.261    41.850
n8119.in[0] (.names)                                             1.014    42.864
n8119.out[0] (.names)                                            0.261    43.125
n8120.in[1] (.names)                                             1.014    44.139
n8120.out[0] (.names)                                            0.261    44.400
n8122.in[1] (.names)                                             1.014    45.413
n8122.out[0] (.names)                                            0.261    45.674
n8123.in[0] (.names)                                             1.014    46.688
n8123.out[0] (.names)                                            0.261    46.949
n3734.in[1] (.names)                                             1.014    47.963
n3734.out[0] (.names)                                            0.261    48.224
n8128.in[1] (.names)                                             1.014    49.238
n8128.out[0] (.names)                                            0.261    49.499
n8034.in[0] (.names)                                             1.014    50.513
n8034.out[0] (.names)                                            0.261    50.774
n8066.in[1] (.names)                                             1.014    51.787
n8066.out[0] (.names)                                            0.261    52.048
n8067.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8067.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n8272.Q[0] (.latch clocked by pclk)
Endpoint  : n8002.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8272.clk[0] (.latch)                                            1.014     1.014
n8272.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8913.in[1] (.names)                                             1.014     2.070
n8913.out[0] (.names)                                            0.261     2.331
n3216.in[2] (.names)                                             1.014     3.344
n3216.out[0] (.names)                                            0.261     3.605
n9011.in[0] (.names)                                             1.014     4.619
n9011.out[0] (.names)                                            0.261     4.880
n9022.in[2] (.names)                                             1.014     5.894
n9022.out[0] (.names)                                            0.261     6.155
n9014.in[1] (.names)                                             1.014     7.169
n9014.out[0] (.names)                                            0.261     7.430
n9016.in[0] (.names)                                             1.014     8.444
n9016.out[0] (.names)                                            0.261     8.705
n9044.in[1] (.names)                                             1.014     9.719
n9044.out[0] (.names)                                            0.261     9.980
n9120.in[0] (.names)                                             1.014    10.993
n9120.out[0] (.names)                                            0.261    11.254
n9122.in[0] (.names)                                             1.014    12.268
n9122.out[0] (.names)                                            0.261    12.529
n9124.in[0] (.names)                                             1.014    13.543
n9124.out[0] (.names)                                            0.261    13.804
n4764.in[0] (.names)                                             1.014    14.818
n4764.out[0] (.names)                                            0.261    15.079
n9125.in[2] (.names)                                             1.014    16.093
n9125.out[0] (.names)                                            0.261    16.354
n4645.in[0] (.names)                                             1.014    17.367
n4645.out[0] (.names)                                            0.261    17.628
n9126.in[0] (.names)                                             1.014    18.642
n9126.out[0] (.names)                                            0.261    18.903
n8634.in[1] (.names)                                             1.014    19.917
n8634.out[0] (.names)                                            0.261    20.178
n8635.in[0] (.names)                                             1.014    21.192
n8635.out[0] (.names)                                            0.261    21.453
n8638.in[2] (.names)                                             1.014    22.467
n8638.out[0] (.names)                                            0.261    22.728
n8639.in[0] (.names)                                             1.014    23.742
n8639.out[0] (.names)                                            0.261    24.003
n8640.in[1] (.names)                                             1.014    25.016
n8640.out[0] (.names)                                            0.261    25.277
n8642.in[1] (.names)                                             1.014    26.291
n8642.out[0] (.names)                                            0.261    26.552
n8643.in[1] (.names)                                             1.014    27.566
n8643.out[0] (.names)                                            0.261    27.827
n8644.in[0] (.names)                                             1.014    28.841
n8644.out[0] (.names)                                            0.261    29.102
n8603.in[0] (.names)                                             1.014    30.116
n8603.out[0] (.names)                                            0.261    30.377
n8604.in[1] (.names)                                             1.014    31.390
n8604.out[0] (.names)                                            0.261    31.651
n8606.in[0] (.names)                                             1.014    32.665
n8606.out[0] (.names)                                            0.261    32.926
n8608.in[0] (.names)                                             1.014    33.940
n8608.out[0] (.names)                                            0.261    34.201
n8078.in[1] (.names)                                             1.014    35.215
n8078.out[0] (.names)                                            0.261    35.476
n8610.in[0] (.names)                                             1.014    36.490
n8610.out[0] (.names)                                            0.261    36.751
n3024.in[1] (.names)                                             1.014    37.765
n3024.out[0] (.names)                                            0.261    38.026
n8613.in[2] (.names)                                             1.014    39.039
n8613.out[0] (.names)                                            0.261    39.300
n8271.in[1] (.names)                                             1.014    40.314
n8271.out[0] (.names)                                            0.261    40.575
n8615.in[3] (.names)                                             1.014    41.589
n8615.out[0] (.names)                                            0.261    41.850
n8617.in[2] (.names)                                             1.014    42.864
n8617.out[0] (.names)                                            0.261    43.125
n5238.in[1] (.names)                                             1.014    44.139
n5238.out[0] (.names)                                            0.261    44.400
n8625.in[1] (.names)                                             1.014    45.413
n8625.out[0] (.names)                                            0.261    45.674
n8627.in[0] (.names)                                             1.014    46.688
n8627.out[0] (.names)                                            0.261    46.949
n4634.in[1] (.names)                                             1.014    47.963
n4634.out[0] (.names)                                            0.261    48.224
n4867.in[0] (.names)                                             1.014    49.238
n4867.out[0] (.names)                                            0.261    49.499
n4873.in[2] (.names)                                             1.014    50.513
n4873.out[0] (.names)                                            0.261    50.774
n8001.in[1] (.names)                                             1.014    51.787
n8001.out[0] (.names)                                            0.261    52.048
n8002.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8002.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n2721.Q[0] (.latch clocked by pclk)
Endpoint  : n4982.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2721.clk[0] (.latch)                                            1.014     1.014
n2721.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6449.in[0] (.names)                                             1.014     2.070
n6449.out[0] (.names)                                            0.261     2.331
n6411.in[2] (.names)                                             1.014     3.344
n6411.out[0] (.names)                                            0.261     3.605
n6382.in[0] (.names)                                             1.014     4.619
n6382.out[0] (.names)                                            0.261     4.880
n6383.in[0] (.names)                                             1.014     5.894
n6383.out[0] (.names)                                            0.261     6.155
n6335.in[0] (.names)                                             1.014     7.169
n6335.out[0] (.names)                                            0.261     7.430
n6336.in[0] (.names)                                             1.014     8.444
n6336.out[0] (.names)                                            0.261     8.705
n6179.in[0] (.names)                                             1.014     9.719
n6179.out[0] (.names)                                            0.261     9.980
n6338.in[0] (.names)                                             1.014    10.993
n6338.out[0] (.names)                                            0.261    11.254
n6339.in[1] (.names)                                             1.014    12.268
n6339.out[0] (.names)                                            0.261    12.529
n6342.in[1] (.names)                                             1.014    13.543
n6342.out[0] (.names)                                            0.261    13.804
n6343.in[0] (.names)                                             1.014    14.818
n6343.out[0] (.names)                                            0.261    15.079
n6344.in[1] (.names)                                             1.014    16.093
n6344.out[0] (.names)                                            0.261    16.354
n6345.in[0] (.names)                                             1.014    17.367
n6345.out[0] (.names)                                            0.261    17.628
n6287.in[0] (.names)                                             1.014    18.642
n6287.out[0] (.names)                                            0.261    18.903
n6346.in[2] (.names)                                             1.014    19.917
n6346.out[0] (.names)                                            0.261    20.178
n6348.in[1] (.names)                                             1.014    21.192
n6348.out[0] (.names)                                            0.261    21.453
n6091.in[1] (.names)                                             1.014    22.467
n6091.out[0] (.names)                                            0.261    22.728
n6281.in[0] (.names)                                             1.014    23.742
n6281.out[0] (.names)                                            0.261    24.003
n6289.in[0] (.names)                                             1.014    25.016
n6289.out[0] (.names)                                            0.261    25.277
n6292.in[0] (.names)                                             1.014    26.291
n6292.out[0] (.names)                                            0.261    26.552
n6302.in[0] (.names)                                             1.014    27.566
n6302.out[0] (.names)                                            0.261    27.827
n6279.in[1] (.names)                                             1.014    28.841
n6279.out[0] (.names)                                            0.261    29.102
n6256.in[2] (.names)                                             1.014    30.116
n6256.out[0] (.names)                                            0.261    30.377
n6259.in[0] (.names)                                             1.014    31.390
n6259.out[0] (.names)                                            0.261    31.651
n6303.in[0] (.names)                                             1.014    32.665
n6303.out[0] (.names)                                            0.261    32.926
n6304.in[0] (.names)                                             1.014    33.940
n6304.out[0] (.names)                                            0.261    34.201
n6509.in[0] (.names)                                             1.014    35.215
n6509.out[0] (.names)                                            0.261    35.476
n6520.in[0] (.names)                                             1.014    36.490
n6520.out[0] (.names)                                            0.261    36.751
n6521.in[0] (.names)                                             1.014    37.765
n6521.out[0] (.names)                                            0.261    38.026
n6708.in[2] (.names)                                             1.014    39.039
n6708.out[0] (.names)                                            0.261    39.300
n6624.in[0] (.names)                                             1.014    40.314
n6624.out[0] (.names)                                            0.261    40.575
n6616.in[0] (.names)                                             1.014    41.589
n6616.out[0] (.names)                                            0.261    41.850
n6591.in[0] (.names)                                             1.014    42.864
n6591.out[0] (.names)                                            0.261    43.125
n6625.in[0] (.names)                                             1.014    44.139
n6625.out[0] (.names)                                            0.261    44.400
n6730.in[3] (.names)                                             1.014    45.413
n6730.out[0] (.names)                                            0.261    45.674
n4728.in[1] (.names)                                             1.014    46.688
n4728.out[0] (.names)                                            0.261    46.949
n6594.in[0] (.names)                                             1.014    47.963
n6594.out[0] (.names)                                            0.261    48.224
n6596.in[0] (.names)                                             1.014    49.238
n6596.out[0] (.names)                                            0.261    49.499
n6250.in[1] (.names)                                             1.014    50.513
n6250.out[0] (.names)                                            0.261    50.774
n4981.in[0] (.names)                                             1.014    51.787
n4981.out[0] (.names)                                            0.261    52.048
n4982.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4982.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n2721.Q[0] (.latch clocked by pclk)
Endpoint  : n3547.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2721.clk[0] (.latch)                                            1.014     1.014
n2721.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6449.in[0] (.names)                                             1.014     2.070
n6449.out[0] (.names)                                            0.261     2.331
n6411.in[2] (.names)                                             1.014     3.344
n6411.out[0] (.names)                                            0.261     3.605
n6382.in[0] (.names)                                             1.014     4.619
n6382.out[0] (.names)                                            0.261     4.880
n6383.in[0] (.names)                                             1.014     5.894
n6383.out[0] (.names)                                            0.261     6.155
n6335.in[0] (.names)                                             1.014     7.169
n6335.out[0] (.names)                                            0.261     7.430
n6336.in[0] (.names)                                             1.014     8.444
n6336.out[0] (.names)                                            0.261     8.705
n6179.in[0] (.names)                                             1.014     9.719
n6179.out[0] (.names)                                            0.261     9.980
n6338.in[0] (.names)                                             1.014    10.993
n6338.out[0] (.names)                                            0.261    11.254
n6339.in[1] (.names)                                             1.014    12.268
n6339.out[0] (.names)                                            0.261    12.529
n6342.in[1] (.names)                                             1.014    13.543
n6342.out[0] (.names)                                            0.261    13.804
n6343.in[0] (.names)                                             1.014    14.818
n6343.out[0] (.names)                                            0.261    15.079
n6344.in[1] (.names)                                             1.014    16.093
n6344.out[0] (.names)                                            0.261    16.354
n6345.in[0] (.names)                                             1.014    17.367
n6345.out[0] (.names)                                            0.261    17.628
n6287.in[0] (.names)                                             1.014    18.642
n6287.out[0] (.names)                                            0.261    18.903
n6346.in[2] (.names)                                             1.014    19.917
n6346.out[0] (.names)                                            0.261    20.178
n6348.in[1] (.names)                                             1.014    21.192
n6348.out[0] (.names)                                            0.261    21.453
n6091.in[1] (.names)                                             1.014    22.467
n6091.out[0] (.names)                                            0.261    22.728
n6281.in[0] (.names)                                             1.014    23.742
n6281.out[0] (.names)                                            0.261    24.003
n6289.in[0] (.names)                                             1.014    25.016
n6289.out[0] (.names)                                            0.261    25.277
n6292.in[0] (.names)                                             1.014    26.291
n6292.out[0] (.names)                                            0.261    26.552
n6302.in[0] (.names)                                             1.014    27.566
n6302.out[0] (.names)                                            0.261    27.827
n6279.in[1] (.names)                                             1.014    28.841
n6279.out[0] (.names)                                            0.261    29.102
n6256.in[2] (.names)                                             1.014    30.116
n6256.out[0] (.names)                                            0.261    30.377
n6259.in[0] (.names)                                             1.014    31.390
n6259.out[0] (.names)                                            0.261    31.651
n6303.in[0] (.names)                                             1.014    32.665
n6303.out[0] (.names)                                            0.261    32.926
n6304.in[0] (.names)                                             1.014    33.940
n6304.out[0] (.names)                                            0.261    34.201
n6509.in[0] (.names)                                             1.014    35.215
n6509.out[0] (.names)                                            0.261    35.476
n6520.in[0] (.names)                                             1.014    36.490
n6520.out[0] (.names)                                            0.261    36.751
n6521.in[0] (.names)                                             1.014    37.765
n6521.out[0] (.names)                                            0.261    38.026
n6708.in[2] (.names)                                             1.014    39.039
n6708.out[0] (.names)                                            0.261    39.300
n6624.in[0] (.names)                                             1.014    40.314
n6624.out[0] (.names)                                            0.261    40.575
n6616.in[0] (.names)                                             1.014    41.589
n6616.out[0] (.names)                                            0.261    41.850
n6591.in[0] (.names)                                             1.014    42.864
n6591.out[0] (.names)                                            0.261    43.125
n6590.in[1] (.names)                                             1.014    44.139
n6590.out[0] (.names)                                            0.261    44.400
n6574.in[1] (.names)                                             1.014    45.413
n6574.out[0] (.names)                                            0.261    45.674
n6575.in[0] (.names)                                             1.014    46.688
n6575.out[0] (.names)                                            0.261    46.949
n6577.in[2] (.names)                                             1.014    47.963
n6577.out[0] (.names)                                            0.261    48.224
n6588.in[0] (.names)                                             1.014    49.238
n6588.out[0] (.names)                                            0.261    49.499
n6589.in[0] (.names)                                             1.014    50.513
n6589.out[0] (.names)                                            0.261    50.774
n6113.in[0] (.names)                                             1.014    51.787
n6113.out[0] (.names)                                            0.261    52.048
n3547.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3547.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n7598.Q[0] (.latch clocked by pclk)
Endpoint  : n6100.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7598.clk[0] (.latch)                                            1.014     1.014
n7598.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7301.in[0] (.names)                                             1.014     2.070
n7301.out[0] (.names)                                            0.261     2.331
n6188.in[2] (.names)                                             1.014     3.344
n6188.out[0] (.names)                                            0.261     3.605
n7302.in[1] (.names)                                             1.014     4.619
n7302.out[0] (.names)                                            0.261     4.880
n7462.in[0] (.names)                                             1.014     5.894
n7462.out[0] (.names)                                            0.261     6.155
n7470.in[0] (.names)                                             1.014     7.169
n7470.out[0] (.names)                                            0.261     7.430
n7457.in[1] (.names)                                             1.014     8.444
n7457.out[0] (.names)                                            0.261     8.705
n7458.in[2] (.names)                                             1.014     9.719
n7458.out[0] (.names)                                            0.261     9.980
n7343.in[0] (.names)                                             1.014    10.993
n7343.out[0] (.names)                                            0.261    11.254
n4959.in[3] (.names)                                             1.014    12.268
n4959.out[0] (.names)                                            0.261    12.529
n7345.in[0] (.names)                                             1.014    13.543
n7345.out[0] (.names)                                            0.261    13.804
n7346.in[0] (.names)                                             1.014    14.818
n7346.out[0] (.names)                                            0.261    15.079
n7347.in[0] (.names)                                             1.014    16.093
n7347.out[0] (.names)                                            0.261    16.354
n7386.in[0] (.names)                                             1.014    17.367
n7386.out[0] (.names)                                            0.261    17.628
n7387.in[1] (.names)                                             1.014    18.642
n7387.out[0] (.names)                                            0.261    18.903
n7391.in[1] (.names)                                             1.014    19.917
n7391.out[0] (.names)                                            0.261    20.178
n7392.in[1] (.names)                                             1.014    21.192
n7392.out[0] (.names)                                            0.261    21.453
n4928.in[2] (.names)                                             1.014    22.467
n4928.out[0] (.names)                                            0.261    22.728
n7370.in[0] (.names)                                             1.014    23.742
n7370.out[0] (.names)                                            0.261    24.003
n7371.in[0] (.names)                                             1.014    25.016
n7371.out[0] (.names)                                            0.261    25.277
n5934.in[1] (.names)                                             1.014    26.291
n5934.out[0] (.names)                                            0.261    26.552
n6982.in[1] (.names)                                             1.014    27.566
n6982.out[0] (.names)                                            0.261    27.827
n6991.in[1] (.names)                                             1.014    28.841
n6991.out[0] (.names)                                            0.261    29.102
n4826.in[2] (.names)                                             1.014    30.116
n4826.out[0] (.names)                                            0.261    30.377
n7193.in[0] (.names)                                             1.014    31.390
n7193.out[0] (.names)                                            0.261    31.651
n7200.in[2] (.names)                                             1.014    32.665
n7200.out[0] (.names)                                            0.261    32.926
n7201.in[0] (.names)                                             1.014    33.940
n7201.out[0] (.names)                                            0.261    34.201
n7204.in[1] (.names)                                             1.014    35.215
n7204.out[0] (.names)                                            0.261    35.476
n7438.in[2] (.names)                                             1.014    36.490
n7438.out[0] (.names)                                            0.261    36.751
n7439.in[0] (.names)                                             1.014    37.765
n7439.out[0] (.names)                                            0.261    38.026
n7441.in[0] (.names)                                             1.014    39.039
n7441.out[0] (.names)                                            0.261    39.300
n7442.in[0] (.names)                                             1.014    40.314
n7442.out[0] (.names)                                            0.261    40.575
n7443.in[0] (.names)                                             1.014    41.589
n7443.out[0] (.names)                                            0.261    41.850
n7287.in[0] (.names)                                             1.014    42.864
n7287.out[0] (.names)                                            0.261    43.125
n7450.in[0] (.names)                                             1.014    44.139
n7450.out[0] (.names)                                            0.261    44.400
n7451.in[0] (.names)                                             1.014    45.413
n7451.out[0] (.names)                                            0.261    45.674
n7080.in[3] (.names)                                             1.014    46.688
n7080.out[0] (.names)                                            0.261    46.949
n5781.in[1] (.names)                                             1.014    47.963
n5781.out[0] (.names)                                            0.261    48.224
n4823.in[0] (.names)                                             1.014    49.238
n4823.out[0] (.names)                                            0.261    49.499
n4976.in[0] (.names)                                             1.014    50.513
n4976.out[0] (.names)                                            0.261    50.774
n6099.in[0] (.names)                                             1.014    51.787
n6099.out[0] (.names)                                            0.261    52.048
n6100.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6100.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n7598.Q[0] (.latch clocked by pclk)
Endpoint  : n7664.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7598.clk[0] (.latch)                                            1.014     1.014
n7598.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7301.in[0] (.names)                                             1.014     2.070
n7301.out[0] (.names)                                            0.261     2.331
n6188.in[2] (.names)                                             1.014     3.344
n6188.out[0] (.names)                                            0.261     3.605
n7302.in[1] (.names)                                             1.014     4.619
n7302.out[0] (.names)                                            0.261     4.880
n7462.in[0] (.names)                                             1.014     5.894
n7462.out[0] (.names)                                            0.261     6.155
n7470.in[0] (.names)                                             1.014     7.169
n7470.out[0] (.names)                                            0.261     7.430
n7457.in[1] (.names)                                             1.014     8.444
n7457.out[0] (.names)                                            0.261     8.705
n7458.in[2] (.names)                                             1.014     9.719
n7458.out[0] (.names)                                            0.261     9.980
n7343.in[0] (.names)                                             1.014    10.993
n7343.out[0] (.names)                                            0.261    11.254
n4959.in[3] (.names)                                             1.014    12.268
n4959.out[0] (.names)                                            0.261    12.529
n7345.in[0] (.names)                                             1.014    13.543
n7345.out[0] (.names)                                            0.261    13.804
n7346.in[0] (.names)                                             1.014    14.818
n7346.out[0] (.names)                                            0.261    15.079
n7347.in[0] (.names)                                             1.014    16.093
n7347.out[0] (.names)                                            0.261    16.354
n7386.in[0] (.names)                                             1.014    17.367
n7386.out[0] (.names)                                            0.261    17.628
n7387.in[1] (.names)                                             1.014    18.642
n7387.out[0] (.names)                                            0.261    18.903
n7391.in[1] (.names)                                             1.014    19.917
n7391.out[0] (.names)                                            0.261    20.178
n7392.in[1] (.names)                                             1.014    21.192
n7392.out[0] (.names)                                            0.261    21.453
n4928.in[2] (.names)                                             1.014    22.467
n4928.out[0] (.names)                                            0.261    22.728
n7370.in[0] (.names)                                             1.014    23.742
n7370.out[0] (.names)                                            0.261    24.003
n7371.in[0] (.names)                                             1.014    25.016
n7371.out[0] (.names)                                            0.261    25.277
n5934.in[1] (.names)                                             1.014    26.291
n5934.out[0] (.names)                                            0.261    26.552
n6982.in[1] (.names)                                             1.014    27.566
n6982.out[0] (.names)                                            0.261    27.827
n6991.in[1] (.names)                                             1.014    28.841
n6991.out[0] (.names)                                            0.261    29.102
n4826.in[2] (.names)                                             1.014    30.116
n4826.out[0] (.names)                                            0.261    30.377
n7193.in[0] (.names)                                             1.014    31.390
n7193.out[0] (.names)                                            0.261    31.651
n7200.in[2] (.names)                                             1.014    32.665
n7200.out[0] (.names)                                            0.261    32.926
n7201.in[0] (.names)                                             1.014    33.940
n7201.out[0] (.names)                                            0.261    34.201
n7204.in[1] (.names)                                             1.014    35.215
n7204.out[0] (.names)                                            0.261    35.476
n7438.in[2] (.names)                                             1.014    36.490
n7438.out[0] (.names)                                            0.261    36.751
n7439.in[0] (.names)                                             1.014    37.765
n7439.out[0] (.names)                                            0.261    38.026
n7441.in[0] (.names)                                             1.014    39.039
n7441.out[0] (.names)                                            0.261    39.300
n7442.in[0] (.names)                                             1.014    40.314
n7442.out[0] (.names)                                            0.261    40.575
n7443.in[0] (.names)                                             1.014    41.589
n7443.out[0] (.names)                                            0.261    41.850
n7287.in[0] (.names)                                             1.014    42.864
n7287.out[0] (.names)                                            0.261    43.125
n7450.in[0] (.names)                                             1.014    44.139
n7450.out[0] (.names)                                            0.261    44.400
n7451.in[0] (.names)                                             1.014    45.413
n7451.out[0] (.names)                                            0.261    45.674
n7080.in[3] (.names)                                             1.014    46.688
n7080.out[0] (.names)                                            0.261    46.949
n5781.in[1] (.names)                                             1.014    47.963
n5781.out[0] (.names)                                            0.261    48.224
n4823.in[0] (.names)                                             1.014    49.238
n4823.out[0] (.names)                                            0.261    49.499
n4976.in[0] (.names)                                             1.014    50.513
n4976.out[0] (.names)                                            0.261    50.774
n6099.in[0] (.names)                                             1.014    51.787
n6099.out[0] (.names)                                            0.261    52.048
n7664.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7664.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n8010.Q[0] (.latch clocked by pclk)
Endpoint  : n4937.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8010.clk[0] (.latch)                                            1.014     1.014
n8010.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9515.in[0] (.names)                                             1.014     2.070
n9515.out[0] (.names)                                            0.261     2.331
n9445.in[0] (.names)                                             1.014     3.344
n9445.out[0] (.names)                                            0.261     3.605
n9378.in[0] (.names)                                             1.014     4.619
n9378.out[0] (.names)                                            0.261     4.880
n9516.in[0] (.names)                                             1.014     5.894
n9516.out[0] (.names)                                            0.261     6.155
n9213.in[0] (.names)                                             1.014     7.169
n9213.out[0] (.names)                                            0.261     7.430
n6671.in[2] (.names)                                             1.014     8.444
n6671.out[0] (.names)                                            0.261     8.705
n6667.in[0] (.names)                                             1.014     9.719
n6667.out[0] (.names)                                            0.261     9.980
n6548.in[0] (.names)                                             1.014    10.993
n6548.out[0] (.names)                                            0.261    11.254
n6674.in[0] (.names)                                             1.014    12.268
n6674.out[0] (.names)                                            0.261    12.529
n3741.in[0] (.names)                                             1.014    13.543
n3741.out[0] (.names)                                            0.261    13.804
n4793.in[1] (.names)                                             1.014    14.818
n4793.out[0] (.names)                                            0.261    15.079
n6167.in[0] (.names)                                             1.014    16.093
n6167.out[0] (.names)                                            0.261    16.354
n6168.in[0] (.names)                                             1.014    17.367
n6168.out[0] (.names)                                            0.261    17.628
n6176.in[0] (.names)                                             1.014    18.642
n6176.out[0] (.names)                                            0.261    18.903
n6177.in[0] (.names)                                             1.014    19.917
n6177.out[0] (.names)                                            0.261    20.178
n6184.in[2] (.names)                                             1.014    21.192
n6184.out[0] (.names)                                            0.261    21.453
n4794.in[1] (.names)                                             1.014    22.467
n4794.out[0] (.names)                                            0.261    22.728
n2830.in[0] (.names)                                             1.014    23.742
n2830.out[0] (.names)                                            0.261    24.003
n4779.in[0] (.names)                                             1.014    25.016
n4779.out[0] (.names)                                            0.261    25.277
n6127.in[1] (.names)                                             1.014    26.291
n6127.out[0] (.names)                                            0.261    26.552
n6162.in[0] (.names)                                             1.014    27.566
n6162.out[0] (.names)                                            0.261    27.827
n6210.in[2] (.names)                                             1.014    28.841
n6210.out[0] (.names)                                            0.261    29.102
n4875.in[1] (.names)                                             1.014    30.116
n4875.out[0] (.names)                                            0.261    30.377
n7868.in[1] (.names)                                             1.014    31.390
n7868.out[0] (.names)                                            0.261    31.651
n7869.in[1] (.names)                                             1.014    32.665
n7869.out[0] (.names)                                            0.261    32.926
n7870.in[0] (.names)                                             1.014    33.940
n7870.out[0] (.names)                                            0.261    34.201
n7878.in[1] (.names)                                             1.014    35.215
n7878.out[0] (.names)                                            0.261    35.476
n7328.in[1] (.names)                                             1.014    36.490
n7328.out[0] (.names)                                            0.261    36.751
n7329.in[2] (.names)                                             1.014    37.765
n7329.out[0] (.names)                                            0.261    38.026
n7331.in[1] (.names)                                             1.014    39.039
n7331.out[0] (.names)                                            0.261    39.300
n7332.in[1] (.names)                                             1.014    40.314
n7332.out[0] (.names)                                            0.261    40.575
n7333.in[0] (.names)                                             1.014    41.589
n7333.out[0] (.names)                                            0.261    41.850
n7335.in[0] (.names)                                             1.014    42.864
n7335.out[0] (.names)                                            0.261    43.125
n7336.in[0] (.names)                                             1.014    44.139
n7336.out[0] (.names)                                            0.261    44.400
n6145.in[2] (.names)                                             1.014    45.413
n6145.out[0] (.names)                                            0.261    45.674
n7338.in[0] (.names)                                             1.014    46.688
n7338.out[0] (.names)                                            0.261    46.949
n7183.in[0] (.names)                                             1.014    47.963
n7183.out[0] (.names)                                            0.261    48.224
n7176.in[1] (.names)                                             1.014    49.238
n7176.out[0] (.names)                                            0.261    49.499
n4713.in[1] (.names)                                             1.014    50.513
n4713.out[0] (.names)                                            0.261    50.774
n4936.in[0] (.names)                                             1.014    51.787
n4936.out[0] (.names)                                            0.261    52.048
n4937.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4937.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n8010.Q[0] (.latch clocked by pclk)
Endpoint  : n2605.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8010.clk[0] (.latch)                                            1.014     1.014
n8010.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9515.in[0] (.names)                                             1.014     2.070
n9515.out[0] (.names)                                            0.261     2.331
n9445.in[0] (.names)                                             1.014     3.344
n9445.out[0] (.names)                                            0.261     3.605
n9378.in[0] (.names)                                             1.014     4.619
n9378.out[0] (.names)                                            0.261     4.880
n9516.in[0] (.names)                                             1.014     5.894
n9516.out[0] (.names)                                            0.261     6.155
n9213.in[0] (.names)                                             1.014     7.169
n9213.out[0] (.names)                                            0.261     7.430
n6671.in[2] (.names)                                             1.014     8.444
n6671.out[0] (.names)                                            0.261     8.705
n6667.in[0] (.names)                                             1.014     9.719
n6667.out[0] (.names)                                            0.261     9.980
n6548.in[0] (.names)                                             1.014    10.993
n6548.out[0] (.names)                                            0.261    11.254
n6674.in[0] (.names)                                             1.014    12.268
n6674.out[0] (.names)                                            0.261    12.529
n3741.in[0] (.names)                                             1.014    13.543
n3741.out[0] (.names)                                            0.261    13.804
n4793.in[1] (.names)                                             1.014    14.818
n4793.out[0] (.names)                                            0.261    15.079
n6167.in[0] (.names)                                             1.014    16.093
n6167.out[0] (.names)                                            0.261    16.354
n6168.in[0] (.names)                                             1.014    17.367
n6168.out[0] (.names)                                            0.261    17.628
n6176.in[0] (.names)                                             1.014    18.642
n6176.out[0] (.names)                                            0.261    18.903
n6177.in[0] (.names)                                             1.014    19.917
n6177.out[0] (.names)                                            0.261    20.178
n6184.in[2] (.names)                                             1.014    21.192
n6184.out[0] (.names)                                            0.261    21.453
n4794.in[1] (.names)                                             1.014    22.467
n4794.out[0] (.names)                                            0.261    22.728
n2830.in[0] (.names)                                             1.014    23.742
n2830.out[0] (.names)                                            0.261    24.003
n4779.in[0] (.names)                                             1.014    25.016
n4779.out[0] (.names)                                            0.261    25.277
n6127.in[1] (.names)                                             1.014    26.291
n6127.out[0] (.names)                                            0.261    26.552
n6162.in[0] (.names)                                             1.014    27.566
n6162.out[0] (.names)                                            0.261    27.827
n6210.in[2] (.names)                                             1.014    28.841
n6210.out[0] (.names)                                            0.261    29.102
n4875.in[1] (.names)                                             1.014    30.116
n4875.out[0] (.names)                                            0.261    30.377
n7868.in[1] (.names)                                             1.014    31.390
n7868.out[0] (.names)                                            0.261    31.651
n7869.in[1] (.names)                                             1.014    32.665
n7869.out[0] (.names)                                            0.261    32.926
n7870.in[0] (.names)                                             1.014    33.940
n7870.out[0] (.names)                                            0.261    34.201
n7878.in[1] (.names)                                             1.014    35.215
n7878.out[0] (.names)                                            0.261    35.476
n7328.in[1] (.names)                                             1.014    36.490
n7328.out[0] (.names)                                            0.261    36.751
n7329.in[2] (.names)                                             1.014    37.765
n7329.out[0] (.names)                                            0.261    38.026
n7331.in[1] (.names)                                             1.014    39.039
n7331.out[0] (.names)                                            0.261    39.300
n7332.in[1] (.names)                                             1.014    40.314
n7332.out[0] (.names)                                            0.261    40.575
n7333.in[0] (.names)                                             1.014    41.589
n7333.out[0] (.names)                                            0.261    41.850
n7335.in[0] (.names)                                             1.014    42.864
n7335.out[0] (.names)                                            0.261    43.125
n7336.in[0] (.names)                                             1.014    44.139
n7336.out[0] (.names)                                            0.261    44.400
n6145.in[2] (.names)                                             1.014    45.413
n6145.out[0] (.names)                                            0.261    45.674
n7338.in[0] (.names)                                             1.014    46.688
n7338.out[0] (.names)                                            0.261    46.949
n7612.in[1] (.names)                                             1.014    47.963
n7612.out[0] (.names)                                            0.261    48.224
n3743.in[3] (.names)                                             1.014    49.238
n3743.out[0] (.names)                                            0.261    49.499
n5793.in[0] (.names)                                             1.014    50.513
n5793.out[0] (.names)                                            0.261    50.774
n4757.in[0] (.names)                                             1.014    51.787
n4757.out[0] (.names)                                            0.261    52.048
n2605.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2605.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n8010.Q[0] (.latch clocked by pclk)
Endpoint  : n7354.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8010.clk[0] (.latch)                                            1.014     1.014
n8010.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9515.in[0] (.names)                                             1.014     2.070
n9515.out[0] (.names)                                            0.261     2.331
n9445.in[0] (.names)                                             1.014     3.344
n9445.out[0] (.names)                                            0.261     3.605
n9378.in[0] (.names)                                             1.014     4.619
n9378.out[0] (.names)                                            0.261     4.880
n9516.in[0] (.names)                                             1.014     5.894
n9516.out[0] (.names)                                            0.261     6.155
n9213.in[0] (.names)                                             1.014     7.169
n9213.out[0] (.names)                                            0.261     7.430
n6671.in[2] (.names)                                             1.014     8.444
n6671.out[0] (.names)                                            0.261     8.705
n6667.in[0] (.names)                                             1.014     9.719
n6667.out[0] (.names)                                            0.261     9.980
n6548.in[0] (.names)                                             1.014    10.993
n6548.out[0] (.names)                                            0.261    11.254
n6674.in[0] (.names)                                             1.014    12.268
n6674.out[0] (.names)                                            0.261    12.529
n3741.in[0] (.names)                                             1.014    13.543
n3741.out[0] (.names)                                            0.261    13.804
n4793.in[1] (.names)                                             1.014    14.818
n4793.out[0] (.names)                                            0.261    15.079
n6167.in[0] (.names)                                             1.014    16.093
n6167.out[0] (.names)                                            0.261    16.354
n6168.in[0] (.names)                                             1.014    17.367
n6168.out[0] (.names)                                            0.261    17.628
n6176.in[0] (.names)                                             1.014    18.642
n6176.out[0] (.names)                                            0.261    18.903
n6177.in[0] (.names)                                             1.014    19.917
n6177.out[0] (.names)                                            0.261    20.178
n6184.in[2] (.names)                                             1.014    21.192
n6184.out[0] (.names)                                            0.261    21.453
n4794.in[1] (.names)                                             1.014    22.467
n4794.out[0] (.names)                                            0.261    22.728
n2830.in[0] (.names)                                             1.014    23.742
n2830.out[0] (.names)                                            0.261    24.003
n4779.in[0] (.names)                                             1.014    25.016
n4779.out[0] (.names)                                            0.261    25.277
n6127.in[1] (.names)                                             1.014    26.291
n6127.out[0] (.names)                                            0.261    26.552
n6162.in[0] (.names)                                             1.014    27.566
n6162.out[0] (.names)                                            0.261    27.827
n6210.in[2] (.names)                                             1.014    28.841
n6210.out[0] (.names)                                            0.261    29.102
n4875.in[1] (.names)                                             1.014    30.116
n4875.out[0] (.names)                                            0.261    30.377
n7868.in[1] (.names)                                             1.014    31.390
n7868.out[0] (.names)                                            0.261    31.651
n7869.in[1] (.names)                                             1.014    32.665
n7869.out[0] (.names)                                            0.261    32.926
n7870.in[0] (.names)                                             1.014    33.940
n7870.out[0] (.names)                                            0.261    34.201
n7878.in[1] (.names)                                             1.014    35.215
n7878.out[0] (.names)                                            0.261    35.476
n7328.in[1] (.names)                                             1.014    36.490
n7328.out[0] (.names)                                            0.261    36.751
n7329.in[2] (.names)                                             1.014    37.765
n7329.out[0] (.names)                                            0.261    38.026
n7331.in[1] (.names)                                             1.014    39.039
n7331.out[0] (.names)                                            0.261    39.300
n7332.in[1] (.names)                                             1.014    40.314
n7332.out[0] (.names)                                            0.261    40.575
n7333.in[0] (.names)                                             1.014    41.589
n7333.out[0] (.names)                                            0.261    41.850
n7335.in[0] (.names)                                             1.014    42.864
n7335.out[0] (.names)                                            0.261    43.125
n7336.in[0] (.names)                                             1.014    44.139
n7336.out[0] (.names)                                            0.261    44.400
n6145.in[2] (.names)                                             1.014    45.413
n6145.out[0] (.names)                                            0.261    45.674
n7338.in[0] (.names)                                             1.014    46.688
n7338.out[0] (.names)                                            0.261    46.949
n7612.in[1] (.names)                                             1.014    47.963
n7612.out[0] (.names)                                            0.261    48.224
n3743.in[3] (.names)                                             1.014    49.238
n3743.out[0] (.names)                                            0.261    49.499
n5793.in[0] (.names)                                             1.014    50.513
n5793.out[0] (.names)                                            0.261    50.774
n4757.in[0] (.names)                                             1.014    51.787
n4757.out[0] (.names)                                            0.261    52.048
n7354.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7354.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n7030.Q[0] (.latch clocked by pclk)
Endpoint  : n6415.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7030.clk[0] (.latch)                                            1.014     1.014
n7030.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7783.in[0] (.names)                                             1.014     2.070
n7783.out[0] (.names)                                            0.261     2.331
n7784.in[0] (.names)                                             1.014     3.344
n7784.out[0] (.names)                                            0.261     3.605
n7785.in[3] (.names)                                             1.014     4.619
n7785.out[0] (.names)                                            0.261     4.880
n7802.in[0] (.names)                                             1.014     5.894
n7802.out[0] (.names)                                            0.261     6.155
n7793.in[0] (.names)                                             1.014     7.169
n7793.out[0] (.names)                                            0.261     7.430
n7794.in[0] (.names)                                             1.014     8.444
n7794.out[0] (.names)                                            0.261     8.705
n7786.in[0] (.names)                                             1.014     9.719
n7786.out[0] (.names)                                            0.261     9.980
n7787.in[1] (.names)                                             1.014    10.993
n7787.out[0] (.names)                                            0.261    11.254
n7790.in[0] (.names)                                             1.014    12.268
n7790.out[0] (.names)                                            0.261    12.529
n3366.in[1] (.names)                                             1.014    13.543
n3366.out[0] (.names)                                            0.261    13.804
n7796.in[0] (.names)                                             1.014    14.818
n7796.out[0] (.names)                                            0.261    15.079
n7803.in[1] (.names)                                             1.014    16.093
n7803.out[0] (.names)                                            0.261    16.354
n7804.in[0] (.names)                                             1.014    17.367
n7804.out[0] (.names)                                            0.261    17.628
n3239.in[0] (.names)                                             1.014    18.642
n3239.out[0] (.names)                                            0.261    18.903
n7807.in[0] (.names)                                             1.014    19.917
n7807.out[0] (.names)                                            0.261    20.178
n7808.in[0] (.names)                                             1.014    21.192
n7808.out[0] (.names)                                            0.261    21.453
n3453.in[1] (.names)                                             1.014    22.467
n3453.out[0] (.names)                                            0.261    22.728
n5882.in[0] (.names)                                             1.014    23.742
n5882.out[0] (.names)                                            0.261    24.003
n5884.in[1] (.names)                                             1.014    25.016
n5884.out[0] (.names)                                            0.261    25.277
n5914.in[0] (.names)                                             1.014    26.291
n5914.out[0] (.names)                                            0.261    26.552
n5899.in[2] (.names)                                             1.014    27.566
n5899.out[0] (.names)                                            0.261    27.827
n5940.in[0] (.names)                                             1.014    28.841
n5940.out[0] (.names)                                            0.261    29.102
n5942.in[0] (.names)                                             1.014    30.116
n5942.out[0] (.names)                                            0.261    30.377
n5943.in[1] (.names)                                             1.014    31.390
n5943.out[0] (.names)                                            0.261    31.651
n5869.in[0] (.names)                                             1.014    32.665
n5869.out[0] (.names)                                            0.261    32.926
n5870.in[0] (.names)                                             1.014    33.940
n5870.out[0] (.names)                                            0.261    34.201
n5872.in[0] (.names)                                             1.014    35.215
n5872.out[0] (.names)                                            0.261    35.476
n5873.in[0] (.names)                                             1.014    36.490
n5873.out[0] (.names)                                            0.261    36.751
n3268.in[0] (.names)                                             1.014    37.765
n3268.out[0] (.names)                                            0.261    38.026
n2693.in[2] (.names)                                             1.014    39.039
n2693.out[0] (.names)                                            0.261    39.300
n5975.in[0] (.names)                                             1.014    40.314
n5975.out[0] (.names)                                            0.261    40.575
n5976.in[0] (.names)                                             1.014    41.589
n5976.out[0] (.names)                                            0.261    41.850
n5978.in[2] (.names)                                             1.014    42.864
n5978.out[0] (.names)                                            0.261    43.125
n5987.in[0] (.names)                                             1.014    44.139
n5987.out[0] (.names)                                            0.261    44.400
n6463.in[2] (.names)                                             1.014    45.413
n6463.out[0] (.names)                                            0.261    45.674
n2763.in[0] (.names)                                             1.014    46.688
n2763.out[0] (.names)                                            0.261    46.949
n6464.in[0] (.names)                                             1.014    47.963
n6464.out[0] (.names)                                            0.261    48.224
n6476.in[3] (.names)                                             1.014    49.238
n6476.out[0] (.names)                                            0.261    49.499
n6481.in[0] (.names)                                             1.014    50.513
n6481.out[0] (.names)                                            0.261    50.774
n6414.in[0] (.names)                                             1.014    51.787
n6414.out[0] (.names)                                            0.261    52.048
n6415.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6415.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n2764.Q[0] (.latch clocked by pclk)
Endpoint  : n4016.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2764.clk[0] (.latch)                                            1.014     1.014
n2764.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7156.in[0] (.names)                                             1.014     2.070
n7156.out[0] (.names)                                            0.261     2.331
n7159.in[1] (.names)                                             1.014     3.344
n7159.out[0] (.names)                                            0.261     3.605
n7167.in[0] (.names)                                             1.014     4.619
n7167.out[0] (.names)                                            0.261     4.880
n7168.in[1] (.names)                                             1.014     5.894
n7168.out[0] (.names)                                            0.261     6.155
n7173.in[0] (.names)                                             1.014     7.169
n7173.out[0] (.names)                                            0.261     7.430
n7180.in[1] (.names)                                             1.014     8.444
n7180.out[0] (.names)                                            0.261     8.705
n7177.in[0] (.names)                                             1.014     9.719
n7177.out[0] (.names)                                            0.261     9.980
n7178.in[0] (.names)                                             1.014    10.993
n7178.out[0] (.names)                                            0.261    11.254
n7179.in[0] (.names)                                             1.014    12.268
n7179.out[0] (.names)                                            0.261    12.529
n7128.in[1] (.names)                                             1.014    13.543
n7128.out[0] (.names)                                            0.261    13.804
n7129.in[0] (.names)                                             1.014    14.818
n7129.out[0] (.names)                                            0.261    15.079
n7135.in[0] (.names)                                             1.014    16.093
n7135.out[0] (.names)                                            0.261    16.354
n7137.in[1] (.names)                                             1.014    17.367
n7137.out[0] (.names)                                            0.261    17.628
n7078.in[2] (.names)                                             1.014    18.642
n7078.out[0] (.names)                                            0.261    18.903
n7151.in[1] (.names)                                             1.014    19.917
n7151.out[0] (.names)                                            0.261    20.178
n7144.in[1] (.names)                                             1.014    21.192
n7144.out[0] (.names)                                            0.261    21.453
n7123.in[1] (.names)                                             1.014    22.467
n7123.out[0] (.names)                                            0.261    22.728
n7100.in[1] (.names)                                             1.014    23.742
n7100.out[0] (.names)                                            0.261    24.003
n7101.in[2] (.names)                                             1.014    25.016
n7101.out[0] (.names)                                            0.261    25.277
n7105.in[2] (.names)                                             1.014    26.291
n7105.out[0] (.names)                                            0.261    26.552
n6716.in[0] (.names)                                             1.014    27.566
n6716.out[0] (.names)                                            0.261    27.827
n7107.in[0] (.names)                                             1.014    28.841
n7107.out[0] (.names)                                            0.261    29.102
n7108.in[1] (.names)                                             1.014    30.116
n7108.out[0] (.names)                                            0.261    30.377
n7082.in[0] (.names)                                             1.014    31.390
n7082.out[0] (.names)                                            0.261    31.651
n7134.in[0] (.names)                                             1.014    32.665
n7134.out[0] (.names)                                            0.261    32.926
n7136.in[1] (.names)                                             1.014    33.940
n7136.out[0] (.names)                                            0.261    34.201
n7138.in[1] (.names)                                             1.014    35.215
n7138.out[0] (.names)                                            0.261    35.476
n7140.in[0] (.names)                                             1.014    36.490
n7140.out[0] (.names)                                            0.261    36.751
n4791.in[0] (.names)                                             1.014    37.765
n4791.out[0] (.names)                                            0.261    38.026
n7110.in[1] (.names)                                             1.014    39.039
n7110.out[0] (.names)                                            0.261    39.300
n7143.in[1] (.names)                                             1.014    40.314
n7143.out[0] (.names)                                            0.261    40.575
n7152.in[1] (.names)                                             1.014    41.589
n7152.out[0] (.names)                                            0.261    41.850
n7831.in[0] (.names)                                             1.014    42.864
n7831.out[0] (.names)                                            0.261    43.125
n4688.in[2] (.names)                                             1.014    44.139
n4688.out[0] (.names)                                            0.261    44.400
n7833.in[1] (.names)                                             1.014    45.413
n7833.out[0] (.names)                                            0.261    45.674
n3782.in[1] (.names)                                             1.014    46.688
n3782.out[0] (.names)                                            0.261    46.949
n3311.in[0] (.names)                                             1.014    47.963
n3311.out[0] (.names)                                            0.261    48.224
n7836.in[0] (.names)                                             1.014    49.238
n7836.out[0] (.names)                                            0.261    49.499
n6108.in[1] (.names)                                             1.014    50.513
n6108.out[0] (.names)                                            0.261    50.774
n4015.in[0] (.names)                                             1.014    51.787
n4015.out[0] (.names)                                            0.261    52.048
n4016.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4016.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n10806.Q[0] (.latch clocked by pclk)
Endpoint  : n10443.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10806.clk[0] (.latch)                                           1.014     1.014
n10806.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10807.in[3] (.names)                                            1.014     2.070
n10807.out[0] (.names)                                           0.261     2.331
n10809.in[1] (.names)                                            1.014     3.344
n10809.out[0] (.names)                                           0.261     3.605
n10811.in[0] (.names)                                            1.014     4.619
n10811.out[0] (.names)                                           0.261     4.880
n11029.in[1] (.names)                                            1.014     5.894
n11029.out[0] (.names)                                           0.261     6.155
n11031.in[0] (.names)                                            1.014     7.169
n11031.out[0] (.names)                                           0.261     7.430
n11036.in[0] (.names)                                            1.014     8.444
n11036.out[0] (.names)                                           0.261     8.705
n11037.in[0] (.names)                                            1.014     9.719
n11037.out[0] (.names)                                           0.261     9.980
n11013.in[0] (.names)                                            1.014    10.993
n11013.out[0] (.names)                                           0.261    11.254
n11014.in[2] (.names)                                            1.014    12.268
n11014.out[0] (.names)                                           0.261    12.529
n11017.in[0] (.names)                                            1.014    13.543
n11017.out[0] (.names)                                           0.261    13.804
n10929.in[3] (.names)                                            1.014    14.818
n10929.out[0] (.names)                                           0.261    15.079
n11019.in[1] (.names)                                            1.014    16.093
n11019.out[0] (.names)                                           0.261    16.354
n10849.in[0] (.names)                                            1.014    17.367
n10849.out[0] (.names)                                           0.261    17.628
n11020.in[0] (.names)                                            1.014    18.642
n11020.out[0] (.names)                                           0.261    18.903
n11021.in[0] (.names)                                            1.014    19.917
n11021.out[0] (.names)                                           0.261    20.178
n10998.in[0] (.names)                                            1.014    21.192
n10998.out[0] (.names)                                           0.261    21.453
n11026.in[3] (.names)                                            1.014    22.467
n11026.out[0] (.names)                                           0.261    22.728
n11478.in[0] (.names)                                            1.014    23.742
n11478.out[0] (.names)                                           0.261    24.003
n10718.in[1] (.names)                                            1.014    25.016
n10718.out[0] (.names)                                           0.261    25.277
n11479.in[0] (.names)                                            1.014    26.291
n11479.out[0] (.names)                                           0.261    26.552
n11480.in[0] (.names)                                            1.014    27.566
n11480.out[0] (.names)                                           0.261    27.827
n10758.in[0] (.names)                                            1.014    28.841
n10758.out[0] (.names)                                           0.261    29.102
n11434.in[0] (.names)                                            1.014    30.116
n11434.out[0] (.names)                                           0.261    30.377
n2741.in[0] (.names)                                             1.014    31.390
n2741.out[0] (.names)                                            0.261    31.651
n11141.in[0] (.names)                                            1.014    32.665
n11141.out[0] (.names)                                           0.261    32.926
n11143.in[0] (.names)                                            1.014    33.940
n11143.out[0] (.names)                                           0.261    34.201
n10061.in[0] (.names)                                            1.014    35.215
n10061.out[0] (.names)                                           0.261    35.476
n11325.in[2] (.names)                                            1.014    36.490
n11325.out[0] (.names)                                           0.261    36.751
n11326.in[1] (.names)                                            1.014    37.765
n11326.out[0] (.names)                                           0.261    38.026
n3442.in[0] (.names)                                             1.014    39.039
n3442.out[0] (.names)                                            0.261    39.300
n11320.in[0] (.names)                                            1.014    40.314
n11320.out[0] (.names)                                           0.261    40.575
n10047.in[0] (.names)                                            1.014    41.589
n10047.out[0] (.names)                                           0.261    41.850
n11327.in[1] (.names)                                            1.014    42.864
n11327.out[0] (.names)                                           0.261    43.125
n11291.in[0] (.names)                                            1.014    44.139
n11291.out[0] (.names)                                           0.261    44.400
n11333.in[0] (.names)                                            1.014    45.413
n11333.out[0] (.names)                                           0.261    45.674
n10669.in[0] (.names)                                            1.014    46.688
n10669.out[0] (.names)                                           0.261    46.949
n10922.in[0] (.names)                                            1.014    47.963
n10922.out[0] (.names)                                           0.261    48.224
n10923.in[2] (.names)                                            1.014    49.238
n10923.out[0] (.names)                                           0.261    49.499
n10925.in[0] (.names)                                            1.014    50.513
n10925.out[0] (.names)                                           0.261    50.774
n10735.in[0] (.names)                                            1.014    51.787
n10735.out[0] (.names)                                           0.261    52.048
n10443.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10443.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n10806.Q[0] (.latch clocked by pclk)
Endpoint  : n10971.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10806.clk[0] (.latch)                                           1.014     1.014
n10806.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10807.in[3] (.names)                                            1.014     2.070
n10807.out[0] (.names)                                           0.261     2.331
n10809.in[1] (.names)                                            1.014     3.344
n10809.out[0] (.names)                                           0.261     3.605
n10811.in[0] (.names)                                            1.014     4.619
n10811.out[0] (.names)                                           0.261     4.880
n11029.in[1] (.names)                                            1.014     5.894
n11029.out[0] (.names)                                           0.261     6.155
n11031.in[0] (.names)                                            1.014     7.169
n11031.out[0] (.names)                                           0.261     7.430
n11036.in[0] (.names)                                            1.014     8.444
n11036.out[0] (.names)                                           0.261     8.705
n11037.in[0] (.names)                                            1.014     9.719
n11037.out[0] (.names)                                           0.261     9.980
n11013.in[0] (.names)                                            1.014    10.993
n11013.out[0] (.names)                                           0.261    11.254
n11014.in[2] (.names)                                            1.014    12.268
n11014.out[0] (.names)                                           0.261    12.529
n11017.in[0] (.names)                                            1.014    13.543
n11017.out[0] (.names)                                           0.261    13.804
n10929.in[3] (.names)                                            1.014    14.818
n10929.out[0] (.names)                                           0.261    15.079
n11019.in[1] (.names)                                            1.014    16.093
n11019.out[0] (.names)                                           0.261    16.354
n10849.in[0] (.names)                                            1.014    17.367
n10849.out[0] (.names)                                           0.261    17.628
n11020.in[0] (.names)                                            1.014    18.642
n11020.out[0] (.names)                                           0.261    18.903
n11021.in[0] (.names)                                            1.014    19.917
n11021.out[0] (.names)                                           0.261    20.178
n10998.in[0] (.names)                                            1.014    21.192
n10998.out[0] (.names)                                           0.261    21.453
n11026.in[3] (.names)                                            1.014    22.467
n11026.out[0] (.names)                                           0.261    22.728
n11478.in[0] (.names)                                            1.014    23.742
n11478.out[0] (.names)                                           0.261    24.003
n10718.in[1] (.names)                                            1.014    25.016
n10718.out[0] (.names)                                           0.261    25.277
n11479.in[0] (.names)                                            1.014    26.291
n11479.out[0] (.names)                                           0.261    26.552
n11480.in[0] (.names)                                            1.014    27.566
n11480.out[0] (.names)                                           0.261    27.827
n10758.in[0] (.names)                                            1.014    28.841
n10758.out[0] (.names)                                           0.261    29.102
n11434.in[0] (.names)                                            1.014    30.116
n11434.out[0] (.names)                                           0.261    30.377
n2741.in[0] (.names)                                             1.014    31.390
n2741.out[0] (.names)                                            0.261    31.651
n11141.in[0] (.names)                                            1.014    32.665
n11141.out[0] (.names)                                           0.261    32.926
n11143.in[0] (.names)                                            1.014    33.940
n11143.out[0] (.names)                                           0.261    34.201
n10061.in[0] (.names)                                            1.014    35.215
n10061.out[0] (.names)                                           0.261    35.476
n11325.in[2] (.names)                                            1.014    36.490
n11325.out[0] (.names)                                           0.261    36.751
n11326.in[1] (.names)                                            1.014    37.765
n11326.out[0] (.names)                                           0.261    38.026
n3442.in[0] (.names)                                             1.014    39.039
n3442.out[0] (.names)                                            0.261    39.300
n11320.in[0] (.names)                                            1.014    40.314
n11320.out[0] (.names)                                           0.261    40.575
n10047.in[0] (.names)                                            1.014    41.589
n10047.out[0] (.names)                                           0.261    41.850
n11327.in[1] (.names)                                            1.014    42.864
n11327.out[0] (.names)                                           0.261    43.125
n11291.in[0] (.names)                                            1.014    44.139
n11291.out[0] (.names)                                           0.261    44.400
n11333.in[0] (.names)                                            1.014    45.413
n11333.out[0] (.names)                                           0.261    45.674
n10669.in[0] (.names)                                            1.014    46.688
n10669.out[0] (.names)                                           0.261    46.949
n10922.in[0] (.names)                                            1.014    47.963
n10922.out[0] (.names)                                           0.261    48.224
n10923.in[2] (.names)                                            1.014    49.238
n10923.out[0] (.names)                                           0.261    49.499
n10925.in[0] (.names)                                            1.014    50.513
n10925.out[0] (.names)                                           0.261    50.774
n10965.in[1] (.names)                                            1.014    51.787
n10965.out[0] (.names)                                           0.261    52.048
n10971.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10971.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n7112.Q[0] (.latch clocked by pclk)
Endpoint  : n8202.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7112.clk[0] (.latch)                                            1.014     1.014
n7112.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10491.in[0] (.names)                                            1.014     2.070
n10491.out[0] (.names)                                           0.261     2.331
n10484.in[1] (.names)                                            1.014     3.344
n10484.out[0] (.names)                                           0.261     3.605
n10492.in[0] (.names)                                            1.014     4.619
n10492.out[0] (.names)                                           0.261     4.880
n10196.in[0] (.names)                                            1.014     5.894
n10196.out[0] (.names)                                           0.261     6.155
n4176.in[0] (.names)                                             1.014     7.169
n4176.out[0] (.names)                                            0.261     7.430
n4177.in[3] (.names)                                             1.014     8.444
n4177.out[0] (.names)                                            0.261     8.705
n4178.in[0] (.names)                                             1.014     9.719
n4178.out[0] (.names)                                            0.261     9.980
n2844.in[0] (.names)                                             1.014    10.993
n2844.out[0] (.names)                                            0.261    11.254
n4156.in[0] (.names)                                             1.014    12.268
n4156.out[0] (.names)                                            0.261    12.529
n8631.in[2] (.names)                                             1.014    13.543
n8631.out[0] (.names)                                            0.261    13.804
n8104.in[0] (.names)                                             1.014    14.818
n8104.out[0] (.names)                                            0.261    15.079
n8102.in[0] (.names)                                             1.014    16.093
n8102.out[0] (.names)                                            0.261    16.354
n8103.in[0] (.names)                                             1.014    17.367
n8103.out[0] (.names)                                            0.261    17.628
n8124.in[0] (.names)                                             1.014    18.642
n8124.out[0] (.names)                                            0.261    18.903
n8127.in[0] (.names)                                             1.014    19.917
n8127.out[0] (.names)                                            0.261    20.178
n8105.in[0] (.names)                                             1.014    21.192
n8105.out[0] (.names)                                            0.261    21.453
n8106.in[0] (.names)                                             1.014    22.467
n8106.out[0] (.names)                                            0.261    22.728
n8097.in[1] (.names)                                             1.014    23.742
n8097.out[0] (.names)                                            0.261    24.003
n8112.in[0] (.names)                                             1.014    25.016
n8112.out[0] (.names)                                            0.261    25.277
n8949.in[0] (.names)                                             1.014    26.291
n8949.out[0] (.names)                                            0.261    26.552
n8930.in[1] (.names)                                             1.014    27.566
n8930.out[0] (.names)                                            0.261    27.827
n8960.in[1] (.names)                                             1.014    28.841
n8960.out[0] (.names)                                            0.261    29.102
n8922.in[0] (.names)                                             1.014    30.116
n8922.out[0] (.names)                                            0.261    30.377
n8971.in[0] (.names)                                             1.014    31.390
n8971.out[0] (.names)                                            0.261    31.651
n8976.in[0] (.names)                                             1.014    32.665
n8976.out[0] (.names)                                            0.261    32.926
n8979.in[0] (.names)                                             1.014    33.940
n8979.out[0] (.names)                                            0.261    34.201
n8987.in[0] (.names)                                             1.014    35.215
n8987.out[0] (.names)                                            0.261    35.476
n8991.in[1] (.names)                                             1.014    36.490
n8991.out[0] (.names)                                            0.261    36.751
n9006.in[1] (.names)                                             1.014    37.765
n9006.out[0] (.names)                                            0.261    38.026
n3917.in[1] (.names)                                             1.014    39.039
n3917.out[0] (.names)                                            0.261    39.300
n9007.in[0] (.names)                                             1.014    40.314
n9007.out[0] (.names)                                            0.261    40.575
n9107.in[1] (.names)                                             1.014    41.589
n9107.out[0] (.names)                                            0.261    41.850
n9168.in[0] (.names)                                             1.014    42.864
n9168.out[0] (.names)                                            0.261    43.125
n2927.in[1] (.names)                                             1.014    44.139
n2927.out[0] (.names)                                            0.261    44.400
n8724.in[1] (.names)                                             1.014    45.413
n8724.out[0] (.names)                                            0.261    45.674
n8726.in[1] (.names)                                             1.014    46.688
n8726.out[0] (.names)                                            0.261    46.949
n8733.in[0] (.names)                                             1.014    47.963
n8733.out[0] (.names)                                            0.261    48.224
n8734.in[0] (.names)                                             1.014    49.238
n8734.out[0] (.names)                                            0.261    49.499
n4810.in[0] (.names)                                             1.014    50.513
n4810.out[0] (.names)                                            0.261    50.774
n8258.in[0] (.names)                                             1.014    51.787
n8258.out[0] (.names)                                            0.261    52.048
n8202.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8202.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n7112.Q[0] (.latch clocked by pclk)
Endpoint  : n3961.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7112.clk[0] (.latch)                                            1.014     1.014
n7112.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10491.in[0] (.names)                                            1.014     2.070
n10491.out[0] (.names)                                           0.261     2.331
n10484.in[1] (.names)                                            1.014     3.344
n10484.out[0] (.names)                                           0.261     3.605
n10492.in[0] (.names)                                            1.014     4.619
n10492.out[0] (.names)                                           0.261     4.880
n10196.in[0] (.names)                                            1.014     5.894
n10196.out[0] (.names)                                           0.261     6.155
n4176.in[0] (.names)                                             1.014     7.169
n4176.out[0] (.names)                                            0.261     7.430
n4177.in[3] (.names)                                             1.014     8.444
n4177.out[0] (.names)                                            0.261     8.705
n4178.in[0] (.names)                                             1.014     9.719
n4178.out[0] (.names)                                            0.261     9.980
n2844.in[0] (.names)                                             1.014    10.993
n2844.out[0] (.names)                                            0.261    11.254
n4156.in[0] (.names)                                             1.014    12.268
n4156.out[0] (.names)                                            0.261    12.529
n8631.in[2] (.names)                                             1.014    13.543
n8631.out[0] (.names)                                            0.261    13.804
n8104.in[0] (.names)                                             1.014    14.818
n8104.out[0] (.names)                                            0.261    15.079
n8102.in[0] (.names)                                             1.014    16.093
n8102.out[0] (.names)                                            0.261    16.354
n8103.in[0] (.names)                                             1.014    17.367
n8103.out[0] (.names)                                            0.261    17.628
n8124.in[0] (.names)                                             1.014    18.642
n8124.out[0] (.names)                                            0.261    18.903
n8127.in[0] (.names)                                             1.014    19.917
n8127.out[0] (.names)                                            0.261    20.178
n8105.in[0] (.names)                                             1.014    21.192
n8105.out[0] (.names)                                            0.261    21.453
n8106.in[0] (.names)                                             1.014    22.467
n8106.out[0] (.names)                                            0.261    22.728
n8097.in[1] (.names)                                             1.014    23.742
n8097.out[0] (.names)                                            0.261    24.003
n8112.in[0] (.names)                                             1.014    25.016
n8112.out[0] (.names)                                            0.261    25.277
n8949.in[0] (.names)                                             1.014    26.291
n8949.out[0] (.names)                                            0.261    26.552
n8930.in[1] (.names)                                             1.014    27.566
n8930.out[0] (.names)                                            0.261    27.827
n8960.in[1] (.names)                                             1.014    28.841
n8960.out[0] (.names)                                            0.261    29.102
n8922.in[0] (.names)                                             1.014    30.116
n8922.out[0] (.names)                                            0.261    30.377
n8971.in[0] (.names)                                             1.014    31.390
n8971.out[0] (.names)                                            0.261    31.651
n8976.in[0] (.names)                                             1.014    32.665
n8976.out[0] (.names)                                            0.261    32.926
n8979.in[0] (.names)                                             1.014    33.940
n8979.out[0] (.names)                                            0.261    34.201
n8987.in[0] (.names)                                             1.014    35.215
n8987.out[0] (.names)                                            0.261    35.476
n8991.in[1] (.names)                                             1.014    36.490
n8991.out[0] (.names)                                            0.261    36.751
n9006.in[1] (.names)                                             1.014    37.765
n9006.out[0] (.names)                                            0.261    38.026
n3917.in[1] (.names)                                             1.014    39.039
n3917.out[0] (.names)                                            0.261    39.300
n9007.in[0] (.names)                                             1.014    40.314
n9007.out[0] (.names)                                            0.261    40.575
n9107.in[1] (.names)                                             1.014    41.589
n9107.out[0] (.names)                                            0.261    41.850
n9168.in[0] (.names)                                             1.014    42.864
n9168.out[0] (.names)                                            0.261    43.125
n2927.in[1] (.names)                                             1.014    44.139
n2927.out[0] (.names)                                            0.261    44.400
n8724.in[1] (.names)                                             1.014    45.413
n8724.out[0] (.names)                                            0.261    45.674
n8726.in[1] (.names)                                             1.014    46.688
n8726.out[0] (.names)                                            0.261    46.949
n8733.in[0] (.names)                                             1.014    47.963
n8733.out[0] (.names)                                            0.261    48.224
n8734.in[0] (.names)                                             1.014    49.238
n8734.out[0] (.names)                                            0.261    49.499
n8921.in[1] (.names)                                             1.014    50.513
n8921.out[0] (.names)                                            0.261    50.774
n3960.in[0] (.names)                                             1.014    51.787
n3960.out[0] (.names)                                            0.261    52.048
n3961.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3961.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n7112.Q[0] (.latch clocked by pclk)
Endpoint  : n8940.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7112.clk[0] (.latch)                                            1.014     1.014
n7112.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10491.in[0] (.names)                                            1.014     2.070
n10491.out[0] (.names)                                           0.261     2.331
n10484.in[1] (.names)                                            1.014     3.344
n10484.out[0] (.names)                                           0.261     3.605
n10492.in[0] (.names)                                            1.014     4.619
n10492.out[0] (.names)                                           0.261     4.880
n10196.in[0] (.names)                                            1.014     5.894
n10196.out[0] (.names)                                           0.261     6.155
n4176.in[0] (.names)                                             1.014     7.169
n4176.out[0] (.names)                                            0.261     7.430
n4177.in[3] (.names)                                             1.014     8.444
n4177.out[0] (.names)                                            0.261     8.705
n4178.in[0] (.names)                                             1.014     9.719
n4178.out[0] (.names)                                            0.261     9.980
n2844.in[0] (.names)                                             1.014    10.993
n2844.out[0] (.names)                                            0.261    11.254
n4156.in[0] (.names)                                             1.014    12.268
n4156.out[0] (.names)                                            0.261    12.529
n8631.in[2] (.names)                                             1.014    13.543
n8631.out[0] (.names)                                            0.261    13.804
n8104.in[0] (.names)                                             1.014    14.818
n8104.out[0] (.names)                                            0.261    15.079
n8102.in[0] (.names)                                             1.014    16.093
n8102.out[0] (.names)                                            0.261    16.354
n8103.in[0] (.names)                                             1.014    17.367
n8103.out[0] (.names)                                            0.261    17.628
n8124.in[0] (.names)                                             1.014    18.642
n8124.out[0] (.names)                                            0.261    18.903
n8127.in[0] (.names)                                             1.014    19.917
n8127.out[0] (.names)                                            0.261    20.178
n8105.in[0] (.names)                                             1.014    21.192
n8105.out[0] (.names)                                            0.261    21.453
n8106.in[0] (.names)                                             1.014    22.467
n8106.out[0] (.names)                                            0.261    22.728
n8097.in[1] (.names)                                             1.014    23.742
n8097.out[0] (.names)                                            0.261    24.003
n8112.in[0] (.names)                                             1.014    25.016
n8112.out[0] (.names)                                            0.261    25.277
n8949.in[0] (.names)                                             1.014    26.291
n8949.out[0] (.names)                                            0.261    26.552
n8930.in[1] (.names)                                             1.014    27.566
n8930.out[0] (.names)                                            0.261    27.827
n8960.in[1] (.names)                                             1.014    28.841
n8960.out[0] (.names)                                            0.261    29.102
n8922.in[0] (.names)                                             1.014    30.116
n8922.out[0] (.names)                                            0.261    30.377
n8971.in[0] (.names)                                             1.014    31.390
n8971.out[0] (.names)                                            0.261    31.651
n8976.in[0] (.names)                                             1.014    32.665
n8976.out[0] (.names)                                            0.261    32.926
n8979.in[0] (.names)                                             1.014    33.940
n8979.out[0] (.names)                                            0.261    34.201
n8987.in[0] (.names)                                             1.014    35.215
n8987.out[0] (.names)                                            0.261    35.476
n8991.in[1] (.names)                                             1.014    36.490
n8991.out[0] (.names)                                            0.261    36.751
n9006.in[1] (.names)                                             1.014    37.765
n9006.out[0] (.names)                                            0.261    38.026
n3917.in[1] (.names)                                             1.014    39.039
n3917.out[0] (.names)                                            0.261    39.300
n9007.in[0] (.names)                                             1.014    40.314
n9007.out[0] (.names)                                            0.261    40.575
n9107.in[1] (.names)                                             1.014    41.589
n9107.out[0] (.names)                                            0.261    41.850
n9168.in[0] (.names)                                             1.014    42.864
n9168.out[0] (.names)                                            0.261    43.125
n2927.in[1] (.names)                                             1.014    44.139
n2927.out[0] (.names)                                            0.261    44.400
n8724.in[1] (.names)                                             1.014    45.413
n8724.out[0] (.names)                                            0.261    45.674
n8726.in[1] (.names)                                             1.014    46.688
n8726.out[0] (.names)                                            0.261    46.949
n8733.in[0] (.names)                                             1.014    47.963
n8733.out[0] (.names)                                            0.261    48.224
n8734.in[0] (.names)                                             1.014    49.238
n8734.out[0] (.names)                                            0.261    49.499
n8921.in[1] (.names)                                             1.014    50.513
n8921.out[0] (.names)                                            0.261    50.774
n3960.in[0] (.names)                                             1.014    51.787
n3960.out[0] (.names)                                            0.261    52.048
n8940.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8940.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n5020.Q[0] (.latch clocked by pclk)
Endpoint  : n11140.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5020.clk[0] (.latch)                                            1.014     1.014
n5020.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3522.in[0] (.names)                                             1.014     2.070
n3522.out[0] (.names)                                            0.261     2.331
n3290.in[0] (.names)                                             1.014     3.344
n3290.out[0] (.names)                                            0.261     3.605
n11603.in[0] (.names)                                            1.014     4.619
n11603.out[0] (.names)                                           0.261     4.880
n11605.in[1] (.names)                                            1.014     5.894
n11605.out[0] (.names)                                           0.261     6.155
n4529.in[0] (.names)                                             1.014     7.169
n4529.out[0] (.names)                                            0.261     7.430
n11609.in[0] (.names)                                            1.014     8.444
n11609.out[0] (.names)                                           0.261     8.705
n10438.in[1] (.names)                                            1.014     9.719
n10438.out[0] (.names)                                           0.261     9.980
n11601.in[1] (.names)                                            1.014    10.993
n11601.out[0] (.names)                                           0.261    11.254
n11602.in[0] (.names)                                            1.014    12.268
n11602.out[0] (.names)                                           0.261    12.529
n11616.in[0] (.names)                                            1.014    13.543
n11616.out[0] (.names)                                           0.261    13.804
n11617.in[0] (.names)                                            1.014    14.818
n11617.out[0] (.names)                                           0.261    15.079
n11618.in[1] (.names)                                            1.014    16.093
n11618.out[0] (.names)                                           0.261    16.354
n11619.in[1] (.names)                                            1.014    17.367
n11619.out[0] (.names)                                           0.261    17.628
n11628.in[0] (.names)                                            1.014    18.642
n11628.out[0] (.names)                                           0.261    18.903
n11629.in[0] (.names)                                            1.014    19.917
n11629.out[0] (.names)                                           0.261    20.178
n11630.in[0] (.names)                                            1.014    21.192
n11630.out[0] (.names)                                           0.261    21.453
n11632.in[1] (.names)                                            1.014    22.467
n11632.out[0] (.names)                                           0.261    22.728
n11634.in[0] (.names)                                            1.014    23.742
n11634.out[0] (.names)                                           0.261    24.003
n11635.in[1] (.names)                                            1.014    25.016
n11635.out[0] (.names)                                           0.261    25.277
n7326.in[1] (.names)                                             1.014    26.291
n7326.out[0] (.names)                                            0.261    26.552
n11658.in[3] (.names)                                            1.014    27.566
n11658.out[0] (.names)                                           0.261    27.827
n11659.in[1] (.names)                                            1.014    28.841
n11659.out[0] (.names)                                           0.261    29.102
n11660.in[1] (.names)                                            1.014    30.116
n11660.out[0] (.names)                                           0.261    30.377
n11661.in[1] (.names)                                            1.014    31.390
n11661.out[0] (.names)                                           0.261    31.651
n11664.in[1] (.names)                                            1.014    32.665
n11664.out[0] (.names)                                           0.261    32.926
n11662.in[0] (.names)                                            1.014    33.940
n11662.out[0] (.names)                                           0.261    34.201
n11663.in[0] (.names)                                            1.014    35.215
n11663.out[0] (.names)                                           0.261    35.476
n11562.in[1] (.names)                                            1.014    36.490
n11562.out[0] (.names)                                           0.261    36.751
n11563.in[1] (.names)                                            1.014    37.765
n11563.out[0] (.names)                                           0.261    38.026
n11582.in[1] (.names)                                            1.014    39.039
n11582.out[0] (.names)                                           0.261    39.300
n11588.in[2] (.names)                                            1.014    40.314
n11588.out[0] (.names)                                           0.261    40.575
n11592.in[2] (.names)                                            1.014    41.589
n11592.out[0] (.names)                                           0.261    41.850
n3103.in[0] (.names)                                             1.014    42.864
n3103.out[0] (.names)                                            0.261    43.125
n3319.in[0] (.names)                                             1.014    44.139
n3319.out[0] (.names)                                            0.261    44.400
n11600.in[3] (.names)                                            1.014    45.413
n11600.out[0] (.names)                                           0.261    45.674
n4534.in[1] (.names)                                             1.014    46.688
n4534.out[0] (.names)                                            0.261    46.949
n11112.in[0] (.names)                                            1.014    47.963
n11112.out[0] (.names)                                           0.261    48.224
n11113.in[1] (.names)                                            1.014    49.238
n11113.out[0] (.names)                                           0.261    49.499
n3783.in[0] (.names)                                             1.014    50.513
n3783.out[0] (.names)                                            0.261    50.774
n2716.in[1] (.names)                                             1.014    51.787
n2716.out[0] (.names)                                            0.261    52.048
n11140.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11140.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n5020.Q[0] (.latch clocked by pclk)
Endpoint  : n11079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5020.clk[0] (.latch)                                            1.014     1.014
n5020.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3522.in[0] (.names)                                             1.014     2.070
n3522.out[0] (.names)                                            0.261     2.331
n3290.in[0] (.names)                                             1.014     3.344
n3290.out[0] (.names)                                            0.261     3.605
n11603.in[0] (.names)                                            1.014     4.619
n11603.out[0] (.names)                                           0.261     4.880
n11605.in[1] (.names)                                            1.014     5.894
n11605.out[0] (.names)                                           0.261     6.155
n4529.in[0] (.names)                                             1.014     7.169
n4529.out[0] (.names)                                            0.261     7.430
n11609.in[0] (.names)                                            1.014     8.444
n11609.out[0] (.names)                                           0.261     8.705
n10438.in[1] (.names)                                            1.014     9.719
n10438.out[0] (.names)                                           0.261     9.980
n11601.in[1] (.names)                                            1.014    10.993
n11601.out[0] (.names)                                           0.261    11.254
n11602.in[0] (.names)                                            1.014    12.268
n11602.out[0] (.names)                                           0.261    12.529
n11616.in[0] (.names)                                            1.014    13.543
n11616.out[0] (.names)                                           0.261    13.804
n11617.in[0] (.names)                                            1.014    14.818
n11617.out[0] (.names)                                           0.261    15.079
n11618.in[1] (.names)                                            1.014    16.093
n11618.out[0] (.names)                                           0.261    16.354
n11619.in[1] (.names)                                            1.014    17.367
n11619.out[0] (.names)                                           0.261    17.628
n11628.in[0] (.names)                                            1.014    18.642
n11628.out[0] (.names)                                           0.261    18.903
n11629.in[0] (.names)                                            1.014    19.917
n11629.out[0] (.names)                                           0.261    20.178
n11630.in[0] (.names)                                            1.014    21.192
n11630.out[0] (.names)                                           0.261    21.453
n11632.in[1] (.names)                                            1.014    22.467
n11632.out[0] (.names)                                           0.261    22.728
n11634.in[0] (.names)                                            1.014    23.742
n11634.out[0] (.names)                                           0.261    24.003
n11635.in[1] (.names)                                            1.014    25.016
n11635.out[0] (.names)                                           0.261    25.277
n7326.in[1] (.names)                                             1.014    26.291
n7326.out[0] (.names)                                            0.261    26.552
n11658.in[3] (.names)                                            1.014    27.566
n11658.out[0] (.names)                                           0.261    27.827
n11659.in[1] (.names)                                            1.014    28.841
n11659.out[0] (.names)                                           0.261    29.102
n11660.in[1] (.names)                                            1.014    30.116
n11660.out[0] (.names)                                           0.261    30.377
n11661.in[1] (.names)                                            1.014    31.390
n11661.out[0] (.names)                                           0.261    31.651
n11664.in[1] (.names)                                            1.014    32.665
n11664.out[0] (.names)                                           0.261    32.926
n11662.in[0] (.names)                                            1.014    33.940
n11662.out[0] (.names)                                           0.261    34.201
n11663.in[0] (.names)                                            1.014    35.215
n11663.out[0] (.names)                                           0.261    35.476
n11562.in[1] (.names)                                            1.014    36.490
n11562.out[0] (.names)                                           0.261    36.751
n11563.in[1] (.names)                                            1.014    37.765
n11563.out[0] (.names)                                           0.261    38.026
n11582.in[1] (.names)                                            1.014    39.039
n11582.out[0] (.names)                                           0.261    39.300
n11588.in[2] (.names)                                            1.014    40.314
n11588.out[0] (.names)                                           0.261    40.575
n11592.in[2] (.names)                                            1.014    41.589
n11592.out[0] (.names)                                           0.261    41.850
n3103.in[0] (.names)                                             1.014    42.864
n3103.out[0] (.names)                                            0.261    43.125
n3319.in[0] (.names)                                             1.014    44.139
n3319.out[0] (.names)                                            0.261    44.400
n11600.in[3] (.names)                                            1.014    45.413
n11600.out[0] (.names)                                           0.261    45.674
n4534.in[1] (.names)                                             1.014    46.688
n4534.out[0] (.names)                                            0.261    46.949
n11112.in[0] (.names)                                            1.014    47.963
n11112.out[0] (.names)                                           0.261    48.224
n11113.in[1] (.names)                                            1.014    49.238
n11113.out[0] (.names)                                           0.261    49.499
n11130.in[1] (.names)                                            1.014    50.513
n11130.out[0] (.names)                                           0.261    50.774
n11078.in[1] (.names)                                            1.014    51.787
n11078.out[0] (.names)                                           0.261    52.048
n11079.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11079.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n12752.Q[0] (.latch clocked by pclk)
Endpoint  : n10725.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12752.clk[0] (.latch)                                           1.014     1.014
n12752.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12753.in[0] (.names)                                            1.014     2.070
n12753.out[0] (.names)                                           0.261     2.331
n12755.in[0] (.names)                                            1.014     3.344
n12755.out[0] (.names)                                           0.261     3.605
n12756.in[0] (.names)                                            1.014     4.619
n12756.out[0] (.names)                                           0.261     4.880
n12761.in[1] (.names)                                            1.014     5.894
n12761.out[0] (.names)                                           0.261     6.155
n12659.in[0] (.names)                                            1.014     7.169
n12659.out[0] (.names)                                           0.261     7.430
n12660.in[1] (.names)                                            1.014     8.444
n12660.out[0] (.names)                                           0.261     8.705
n12584.in[0] (.names)                                            1.014     9.719
n12584.out[0] (.names)                                           0.261     9.980
n12585.in[1] (.names)                                            1.014    10.993
n12585.out[0] (.names)                                           0.261    11.254
n12586.in[1] (.names)                                            1.014    12.268
n12586.out[0] (.names)                                           0.261    12.529
n12592.in[2] (.names)                                            1.014    13.543
n12592.out[0] (.names)                                           0.261    13.804
n4683.in[1] (.names)                                             1.014    14.818
n4683.out[0] (.names)                                            0.261    15.079
n12594.in[0] (.names)                                            1.014    16.093
n12594.out[0] (.names)                                           0.261    16.354
n12598.in[3] (.names)                                            1.014    17.367
n12598.out[0] (.names)                                           0.261    17.628
n12599.in[0] (.names)                                            1.014    18.642
n12599.out[0] (.names)                                           0.261    18.903
n12604.in[0] (.names)                                            1.014    19.917
n12604.out[0] (.names)                                           0.261    20.178
n12605.in[0] (.names)                                            1.014    21.192
n12605.out[0] (.names)                                           0.261    21.453
n12606.in[0] (.names)                                            1.014    22.467
n12606.out[0] (.names)                                           0.261    22.728
n12608.in[3] (.names)                                            1.014    23.742
n12608.out[0] (.names)                                           0.261    24.003
n11696.in[1] (.names)                                            1.014    25.016
n11696.out[0] (.names)                                           0.261    25.277
n12610.in[0] (.names)                                            1.014    26.291
n12610.out[0] (.names)                                           0.261    26.552
n13038.in[1] (.names)                                            1.014    27.566
n13038.out[0] (.names)                                           0.261    27.827
n13043.in[0] (.names)                                            1.014    28.841
n13043.out[0] (.names)                                           0.261    29.102
n13047.in[1] (.names)                                            1.014    30.116
n13047.out[0] (.names)                                           0.261    30.377
n3728.in[1] (.names)                                             1.014    31.390
n3728.out[0] (.names)                                            0.261    31.651
n12560.in[0] (.names)                                            1.014    32.665
n12560.out[0] (.names)                                           0.261    32.926
n12561.in[1] (.names)                                            1.014    33.940
n12561.out[0] (.names)                                           0.261    34.201
n12562.in[0] (.names)                                            1.014    35.215
n12562.out[0] (.names)                                           0.261    35.476
n12267.in[0] (.names)                                            1.014    36.490
n12267.out[0] (.names)                                           0.261    36.751
n12263.in[0] (.names)                                            1.014    37.765
n12263.out[0] (.names)                                           0.261    38.026
n12268.in[0] (.names)                                            1.014    39.039
n12268.out[0] (.names)                                           0.261    39.300
n12284.in[0] (.names)                                            1.014    40.314
n12284.out[0] (.names)                                           0.261    40.575
n12285.in[0] (.names)                                            1.014    41.589
n12285.out[0] (.names)                                           0.261    41.850
n12128.in[1] (.names)                                            1.014    42.864
n12128.out[0] (.names)                                           0.261    43.125
n12287.in[0] (.names)                                            1.014    44.139
n12287.out[0] (.names)                                           0.261    44.400
n3491.in[1] (.names)                                             1.014    45.413
n3491.out[0] (.names)                                            0.261    45.674
n11840.in[0] (.names)                                            1.014    46.688
n11840.out[0] (.names)                                           0.261    46.949
n11841.in[0] (.names)                                            1.014    47.963
n11841.out[0] (.names)                                           0.261    48.224
n12109.in[1] (.names)                                            1.014    49.238
n12109.out[0] (.names)                                           0.261    49.499
n10687.in[0] (.names)                                            1.014    50.513
n10687.out[0] (.names)                                           0.261    50.774
n10724.in[0] (.names)                                            1.014    51.787
n10724.out[0] (.names)                                           0.261    52.048
n10725.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10725.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n12752.Q[0] (.latch clocked by pclk)
Endpoint  : n12110.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12752.clk[0] (.latch)                                           1.014     1.014
n12752.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12753.in[0] (.names)                                            1.014     2.070
n12753.out[0] (.names)                                           0.261     2.331
n12755.in[0] (.names)                                            1.014     3.344
n12755.out[0] (.names)                                           0.261     3.605
n12756.in[0] (.names)                                            1.014     4.619
n12756.out[0] (.names)                                           0.261     4.880
n12761.in[1] (.names)                                            1.014     5.894
n12761.out[0] (.names)                                           0.261     6.155
n12659.in[0] (.names)                                            1.014     7.169
n12659.out[0] (.names)                                           0.261     7.430
n12660.in[1] (.names)                                            1.014     8.444
n12660.out[0] (.names)                                           0.261     8.705
n12584.in[0] (.names)                                            1.014     9.719
n12584.out[0] (.names)                                           0.261     9.980
n12585.in[1] (.names)                                            1.014    10.993
n12585.out[0] (.names)                                           0.261    11.254
n12586.in[1] (.names)                                            1.014    12.268
n12586.out[0] (.names)                                           0.261    12.529
n12592.in[2] (.names)                                            1.014    13.543
n12592.out[0] (.names)                                           0.261    13.804
n4683.in[1] (.names)                                             1.014    14.818
n4683.out[0] (.names)                                            0.261    15.079
n12594.in[0] (.names)                                            1.014    16.093
n12594.out[0] (.names)                                           0.261    16.354
n12598.in[3] (.names)                                            1.014    17.367
n12598.out[0] (.names)                                           0.261    17.628
n12599.in[0] (.names)                                            1.014    18.642
n12599.out[0] (.names)                                           0.261    18.903
n12604.in[0] (.names)                                            1.014    19.917
n12604.out[0] (.names)                                           0.261    20.178
n12605.in[0] (.names)                                            1.014    21.192
n12605.out[0] (.names)                                           0.261    21.453
n12606.in[0] (.names)                                            1.014    22.467
n12606.out[0] (.names)                                           0.261    22.728
n12608.in[3] (.names)                                            1.014    23.742
n12608.out[0] (.names)                                           0.261    24.003
n11696.in[1] (.names)                                            1.014    25.016
n11696.out[0] (.names)                                           0.261    25.277
n12610.in[0] (.names)                                            1.014    26.291
n12610.out[0] (.names)                                           0.261    26.552
n13038.in[1] (.names)                                            1.014    27.566
n13038.out[0] (.names)                                           0.261    27.827
n13043.in[0] (.names)                                            1.014    28.841
n13043.out[0] (.names)                                           0.261    29.102
n13047.in[1] (.names)                                            1.014    30.116
n13047.out[0] (.names)                                           0.261    30.377
n3728.in[1] (.names)                                             1.014    31.390
n3728.out[0] (.names)                                            0.261    31.651
n12560.in[0] (.names)                                            1.014    32.665
n12560.out[0] (.names)                                           0.261    32.926
n12561.in[1] (.names)                                            1.014    33.940
n12561.out[0] (.names)                                           0.261    34.201
n12562.in[0] (.names)                                            1.014    35.215
n12562.out[0] (.names)                                           0.261    35.476
n12267.in[0] (.names)                                            1.014    36.490
n12267.out[0] (.names)                                           0.261    36.751
n12263.in[0] (.names)                                            1.014    37.765
n12263.out[0] (.names)                                           0.261    38.026
n12268.in[0] (.names)                                            1.014    39.039
n12268.out[0] (.names)                                           0.261    39.300
n12284.in[0] (.names)                                            1.014    40.314
n12284.out[0] (.names)                                           0.261    40.575
n12285.in[0] (.names)                                            1.014    41.589
n12285.out[0] (.names)                                           0.261    41.850
n12128.in[1] (.names)                                            1.014    42.864
n12128.out[0] (.names)                                           0.261    43.125
n12287.in[0] (.names)                                            1.014    44.139
n12287.out[0] (.names)                                           0.261    44.400
n3491.in[1] (.names)                                             1.014    45.413
n3491.out[0] (.names)                                            0.261    45.674
n11840.in[0] (.names)                                            1.014    46.688
n11840.out[0] (.names)                                           0.261    46.949
n11841.in[0] (.names)                                            1.014    47.963
n11841.out[0] (.names)                                           0.261    48.224
n12109.in[1] (.names)                                            1.014    49.238
n12109.out[0] (.names)                                           0.261    49.499
n10687.in[0] (.names)                                            1.014    50.513
n10687.out[0] (.names)                                           0.261    50.774
n10724.in[0] (.names)                                            1.014    51.787
n10724.out[0] (.names)                                           0.261    52.048
n12110.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12110.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n12752.Q[0] (.latch clocked by pclk)
Endpoint  : n10682.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12752.clk[0] (.latch)                                           1.014     1.014
n12752.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12753.in[0] (.names)                                            1.014     2.070
n12753.out[0] (.names)                                           0.261     2.331
n12755.in[0] (.names)                                            1.014     3.344
n12755.out[0] (.names)                                           0.261     3.605
n12756.in[0] (.names)                                            1.014     4.619
n12756.out[0] (.names)                                           0.261     4.880
n12761.in[1] (.names)                                            1.014     5.894
n12761.out[0] (.names)                                           0.261     6.155
n12659.in[0] (.names)                                            1.014     7.169
n12659.out[0] (.names)                                           0.261     7.430
n12660.in[1] (.names)                                            1.014     8.444
n12660.out[0] (.names)                                           0.261     8.705
n12584.in[0] (.names)                                            1.014     9.719
n12584.out[0] (.names)                                           0.261     9.980
n12585.in[1] (.names)                                            1.014    10.993
n12585.out[0] (.names)                                           0.261    11.254
n12586.in[1] (.names)                                            1.014    12.268
n12586.out[0] (.names)                                           0.261    12.529
n12592.in[2] (.names)                                            1.014    13.543
n12592.out[0] (.names)                                           0.261    13.804
n4683.in[1] (.names)                                             1.014    14.818
n4683.out[0] (.names)                                            0.261    15.079
n12594.in[0] (.names)                                            1.014    16.093
n12594.out[0] (.names)                                           0.261    16.354
n12598.in[3] (.names)                                            1.014    17.367
n12598.out[0] (.names)                                           0.261    17.628
n12599.in[0] (.names)                                            1.014    18.642
n12599.out[0] (.names)                                           0.261    18.903
n12604.in[0] (.names)                                            1.014    19.917
n12604.out[0] (.names)                                           0.261    20.178
n12605.in[0] (.names)                                            1.014    21.192
n12605.out[0] (.names)                                           0.261    21.453
n12606.in[0] (.names)                                            1.014    22.467
n12606.out[0] (.names)                                           0.261    22.728
n12608.in[3] (.names)                                            1.014    23.742
n12608.out[0] (.names)                                           0.261    24.003
n11696.in[1] (.names)                                            1.014    25.016
n11696.out[0] (.names)                                           0.261    25.277
n12610.in[0] (.names)                                            1.014    26.291
n12610.out[0] (.names)                                           0.261    26.552
n13038.in[1] (.names)                                            1.014    27.566
n13038.out[0] (.names)                                           0.261    27.827
n13043.in[0] (.names)                                            1.014    28.841
n13043.out[0] (.names)                                           0.261    29.102
n13047.in[1] (.names)                                            1.014    30.116
n13047.out[0] (.names)                                           0.261    30.377
n13055.in[2] (.names)                                            1.014    31.390
n13055.out[0] (.names)                                           0.261    31.651
n10094.in[0] (.names)                                            1.014    32.665
n10094.out[0] (.names)                                           0.261    32.926
n10913.in[0] (.names)                                            1.014    33.940
n10913.out[0] (.names)                                           0.261    34.201
n10914.in[0] (.names)                                            1.014    35.215
n10914.out[0] (.names)                                           0.261    35.476
n2752.in[3] (.names)                                             1.014    36.490
n2752.out[0] (.names)                                            0.261    36.751
n4751.in[2] (.names)                                             1.014    37.765
n4751.out[0] (.names)                                            0.261    38.026
n11641.in[3] (.names)                                            1.014    39.039
n11641.out[0] (.names)                                           0.261    39.300
n11642.in[0] (.names)                                            1.014    40.314
n11642.out[0] (.names)                                           0.261    40.575
n10728.in[0] (.names)                                            1.014    41.589
n10728.out[0] (.names)                                           0.261    41.850
n11643.in[0] (.names)                                            1.014    42.864
n11643.out[0] (.names)                                           0.261    43.125
n11646.in[2] (.names)                                            1.014    44.139
n11646.out[0] (.names)                                           0.261    44.400
n11647.in[1] (.names)                                            1.014    45.413
n11647.out[0] (.names)                                           0.261    45.674
n3145.in[0] (.names)                                             1.014    46.688
n3145.out[0] (.names)                                            0.261    46.949
n11648.in[0] (.names)                                            1.014    47.963
n11648.out[0] (.names)                                           0.261    48.224
n10695.in[0] (.names)                                            1.014    49.238
n10695.out[0] (.names)                                           0.261    49.499
n4618.in[1] (.names)                                             1.014    50.513
n4618.out[0] (.names)                                            0.261    50.774
n10681.in[0] (.names)                                            1.014    51.787
n10681.out[0] (.names)                                           0.261    52.048
n10682.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10682.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n12752.Q[0] (.latch clocked by pclk)
Endpoint  : n12337.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12752.clk[0] (.latch)                                           1.014     1.014
n12752.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12753.in[0] (.names)                                            1.014     2.070
n12753.out[0] (.names)                                           0.261     2.331
n12755.in[0] (.names)                                            1.014     3.344
n12755.out[0] (.names)                                           0.261     3.605
n12756.in[0] (.names)                                            1.014     4.619
n12756.out[0] (.names)                                           0.261     4.880
n12761.in[1] (.names)                                            1.014     5.894
n12761.out[0] (.names)                                           0.261     6.155
n12659.in[0] (.names)                                            1.014     7.169
n12659.out[0] (.names)                                           0.261     7.430
n12660.in[1] (.names)                                            1.014     8.444
n12660.out[0] (.names)                                           0.261     8.705
n12584.in[0] (.names)                                            1.014     9.719
n12584.out[0] (.names)                                           0.261     9.980
n12585.in[1] (.names)                                            1.014    10.993
n12585.out[0] (.names)                                           0.261    11.254
n12586.in[1] (.names)                                            1.014    12.268
n12586.out[0] (.names)                                           0.261    12.529
n12592.in[2] (.names)                                            1.014    13.543
n12592.out[0] (.names)                                           0.261    13.804
n4683.in[1] (.names)                                             1.014    14.818
n4683.out[0] (.names)                                            0.261    15.079
n12594.in[0] (.names)                                            1.014    16.093
n12594.out[0] (.names)                                           0.261    16.354
n12598.in[3] (.names)                                            1.014    17.367
n12598.out[0] (.names)                                           0.261    17.628
n12599.in[0] (.names)                                            1.014    18.642
n12599.out[0] (.names)                                           0.261    18.903
n12604.in[0] (.names)                                            1.014    19.917
n12604.out[0] (.names)                                           0.261    20.178
n12617.in[2] (.names)                                            1.014    21.192
n12617.out[0] (.names)                                           0.261    21.453
n12621.in[2] (.names)                                            1.014    22.467
n12621.out[0] (.names)                                           0.261    22.728
n12619.in[1] (.names)                                            1.014    23.742
n12619.out[0] (.names)                                           0.261    24.003
n12620.in[0] (.names)                                            1.014    25.016
n12620.out[0] (.names)                                           0.261    25.277
n12622.in[1] (.names)                                            1.014    26.291
n12622.out[0] (.names)                                           0.261    26.552
n12623.in[0] (.names)                                            1.014    27.566
n12623.out[0] (.names)                                           0.261    27.827
n12947.in[2] (.names)                                            1.014    28.841
n12947.out[0] (.names)                                           0.261    29.102
n12948.in[2] (.names)                                            1.014    30.116
n12948.out[0] (.names)                                           0.261    30.377
n12802.in[0] (.names)                                            1.014    31.390
n12802.out[0] (.names)                                           0.261    31.651
n12893.in[0] (.names)                                            1.014    32.665
n12893.out[0] (.names)                                           0.261    32.926
n12025.in[1] (.names)                                            1.014    33.940
n12025.out[0] (.names)                                           0.261    34.201
n13137.in[1] (.names)                                            1.014    35.215
n13137.out[0] (.names)                                           0.261    35.476
n13140.in[2] (.names)                                            1.014    36.490
n13140.out[0] (.names)                                           0.261    36.751
n13141.in[0] (.names)                                            1.014    37.765
n13141.out[0] (.names)                                           0.261    38.026
n13144.in[0] (.names)                                            1.014    39.039
n13144.out[0] (.names)                                           0.261    39.300
n2591.in[0] (.names)                                             1.014    40.314
n2591.out[0] (.names)                                            0.261    40.575
n12320.in[0] (.names)                                            1.014    41.589
n12320.out[0] (.names)                                           0.261    41.850
n13165.in[1] (.names)                                            1.014    42.864
n13165.out[0] (.names)                                           0.261    43.125
n12334.in[0] (.names)                                            1.014    44.139
n12334.out[0] (.names)                                           0.261    44.400
n13121.in[0] (.names)                                            1.014    45.413
n13121.out[0] (.names)                                           0.261    45.674
n13127.in[0] (.names)                                            1.014    46.688
n13127.out[0] (.names)                                           0.261    46.949
n13128.in[0] (.names)                                            1.014    47.963
n13128.out[0] (.names)                                           0.261    48.224
n10726.in[1] (.names)                                            1.014    49.238
n10726.out[0] (.names)                                           0.261    49.499
n13129.in[0] (.names)                                            1.014    50.513
n13129.out[0] (.names)                                           0.261    50.774
n12336.in[1] (.names)                                            1.014    51.787
n12336.out[0] (.names)                                           0.261    52.048
n12337.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12337.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n12752.Q[0] (.latch clocked by pclk)
Endpoint  : n2845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12752.clk[0] (.latch)                                           1.014     1.014
n12752.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12753.in[0] (.names)                                            1.014     2.070
n12753.out[0] (.names)                                           0.261     2.331
n12755.in[0] (.names)                                            1.014     3.344
n12755.out[0] (.names)                                           0.261     3.605
n12756.in[0] (.names)                                            1.014     4.619
n12756.out[0] (.names)                                           0.261     4.880
n12761.in[1] (.names)                                            1.014     5.894
n12761.out[0] (.names)                                           0.261     6.155
n12659.in[0] (.names)                                            1.014     7.169
n12659.out[0] (.names)                                           0.261     7.430
n12660.in[1] (.names)                                            1.014     8.444
n12660.out[0] (.names)                                           0.261     8.705
n12584.in[0] (.names)                                            1.014     9.719
n12584.out[0] (.names)                                           0.261     9.980
n12585.in[1] (.names)                                            1.014    10.993
n12585.out[0] (.names)                                           0.261    11.254
n12586.in[1] (.names)                                            1.014    12.268
n12586.out[0] (.names)                                           0.261    12.529
n12592.in[2] (.names)                                            1.014    13.543
n12592.out[0] (.names)                                           0.261    13.804
n4683.in[1] (.names)                                             1.014    14.818
n4683.out[0] (.names)                                            0.261    15.079
n12594.in[0] (.names)                                            1.014    16.093
n12594.out[0] (.names)                                           0.261    16.354
n12598.in[3] (.names)                                            1.014    17.367
n12598.out[0] (.names)                                           0.261    17.628
n12599.in[0] (.names)                                            1.014    18.642
n12599.out[0] (.names)                                           0.261    18.903
n12604.in[0] (.names)                                            1.014    19.917
n12604.out[0] (.names)                                           0.261    20.178
n12617.in[2] (.names)                                            1.014    21.192
n12617.out[0] (.names)                                           0.261    21.453
n12621.in[2] (.names)                                            1.014    22.467
n12621.out[0] (.names)                                           0.261    22.728
n12619.in[1] (.names)                                            1.014    23.742
n12619.out[0] (.names)                                           0.261    24.003
n12620.in[0] (.names)                                            1.014    25.016
n12620.out[0] (.names)                                           0.261    25.277
n12622.in[1] (.names)                                            1.014    26.291
n12622.out[0] (.names)                                           0.261    26.552
n12623.in[0] (.names)                                            1.014    27.566
n12623.out[0] (.names)                                           0.261    27.827
n12947.in[2] (.names)                                            1.014    28.841
n12947.out[0] (.names)                                           0.261    29.102
n12948.in[2] (.names)                                            1.014    30.116
n12948.out[0] (.names)                                           0.261    30.377
n12802.in[0] (.names)                                            1.014    31.390
n12802.out[0] (.names)                                           0.261    31.651
n12893.in[0] (.names)                                            1.014    32.665
n12893.out[0] (.names)                                           0.261    32.926
n12025.in[1] (.names)                                            1.014    33.940
n12025.out[0] (.names)                                           0.261    34.201
n13137.in[1] (.names)                                            1.014    35.215
n13137.out[0] (.names)                                           0.261    35.476
n13140.in[2] (.names)                                            1.014    36.490
n13140.out[0] (.names)                                           0.261    36.751
n13141.in[0] (.names)                                            1.014    37.765
n13141.out[0] (.names)                                           0.261    38.026
n13144.in[0] (.names)                                            1.014    39.039
n13144.out[0] (.names)                                           0.261    39.300
n2591.in[0] (.names)                                             1.014    40.314
n2591.out[0] (.names)                                            0.261    40.575
n12320.in[0] (.names)                                            1.014    41.589
n12320.out[0] (.names)                                           0.261    41.850
n13165.in[1] (.names)                                            1.014    42.864
n13165.out[0] (.names)                                           0.261    43.125
n12334.in[0] (.names)                                            1.014    44.139
n12334.out[0] (.names)                                           0.261    44.400
n13121.in[0] (.names)                                            1.014    45.413
n13121.out[0] (.names)                                           0.261    45.674
n13127.in[0] (.names)                                            1.014    46.688
n13127.out[0] (.names)                                           0.261    46.949
n13128.in[0] (.names)                                            1.014    47.963
n13128.out[0] (.names)                                           0.261    48.224
n10726.in[1] (.names)                                            1.014    49.238
n10726.out[0] (.names)                                           0.261    49.499
n13129.in[0] (.names)                                            1.014    50.513
n13129.out[0] (.names)                                           0.261    50.774
n12336.in[1] (.names)                                            1.014    51.787
n12336.out[0] (.names)                                           0.261    52.048
n2845.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2845.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n3767.Q[0] (.latch clocked by pclk)
Endpoint  : n12444.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3767.clk[0] (.latch)                                            1.014     1.014
n3767.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6396.in[0] (.names)                                             1.014     2.070
n6396.out[0] (.names)                                            0.261     2.331
n6386.in[0] (.names)                                             1.014     3.344
n6386.out[0] (.names)                                            0.261     3.605
n6398.in[0] (.names)                                             1.014     4.619
n6398.out[0] (.names)                                            0.261     4.880
n2760.in[0] (.names)                                             1.014     5.894
n2760.out[0] (.names)                                            0.261     6.155
n6399.in[0] (.names)                                             1.014     7.169
n6399.out[0] (.names)                                            0.261     7.430
n6401.in[2] (.names)                                             1.014     8.444
n6401.out[0] (.names)                                            0.261     8.705
n6404.in[0] (.names)                                             1.014     9.719
n6404.out[0] (.names)                                            0.261     9.980
n6359.in[1] (.names)                                             1.014    10.993
n6359.out[0] (.names)                                            0.261    11.254
n6296.in[0] (.names)                                             1.014    12.268
n6296.out[0] (.names)                                            0.261    12.529
n2792.in[0] (.names)                                             1.014    13.543
n2792.out[0] (.names)                                            0.261    13.804
n6499.in[0] (.names)                                             1.014    14.818
n6499.out[0] (.names)                                            0.261    15.079
n2749.in[0] (.names)                                             1.014    16.093
n2749.out[0] (.names)                                            0.261    16.354
n6940.in[2] (.names)                                             1.014    17.367
n6940.out[0] (.names)                                            0.261    17.628
n6073.in[1] (.names)                                             1.014    18.642
n6073.out[0] (.names)                                            0.261    18.903
n6425.in[2] (.names)                                             1.014    19.917
n6425.out[0] (.names)                                            0.261    20.178
n6426.in[0] (.names)                                             1.014    21.192
n6426.out[0] (.names)                                            0.261    21.453
n6448.in[2] (.names)                                             1.014    22.467
n6448.out[0] (.names)                                            0.261    22.728
n6314.in[0] (.names)                                             1.014    23.742
n6314.out[0] (.names)                                            0.261    24.003
n6450.in[0] (.names)                                             1.014    25.016
n6450.out[0] (.names)                                            0.261    25.277
n6451.in[0] (.names)                                             1.014    26.291
n6451.out[0] (.names)                                            0.261    26.552
n3331.in[1] (.names)                                             1.014    27.566
n3331.out[0] (.names)                                            0.261    27.827
n6633.in[1] (.names)                                             1.014    28.841
n6633.out[0] (.names)                                            0.261    29.102
n6811.in[0] (.names)                                             1.014    30.116
n6811.out[0] (.names)                                            0.261    30.377
n6813.in[0] (.names)                                             1.014    31.390
n6813.out[0] (.names)                                            0.261    31.651
n6814.in[0] (.names)                                             1.014    32.665
n6814.out[0] (.names)                                            0.261    32.926
n6815.in[0] (.names)                                             1.014    33.940
n6815.out[0] (.names)                                            0.261    34.201
n4796.in[0] (.names)                                             1.014    35.215
n4796.out[0] (.names)                                            0.261    35.476
n6834.in[0] (.names)                                             1.014    36.490
n6834.out[0] (.names)                                            0.261    36.751
n4812.in[0] (.names)                                             1.014    37.765
n4812.out[0] (.names)                                            0.261    38.026
n6835.in[0] (.names)                                             1.014    39.039
n6835.out[0] (.names)                                            0.261    39.300
n6838.in[0] (.names)                                             1.014    40.314
n6838.out[0] (.names)                                            0.261    40.575
n6840.in[0] (.names)                                             1.014    41.589
n6840.out[0] (.names)                                            0.261    41.850
n6979.in[1] (.names)                                             1.014    42.864
n6979.out[0] (.names)                                            0.261    43.125
n6235.in[0] (.names)                                             1.014    44.139
n6235.out[0] (.names)                                            0.261    44.400
n7008.in[1] (.names)                                             1.014    45.413
n7008.out[0] (.names)                                            0.261    45.674
n12115.in[2] (.names)                                            1.014    46.688
n12115.out[0] (.names)                                           0.261    46.949
n4689.in[1] (.names)                                             1.014    47.963
n4689.out[0] (.names)                                            0.261    48.224
n12117.in[1] (.names)                                            1.014    49.238
n12117.out[0] (.names)                                           0.261    49.499
n10714.in[0] (.names)                                            1.014    50.513
n10714.out[0] (.names)                                           0.261    50.774
n3670.in[0] (.names)                                             1.014    51.787
n3670.out[0] (.names)                                            0.261    52.048
n12444.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12444.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n5020.Q[0] (.latch clocked by pclk)
Endpoint  : n4313.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5020.clk[0] (.latch)                                            1.014     1.014
n5020.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3522.in[0] (.names)                                             1.014     2.070
n3522.out[0] (.names)                                            0.261     2.331
n3290.in[0] (.names)                                             1.014     3.344
n3290.out[0] (.names)                                            0.261     3.605
n11603.in[0] (.names)                                            1.014     4.619
n11603.out[0] (.names)                                           0.261     4.880
n11605.in[1] (.names)                                            1.014     5.894
n11605.out[0] (.names)                                           0.261     6.155
n4529.in[0] (.names)                                             1.014     7.169
n4529.out[0] (.names)                                            0.261     7.430
n11609.in[0] (.names)                                            1.014     8.444
n11609.out[0] (.names)                                           0.261     8.705
n10438.in[1] (.names)                                            1.014     9.719
n10438.out[0] (.names)                                           0.261     9.980
n11601.in[1] (.names)                                            1.014    10.993
n11601.out[0] (.names)                                           0.261    11.254
n11602.in[0] (.names)                                            1.014    12.268
n11602.out[0] (.names)                                           0.261    12.529
n11616.in[0] (.names)                                            1.014    13.543
n11616.out[0] (.names)                                           0.261    13.804
n11617.in[0] (.names)                                            1.014    14.818
n11617.out[0] (.names)                                           0.261    15.079
n11618.in[1] (.names)                                            1.014    16.093
n11618.out[0] (.names)                                           0.261    16.354
n11619.in[1] (.names)                                            1.014    17.367
n11619.out[0] (.names)                                           0.261    17.628
n11628.in[0] (.names)                                            1.014    18.642
n11628.out[0] (.names)                                           0.261    18.903
n11629.in[0] (.names)                                            1.014    19.917
n11629.out[0] (.names)                                           0.261    20.178
n11630.in[0] (.names)                                            1.014    21.192
n11630.out[0] (.names)                                           0.261    21.453
n11632.in[1] (.names)                                            1.014    22.467
n11632.out[0] (.names)                                           0.261    22.728
n11634.in[0] (.names)                                            1.014    23.742
n11634.out[0] (.names)                                           0.261    24.003
n11635.in[1] (.names)                                            1.014    25.016
n11635.out[0] (.names)                                           0.261    25.277
n7326.in[1] (.names)                                             1.014    26.291
n7326.out[0] (.names)                                            0.261    26.552
n11658.in[3] (.names)                                            1.014    27.566
n11658.out[0] (.names)                                           0.261    27.827
n11659.in[1] (.names)                                            1.014    28.841
n11659.out[0] (.names)                                           0.261    29.102
n11660.in[1] (.names)                                            1.014    30.116
n11660.out[0] (.names)                                           0.261    30.377
n11661.in[1] (.names)                                            1.014    31.390
n11661.out[0] (.names)                                           0.261    31.651
n11664.in[1] (.names)                                            1.014    32.665
n11664.out[0] (.names)                                           0.261    32.926
n11662.in[0] (.names)                                            1.014    33.940
n11662.out[0] (.names)                                           0.261    34.201
n11663.in[0] (.names)                                            1.014    35.215
n11663.out[0] (.names)                                           0.261    35.476
n11562.in[1] (.names)                                            1.014    36.490
n11562.out[0] (.names)                                           0.261    36.751
n11563.in[1] (.names)                                            1.014    37.765
n11563.out[0] (.names)                                           0.261    38.026
n11582.in[1] (.names)                                            1.014    39.039
n11582.out[0] (.names)                                           0.261    39.300
n11588.in[2] (.names)                                            1.014    40.314
n11588.out[0] (.names)                                           0.261    40.575
n11592.in[2] (.names)                                            1.014    41.589
n11592.out[0] (.names)                                           0.261    41.850
n3103.in[0] (.names)                                             1.014    42.864
n3103.out[0] (.names)                                            0.261    43.125
n3319.in[0] (.names)                                             1.014    44.139
n3319.out[0] (.names)                                            0.261    44.400
n11600.in[3] (.names)                                            1.014    45.413
n11600.out[0] (.names)                                           0.261    45.674
n4534.in[1] (.names)                                             1.014    46.688
n4534.out[0] (.names)                                            0.261    46.949
n3965.in[2] (.names)                                             1.014    47.963
n3965.out[0] (.names)                                            0.261    48.224
n3979.in[3] (.names)                                             1.014    49.238
n3979.out[0] (.names)                                            0.261    49.499
n3463.in[1] (.names)                                             1.014    50.513
n3463.out[0] (.names)                                            0.261    50.774
n4318.in[0] (.names)                                             1.014    51.787
n4318.out[0] (.names)                                            0.261    52.048
n4313.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4313.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n9677.Q[0] (.latch clocked by pclk)
Endpoint  : n4014.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9677.clk[0] (.latch)                                            1.014     1.014
n9677.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13112.in[0] (.names)                                            1.014     2.070
n13112.out[0] (.names)                                           0.261     2.331
n13113.in[0] (.names)                                            1.014     3.344
n13113.out[0] (.names)                                           0.261     3.605
n13114.in[0] (.names)                                            1.014     4.619
n13114.out[0] (.names)                                           0.261     4.880
n12230.in[3] (.names)                                            1.014     5.894
n12230.out[0] (.names)                                           0.261     6.155
n12231.in[0] (.names)                                            1.014     7.169
n12231.out[0] (.names)                                           0.261     7.430
n12236.in[2] (.names)                                            1.014     8.444
n12236.out[0] (.names)                                           0.261     8.705
n12233.in[1] (.names)                                            1.014     9.719
n12233.out[0] (.names)                                           0.261     9.980
n12241.in[0] (.names)                                            1.014    10.993
n12241.out[0] (.names)                                           0.261    11.254
n12243.in[0] (.names)                                            1.014    12.268
n12243.out[0] (.names)                                           0.261    12.529
n12244.in[0] (.names)                                            1.014    13.543
n12244.out[0] (.names)                                           0.261    13.804
n12245.in[0] (.names)                                            1.014    14.818
n12245.out[0] (.names)                                           0.261    15.079
n12294.in[0] (.names)                                            1.014    16.093
n12294.out[0] (.names)                                           0.261    16.354
n11991.in[0] (.names)                                            1.014    17.367
n11991.out[0] (.names)                                           0.261    17.628
n12306.in[1] (.names)                                            1.014    18.642
n12306.out[0] (.names)                                           0.261    18.903
n12301.in[1] (.names)                                            1.014    19.917
n12301.out[0] (.names)                                           0.261    20.178
n12303.in[0] (.names)                                            1.014    21.192
n12303.out[0] (.names)                                           0.261    21.453
n12304.in[0] (.names)                                            1.014    22.467
n12304.out[0] (.names)                                           0.261    22.728
n12118.in[0] (.names)                                            1.014    23.742
n12118.out[0] (.names)                                           0.261    24.003
n12305.in[0] (.names)                                            1.014    25.016
n12305.out[0] (.names)                                           0.261    25.277
n11683.in[0] (.names)                                            1.014    26.291
n11683.out[0] (.names)                                           0.261    26.552
n3929.in[1] (.names)                                             1.014    27.566
n3929.out[0] (.names)                                            0.261    27.827
n12485.in[0] (.names)                                            1.014    28.841
n12485.out[0] (.names)                                           0.261    29.102
n4570.in[0] (.names)                                             1.014    30.116
n4570.out[0] (.names)                                            0.261    30.377
n13078.in[0] (.names)                                            1.014    31.390
n13078.out[0] (.names)                                           0.261    31.651
n13075.in[0] (.names)                                            1.014    32.665
n13075.out[0] (.names)                                           0.261    32.926
n13031.in[1] (.names)                                            1.014    33.940
n13031.out[0] (.names)                                           0.261    34.201
n13032.in[3] (.names)                                            1.014    35.215
n13032.out[0] (.names)                                           0.261    35.476
n12258.in[3] (.names)                                            1.014    36.490
n12258.out[0] (.names)                                           0.261    36.751
n13203.in[0] (.names)                                            1.014    37.765
n13203.out[0] (.names)                                           0.261    38.026
n13204.in[0] (.names)                                            1.014    39.039
n13204.out[0] (.names)                                           0.261    39.300
n13191.in[0] (.names)                                            1.014    40.314
n13191.out[0] (.names)                                           0.261    40.575
n10683.in[2] (.names)                                            1.014    41.589
n10683.out[0] (.names)                                           0.261    41.850
n13193.in[1] (.names)                                            1.014    42.864
n13193.out[0] (.names)                                           0.261    43.125
n13195.in[1] (.names)                                            1.014    44.139
n13195.out[0] (.names)                                           0.261    44.400
n12326.in[0] (.names)                                            1.014    45.413
n12326.out[0] (.names)                                           0.261    45.674
n13197.in[1] (.names)                                            1.014    46.688
n13197.out[0] (.names)                                           0.261    46.949
n3748.in[0] (.names)                                             1.014    47.963
n3748.out[0] (.names)                                            0.261    48.224
n13143.in[1] (.names)                                            1.014    49.238
n13143.out[0] (.names)                                           0.261    49.499
n3136.in[1] (.names)                                             1.014    50.513
n3136.out[0] (.names)                                            0.261    50.774
n4013.in[1] (.names)                                             1.014    51.787
n4013.out[0] (.names)                                            0.261    52.048
n4014.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4014.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n18318.Q[0] (.latch clocked by pclk)
Endpoint  : n17178.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18318.clk[0] (.latch)                                           1.014     1.014
n18318.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18275.in[0] (.names)                                            1.014     2.070
n18275.out[0] (.names)                                           0.261     2.331
n17911.in[2] (.names)                                            1.014     3.344
n17911.out[0] (.names)                                           0.261     3.605
n17912.in[1] (.names)                                            1.014     4.619
n17912.out[0] (.names)                                           0.261     4.880
n17915.in[2] (.names)                                            1.014     5.894
n17915.out[0] (.names)                                           0.261     6.155
n17916.in[0] (.names)                                            1.014     7.169
n17916.out[0] (.names)                                           0.261     7.430
n17919.in[3] (.names)                                            1.014     8.444
n17919.out[0] (.names)                                           0.261     8.705
n17936.in[0] (.names)                                            1.014     9.719
n17936.out[0] (.names)                                           0.261     9.980
n17981.in[0] (.names)                                            1.014    10.993
n17981.out[0] (.names)                                           0.261    11.254
n15946.in[1] (.names)                                            1.014    12.268
n15946.out[0] (.names)                                           0.261    12.529
n17966.in[0] (.names)                                            1.014    13.543
n17966.out[0] (.names)                                           0.261    13.804
n17986.in[0] (.names)                                            1.014    14.818
n17986.out[0] (.names)                                           0.261    15.079
n18016.in[2] (.names)                                            1.014    16.093
n18016.out[0] (.names)                                           0.261    16.354
n18027.in[1] (.names)                                            1.014    17.367
n18027.out[0] (.names)                                           0.261    17.628
n18028.in[2] (.names)                                            1.014    18.642
n18028.out[0] (.names)                                           0.261    18.903
n18029.in[0] (.names)                                            1.014    19.917
n18029.out[0] (.names)                                           0.261    20.178
n18033.in[2] (.names)                                            1.014    21.192
n18033.out[0] (.names)                                           0.261    21.453
n18035.in[2] (.names)                                            1.014    22.467
n18035.out[0] (.names)                                           0.261    22.728
n18037.in[0] (.names)                                            1.014    23.742
n18037.out[0] (.names)                                           0.261    24.003
n18038.in[0] (.names)                                            1.014    25.016
n18038.out[0] (.names)                                           0.261    25.277
n18066.in[1] (.names)                                            1.014    26.291
n18066.out[0] (.names)                                           0.261    26.552
n18071.in[1] (.names)                                            1.014    27.566
n18071.out[0] (.names)                                           0.261    27.827
n18073.in[0] (.names)                                            1.014    28.841
n18073.out[0] (.names)                                           0.261    29.102
n18074.in[1] (.names)                                            1.014    30.116
n18074.out[0] (.names)                                           0.261    30.377
n17893.in[0] (.names)                                            1.014    31.390
n17893.out[0] (.names)                                           0.261    31.651
n2934.in[0] (.names)                                             1.014    32.665
n2934.out[0] (.names)                                            0.261    32.926
n17894.in[0] (.names)                                            1.014    33.940
n17894.out[0] (.names)                                           0.261    34.201
n17891.in[2] (.names)                                            1.014    35.215
n17891.out[0] (.names)                                           0.261    35.476
n3131.in[1] (.names)                                             1.014    36.490
n3131.out[0] (.names)                                            0.261    36.751
n17897.in[0] (.names)                                            1.014    37.765
n17897.out[0] (.names)                                           0.261    38.026
n17901.in[0] (.names)                                            1.014    39.039
n17901.out[0] (.names)                                           0.261    39.300
n17903.in[0] (.names)                                            1.014    40.314
n17903.out[0] (.names)                                           0.261    40.575
n17904.in[1] (.names)                                            1.014    41.589
n17904.out[0] (.names)                                           0.261    41.850
n18349.in[0] (.names)                                            1.014    42.864
n18349.out[0] (.names)                                           0.261    43.125
n18354.in[0] (.names)                                            1.014    44.139
n18354.out[0] (.names)                                           0.261    44.400
n18286.in[2] (.names)                                            1.014    45.413
n18286.out[0] (.names)                                           0.261    45.674
n18350.in[0] (.names)                                            1.014    46.688
n18350.out[0] (.names)                                           0.261    46.949
n18351.in[1] (.names)                                            1.014    47.963
n18351.out[0] (.names)                                           0.261    48.224
n18352.in[0] (.names)                                            1.014    49.238
n18352.out[0] (.names)                                           0.261    49.499
n18353.in[0] (.names)                                            1.014    50.513
n18353.out[0] (.names)                                           0.261    50.774
n17580.in[0] (.names)                                            1.014    51.787
n17580.out[0] (.names)                                           0.261    52.048
n17178.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17178.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n18318.Q[0] (.latch clocked by pclk)
Endpoint  : n17265.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18318.clk[0] (.latch)                                           1.014     1.014
n18318.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18275.in[0] (.names)                                            1.014     2.070
n18275.out[0] (.names)                                           0.261     2.331
n17911.in[2] (.names)                                            1.014     3.344
n17911.out[0] (.names)                                           0.261     3.605
n18276.in[1] (.names)                                            1.014     4.619
n18276.out[0] (.names)                                           0.261     4.880
n18266.in[0] (.names)                                            1.014     5.894
n18266.out[0] (.names)                                           0.261     6.155
n18268.in[1] (.names)                                            1.014     7.169
n18268.out[0] (.names)                                           0.261     7.430
n17015.in[2] (.names)                                            1.014     8.444
n17015.out[0] (.names)                                           0.261     8.705
n18188.in[0] (.names)                                            1.014     9.719
n18188.out[0] (.names)                                           0.261     9.980
n18078.in[1] (.names)                                            1.014    10.993
n18078.out[0] (.names)                                           0.261    11.254
n18079.in[2] (.names)                                            1.014    12.268
n18079.out[0] (.names)                                           0.261    12.529
n18053.in[2] (.names)                                            1.014    13.543
n18053.out[0] (.names)                                           0.261    13.804
n3283.in[0] (.names)                                             1.014    14.818
n3283.out[0] (.names)                                            0.261    15.079
n18054.in[0] (.names)                                            1.014    16.093
n18054.out[0] (.names)                                           0.261    16.354
n18055.in[0] (.names)                                            1.014    17.367
n18055.out[0] (.names)                                           0.261    17.628
n18057.in[0] (.names)                                            1.014    18.642
n18057.out[0] (.names)                                           0.261    18.903
n18242.in[0] (.names)                                            1.014    19.917
n18242.out[0] (.names)                                           0.261    20.178
n18249.in[1] (.names)                                            1.014    21.192
n18249.out[0] (.names)                                           0.261    21.453
n18250.in[0] (.names)                                            1.014    22.467
n18250.out[0] (.names)                                           0.261    22.728
n18251.in[0] (.names)                                            1.014    23.742
n18251.out[0] (.names)                                           0.261    24.003
n18260.in[1] (.names)                                            1.014    25.016
n18260.out[0] (.names)                                           0.261    25.277
n18252.in[0] (.names)                                            1.014    26.291
n18252.out[0] (.names)                                           0.261    26.552
n18226.in[0] (.names)                                            1.014    27.566
n18226.out[0] (.names)                                           0.261    27.827
n16840.in[1] (.names)                                            1.014    28.841
n16840.out[0] (.names)                                           0.261    29.102
n18212.in[1] (.names)                                            1.014    30.116
n18212.out[0] (.names)                                           0.261    30.377
n18222.in[1] (.names)                                            1.014    31.390
n18222.out[0] (.names)                                           0.261    31.651
n18223.in[0] (.names)                                            1.014    32.665
n18223.out[0] (.names)                                           0.261    32.926
n18225.in[1] (.names)                                            1.014    33.940
n18225.out[0] (.names)                                           0.261    34.201
n18244.in[0] (.names)                                            1.014    35.215
n18244.out[0] (.names)                                           0.261    35.476
n18201.in[0] (.names)                                            1.014    36.490
n18201.out[0] (.names)                                           0.261    36.751
n17961.in[1] (.names)                                            1.014    37.765
n17961.out[0] (.names)                                           0.261    38.026
n16927.in[0] (.names)                                            1.014    39.039
n16927.out[0] (.names)                                           0.261    39.300
n16928.in[0] (.names)                                            1.014    40.314
n16928.out[0] (.names)                                           0.261    40.575
n16746.in[1] (.names)                                            1.014    41.589
n16746.out[0] (.names)                                           0.261    41.850
n16932.in[0] (.names)                                            1.014    42.864
n16932.out[0] (.names)                                           0.261    43.125
n16823.in[0] (.names)                                            1.014    44.139
n16823.out[0] (.names)                                           0.261    44.400
n16633.in[0] (.names)                                            1.014    45.413
n16633.out[0] (.names)                                           0.261    45.674
n16824.in[1] (.names)                                            1.014    46.688
n16824.out[0] (.names)                                           0.261    46.949
n16675.in[0] (.names)                                            1.014    47.963
n16675.out[0] (.names)                                           0.261    48.224
n16822.in[0] (.names)                                            1.014    49.238
n16822.out[0] (.names)                                           0.261    49.499
n16877.in[0] (.names)                                            1.014    50.513
n16877.out[0] (.names)                                           0.261    50.774
n17264.in[1] (.names)                                            1.014    51.787
n17264.out[0] (.names)                                           0.261    52.048
n17265.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17265.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n18318.Q[0] (.latch clocked by pclk)
Endpoint  : n16353.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18318.clk[0] (.latch)                                           1.014     1.014
n18318.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18275.in[0] (.names)                                            1.014     2.070
n18275.out[0] (.names)                                           0.261     2.331
n17911.in[2] (.names)                                            1.014     3.344
n17911.out[0] (.names)                                           0.261     3.605
n18276.in[1] (.names)                                            1.014     4.619
n18276.out[0] (.names)                                           0.261     4.880
n18266.in[0] (.names)                                            1.014     5.894
n18266.out[0] (.names)                                           0.261     6.155
n18268.in[1] (.names)                                            1.014     7.169
n18268.out[0] (.names)                                           0.261     7.430
n17015.in[2] (.names)                                            1.014     8.444
n17015.out[0] (.names)                                           0.261     8.705
n18188.in[0] (.names)                                            1.014     9.719
n18188.out[0] (.names)                                           0.261     9.980
n18078.in[1] (.names)                                            1.014    10.993
n18078.out[0] (.names)                                           0.261    11.254
n18079.in[2] (.names)                                            1.014    12.268
n18079.out[0] (.names)                                           0.261    12.529
n18053.in[2] (.names)                                            1.014    13.543
n18053.out[0] (.names)                                           0.261    13.804
n3283.in[0] (.names)                                             1.014    14.818
n3283.out[0] (.names)                                            0.261    15.079
n18054.in[0] (.names)                                            1.014    16.093
n18054.out[0] (.names)                                           0.261    16.354
n18055.in[0] (.names)                                            1.014    17.367
n18055.out[0] (.names)                                           0.261    17.628
n18057.in[0] (.names)                                            1.014    18.642
n18057.out[0] (.names)                                           0.261    18.903
n18242.in[0] (.names)                                            1.014    19.917
n18242.out[0] (.names)                                           0.261    20.178
n18249.in[1] (.names)                                            1.014    21.192
n18249.out[0] (.names)                                           0.261    21.453
n18250.in[0] (.names)                                            1.014    22.467
n18250.out[0] (.names)                                           0.261    22.728
n18251.in[0] (.names)                                            1.014    23.742
n18251.out[0] (.names)                                           0.261    24.003
n18260.in[1] (.names)                                            1.014    25.016
n18260.out[0] (.names)                                           0.261    25.277
n18252.in[0] (.names)                                            1.014    26.291
n18252.out[0] (.names)                                           0.261    26.552
n18226.in[0] (.names)                                            1.014    27.566
n18226.out[0] (.names)                                           0.261    27.827
n16840.in[1] (.names)                                            1.014    28.841
n16840.out[0] (.names)                                           0.261    29.102
n18212.in[1] (.names)                                            1.014    30.116
n18212.out[0] (.names)                                           0.261    30.377
n18222.in[1] (.names)                                            1.014    31.390
n18222.out[0] (.names)                                           0.261    31.651
n18223.in[0] (.names)                                            1.014    32.665
n18223.out[0] (.names)                                           0.261    32.926
n18225.in[1] (.names)                                            1.014    33.940
n18225.out[0] (.names)                                           0.261    34.201
n18244.in[0] (.names)                                            1.014    35.215
n18244.out[0] (.names)                                           0.261    35.476
n18201.in[0] (.names)                                            1.014    36.490
n18201.out[0] (.names)                                           0.261    36.751
n17961.in[1] (.names)                                            1.014    37.765
n17961.out[0] (.names)                                           0.261    38.026
n16927.in[0] (.names)                                            1.014    39.039
n16927.out[0] (.names)                                           0.261    39.300
n16928.in[0] (.names)                                            1.014    40.314
n16928.out[0] (.names)                                           0.261    40.575
n16746.in[1] (.names)                                            1.014    41.589
n16746.out[0] (.names)                                           0.261    41.850
n16932.in[0] (.names)                                            1.014    42.864
n16932.out[0] (.names)                                           0.261    43.125
n16823.in[0] (.names)                                            1.014    44.139
n16823.out[0] (.names)                                           0.261    44.400
n16633.in[0] (.names)                                            1.014    45.413
n16633.out[0] (.names)                                           0.261    45.674
n16824.in[1] (.names)                                            1.014    46.688
n16824.out[0] (.names)                                           0.261    46.949
n16675.in[0] (.names)                                            1.014    47.963
n16675.out[0] (.names)                                           0.261    48.224
n16822.in[0] (.names)                                            1.014    49.238
n16822.out[0] (.names)                                           0.261    49.499
n3089.in[1] (.names)                                             1.014    50.513
n3089.out[0] (.names)                                            0.261    50.774
n16352.in[1] (.names)                                            1.014    51.787
n16352.out[0] (.names)                                           0.261    52.048
n16353.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16353.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n18318.Q[0] (.latch clocked by pclk)
Endpoint  : n16739.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18318.clk[0] (.latch)                                           1.014     1.014
n18318.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18275.in[0] (.names)                                            1.014     2.070
n18275.out[0] (.names)                                           0.261     2.331
n17911.in[2] (.names)                                            1.014     3.344
n17911.out[0] (.names)                                           0.261     3.605
n18276.in[1] (.names)                                            1.014     4.619
n18276.out[0] (.names)                                           0.261     4.880
n18266.in[0] (.names)                                            1.014     5.894
n18266.out[0] (.names)                                           0.261     6.155
n18268.in[1] (.names)                                            1.014     7.169
n18268.out[0] (.names)                                           0.261     7.430
n17015.in[2] (.names)                                            1.014     8.444
n17015.out[0] (.names)                                           0.261     8.705
n18188.in[0] (.names)                                            1.014     9.719
n18188.out[0] (.names)                                           0.261     9.980
n18078.in[1] (.names)                                            1.014    10.993
n18078.out[0] (.names)                                           0.261    11.254
n18079.in[2] (.names)                                            1.014    12.268
n18079.out[0] (.names)                                           0.261    12.529
n18053.in[2] (.names)                                            1.014    13.543
n18053.out[0] (.names)                                           0.261    13.804
n3283.in[0] (.names)                                             1.014    14.818
n3283.out[0] (.names)                                            0.261    15.079
n18054.in[0] (.names)                                            1.014    16.093
n18054.out[0] (.names)                                           0.261    16.354
n18055.in[0] (.names)                                            1.014    17.367
n18055.out[0] (.names)                                           0.261    17.628
n18057.in[0] (.names)                                            1.014    18.642
n18057.out[0] (.names)                                           0.261    18.903
n18242.in[0] (.names)                                            1.014    19.917
n18242.out[0] (.names)                                           0.261    20.178
n18249.in[1] (.names)                                            1.014    21.192
n18249.out[0] (.names)                                           0.261    21.453
n18250.in[0] (.names)                                            1.014    22.467
n18250.out[0] (.names)                                           0.261    22.728
n18251.in[0] (.names)                                            1.014    23.742
n18251.out[0] (.names)                                           0.261    24.003
n18260.in[1] (.names)                                            1.014    25.016
n18260.out[0] (.names)                                           0.261    25.277
n18252.in[0] (.names)                                            1.014    26.291
n18252.out[0] (.names)                                           0.261    26.552
n18226.in[0] (.names)                                            1.014    27.566
n18226.out[0] (.names)                                           0.261    27.827
n16840.in[1] (.names)                                            1.014    28.841
n16840.out[0] (.names)                                           0.261    29.102
n18212.in[1] (.names)                                            1.014    30.116
n18212.out[0] (.names)                                           0.261    30.377
n18222.in[1] (.names)                                            1.014    31.390
n18222.out[0] (.names)                                           0.261    31.651
n18223.in[0] (.names)                                            1.014    32.665
n18223.out[0] (.names)                                           0.261    32.926
n18225.in[1] (.names)                                            1.014    33.940
n18225.out[0] (.names)                                           0.261    34.201
n18244.in[0] (.names)                                            1.014    35.215
n18244.out[0] (.names)                                           0.261    35.476
n18201.in[0] (.names)                                            1.014    36.490
n18201.out[0] (.names)                                           0.261    36.751
n17961.in[1] (.names)                                            1.014    37.765
n17961.out[0] (.names)                                           0.261    38.026
n16927.in[0] (.names)                                            1.014    39.039
n16927.out[0] (.names)                                           0.261    39.300
n16928.in[0] (.names)                                            1.014    40.314
n16928.out[0] (.names)                                           0.261    40.575
n16746.in[1] (.names)                                            1.014    41.589
n16746.out[0] (.names)                                           0.261    41.850
n13244.in[1] (.names)                                            1.014    42.864
n13244.out[0] (.names)                                           0.261    43.125
n16701.in[2] (.names)                                            1.014    44.139
n16701.out[0] (.names)                                           0.261    44.400
n17243.in[1] (.names)                                            1.014    45.413
n17243.out[0] (.names)                                           0.261    45.674
n17244.in[0] (.names)                                            1.014    46.688
n17244.out[0] (.names)                                           0.261    46.949
n2661.in[0] (.names)                                             1.014    47.963
n2661.out[0] (.names)                                            0.261    48.224
n16621.in[1] (.names)                                            1.014    49.238
n16621.out[0] (.names)                                           0.261    49.499
n16767.in[0] (.names)                                            1.014    50.513
n16767.out[0] (.names)                                           0.261    50.774
n16668.in[0] (.names)                                            1.014    51.787
n16668.out[0] (.names)                                           0.261    52.048
n16739.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16739.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n18318.Q[0] (.latch clocked by pclk)
Endpoint  : n16669.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18318.clk[0] (.latch)                                           1.014     1.014
n18318.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18275.in[0] (.names)                                            1.014     2.070
n18275.out[0] (.names)                                           0.261     2.331
n17911.in[2] (.names)                                            1.014     3.344
n17911.out[0] (.names)                                           0.261     3.605
n18276.in[1] (.names)                                            1.014     4.619
n18276.out[0] (.names)                                           0.261     4.880
n18266.in[0] (.names)                                            1.014     5.894
n18266.out[0] (.names)                                           0.261     6.155
n18268.in[1] (.names)                                            1.014     7.169
n18268.out[0] (.names)                                           0.261     7.430
n17015.in[2] (.names)                                            1.014     8.444
n17015.out[0] (.names)                                           0.261     8.705
n18188.in[0] (.names)                                            1.014     9.719
n18188.out[0] (.names)                                           0.261     9.980
n18078.in[1] (.names)                                            1.014    10.993
n18078.out[0] (.names)                                           0.261    11.254
n18079.in[2] (.names)                                            1.014    12.268
n18079.out[0] (.names)                                           0.261    12.529
n18053.in[2] (.names)                                            1.014    13.543
n18053.out[0] (.names)                                           0.261    13.804
n3283.in[0] (.names)                                             1.014    14.818
n3283.out[0] (.names)                                            0.261    15.079
n18054.in[0] (.names)                                            1.014    16.093
n18054.out[0] (.names)                                           0.261    16.354
n18055.in[0] (.names)                                            1.014    17.367
n18055.out[0] (.names)                                           0.261    17.628
n18057.in[0] (.names)                                            1.014    18.642
n18057.out[0] (.names)                                           0.261    18.903
n18242.in[0] (.names)                                            1.014    19.917
n18242.out[0] (.names)                                           0.261    20.178
n18249.in[1] (.names)                                            1.014    21.192
n18249.out[0] (.names)                                           0.261    21.453
n18250.in[0] (.names)                                            1.014    22.467
n18250.out[0] (.names)                                           0.261    22.728
n18251.in[0] (.names)                                            1.014    23.742
n18251.out[0] (.names)                                           0.261    24.003
n18260.in[1] (.names)                                            1.014    25.016
n18260.out[0] (.names)                                           0.261    25.277
n18252.in[0] (.names)                                            1.014    26.291
n18252.out[0] (.names)                                           0.261    26.552
n18226.in[0] (.names)                                            1.014    27.566
n18226.out[0] (.names)                                           0.261    27.827
n16840.in[1] (.names)                                            1.014    28.841
n16840.out[0] (.names)                                           0.261    29.102
n18212.in[1] (.names)                                            1.014    30.116
n18212.out[0] (.names)                                           0.261    30.377
n18222.in[1] (.names)                                            1.014    31.390
n18222.out[0] (.names)                                           0.261    31.651
n18223.in[0] (.names)                                            1.014    32.665
n18223.out[0] (.names)                                           0.261    32.926
n18225.in[1] (.names)                                            1.014    33.940
n18225.out[0] (.names)                                           0.261    34.201
n18244.in[0] (.names)                                            1.014    35.215
n18244.out[0] (.names)                                           0.261    35.476
n18201.in[0] (.names)                                            1.014    36.490
n18201.out[0] (.names)                                           0.261    36.751
n17961.in[1] (.names)                                            1.014    37.765
n17961.out[0] (.names)                                           0.261    38.026
n16927.in[0] (.names)                                            1.014    39.039
n16927.out[0] (.names)                                           0.261    39.300
n16928.in[0] (.names)                                            1.014    40.314
n16928.out[0] (.names)                                           0.261    40.575
n16746.in[1] (.names)                                            1.014    41.589
n16746.out[0] (.names)                                           0.261    41.850
n13244.in[1] (.names)                                            1.014    42.864
n13244.out[0] (.names)                                           0.261    43.125
n16701.in[2] (.names)                                            1.014    44.139
n16701.out[0] (.names)                                           0.261    44.400
n17243.in[1] (.names)                                            1.014    45.413
n17243.out[0] (.names)                                           0.261    45.674
n17244.in[0] (.names)                                            1.014    46.688
n17244.out[0] (.names)                                           0.261    46.949
n2661.in[0] (.names)                                             1.014    47.963
n2661.out[0] (.names)                                            0.261    48.224
n16621.in[1] (.names)                                            1.014    49.238
n16621.out[0] (.names)                                           0.261    49.499
n16767.in[0] (.names)                                            1.014    50.513
n16767.out[0] (.names)                                           0.261    50.774
n16668.in[0] (.names)                                            1.014    51.787
n16668.out[0] (.names)                                           0.261    52.048
n16669.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16669.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n18318.Q[0] (.latch clocked by pclk)
Endpoint  : n16783.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18318.clk[0] (.latch)                                           1.014     1.014
n18318.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18275.in[0] (.names)                                            1.014     2.070
n18275.out[0] (.names)                                           0.261     2.331
n17911.in[2] (.names)                                            1.014     3.344
n17911.out[0] (.names)                                           0.261     3.605
n18276.in[1] (.names)                                            1.014     4.619
n18276.out[0] (.names)                                           0.261     4.880
n18266.in[0] (.names)                                            1.014     5.894
n18266.out[0] (.names)                                           0.261     6.155
n18268.in[1] (.names)                                            1.014     7.169
n18268.out[0] (.names)                                           0.261     7.430
n17015.in[2] (.names)                                            1.014     8.444
n17015.out[0] (.names)                                           0.261     8.705
n18188.in[0] (.names)                                            1.014     9.719
n18188.out[0] (.names)                                           0.261     9.980
n18078.in[1] (.names)                                            1.014    10.993
n18078.out[0] (.names)                                           0.261    11.254
n18079.in[2] (.names)                                            1.014    12.268
n18079.out[0] (.names)                                           0.261    12.529
n18053.in[2] (.names)                                            1.014    13.543
n18053.out[0] (.names)                                           0.261    13.804
n3283.in[0] (.names)                                             1.014    14.818
n3283.out[0] (.names)                                            0.261    15.079
n18054.in[0] (.names)                                            1.014    16.093
n18054.out[0] (.names)                                           0.261    16.354
n18055.in[0] (.names)                                            1.014    17.367
n18055.out[0] (.names)                                           0.261    17.628
n18057.in[0] (.names)                                            1.014    18.642
n18057.out[0] (.names)                                           0.261    18.903
n18242.in[0] (.names)                                            1.014    19.917
n18242.out[0] (.names)                                           0.261    20.178
n18249.in[1] (.names)                                            1.014    21.192
n18249.out[0] (.names)                                           0.261    21.453
n18250.in[0] (.names)                                            1.014    22.467
n18250.out[0] (.names)                                           0.261    22.728
n18251.in[0] (.names)                                            1.014    23.742
n18251.out[0] (.names)                                           0.261    24.003
n18260.in[1] (.names)                                            1.014    25.016
n18260.out[0] (.names)                                           0.261    25.277
n18252.in[0] (.names)                                            1.014    26.291
n18252.out[0] (.names)                                           0.261    26.552
n18226.in[0] (.names)                                            1.014    27.566
n18226.out[0] (.names)                                           0.261    27.827
n16840.in[1] (.names)                                            1.014    28.841
n16840.out[0] (.names)                                           0.261    29.102
n18212.in[1] (.names)                                            1.014    30.116
n18212.out[0] (.names)                                           0.261    30.377
n18222.in[1] (.names)                                            1.014    31.390
n18222.out[0] (.names)                                           0.261    31.651
n18223.in[0] (.names)                                            1.014    32.665
n18223.out[0] (.names)                                           0.261    32.926
n18225.in[1] (.names)                                            1.014    33.940
n18225.out[0] (.names)                                           0.261    34.201
n18244.in[0] (.names)                                            1.014    35.215
n18244.out[0] (.names)                                           0.261    35.476
n18201.in[0] (.names)                                            1.014    36.490
n18201.out[0] (.names)                                           0.261    36.751
n17961.in[1] (.names)                                            1.014    37.765
n17961.out[0] (.names)                                           0.261    38.026
n16927.in[0] (.names)                                            1.014    39.039
n16927.out[0] (.names)                                           0.261    39.300
n16928.in[0] (.names)                                            1.014    40.314
n16928.out[0] (.names)                                           0.261    40.575
n16746.in[1] (.names)                                            1.014    41.589
n16746.out[0] (.names)                                           0.261    41.850
n13244.in[1] (.names)                                            1.014    42.864
n13244.out[0] (.names)                                           0.261    43.125
n16701.in[2] (.names)                                            1.014    44.139
n16701.out[0] (.names)                                           0.261    44.400
n17243.in[1] (.names)                                            1.014    45.413
n17243.out[0] (.names)                                           0.261    45.674
n17244.in[0] (.names)                                            1.014    46.688
n17244.out[0] (.names)                                           0.261    46.949
n2661.in[0] (.names)                                             1.014    47.963
n2661.out[0] (.names)                                            0.261    48.224
n16621.in[1] (.names)                                            1.014    49.238
n16621.out[0] (.names)                                           0.261    49.499
n16767.in[0] (.names)                                            1.014    50.513
n16767.out[0] (.names)                                           0.261    50.774
n16768.in[1] (.names)                                            1.014    51.787
n16768.out[0] (.names)                                           0.261    52.048
n16783.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16783.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n18318.Q[0] (.latch clocked by pclk)
Endpoint  : n17089.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18318.clk[0] (.latch)                                           1.014     1.014
n18318.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18275.in[0] (.names)                                            1.014     2.070
n18275.out[0] (.names)                                           0.261     2.331
n17911.in[2] (.names)                                            1.014     3.344
n17911.out[0] (.names)                                           0.261     3.605
n18276.in[1] (.names)                                            1.014     4.619
n18276.out[0] (.names)                                           0.261     4.880
n18266.in[0] (.names)                                            1.014     5.894
n18266.out[0] (.names)                                           0.261     6.155
n18268.in[1] (.names)                                            1.014     7.169
n18268.out[0] (.names)                                           0.261     7.430
n17015.in[2] (.names)                                            1.014     8.444
n17015.out[0] (.names)                                           0.261     8.705
n18188.in[0] (.names)                                            1.014     9.719
n18188.out[0] (.names)                                           0.261     9.980
n18078.in[1] (.names)                                            1.014    10.993
n18078.out[0] (.names)                                           0.261    11.254
n18079.in[2] (.names)                                            1.014    12.268
n18079.out[0] (.names)                                           0.261    12.529
n18053.in[2] (.names)                                            1.014    13.543
n18053.out[0] (.names)                                           0.261    13.804
n3283.in[0] (.names)                                             1.014    14.818
n3283.out[0] (.names)                                            0.261    15.079
n18054.in[0] (.names)                                            1.014    16.093
n18054.out[0] (.names)                                           0.261    16.354
n18055.in[0] (.names)                                            1.014    17.367
n18055.out[0] (.names)                                           0.261    17.628
n18057.in[0] (.names)                                            1.014    18.642
n18057.out[0] (.names)                                           0.261    18.903
n18242.in[0] (.names)                                            1.014    19.917
n18242.out[0] (.names)                                           0.261    20.178
n18249.in[1] (.names)                                            1.014    21.192
n18249.out[0] (.names)                                           0.261    21.453
n18250.in[0] (.names)                                            1.014    22.467
n18250.out[0] (.names)                                           0.261    22.728
n18251.in[0] (.names)                                            1.014    23.742
n18251.out[0] (.names)                                           0.261    24.003
n18260.in[1] (.names)                                            1.014    25.016
n18260.out[0] (.names)                                           0.261    25.277
n18252.in[0] (.names)                                            1.014    26.291
n18252.out[0] (.names)                                           0.261    26.552
n18226.in[0] (.names)                                            1.014    27.566
n18226.out[0] (.names)                                           0.261    27.827
n16840.in[1] (.names)                                            1.014    28.841
n16840.out[0] (.names)                                           0.261    29.102
n18212.in[1] (.names)                                            1.014    30.116
n18212.out[0] (.names)                                           0.261    30.377
n18222.in[1] (.names)                                            1.014    31.390
n18222.out[0] (.names)                                           0.261    31.651
n18223.in[0] (.names)                                            1.014    32.665
n18223.out[0] (.names)                                           0.261    32.926
n18225.in[1] (.names)                                            1.014    33.940
n18225.out[0] (.names)                                           0.261    34.201
n18244.in[0] (.names)                                            1.014    35.215
n18244.out[0] (.names)                                           0.261    35.476
n18201.in[0] (.names)                                            1.014    36.490
n18201.out[0] (.names)                                           0.261    36.751
n17961.in[1] (.names)                                            1.014    37.765
n17961.out[0] (.names)                                           0.261    38.026
n16927.in[0] (.names)                                            1.014    39.039
n16927.out[0] (.names)                                           0.261    39.300
n16928.in[0] (.names)                                            1.014    40.314
n16928.out[0] (.names)                                           0.261    40.575
n16746.in[1] (.names)                                            1.014    41.589
n16746.out[0] (.names)                                           0.261    41.850
n13244.in[1] (.names)                                            1.014    42.864
n13244.out[0] (.names)                                           0.261    43.125
n16747.in[1] (.names)                                            1.014    44.139
n16747.out[0] (.names)                                           0.261    44.400
n16764.in[2] (.names)                                            1.014    45.413
n16764.out[0] (.names)                                           0.261    45.674
n3139.in[2] (.names)                                             1.014    46.688
n3139.out[0] (.names)                                            0.261    46.949
n16650.in[1] (.names)                                            1.014    47.963
n16650.out[0] (.names)                                           0.261    48.224
n16766.in[0] (.names)                                            1.014    49.238
n16766.out[0] (.names)                                           0.261    49.499
n16720.in[1] (.names)                                            1.014    50.513
n16720.out[0] (.names)                                           0.261    50.774
n16619.in[0] (.names)                                            1.014    51.787
n16619.out[0] (.names)                                           0.261    52.048
n17089.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17089.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n18318.Q[0] (.latch clocked by pclk)
Endpoint  : n16849.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18318.clk[0] (.latch)                                           1.014     1.014
n18318.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18275.in[0] (.names)                                            1.014     2.070
n18275.out[0] (.names)                                           0.261     2.331
n17911.in[2] (.names)                                            1.014     3.344
n17911.out[0] (.names)                                           0.261     3.605
n18276.in[1] (.names)                                            1.014     4.619
n18276.out[0] (.names)                                           0.261     4.880
n18266.in[0] (.names)                                            1.014     5.894
n18266.out[0] (.names)                                           0.261     6.155
n18268.in[1] (.names)                                            1.014     7.169
n18268.out[0] (.names)                                           0.261     7.430
n17015.in[2] (.names)                                            1.014     8.444
n17015.out[0] (.names)                                           0.261     8.705
n18188.in[0] (.names)                                            1.014     9.719
n18188.out[0] (.names)                                           0.261     9.980
n18078.in[1] (.names)                                            1.014    10.993
n18078.out[0] (.names)                                           0.261    11.254
n18079.in[2] (.names)                                            1.014    12.268
n18079.out[0] (.names)                                           0.261    12.529
n18053.in[2] (.names)                                            1.014    13.543
n18053.out[0] (.names)                                           0.261    13.804
n3283.in[0] (.names)                                             1.014    14.818
n3283.out[0] (.names)                                            0.261    15.079
n18054.in[0] (.names)                                            1.014    16.093
n18054.out[0] (.names)                                           0.261    16.354
n18055.in[0] (.names)                                            1.014    17.367
n18055.out[0] (.names)                                           0.261    17.628
n18057.in[0] (.names)                                            1.014    18.642
n18057.out[0] (.names)                                           0.261    18.903
n18242.in[0] (.names)                                            1.014    19.917
n18242.out[0] (.names)                                           0.261    20.178
n18249.in[1] (.names)                                            1.014    21.192
n18249.out[0] (.names)                                           0.261    21.453
n18250.in[0] (.names)                                            1.014    22.467
n18250.out[0] (.names)                                           0.261    22.728
n18251.in[0] (.names)                                            1.014    23.742
n18251.out[0] (.names)                                           0.261    24.003
n18260.in[1] (.names)                                            1.014    25.016
n18260.out[0] (.names)                                           0.261    25.277
n18252.in[0] (.names)                                            1.014    26.291
n18252.out[0] (.names)                                           0.261    26.552
n18226.in[0] (.names)                                            1.014    27.566
n18226.out[0] (.names)                                           0.261    27.827
n16840.in[1] (.names)                                            1.014    28.841
n16840.out[0] (.names)                                           0.261    29.102
n18212.in[1] (.names)                                            1.014    30.116
n18212.out[0] (.names)                                           0.261    30.377
n18222.in[1] (.names)                                            1.014    31.390
n18222.out[0] (.names)                                           0.261    31.651
n18223.in[0] (.names)                                            1.014    32.665
n18223.out[0] (.names)                                           0.261    32.926
n18225.in[1] (.names)                                            1.014    33.940
n18225.out[0] (.names)                                           0.261    34.201
n18244.in[0] (.names)                                            1.014    35.215
n18244.out[0] (.names)                                           0.261    35.476
n18201.in[0] (.names)                                            1.014    36.490
n18201.out[0] (.names)                                           0.261    36.751
n17961.in[1] (.names)                                            1.014    37.765
n17961.out[0] (.names)                                           0.261    38.026
n16927.in[0] (.names)                                            1.014    39.039
n16927.out[0] (.names)                                           0.261    39.300
n16928.in[0] (.names)                                            1.014    40.314
n16928.out[0] (.names)                                           0.261    40.575
n16746.in[1] (.names)                                            1.014    41.589
n16746.out[0] (.names)                                           0.261    41.850
n13244.in[1] (.names)                                            1.014    42.864
n13244.out[0] (.names)                                           0.261    43.125
n16747.in[1] (.names)                                            1.014    44.139
n16747.out[0] (.names)                                           0.261    44.400
n16764.in[2] (.names)                                            1.014    45.413
n16764.out[0] (.names)                                           0.261    45.674
n3139.in[2] (.names)                                             1.014    46.688
n3139.out[0] (.names)                                            0.261    46.949
n16650.in[1] (.names)                                            1.014    47.963
n16650.out[0] (.names)                                           0.261    48.224
n16766.in[0] (.names)                                            1.014    49.238
n16766.out[0] (.names)                                           0.261    49.499
n16720.in[1] (.names)                                            1.014    50.513
n16720.out[0] (.names)                                           0.261    50.774
n16619.in[0] (.names)                                            1.014    51.787
n16619.out[0] (.names)                                           0.261    52.048
n16849.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16849.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n18318.Q[0] (.latch clocked by pclk)
Endpoint  : n16620.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18318.clk[0] (.latch)                                           1.014     1.014
n18318.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18275.in[0] (.names)                                            1.014     2.070
n18275.out[0] (.names)                                           0.261     2.331
n17911.in[2] (.names)                                            1.014     3.344
n17911.out[0] (.names)                                           0.261     3.605
n18276.in[1] (.names)                                            1.014     4.619
n18276.out[0] (.names)                                           0.261     4.880
n18266.in[0] (.names)                                            1.014     5.894
n18266.out[0] (.names)                                           0.261     6.155
n18268.in[1] (.names)                                            1.014     7.169
n18268.out[0] (.names)                                           0.261     7.430
n17015.in[2] (.names)                                            1.014     8.444
n17015.out[0] (.names)                                           0.261     8.705
n18188.in[0] (.names)                                            1.014     9.719
n18188.out[0] (.names)                                           0.261     9.980
n18078.in[1] (.names)                                            1.014    10.993
n18078.out[0] (.names)                                           0.261    11.254
n18079.in[2] (.names)                                            1.014    12.268
n18079.out[0] (.names)                                           0.261    12.529
n18053.in[2] (.names)                                            1.014    13.543
n18053.out[0] (.names)                                           0.261    13.804
n3283.in[0] (.names)                                             1.014    14.818
n3283.out[0] (.names)                                            0.261    15.079
n18054.in[0] (.names)                                            1.014    16.093
n18054.out[0] (.names)                                           0.261    16.354
n18055.in[0] (.names)                                            1.014    17.367
n18055.out[0] (.names)                                           0.261    17.628
n18057.in[0] (.names)                                            1.014    18.642
n18057.out[0] (.names)                                           0.261    18.903
n18242.in[0] (.names)                                            1.014    19.917
n18242.out[0] (.names)                                           0.261    20.178
n18249.in[1] (.names)                                            1.014    21.192
n18249.out[0] (.names)                                           0.261    21.453
n18250.in[0] (.names)                                            1.014    22.467
n18250.out[0] (.names)                                           0.261    22.728
n18251.in[0] (.names)                                            1.014    23.742
n18251.out[0] (.names)                                           0.261    24.003
n18260.in[1] (.names)                                            1.014    25.016
n18260.out[0] (.names)                                           0.261    25.277
n18252.in[0] (.names)                                            1.014    26.291
n18252.out[0] (.names)                                           0.261    26.552
n18226.in[0] (.names)                                            1.014    27.566
n18226.out[0] (.names)                                           0.261    27.827
n16840.in[1] (.names)                                            1.014    28.841
n16840.out[0] (.names)                                           0.261    29.102
n18212.in[1] (.names)                                            1.014    30.116
n18212.out[0] (.names)                                           0.261    30.377
n18222.in[1] (.names)                                            1.014    31.390
n18222.out[0] (.names)                                           0.261    31.651
n18223.in[0] (.names)                                            1.014    32.665
n18223.out[0] (.names)                                           0.261    32.926
n18225.in[1] (.names)                                            1.014    33.940
n18225.out[0] (.names)                                           0.261    34.201
n18244.in[0] (.names)                                            1.014    35.215
n18244.out[0] (.names)                                           0.261    35.476
n18201.in[0] (.names)                                            1.014    36.490
n18201.out[0] (.names)                                           0.261    36.751
n17961.in[1] (.names)                                            1.014    37.765
n17961.out[0] (.names)                                           0.261    38.026
n16927.in[0] (.names)                                            1.014    39.039
n16927.out[0] (.names)                                           0.261    39.300
n16928.in[0] (.names)                                            1.014    40.314
n16928.out[0] (.names)                                           0.261    40.575
n16746.in[1] (.names)                                            1.014    41.589
n16746.out[0] (.names)                                           0.261    41.850
n13244.in[1] (.names)                                            1.014    42.864
n13244.out[0] (.names)                                           0.261    43.125
n16747.in[1] (.names)                                            1.014    44.139
n16747.out[0] (.names)                                           0.261    44.400
n16764.in[2] (.names)                                            1.014    45.413
n16764.out[0] (.names)                                           0.261    45.674
n3139.in[2] (.names)                                             1.014    46.688
n3139.out[0] (.names)                                            0.261    46.949
n16650.in[1] (.names)                                            1.014    47.963
n16650.out[0] (.names)                                           0.261    48.224
n16766.in[0] (.names)                                            1.014    49.238
n16766.out[0] (.names)                                           0.261    49.499
n16720.in[1] (.names)                                            1.014    50.513
n16720.out[0] (.names)                                           0.261    50.774
n16619.in[0] (.names)                                            1.014    51.787
n16619.out[0] (.names)                                           0.261    52.048
n16620.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16620.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n17487.Q[0] (.latch clocked by pclk)
Endpoint  : n16716.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17487.clk[0] (.latch)                                           1.014     1.014
n17487.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2606.in[0] (.names)                                             1.014     2.070
n2606.out[0] (.names)                                            0.261     2.331
n17488.in[0] (.names)                                            1.014     3.344
n17488.out[0] (.names)                                           0.261     3.605
n17489.in[0] (.names)                                            1.014     4.619
n17489.out[0] (.names)                                           0.261     4.880
n17114.in[0] (.names)                                            1.014     5.894
n17114.out[0] (.names)                                           0.261     6.155
n17115.in[0] (.names)                                            1.014     7.169
n17115.out[0] (.names)                                           0.261     7.430
n17116.in[1] (.names)                                            1.014     8.444
n17116.out[0] (.names)                                           0.261     8.705
n17117.in[1] (.names)                                            1.014     9.719
n17117.out[0] (.names)                                           0.261     9.980
n17118.in[0] (.names)                                            1.014    10.993
n17118.out[0] (.names)                                           0.261    11.254
n16949.in[0] (.names)                                            1.014    12.268
n16949.out[0] (.names)                                           0.261    12.529
n16950.in[1] (.names)                                            1.014    13.543
n16950.out[0] (.names)                                           0.261    13.804
n16953.in[1] (.names)                                            1.014    14.818
n16953.out[0] (.names)                                           0.261    15.079
n16919.in[0] (.names)                                            1.014    16.093
n16919.out[0] (.names)                                           0.261    16.354
n16913.in[1] (.names)                                            1.014    17.367
n16913.out[0] (.names)                                           0.261    17.628
n16914.in[2] (.names)                                            1.014    18.642
n16914.out[0] (.names)                                           0.261    18.903
n16918.in[2] (.names)                                            1.014    19.917
n16918.out[0] (.names)                                           0.261    20.178
n16921.in[1] (.names)                                            1.014    21.192
n16921.out[0] (.names)                                           0.261    21.453
n16922.in[0] (.names)                                            1.014    22.467
n16922.out[0] (.names)                                           0.261    22.728
n16754.in[3] (.names)                                            1.014    23.742
n16754.out[0] (.names)                                           0.261    24.003
n16755.in[0] (.names)                                            1.014    25.016
n16755.out[0] (.names)                                           0.261    25.277
n16756.in[3] (.names)                                            1.014    26.291
n16756.out[0] (.names)                                           0.261    26.552
n17220.in[0] (.names)                                            1.014    27.566
n17220.out[0] (.names)                                           0.261    27.827
n17519.in[1] (.names)                                            1.014    28.841
n17519.out[0] (.names)                                           0.261    29.102
n17460.in[0] (.names)                                            1.014    30.116
n17460.out[0] (.names)                                           0.261    30.377
n17520.in[0] (.names)                                            1.014    31.390
n17520.out[0] (.names)                                           0.261    31.651
n17342.in[1] (.names)                                            1.014    32.665
n17342.out[0] (.names)                                           0.261    32.926
n17343.in[2] (.names)                                            1.014    33.940
n17343.out[0] (.names)                                           0.261    34.201
n3489.in[0] (.names)                                             1.014    35.215
n3489.out[0] (.names)                                            0.261    35.476
n17211.in[3] (.names)                                            1.014    36.490
n17211.out[0] (.names)                                           0.261    36.751
n17026.in[1] (.names)                                            1.014    37.765
n17026.out[0] (.names)                                           0.261    38.026
n17027.in[0] (.names)                                            1.014    39.039
n17027.out[0] (.names)                                           0.261    39.300
n17028.in[0] (.names)                                            1.014    40.314
n17028.out[0] (.names)                                           0.261    40.575
n16605.in[1] (.names)                                            1.014    41.589
n16605.out[0] (.names)                                           0.261    41.850
n17021.in[0] (.names)                                            1.014    42.864
n17021.out[0] (.names)                                           0.261    43.125
n17023.in[2] (.names)                                            1.014    44.139
n17023.out[0] (.names)                                           0.261    44.400
n16804.in[0] (.names)                                            1.014    45.413
n16804.out[0] (.names)                                           0.261    45.674
n16916.in[1] (.names)                                            1.014    46.688
n16916.out[0] (.names)                                           0.261    46.949
n16917.in[1] (.names)                                            1.014    47.963
n16917.out[0] (.names)                                           0.261    48.224
n16390.in[1] (.names)                                            1.014    49.238
n16390.out[0] (.names)                                           0.261    49.499
n16714.in[0] (.names)                                            1.014    50.513
n16714.out[0] (.names)                                           0.261    50.774
n16715.in[0] (.names)                                            1.014    51.787
n16715.out[0] (.names)                                           0.261    52.048
n16716.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16716.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n18318.Q[0] (.latch clocked by pclk)
Endpoint  : n17581.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18318.clk[0] (.latch)                                           1.014     1.014
n18318.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18275.in[0] (.names)                                            1.014     2.070
n18275.out[0] (.names)                                           0.261     2.331
n17911.in[2] (.names)                                            1.014     3.344
n17911.out[0] (.names)                                           0.261     3.605
n17912.in[1] (.names)                                            1.014     4.619
n17912.out[0] (.names)                                           0.261     4.880
n17915.in[2] (.names)                                            1.014     5.894
n17915.out[0] (.names)                                           0.261     6.155
n17916.in[0] (.names)                                            1.014     7.169
n17916.out[0] (.names)                                           0.261     7.430
n17919.in[3] (.names)                                            1.014     8.444
n17919.out[0] (.names)                                           0.261     8.705
n17936.in[0] (.names)                                            1.014     9.719
n17936.out[0] (.names)                                           0.261     9.980
n17981.in[0] (.names)                                            1.014    10.993
n17981.out[0] (.names)                                           0.261    11.254
n15946.in[1] (.names)                                            1.014    12.268
n15946.out[0] (.names)                                           0.261    12.529
n17966.in[0] (.names)                                            1.014    13.543
n17966.out[0] (.names)                                           0.261    13.804
n17986.in[0] (.names)                                            1.014    14.818
n17986.out[0] (.names)                                           0.261    15.079
n18016.in[2] (.names)                                            1.014    16.093
n18016.out[0] (.names)                                           0.261    16.354
n18027.in[1] (.names)                                            1.014    17.367
n18027.out[0] (.names)                                           0.261    17.628
n18028.in[2] (.names)                                            1.014    18.642
n18028.out[0] (.names)                                           0.261    18.903
n18029.in[0] (.names)                                            1.014    19.917
n18029.out[0] (.names)                                           0.261    20.178
n18033.in[2] (.names)                                            1.014    21.192
n18033.out[0] (.names)                                           0.261    21.453
n18035.in[2] (.names)                                            1.014    22.467
n18035.out[0] (.names)                                           0.261    22.728
n18037.in[0] (.names)                                            1.014    23.742
n18037.out[0] (.names)                                           0.261    24.003
n18038.in[0] (.names)                                            1.014    25.016
n18038.out[0] (.names)                                           0.261    25.277
n18066.in[1] (.names)                                            1.014    26.291
n18066.out[0] (.names)                                           0.261    26.552
n18071.in[1] (.names)                                            1.014    27.566
n18071.out[0] (.names)                                           0.261    27.827
n18073.in[0] (.names)                                            1.014    28.841
n18073.out[0] (.names)                                           0.261    29.102
n18074.in[1] (.names)                                            1.014    30.116
n18074.out[0] (.names)                                           0.261    30.377
n17893.in[0] (.names)                                            1.014    31.390
n17893.out[0] (.names)                                           0.261    31.651
n2934.in[0] (.names)                                             1.014    32.665
n2934.out[0] (.names)                                            0.261    32.926
n17894.in[0] (.names)                                            1.014    33.940
n17894.out[0] (.names)                                           0.261    34.201
n17891.in[2] (.names)                                            1.014    35.215
n17891.out[0] (.names)                                           0.261    35.476
n3131.in[1] (.names)                                             1.014    36.490
n3131.out[0] (.names)                                            0.261    36.751
n17897.in[0] (.names)                                            1.014    37.765
n17897.out[0] (.names)                                           0.261    38.026
n17901.in[0] (.names)                                            1.014    39.039
n17901.out[0] (.names)                                           0.261    39.300
n17903.in[0] (.names)                                            1.014    40.314
n17903.out[0] (.names)                                           0.261    40.575
n17904.in[1] (.names)                                            1.014    41.589
n17904.out[0] (.names)                                           0.261    41.850
n18349.in[0] (.names)                                            1.014    42.864
n18349.out[0] (.names)                                           0.261    43.125
n18354.in[0] (.names)                                            1.014    44.139
n18354.out[0] (.names)                                           0.261    44.400
n18286.in[2] (.names)                                            1.014    45.413
n18286.out[0] (.names)                                           0.261    45.674
n18350.in[0] (.names)                                            1.014    46.688
n18350.out[0] (.names)                                           0.261    46.949
n18351.in[1] (.names)                                            1.014    47.963
n18351.out[0] (.names)                                           0.261    48.224
n18352.in[0] (.names)                                            1.014    49.238
n18352.out[0] (.names)                                           0.261    49.499
n18353.in[0] (.names)                                            1.014    50.513
n18353.out[0] (.names)                                           0.261    50.774
n17580.in[0] (.names)                                            1.014    51.787
n17580.out[0] (.names)                                           0.261    52.048
n17581.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17581.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n18318.Q[0] (.latch clocked by pclk)
Endpoint  : n3355.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18318.clk[0] (.latch)                                           1.014     1.014
n18318.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18275.in[0] (.names)                                            1.014     2.070
n18275.out[0] (.names)                                           0.261     2.331
n17911.in[2] (.names)                                            1.014     3.344
n17911.out[0] (.names)                                           0.261     3.605
n17912.in[1] (.names)                                            1.014     4.619
n17912.out[0] (.names)                                           0.261     4.880
n17915.in[2] (.names)                                            1.014     5.894
n17915.out[0] (.names)                                           0.261     6.155
n17916.in[0] (.names)                                            1.014     7.169
n17916.out[0] (.names)                                           0.261     7.430
n17919.in[3] (.names)                                            1.014     8.444
n17919.out[0] (.names)                                           0.261     8.705
n17936.in[0] (.names)                                            1.014     9.719
n17936.out[0] (.names)                                           0.261     9.980
n17981.in[0] (.names)                                            1.014    10.993
n17981.out[0] (.names)                                           0.261    11.254
n15946.in[1] (.names)                                            1.014    12.268
n15946.out[0] (.names)                                           0.261    12.529
n17966.in[0] (.names)                                            1.014    13.543
n17966.out[0] (.names)                                           0.261    13.804
n17986.in[0] (.names)                                            1.014    14.818
n17986.out[0] (.names)                                           0.261    15.079
n18016.in[2] (.names)                                            1.014    16.093
n18016.out[0] (.names)                                           0.261    16.354
n18027.in[1] (.names)                                            1.014    17.367
n18027.out[0] (.names)                                           0.261    17.628
n18028.in[2] (.names)                                            1.014    18.642
n18028.out[0] (.names)                                           0.261    18.903
n18029.in[0] (.names)                                            1.014    19.917
n18029.out[0] (.names)                                           0.261    20.178
n18033.in[2] (.names)                                            1.014    21.192
n18033.out[0] (.names)                                           0.261    21.453
n18035.in[2] (.names)                                            1.014    22.467
n18035.out[0] (.names)                                           0.261    22.728
n18037.in[0] (.names)                                            1.014    23.742
n18037.out[0] (.names)                                           0.261    24.003
n18038.in[0] (.names)                                            1.014    25.016
n18038.out[0] (.names)                                           0.261    25.277
n18066.in[1] (.names)                                            1.014    26.291
n18066.out[0] (.names)                                           0.261    26.552
n18071.in[1] (.names)                                            1.014    27.566
n18071.out[0] (.names)                                           0.261    27.827
n18073.in[0] (.names)                                            1.014    28.841
n18073.out[0] (.names)                                           0.261    29.102
n18074.in[1] (.names)                                            1.014    30.116
n18074.out[0] (.names)                                           0.261    30.377
n17893.in[0] (.names)                                            1.014    31.390
n17893.out[0] (.names)                                           0.261    31.651
n2934.in[0] (.names)                                             1.014    32.665
n2934.out[0] (.names)                                            0.261    32.926
n17894.in[0] (.names)                                            1.014    33.940
n17894.out[0] (.names)                                           0.261    34.201
n17891.in[2] (.names)                                            1.014    35.215
n17891.out[0] (.names)                                           0.261    35.476
n3131.in[1] (.names)                                             1.014    36.490
n3131.out[0] (.names)                                            0.261    36.751
n17897.in[0] (.names)                                            1.014    37.765
n17897.out[0] (.names)                                           0.261    38.026
n17901.in[0] (.names)                                            1.014    39.039
n17901.out[0] (.names)                                           0.261    39.300
n17903.in[0] (.names)                                            1.014    40.314
n17903.out[0] (.names)                                           0.261    40.575
n17904.in[1] (.names)                                            1.014    41.589
n17904.out[0] (.names)                                           0.261    41.850
n18349.in[0] (.names)                                            1.014    42.864
n18349.out[0] (.names)                                           0.261    43.125
n18354.in[0] (.names)                                            1.014    44.139
n18354.out[0] (.names)                                           0.261    44.400
n18286.in[2] (.names)                                            1.014    45.413
n18286.out[0] (.names)                                           0.261    45.674
n18350.in[0] (.names)                                            1.014    46.688
n18350.out[0] (.names)                                           0.261    46.949
n18351.in[1] (.names)                                            1.014    47.963
n18351.out[0] (.names)                                           0.261    48.224
n18352.in[0] (.names)                                            1.014    49.238
n18352.out[0] (.names)                                           0.261    49.499
n18353.in[0] (.names)                                            1.014    50.513
n18353.out[0] (.names)                                           0.261    50.774
n17575.in[1] (.names)                                            1.014    51.787
n17575.out[0] (.names)                                           0.261    52.048
n3355.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3355.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n3896.Q[0] (.latch clocked by pclk)
Endpoint  : n17341.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3896.clk[0] (.latch)                                            1.014     1.014
n3896.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13413.in[0] (.names)                                            1.014     2.070
n13413.out[0] (.names)                                           0.261     2.331
n2638.in[0] (.names)                                             1.014     3.344
n2638.out[0] (.names)                                            0.261     3.605
n3084.in[0] (.names)                                             1.014     4.619
n3084.out[0] (.names)                                            0.261     4.880
n13963.in[1] (.names)                                            1.014     5.894
n13963.out[0] (.names)                                           0.261     6.155
n13964.in[0] (.names)                                            1.014     7.169
n13964.out[0] (.names)                                           0.261     7.430
n3573.in[0] (.names)                                             1.014     8.444
n3573.out[0] (.names)                                            0.261     8.705
n13968.in[0] (.names)                                            1.014     9.719
n13968.out[0] (.names)                                           0.261     9.980
n13969.in[1] (.names)                                            1.014    10.993
n13969.out[0] (.names)                                           0.261    11.254
n5652.in[1] (.names)                                             1.014    12.268
n5652.out[0] (.names)                                            0.261    12.529
n17361.in[1] (.names)                                            1.014    13.543
n17361.out[0] (.names)                                           0.261    13.804
n17455.in[1] (.names)                                            1.014    14.818
n17455.out[0] (.names)                                           0.261    15.079
n17456.in[0] (.names)                                            1.014    16.093
n17456.out[0] (.names)                                           0.261    16.354
n17457.in[0] (.names)                                            1.014    17.367
n17457.out[0] (.names)                                           0.261    17.628
n17504.in[0] (.names)                                            1.014    18.642
n17504.out[0] (.names)                                           0.261    18.903
n17474.in[1] (.names)                                            1.014    19.917
n17474.out[0] (.names)                                           0.261    20.178
n17506.in[0] (.names)                                            1.014    21.192
n17506.out[0] (.names)                                           0.261    21.453
n7299.in[0] (.names)                                             1.014    22.467
n7299.out[0] (.names)                                            0.261    22.728
n16642.in[0] (.names)                                            1.014    23.742
n16642.out[0] (.names)                                           0.261    24.003
n17196.in[0] (.names)                                            1.014    25.016
n17196.out[0] (.names)                                           0.261    25.277
n17207.in[2] (.names)                                            1.014    26.291
n17207.out[0] (.names)                                           0.261    26.552
n17205.in[0] (.names)                                            1.014    27.566
n17205.out[0] (.names)                                           0.261    27.827
n17200.in[1] (.names)                                            1.014    28.841
n17200.out[0] (.names)                                           0.261    29.102
n17202.in[0] (.names)                                            1.014    30.116
n17202.out[0] (.names)                                           0.261    30.377
n16841.in[0] (.names)                                            1.014    31.390
n16841.out[0] (.names)                                           0.261    31.651
n16842.in[2] (.names)                                            1.014    32.665
n16842.out[0] (.names)                                           0.261    32.926
n16843.in[1] (.names)                                            1.014    33.940
n16843.out[0] (.names)                                           0.261    34.201
n16844.in[1] (.names)                                            1.014    35.215
n16844.out[0] (.names)                                           0.261    35.476
n16703.in[0] (.names)                                            1.014    36.490
n16703.out[0] (.names)                                           0.261    36.751
n16765.in[0] (.names)                                            1.014    37.765
n16765.out[0] (.names)                                           0.261    38.026
n16847.in[0] (.names)                                            1.014    39.039
n16847.out[0] (.names)                                           0.261    39.300
n17381.in[3] (.names)                                            1.014    40.314
n17381.out[0] (.names)                                           0.261    40.575
n17391.in[0] (.names)                                            1.014    41.589
n17391.out[0] (.names)                                           0.261    41.850
n16638.in[2] (.names)                                            1.014    42.864
n16638.out[0] (.names)                                           0.261    43.125
n17392.in[0] (.names)                                            1.014    44.139
n17392.out[0] (.names)                                           0.261    44.400
n17383.in[0] (.names)                                            1.014    45.413
n17383.out[0] (.names)                                           0.261    45.674
n17384.in[0] (.names)                                            1.014    46.688
n17384.out[0] (.names)                                           0.261    46.949
n17387.in[2] (.names)                                            1.014    47.963
n17387.out[0] (.names)                                           0.261    48.224
n16694.in[0] (.names)                                            1.014    49.238
n16694.out[0] (.names)                                           0.261    49.499
n17323.in[0] (.names)                                            1.014    50.513
n17323.out[0] (.names)                                           0.261    50.774
n16728.in[0] (.names)                                            1.014    51.787
n16728.out[0] (.names)                                           0.261    52.048
n17341.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17341.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n3896.Q[0] (.latch clocked by pclk)
Endpoint  : n6045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3896.clk[0] (.latch)                                            1.014     1.014
n3896.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13413.in[0] (.names)                                            1.014     2.070
n13413.out[0] (.names)                                           0.261     2.331
n2638.in[0] (.names)                                             1.014     3.344
n2638.out[0] (.names)                                            0.261     3.605
n3084.in[0] (.names)                                             1.014     4.619
n3084.out[0] (.names)                                            0.261     4.880
n13963.in[1] (.names)                                            1.014     5.894
n13963.out[0] (.names)                                           0.261     6.155
n13964.in[0] (.names)                                            1.014     7.169
n13964.out[0] (.names)                                           0.261     7.430
n3573.in[0] (.names)                                             1.014     8.444
n3573.out[0] (.names)                                            0.261     8.705
n13968.in[0] (.names)                                            1.014     9.719
n13968.out[0] (.names)                                           0.261     9.980
n13969.in[1] (.names)                                            1.014    10.993
n13969.out[0] (.names)                                           0.261    11.254
n5652.in[1] (.names)                                             1.014    12.268
n5652.out[0] (.names)                                            0.261    12.529
n17361.in[1] (.names)                                            1.014    13.543
n17361.out[0] (.names)                                           0.261    13.804
n17455.in[1] (.names)                                            1.014    14.818
n17455.out[0] (.names)                                           0.261    15.079
n17456.in[0] (.names)                                            1.014    16.093
n17456.out[0] (.names)                                           0.261    16.354
n17457.in[0] (.names)                                            1.014    17.367
n17457.out[0] (.names)                                           0.261    17.628
n17504.in[0] (.names)                                            1.014    18.642
n17504.out[0] (.names)                                           0.261    18.903
n17474.in[1] (.names)                                            1.014    19.917
n17474.out[0] (.names)                                           0.261    20.178
n17506.in[0] (.names)                                            1.014    21.192
n17506.out[0] (.names)                                           0.261    21.453
n7299.in[0] (.names)                                             1.014    22.467
n7299.out[0] (.names)                                            0.261    22.728
n16642.in[0] (.names)                                            1.014    23.742
n16642.out[0] (.names)                                           0.261    24.003
n17196.in[0] (.names)                                            1.014    25.016
n17196.out[0] (.names)                                           0.261    25.277
n17207.in[2] (.names)                                            1.014    26.291
n17207.out[0] (.names)                                           0.261    26.552
n17205.in[0] (.names)                                            1.014    27.566
n17205.out[0] (.names)                                           0.261    27.827
n17200.in[1] (.names)                                            1.014    28.841
n17200.out[0] (.names)                                           0.261    29.102
n17202.in[0] (.names)                                            1.014    30.116
n17202.out[0] (.names)                                           0.261    30.377
n16841.in[0] (.names)                                            1.014    31.390
n16841.out[0] (.names)                                           0.261    31.651
n16842.in[2] (.names)                                            1.014    32.665
n16842.out[0] (.names)                                           0.261    32.926
n16843.in[1] (.names)                                            1.014    33.940
n16843.out[0] (.names)                                           0.261    34.201
n16844.in[1] (.names)                                            1.014    35.215
n16844.out[0] (.names)                                           0.261    35.476
n16703.in[0] (.names)                                            1.014    36.490
n16703.out[0] (.names)                                           0.261    36.751
n16765.in[0] (.names)                                            1.014    37.765
n16765.out[0] (.names)                                           0.261    38.026
n16847.in[0] (.names)                                            1.014    39.039
n16847.out[0] (.names)                                           0.261    39.300
n17381.in[3] (.names)                                            1.014    40.314
n17381.out[0] (.names)                                           0.261    40.575
n17391.in[0] (.names)                                            1.014    41.589
n17391.out[0] (.names)                                           0.261    41.850
n16638.in[2] (.names)                                            1.014    42.864
n16638.out[0] (.names)                                           0.261    43.125
n17392.in[0] (.names)                                            1.014    44.139
n17392.out[0] (.names)                                           0.261    44.400
n17383.in[0] (.names)                                            1.014    45.413
n17383.out[0] (.names)                                           0.261    45.674
n17384.in[0] (.names)                                            1.014    46.688
n17384.out[0] (.names)                                           0.261    46.949
n17387.in[2] (.names)                                            1.014    47.963
n17387.out[0] (.names)                                           0.261    48.224
n16694.in[0] (.names)                                            1.014    49.238
n16694.out[0] (.names)                                           0.261    49.499
n17323.in[0] (.names)                                            1.014    50.513
n17323.out[0] (.names)                                           0.261    50.774
n16728.in[0] (.names)                                            1.014    51.787
n16728.out[0] (.names)                                           0.261    52.048
n6045.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6045.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n3896.Q[0] (.latch clocked by pclk)
Endpoint  : n3538.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3896.clk[0] (.latch)                                            1.014     1.014
n3896.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13413.in[0] (.names)                                            1.014     2.070
n13413.out[0] (.names)                                           0.261     2.331
n2638.in[0] (.names)                                             1.014     3.344
n2638.out[0] (.names)                                            0.261     3.605
n3084.in[0] (.names)                                             1.014     4.619
n3084.out[0] (.names)                                            0.261     4.880
n13963.in[1] (.names)                                            1.014     5.894
n13963.out[0] (.names)                                           0.261     6.155
n13964.in[0] (.names)                                            1.014     7.169
n13964.out[0] (.names)                                           0.261     7.430
n3573.in[0] (.names)                                             1.014     8.444
n3573.out[0] (.names)                                            0.261     8.705
n13968.in[0] (.names)                                            1.014     9.719
n13968.out[0] (.names)                                           0.261     9.980
n13969.in[1] (.names)                                            1.014    10.993
n13969.out[0] (.names)                                           0.261    11.254
n5652.in[1] (.names)                                             1.014    12.268
n5652.out[0] (.names)                                            0.261    12.529
n17361.in[1] (.names)                                            1.014    13.543
n17361.out[0] (.names)                                           0.261    13.804
n17455.in[1] (.names)                                            1.014    14.818
n17455.out[0] (.names)                                           0.261    15.079
n17456.in[0] (.names)                                            1.014    16.093
n17456.out[0] (.names)                                           0.261    16.354
n17457.in[0] (.names)                                            1.014    17.367
n17457.out[0] (.names)                                           0.261    17.628
n17504.in[0] (.names)                                            1.014    18.642
n17504.out[0] (.names)                                           0.261    18.903
n17474.in[1] (.names)                                            1.014    19.917
n17474.out[0] (.names)                                           0.261    20.178
n17506.in[0] (.names)                                            1.014    21.192
n17506.out[0] (.names)                                           0.261    21.453
n7299.in[0] (.names)                                             1.014    22.467
n7299.out[0] (.names)                                            0.261    22.728
n16642.in[0] (.names)                                            1.014    23.742
n16642.out[0] (.names)                                           0.261    24.003
n17196.in[0] (.names)                                            1.014    25.016
n17196.out[0] (.names)                                           0.261    25.277
n17207.in[2] (.names)                                            1.014    26.291
n17207.out[0] (.names)                                           0.261    26.552
n17205.in[0] (.names)                                            1.014    27.566
n17205.out[0] (.names)                                           0.261    27.827
n17200.in[1] (.names)                                            1.014    28.841
n17200.out[0] (.names)                                           0.261    29.102
n17202.in[0] (.names)                                            1.014    30.116
n17202.out[0] (.names)                                           0.261    30.377
n16841.in[0] (.names)                                            1.014    31.390
n16841.out[0] (.names)                                           0.261    31.651
n16842.in[2] (.names)                                            1.014    32.665
n16842.out[0] (.names)                                           0.261    32.926
n16843.in[1] (.names)                                            1.014    33.940
n16843.out[0] (.names)                                           0.261    34.201
n16844.in[1] (.names)                                            1.014    35.215
n16844.out[0] (.names)                                           0.261    35.476
n16703.in[0] (.names)                                            1.014    36.490
n16703.out[0] (.names)                                           0.261    36.751
n16765.in[0] (.names)                                            1.014    37.765
n16765.out[0] (.names)                                           0.261    38.026
n16847.in[0] (.names)                                            1.014    39.039
n16847.out[0] (.names)                                           0.261    39.300
n17381.in[3] (.names)                                            1.014    40.314
n17381.out[0] (.names)                                           0.261    40.575
n17391.in[0] (.names)                                            1.014    41.589
n17391.out[0] (.names)                                           0.261    41.850
n16638.in[2] (.names)                                            1.014    42.864
n16638.out[0] (.names)                                           0.261    43.125
n17392.in[0] (.names)                                            1.014    44.139
n17392.out[0] (.names)                                           0.261    44.400
n17383.in[0] (.names)                                            1.014    45.413
n17383.out[0] (.names)                                           0.261    45.674
n17384.in[0] (.names)                                            1.014    46.688
n17384.out[0] (.names)                                           0.261    46.949
n17386.in[0] (.names)                                            1.014    47.963
n17386.out[0] (.names)                                           0.261    48.224
n16706.in[0] (.names)                                            1.014    49.238
n16706.out[0] (.names)                                           0.261    49.499
n16624.in[0] (.names)                                            1.014    50.513
n16624.out[0] (.names)                                           0.261    50.774
n16678.in[0] (.names)                                            1.014    51.787
n16678.out[0] (.names)                                           0.261    52.048
n3538.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3538.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n3896.Q[0] (.latch clocked by pclk)
Endpoint  : n16733.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3896.clk[0] (.latch)                                            1.014     1.014
n3896.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n13413.in[0] (.names)                                            1.014     2.070
n13413.out[0] (.names)                                           0.261     2.331
n2638.in[0] (.names)                                             1.014     3.344
n2638.out[0] (.names)                                            0.261     3.605
n3084.in[0] (.names)                                             1.014     4.619
n3084.out[0] (.names)                                            0.261     4.880
n13963.in[1] (.names)                                            1.014     5.894
n13963.out[0] (.names)                                           0.261     6.155
n13964.in[0] (.names)                                            1.014     7.169
n13964.out[0] (.names)                                           0.261     7.430
n3573.in[0] (.names)                                             1.014     8.444
n3573.out[0] (.names)                                            0.261     8.705
n13968.in[0] (.names)                                            1.014     9.719
n13968.out[0] (.names)                                           0.261     9.980
n13969.in[1] (.names)                                            1.014    10.993
n13969.out[0] (.names)                                           0.261    11.254
n5652.in[1] (.names)                                             1.014    12.268
n5652.out[0] (.names)                                            0.261    12.529
n17361.in[1] (.names)                                            1.014    13.543
n17361.out[0] (.names)                                           0.261    13.804
n17455.in[1] (.names)                                            1.014    14.818
n17455.out[0] (.names)                                           0.261    15.079
n17456.in[0] (.names)                                            1.014    16.093
n17456.out[0] (.names)                                           0.261    16.354
n17457.in[0] (.names)                                            1.014    17.367
n17457.out[0] (.names)                                           0.261    17.628
n17504.in[0] (.names)                                            1.014    18.642
n17504.out[0] (.names)                                           0.261    18.903
n17474.in[1] (.names)                                            1.014    19.917
n17474.out[0] (.names)                                           0.261    20.178
n17506.in[0] (.names)                                            1.014    21.192
n17506.out[0] (.names)                                           0.261    21.453
n7299.in[0] (.names)                                             1.014    22.467
n7299.out[0] (.names)                                            0.261    22.728
n16642.in[0] (.names)                                            1.014    23.742
n16642.out[0] (.names)                                           0.261    24.003
n17196.in[0] (.names)                                            1.014    25.016
n17196.out[0] (.names)                                           0.261    25.277
n17207.in[2] (.names)                                            1.014    26.291
n17207.out[0] (.names)                                           0.261    26.552
n17205.in[0] (.names)                                            1.014    27.566
n17205.out[0] (.names)                                           0.261    27.827
n17200.in[1] (.names)                                            1.014    28.841
n17200.out[0] (.names)                                           0.261    29.102
n17202.in[0] (.names)                                            1.014    30.116
n17202.out[0] (.names)                                           0.261    30.377
n16841.in[0] (.names)                                            1.014    31.390
n16841.out[0] (.names)                                           0.261    31.651
n16842.in[2] (.names)                                            1.014    32.665
n16842.out[0] (.names)                                           0.261    32.926
n16843.in[1] (.names)                                            1.014    33.940
n16843.out[0] (.names)                                           0.261    34.201
n16844.in[1] (.names)                                            1.014    35.215
n16844.out[0] (.names)                                           0.261    35.476
n16703.in[0] (.names)                                            1.014    36.490
n16703.out[0] (.names)                                           0.261    36.751
n16765.in[0] (.names)                                            1.014    37.765
n16765.out[0] (.names)                                           0.261    38.026
n16847.in[0] (.names)                                            1.014    39.039
n16847.out[0] (.names)                                           0.261    39.300
n17381.in[3] (.names)                                            1.014    40.314
n17381.out[0] (.names)                                           0.261    40.575
n16685.in[1] (.names)                                            1.014    41.589
n16685.out[0] (.names)                                           0.261    41.850
n17382.in[0] (.names)                                            1.014    42.864
n17382.out[0] (.names)                                           0.261    43.125
n17451.in[1] (.names)                                            1.014    44.139
n17451.out[0] (.names)                                           0.261    44.400
n17398.in[0] (.names)                                            1.014    45.413
n17398.out[0] (.names)                                           0.261    45.674
n17399.in[2] (.names)                                            1.014    46.688
n17399.out[0] (.names)                                           0.261    46.949
n16670.in[1] (.names)                                            1.014    47.963
n16670.out[0] (.names)                                           0.261    48.224
n16691.in[0] (.names)                                            1.014    49.238
n16691.out[0] (.names)                                           0.261    49.499
n16689.in[1] (.names)                                            1.014    50.513
n16689.out[0] (.names)                                           0.261    50.774
n16732.in[0] (.names)                                            1.014    51.787
n16732.out[0] (.names)                                           0.261    52.048
n16733.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16733.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n4697.Q[0] (.latch clocked by pclk)
Endpoint  : n3318.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4697.clk[0] (.latch)                                            1.014     1.014
n4697.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8183.in[0] (.names)                                             1.014     2.070
n8183.out[0] (.names)                                            0.261     2.331
n8184.in[0] (.names)                                             1.014     3.344
n8184.out[0] (.names)                                            0.261     3.605
n8186.in[1] (.names)                                             1.014     4.619
n8186.out[0] (.names)                                            0.261     4.880
n9691.in[2] (.names)                                             1.014     5.894
n9691.out[0] (.names)                                            0.261     6.155
n9693.in[3] (.names)                                             1.014     7.169
n9693.out[0] (.names)                                            0.261     7.430
n9694.in[1] (.names)                                             1.014     8.444
n9694.out[0] (.names)                                            0.261     8.705
n9695.in[0] (.names)                                             1.014     9.719
n9695.out[0] (.names)                                            0.261     9.980
n9689.in[0] (.names)                                             1.014    10.993
n9689.out[0] (.names)                                            0.261    11.254
n9690.in[0] (.names)                                             1.014    12.268
n9690.out[0] (.names)                                            0.261    12.529
n9035.in[0] (.names)                                             1.014    13.543
n9035.out[0] (.names)                                            0.261    13.804
n9708.in[0] (.names)                                             1.014    14.818
n9708.out[0] (.names)                                            0.261    15.079
n9839.in[0] (.names)                                             1.014    16.093
n9839.out[0] (.names)                                            0.261    16.354
n9843.in[1] (.names)                                             1.014    17.367
n9843.out[0] (.names)                                            0.261    17.628
n9844.in[0] (.names)                                             1.014    18.642
n9844.out[0] (.names)                                            0.261    18.903
n3552.in[0] (.names)                                             1.014    19.917
n3552.out[0] (.names)                                            0.261    20.178
n9918.in[1] (.names)                                             1.014    21.192
n9918.out[0] (.names)                                            0.261    21.453
n9919.in[0] (.names)                                             1.014    22.467
n9919.out[0] (.names)                                            0.261    22.728
n9734.in[0] (.names)                                             1.014    23.742
n9734.out[0] (.names)                                            0.261    24.003
n9735.in[2] (.names)                                             1.014    25.016
n9735.out[0] (.names)                                            0.261    25.277
n9738.in[0] (.names)                                             1.014    26.291
n9738.out[0] (.names)                                            0.261    26.552
n9381.in[0] (.names)                                             1.014    27.566
n9381.out[0] (.names)                                            0.261    27.827
n9743.in[0] (.names)                                             1.014    28.841
n9743.out[0] (.names)                                            0.261    29.102
n9748.in[0] (.names)                                             1.014    30.116
n9748.out[0] (.names)                                            0.261    30.377
n9755.in[0] (.names)                                             1.014    31.390
n9755.out[0] (.names)                                            0.261    31.651
n9757.in[1] (.names)                                             1.014    32.665
n9757.out[0] (.names)                                            0.261    32.926
n8048.in[0] (.names)                                             1.014    33.940
n8048.out[0] (.names)                                            0.261    34.201
n9758.in[0] (.names)                                             1.014    35.215
n9758.out[0] (.names)                                            0.261    35.476
n9759.in[0] (.names)                                             1.014    36.490
n9759.out[0] (.names)                                            0.261    36.751
n9760.in[2] (.names)                                             1.014    37.765
n9760.out[0] (.names)                                            0.261    38.026
n9763.in[2] (.names)                                             1.014    39.039
n9763.out[0] (.names)                                            0.261    39.300
n9764.in[0] (.names)                                             1.014    40.314
n9764.out[0] (.names)                                            0.261    40.575
n9832.in[1] (.names)                                             1.014    41.589
n9832.out[0] (.names)                                            0.261    41.850
n9923.in[1] (.names)                                             1.014    42.864
n9923.out[0] (.names)                                            0.261    43.125
n9926.in[3] (.names)                                             1.014    44.139
n9926.out[0] (.names)                                            0.261    44.400
n9928.in[0] (.names)                                             1.014    45.413
n9928.out[0] (.names)                                            0.261    45.674
n4662.in[1] (.names)                                             1.014    46.688
n4662.out[0] (.names)                                            0.261    46.949
n9929.in[0] (.names)                                             1.014    47.963
n9929.out[0] (.names)                                            0.261    48.224
n9891.in[2] (.names)                                             1.014    49.238
n9891.out[0] (.names)                                            0.261    49.499
n3933.in[0] (.names)                                             1.014    50.513
n3933.out[0] (.names)                                            0.261    50.774
n4673.in[0] (.names)                                             1.014    51.787
n4673.out[0] (.names)                                            0.261    52.048
n3318.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3318.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n18398.Q[0] (.latch clocked by pclk)
Endpoint  : n3972.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18398.clk[0] (.latch)                                           1.014     1.014
n18398.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18400.in[0] (.names)                                            1.014     2.070
n18400.out[0] (.names)                                           0.261     2.331
n18401.in[0] (.names)                                            1.014     3.344
n18401.out[0] (.names)                                           0.261     3.605
n17270.in[0] (.names)                                            1.014     4.619
n17270.out[0] (.names)                                           0.261     4.880
n18526.in[3] (.names)                                            1.014     5.894
n18526.out[0] (.names)                                           0.261     6.155
n18530.in[2] (.names)                                            1.014     7.169
n18530.out[0] (.names)                                           0.261     7.430
n18532.in[0] (.names)                                            1.014     8.444
n18532.out[0] (.names)                                           0.261     8.705
n18425.in[0] (.names)                                            1.014     9.719
n18425.out[0] (.names)                                           0.261     9.980
n18426.in[0] (.names)                                            1.014    10.993
n18426.out[0] (.names)                                           0.261    11.254
n18427.in[0] (.names)                                            1.014    12.268
n18427.out[0] (.names)                                           0.261    12.529
n18428.in[0] (.names)                                            1.014    13.543
n18428.out[0] (.names)                                           0.261    13.804
n18429.in[2] (.names)                                            1.014    14.818
n18429.out[0] (.names)                                           0.261    15.079
n18433.in[0] (.names)                                            1.014    16.093
n18433.out[0] (.names)                                           0.261    16.354
n18454.in[1] (.names)                                            1.014    17.367
n18454.out[0] (.names)                                           0.261    17.628
n18458.in[2] (.names)                                            1.014    18.642
n18458.out[0] (.names)                                           0.261    18.903
n18483.in[2] (.names)                                            1.014    19.917
n18483.out[0] (.names)                                           0.261    20.178
n18484.in[0] (.names)                                            1.014    21.192
n18484.out[0] (.names)                                           0.261    21.453
n18485.in[0] (.names)                                            1.014    22.467
n18485.out[0] (.names)                                           0.261    22.728
n18510.in[1] (.names)                                            1.014    23.742
n18510.out[0] (.names)                                           0.261    24.003
n17071.in[1] (.names)                                            1.014    25.016
n17071.out[0] (.names)                                           0.261    25.277
n18515.in[0] (.names)                                            1.014    26.291
n18515.out[0] (.names)                                           0.261    26.552
n3160.in[0] (.names)                                             1.014    27.566
n3160.out[0] (.names)                                            0.261    27.827
n18516.in[0] (.names)                                            1.014    28.841
n18516.out[0] (.names)                                           0.261    29.102
n18517.in[0] (.names)                                            1.014    30.116
n18517.out[0] (.names)                                           0.261    30.377
n18525.in[1] (.names)                                            1.014    31.390
n18525.out[0] (.names)                                           0.261    31.651
n18396.in[3] (.names)                                            1.014    32.665
n18396.out[0] (.names)                                           0.261    32.926
n18473.in[0] (.names)                                            1.014    33.940
n18473.out[0] (.names)                                           0.261    34.201
n18474.in[0] (.names)                                            1.014    35.215
n18474.out[0] (.names)                                           0.261    35.476
n18395.in[0] (.names)                                            1.014    36.490
n18395.out[0] (.names)                                           0.261    36.751
n18476.in[0] (.names)                                            1.014    37.765
n18476.out[0] (.names)                                           0.261    38.026
n18462.in[2] (.names)                                            1.014    39.039
n18462.out[0] (.names)                                           0.261    39.300
n18467.in[0] (.names)                                            1.014    40.314
n18467.out[0] (.names)                                           0.261    40.575
n18489.in[0] (.names)                                            1.014    41.589
n18489.out[0] (.names)                                           0.261    41.850
n5330.in[0] (.names)                                             1.014    42.864
n5330.out[0] (.names)                                            0.261    43.125
n5331.in[3] (.names)                                             1.014    44.139
n5331.out[0] (.names)                                            0.261    44.400
n5335.in[0] (.names)                                             1.014    45.413
n5335.out[0] (.names)                                            0.261    45.674
n5345.in[0] (.names)                                             1.014    46.688
n5345.out[0] (.names)                                            0.261    46.949
n5321.in[1] (.names)                                             1.014    47.963
n5321.out[0] (.names)                                            0.261    48.224
n4932.in[1] (.names)                                             1.014    49.238
n4932.out[0] (.names)                                            0.261    49.499
n4949.in[0] (.names)                                             1.014    50.513
n4949.out[0] (.names)                                            0.261    50.774
n3971.in[1] (.names)                                             1.014    51.787
n3971.out[0] (.names)                                            0.261    52.048
n3972.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3972.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n2717.Q[0] (.latch clocked by pclk)
Endpoint  : n3426.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2717.clk[0] (.latch)                                            1.014     1.014
n2717.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n15289.in[0] (.names)                                            1.014     2.070
n15289.out[0] (.names)                                           0.261     2.331
n15290.in[1] (.names)                                            1.014     3.344
n15290.out[0] (.names)                                           0.261     3.605
n15292.in[0] (.names)                                            1.014     4.619
n15292.out[0] (.names)                                           0.261     4.880
n15252.in[0] (.names)                                            1.014     5.894
n15252.out[0] (.names)                                           0.261     6.155
n15246.in[0] (.names)                                            1.014     7.169
n15246.out[0] (.names)                                           0.261     7.430
n15198.in[0] (.names)                                            1.014     8.444
n15198.out[0] (.names)                                           0.261     8.705
n15251.in[0] (.names)                                            1.014     9.719
n15251.out[0] (.names)                                           0.261     9.980
n15249.in[1] (.names)                                            1.014    10.993
n15249.out[0] (.names)                                           0.261    11.254
n15247.in[1] (.names)                                            1.014    12.268
n15247.out[0] (.names)                                           0.261    12.529
n15248.in[0] (.names)                                            1.014    13.543
n15248.out[0] (.names)                                           0.261    13.804
n15169.in[1] (.names)                                            1.014    14.818
n15169.out[0] (.names)                                           0.261    15.079
n15253.in[0] (.names)                                            1.014    16.093
n15253.out[0] (.names)                                           0.261    16.354
n15072.in[0] (.names)                                            1.014    17.367
n15072.out[0] (.names)                                           0.261    17.628
n15254.in[0] (.names)                                            1.014    18.642
n15254.out[0] (.names)                                           0.261    18.903
n15255.in[0] (.names)                                            1.014    19.917
n15255.out[0] (.names)                                           0.261    20.178
n15229.in[0] (.names)                                            1.014    21.192
n15229.out[0] (.names)                                           0.261    21.453
n3231.in[2] (.names)                                             1.014    22.467
n3231.out[0] (.names)                                            0.261    22.728
n15274.in[0] (.names)                                            1.014    23.742
n15274.out[0] (.names)                                           0.261    24.003
n15276.in[0] (.names)                                            1.014    25.016
n15276.out[0] (.names)                                           0.261    25.277
n15277.in[0] (.names)                                            1.014    26.291
n15277.out[0] (.names)                                           0.261    26.552
n15135.in[0] (.names)                                            1.014    27.566
n15135.out[0] (.names)                                           0.261    27.827
n15136.in[0] (.names)                                            1.014    28.841
n15136.out[0] (.names)                                           0.261    29.102
n14606.in[2] (.names)                                            1.014    30.116
n14606.out[0] (.names)                                           0.261    30.377
n13364.in[3] (.names)                                            1.014    31.390
n13364.out[0] (.names)                                           0.261    31.651
n14011.in[0] (.names)                                            1.014    32.665
n14011.out[0] (.names)                                           0.261    32.926
n14317.in[2] (.names)                                            1.014    33.940
n14317.out[0] (.names)                                           0.261    34.201
n14327.in[1] (.names)                                            1.014    35.215
n14327.out[0] (.names)                                           0.261    35.476
n14095.in[1] (.names)                                            1.014    36.490
n14095.out[0] (.names)                                           0.261    36.751
n14071.in[0] (.names)                                            1.014    37.765
n14071.out[0] (.names)                                           0.261    38.026
n14240.in[1] (.names)                                            1.014    39.039
n14240.out[0] (.names)                                           0.261    39.300
n14241.in[0] (.names)                                            1.014    40.314
n14241.out[0] (.names)                                           0.261    40.575
n13690.in[1] (.names)                                            1.014    41.589
n13690.out[0] (.names)                                           0.261    41.850
n13691.in[0] (.names)                                            1.014    42.864
n13691.out[0] (.names)                                           0.261    43.125
n13380.in[0] (.names)                                            1.014    44.139
n13380.out[0] (.names)                                           0.261    44.400
n13346.in[0] (.names)                                            1.014    45.413
n13346.out[0] (.names)                                           0.261    45.674
n13692.in[0] (.names)                                            1.014    46.688
n13692.out[0] (.names)                                           0.261    46.949
n13683.in[0] (.names)                                            1.014    47.963
n13683.out[0] (.names)                                           0.261    48.224
n13684.in[0] (.names)                                            1.014    49.238
n13684.out[0] (.names)                                           0.261    49.499
n13698.in[0] (.names)                                            1.014    50.513
n13698.out[0] (.names)                                           0.261    50.774
n13321.in[0] (.names)                                            1.014    51.787
n13321.out[0] (.names)                                           0.261    52.048
n3426.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3426.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n3113.Q[0] (.latch clocked by pclk)
Endpoint  : n6932.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3113.clk[0] (.latch)                                            1.014     1.014
n3113.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3606.in[0] (.names)                                             1.014     2.070
n3606.out[0] (.names)                                            0.261     2.331
n9744.in[0] (.names)                                             1.014     3.344
n9744.out[0] (.names)                                            0.261     3.605
n2698.in[0] (.names)                                             1.014     4.619
n2698.out[0] (.names)                                            0.261     4.880
n4055.in[0] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4056.in[0] (.names)                                             1.014     7.169
n4056.out[0] (.names)                                            0.261     7.430
n4059.in[0] (.names)                                             1.014     8.444
n4059.out[0] (.names)                                            0.261     8.705
n4060.in[0] (.names)                                             1.014     9.719
n4060.out[0] (.names)                                            0.261     9.980
n4263.in[1] (.names)                                             1.014    10.993
n4263.out[0] (.names)                                            0.261    11.254
n4187.in[3] (.names)                                             1.014    12.268
n4187.out[0] (.names)                                            0.261    12.529
n4283.in[0] (.names)                                             1.014    13.543
n4283.out[0] (.names)                                            0.261    13.804
n4326.in[0] (.names)                                             1.014    14.818
n4326.out[0] (.names)                                            0.261    15.079
n4122.in[1] (.names)                                             1.014    16.093
n4122.out[0] (.names)                                            0.261    16.354
n2590.in[0] (.names)                                             1.014    17.367
n2590.out[0] (.names)                                            0.261    17.628
n4123.in[0] (.names)                                             1.014    18.642
n4123.out[0] (.names)                                            0.261    18.903
n4126.in[0] (.names)                                             1.014    19.917
n4126.out[0] (.names)                                            0.261    20.178
n4127.in[0] (.names)                                             1.014    21.192
n4127.out[0] (.names)                                            0.261    21.453
n4128.in[0] (.names)                                             1.014    22.467
n4128.out[0] (.names)                                            0.261    22.728
n4129.in[0] (.names)                                             1.014    23.742
n4129.out[0] (.names)                                            0.261    24.003
n4132.in[0] (.names)                                             1.014    25.016
n4132.out[0] (.names)                                            0.261    25.277
n4133.in[0] (.names)                                             1.014    26.291
n4133.out[0] (.names)                                            0.261    26.552
n4111.in[0] (.names)                                             1.014    27.566
n4111.out[0] (.names)                                            0.261    27.827
n2614.in[0] (.names)                                             1.014    28.841
n2614.out[0] (.names)                                            0.261    29.102
n7021.in[2] (.names)                                             1.014    30.116
n7021.out[0] (.names)                                            0.261    30.377
n7023.in[1] (.names)                                             1.014    31.390
n7023.out[0] (.names)                                            0.261    31.651
n7024.in[1] (.names)                                             1.014    32.665
n7024.out[0] (.names)                                            0.261    32.926
n6096.in[0] (.names)                                             1.014    33.940
n6096.out[0] (.names)                                            0.261    34.201
n7013.in[0] (.names)                                             1.014    35.215
n7013.out[0] (.names)                                            0.261    35.476
n7014.in[0] (.names)                                             1.014    36.490
n7014.out[0] (.names)                                            0.261    36.751
n6958.in[1] (.names)                                             1.014    37.765
n6958.out[0] (.names)                                            0.261    38.026
n6959.in[3] (.names)                                             1.014    39.039
n6959.out[0] (.names)                                            0.261    39.300
n6968.in[2] (.names)                                             1.014    40.314
n6968.out[0] (.names)                                            0.261    40.575
n6969.in[2] (.names)                                             1.014    41.589
n6969.out[0] (.names)                                            0.261    41.850
n5787.in[1] (.names)                                             1.014    42.864
n5787.out[0] (.names)                                            0.261    43.125
n6973.in[0] (.names)                                             1.014    44.139
n6973.out[0] (.names)                                            0.261    44.400
n6974.in[0] (.names)                                             1.014    45.413
n6974.out[0] (.names)                                            0.261    45.674
n6143.in[0] (.names)                                             1.014    46.688
n6143.out[0] (.names)                                            0.261    46.949
n5808.in[0] (.names)                                             1.014    47.963
n5808.out[0] (.names)                                            0.261    48.224
n6931.in[0] (.names)                                             1.014    49.238
n6931.out[0] (.names)                                            0.261    49.499
n6544.in[3] (.names)                                             1.014    50.513
n6544.out[0] (.names)                                            0.261    50.774
n6122.in[0] (.names)                                             1.014    51.787
n6122.out[0] (.names)                                            0.261    52.048
n6932.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6932.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n3113.Q[0] (.latch clocked by pclk)
Endpoint  : n3682.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3113.clk[0] (.latch)                                            1.014     1.014
n3113.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3606.in[0] (.names)                                             1.014     2.070
n3606.out[0] (.names)                                            0.261     2.331
n9744.in[0] (.names)                                             1.014     3.344
n9744.out[0] (.names)                                            0.261     3.605
n2698.in[0] (.names)                                             1.014     4.619
n2698.out[0] (.names)                                            0.261     4.880
n4055.in[0] (.names)                                             1.014     5.894
n4055.out[0] (.names)                                            0.261     6.155
n4056.in[0] (.names)                                             1.014     7.169
n4056.out[0] (.names)                                            0.261     7.430
n4059.in[0] (.names)                                             1.014     8.444
n4059.out[0] (.names)                                            0.261     8.705
n4060.in[0] (.names)                                             1.014     9.719
n4060.out[0] (.names)                                            0.261     9.980
n4263.in[1] (.names)                                             1.014    10.993
n4263.out[0] (.names)                                            0.261    11.254
n4187.in[3] (.names)                                             1.014    12.268
n4187.out[0] (.names)                                            0.261    12.529
n4283.in[0] (.names)                                             1.014    13.543
n4283.out[0] (.names)                                            0.261    13.804
n4326.in[0] (.names)                                             1.014    14.818
n4326.out[0] (.names)                                            0.261    15.079
n4122.in[1] (.names)                                             1.014    16.093
n4122.out[0] (.names)                                            0.261    16.354
n2590.in[0] (.names)                                             1.014    17.367
n2590.out[0] (.names)                                            0.261    17.628
n4123.in[0] (.names)                                             1.014    18.642
n4123.out[0] (.names)                                            0.261    18.903
n4126.in[0] (.names)                                             1.014    19.917
n4126.out[0] (.names)                                            0.261    20.178
n4127.in[0] (.names)                                             1.014    21.192
n4127.out[0] (.names)                                            0.261    21.453
n4128.in[0] (.names)                                             1.014    22.467
n4128.out[0] (.names)                                            0.261    22.728
n4129.in[0] (.names)                                             1.014    23.742
n4129.out[0] (.names)                                            0.261    24.003
n4132.in[0] (.names)                                             1.014    25.016
n4132.out[0] (.names)                                            0.261    25.277
n4133.in[0] (.names)                                             1.014    26.291
n4133.out[0] (.names)                                            0.261    26.552
n4111.in[0] (.names)                                             1.014    27.566
n4111.out[0] (.names)                                            0.261    27.827
n2614.in[0] (.names)                                             1.014    28.841
n2614.out[0] (.names)                                            0.261    29.102
n7021.in[2] (.names)                                             1.014    30.116
n7021.out[0] (.names)                                            0.261    30.377
n7023.in[1] (.names)                                             1.014    31.390
n7023.out[0] (.names)                                            0.261    31.651
n7024.in[1] (.names)                                             1.014    32.665
n7024.out[0] (.names)                                            0.261    32.926
n6096.in[0] (.names)                                             1.014    33.940
n6096.out[0] (.names)                                            0.261    34.201
n7013.in[0] (.names)                                             1.014    35.215
n7013.out[0] (.names)                                            0.261    35.476
n7014.in[0] (.names)                                             1.014    36.490
n7014.out[0] (.names)                                            0.261    36.751
n6958.in[1] (.names)                                             1.014    37.765
n6958.out[0] (.names)                                            0.261    38.026
n6959.in[3] (.names)                                             1.014    39.039
n6959.out[0] (.names)                                            0.261    39.300
n6968.in[2] (.names)                                             1.014    40.314
n6968.out[0] (.names)                                            0.261    40.575
n6969.in[2] (.names)                                             1.014    41.589
n6969.out[0] (.names)                                            0.261    41.850
n5787.in[1] (.names)                                             1.014    42.864
n5787.out[0] (.names)                                            0.261    43.125
n6973.in[0] (.names)                                             1.014    44.139
n6973.out[0] (.names)                                            0.261    44.400
n6974.in[0] (.names)                                             1.014    45.413
n6974.out[0] (.names)                                            0.261    45.674
n6143.in[0] (.names)                                             1.014    46.688
n6143.out[0] (.names)                                            0.261    46.949
n5808.in[0] (.names)                                             1.014    47.963
n5808.out[0] (.names)                                            0.261    48.224
n6931.in[0] (.names)                                             1.014    49.238
n6931.out[0] (.names)                                            0.261    49.499
n6544.in[3] (.names)                                             1.014    50.513
n6544.out[0] (.names)                                            0.261    50.774
n6122.in[0] (.names)                                             1.014    51.787
n6122.out[0] (.names)                                            0.261    52.048
n3682.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3682.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n17487.Q[0] (.latch clocked by pclk)
Endpoint  : n17739.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17487.clk[0] (.latch)                                           1.014     1.014
n17487.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2606.in[0] (.names)                                             1.014     2.070
n2606.out[0] (.names)                                            0.261     2.331
n17488.in[0] (.names)                                            1.014     3.344
n17488.out[0] (.names)                                           0.261     3.605
n17489.in[0] (.names)                                            1.014     4.619
n17489.out[0] (.names)                                           0.261     4.880
n17114.in[0] (.names)                                            1.014     5.894
n17114.out[0] (.names)                                           0.261     6.155
n17115.in[0] (.names)                                            1.014     7.169
n17115.out[0] (.names)                                           0.261     7.430
n17116.in[1] (.names)                                            1.014     8.444
n17116.out[0] (.names)                                           0.261     8.705
n17117.in[1] (.names)                                            1.014     9.719
n17117.out[0] (.names)                                           0.261     9.980
n17118.in[0] (.names)                                            1.014    10.993
n17118.out[0] (.names)                                           0.261    11.254
n16949.in[0] (.names)                                            1.014    12.268
n16949.out[0] (.names)                                           0.261    12.529
n16950.in[1] (.names)                                            1.014    13.543
n16950.out[0] (.names)                                           0.261    13.804
n16953.in[1] (.names)                                            1.014    14.818
n16953.out[0] (.names)                                           0.261    15.079
n16919.in[0] (.names)                                            1.014    16.093
n16919.out[0] (.names)                                           0.261    16.354
n16913.in[1] (.names)                                            1.014    17.367
n16913.out[0] (.names)                                           0.261    17.628
n16914.in[2] (.names)                                            1.014    18.642
n16914.out[0] (.names)                                           0.261    18.903
n16918.in[2] (.names)                                            1.014    19.917
n16918.out[0] (.names)                                           0.261    20.178
n16921.in[1] (.names)                                            1.014    21.192
n16921.out[0] (.names)                                           0.261    21.453
n16922.in[0] (.names)                                            1.014    22.467
n16922.out[0] (.names)                                           0.261    22.728
n16754.in[3] (.names)                                            1.014    23.742
n16754.out[0] (.names)                                           0.261    24.003
n16755.in[0] (.names)                                            1.014    25.016
n16755.out[0] (.names)                                           0.261    25.277
n16756.in[3] (.names)                                            1.014    26.291
n16756.out[0] (.names)                                           0.261    26.552
n17220.in[0] (.names)                                            1.014    27.566
n17220.out[0] (.names)                                           0.261    27.827
n17519.in[1] (.names)                                            1.014    28.841
n17519.out[0] (.names)                                           0.261    29.102
n17460.in[0] (.names)                                            1.014    30.116
n17460.out[0] (.names)                                           0.261    30.377
n17520.in[0] (.names)                                            1.014    31.390
n17520.out[0] (.names)                                           0.261    31.651
n17342.in[1] (.names)                                            1.014    32.665
n17342.out[0] (.names)                                           0.261    32.926
n17343.in[2] (.names)                                            1.014    33.940
n17343.out[0] (.names)                                           0.261    34.201
n3489.in[0] (.names)                                             1.014    35.215
n3489.out[0] (.names)                                            0.261    35.476
n17211.in[3] (.names)                                            1.014    36.490
n17211.out[0] (.names)                                           0.261    36.751
n17026.in[1] (.names)                                            1.014    37.765
n17026.out[0] (.names)                                           0.261    38.026
n17027.in[0] (.names)                                            1.014    39.039
n17027.out[0] (.names)                                           0.261    39.300
n17028.in[0] (.names)                                            1.014    40.314
n17028.out[0] (.names)                                           0.261    40.575
n16605.in[1] (.names)                                            1.014    41.589
n16605.out[0] (.names)                                           0.261    41.850
n17021.in[0] (.names)                                            1.014    42.864
n17021.out[0] (.names)                                           0.261    43.125
n17023.in[2] (.names)                                            1.014    44.139
n17023.out[0] (.names)                                           0.261    44.400
n16804.in[0] (.names)                                            1.014    45.413
n16804.out[0] (.names)                                           0.261    45.674
n16805.in[1] (.names)                                            1.014    46.688
n16805.out[0] (.names)                                           0.261    46.949
n16806.in[2] (.names)                                            1.014    47.963
n16806.out[0] (.names)                                           0.261    48.224
n13255.in[0] (.names)                                            1.014    49.238
n13255.out[0] (.names)                                           0.261    49.499
n17815.in[0] (.names)                                            1.014    50.513
n17815.out[0] (.names)                                           0.261    50.774
n13295.in[1] (.names)                                            1.014    51.787
n13295.out[0] (.names)                                           0.261    52.048
n17739.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17739.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 94
Startpoint: n17487.Q[0] (.latch clocked by pclk)
Endpoint  : n13296.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17487.clk[0] (.latch)                                           1.014     1.014
n17487.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2606.in[0] (.names)                                             1.014     2.070
n2606.out[0] (.names)                                            0.261     2.331
n17488.in[0] (.names)                                            1.014     3.344
n17488.out[0] (.names)                                           0.261     3.605
n17489.in[0] (.names)                                            1.014     4.619
n17489.out[0] (.names)                                           0.261     4.880
n17114.in[0] (.names)                                            1.014     5.894
n17114.out[0] (.names)                                           0.261     6.155
n17115.in[0] (.names)                                            1.014     7.169
n17115.out[0] (.names)                                           0.261     7.430
n17116.in[1] (.names)                                            1.014     8.444
n17116.out[0] (.names)                                           0.261     8.705
n17117.in[1] (.names)                                            1.014     9.719
n17117.out[0] (.names)                                           0.261     9.980
n17118.in[0] (.names)                                            1.014    10.993
n17118.out[0] (.names)                                           0.261    11.254
n16949.in[0] (.names)                                            1.014    12.268
n16949.out[0] (.names)                                           0.261    12.529
n16950.in[1] (.names)                                            1.014    13.543
n16950.out[0] (.names)                                           0.261    13.804
n16953.in[1] (.names)                                            1.014    14.818
n16953.out[0] (.names)                                           0.261    15.079
n16919.in[0] (.names)                                            1.014    16.093
n16919.out[0] (.names)                                           0.261    16.354
n16913.in[1] (.names)                                            1.014    17.367
n16913.out[0] (.names)                                           0.261    17.628
n16914.in[2] (.names)                                            1.014    18.642
n16914.out[0] (.names)                                           0.261    18.903
n16918.in[2] (.names)                                            1.014    19.917
n16918.out[0] (.names)                                           0.261    20.178
n16921.in[1] (.names)                                            1.014    21.192
n16921.out[0] (.names)                                           0.261    21.453
n16922.in[0] (.names)                                            1.014    22.467
n16922.out[0] (.names)                                           0.261    22.728
n16754.in[3] (.names)                                            1.014    23.742
n16754.out[0] (.names)                                           0.261    24.003
n16755.in[0] (.names)                                            1.014    25.016
n16755.out[0] (.names)                                           0.261    25.277
n16756.in[3] (.names)                                            1.014    26.291
n16756.out[0] (.names)                                           0.261    26.552
n17220.in[0] (.names)                                            1.014    27.566
n17220.out[0] (.names)                                           0.261    27.827
n17519.in[1] (.names)                                            1.014    28.841
n17519.out[0] (.names)                                           0.261    29.102
n17460.in[0] (.names)                                            1.014    30.116
n17460.out[0] (.names)                                           0.261    30.377
n17520.in[0] (.names)                                            1.014    31.390
n17520.out[0] (.names)                                           0.261    31.651
n17342.in[1] (.names)                                            1.014    32.665
n17342.out[0] (.names)                                           0.261    32.926
n17343.in[2] (.names)                                            1.014    33.940
n17343.out[0] (.names)                                           0.261    34.201
n3489.in[0] (.names)                                             1.014    35.215
n3489.out[0] (.names)                                            0.261    35.476
n17211.in[3] (.names)                                            1.014    36.490
n17211.out[0] (.names)                                           0.261    36.751
n17026.in[1] (.names)                                            1.014    37.765
n17026.out[0] (.names)                                           0.261    38.026
n17027.in[0] (.names)                                            1.014    39.039
n17027.out[0] (.names)                                           0.261    39.300
n17028.in[0] (.names)                                            1.014    40.314
n17028.out[0] (.names)                                           0.261    40.575
n16605.in[1] (.names)                                            1.014    41.589
n16605.out[0] (.names)                                           0.261    41.850
n17021.in[0] (.names)                                            1.014    42.864
n17021.out[0] (.names)                                           0.261    43.125
n17023.in[2] (.names)                                            1.014    44.139
n17023.out[0] (.names)                                           0.261    44.400
n16804.in[0] (.names)                                            1.014    45.413
n16804.out[0] (.names)                                           0.261    45.674
n16805.in[1] (.names)                                            1.014    46.688
n16805.out[0] (.names)                                           0.261    46.949
n16806.in[2] (.names)                                            1.014    47.963
n16806.out[0] (.names)                                           0.261    48.224
n13255.in[0] (.names)                                            1.014    49.238
n13255.out[0] (.names)                                           0.261    49.499
n17815.in[0] (.names)                                            1.014    50.513
n17815.out[0] (.names)                                           0.261    50.774
n13295.in[1] (.names)                                            1.014    51.787
n13295.out[0] (.names)                                           0.261    52.048
n13296.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13296.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 95
Startpoint: n3616.Q[0] (.latch clocked by pclk)
Endpoint  : n9845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3616.clk[0] (.latch)                                            1.014     1.014
n3616.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9599.in[0] (.names)                                             1.014     2.070
n9599.out[0] (.names)                                            0.261     2.331
n9595.in[0] (.names)                                             1.014     3.344
n9595.out[0] (.names)                                            0.261     3.605
n9451.in[1] (.names)                                             1.014     4.619
n9451.out[0] (.names)                                            0.261     4.880
n9452.in[1] (.names)                                             1.014     5.894
n9452.out[0] (.names)                                            0.261     6.155
n9453.in[0] (.names)                                             1.014     7.169
n9453.out[0] (.names)                                            0.261     7.430
n9776.in[2] (.names)                                             1.014     8.444
n9776.out[0] (.names)                                            0.261     8.705
n9939.in[1] (.names)                                             1.014     9.719
n9939.out[0] (.names)                                            0.261     9.980
n9940.in[0] (.names)                                             1.014    10.993
n9940.out[0] (.names)                                            0.261    11.254
n9941.in[0] (.names)                                             1.014    12.268
n9941.out[0] (.names)                                            0.261    12.529
n9937.in[0] (.names)                                             1.014    13.543
n9937.out[0] (.names)                                            0.261    13.804
n9938.in[0] (.names)                                             1.014    14.818
n9938.out[0] (.names)                                            0.261    15.079
n9872.in[3] (.names)                                             1.014    16.093
n9872.out[0] (.names)                                            0.261    16.354
n9596.in[0] (.names)                                             1.014    17.367
n9596.out[0] (.names)                                            0.261    17.628
n9597.in[0] (.names)                                             1.014    18.642
n9597.out[0] (.names)                                            0.261    18.903
n9605.in[3] (.names)                                             1.014    19.917
n9605.out[0] (.names)                                            0.261    20.178
n9581.in[1] (.names)                                             1.014    21.192
n9581.out[0] (.names)                                            0.261    21.453
n9582.in[2] (.names)                                             1.014    22.467
n9582.out[0] (.names)                                            0.261    22.728
n7838.in[0] (.names)                                             1.014    23.742
n7838.out[0] (.names)                                            0.261    24.003
n9583.in[0] (.names)                                             1.014    25.016
n9583.out[0] (.names)                                            0.261    25.277
n9598.in[0] (.names)                                             1.014    26.291
n9598.out[0] (.names)                                            0.261    26.552
n3595.in[1] (.names)                                             1.014    27.566
n3595.out[0] (.names)                                            0.261    27.827
n9526.in[0] (.names)                                             1.014    28.841
n9526.out[0] (.names)                                            0.261    29.102
n9527.in[1] (.names)                                             1.014    30.116
n9527.out[0] (.names)                                            0.261    30.377
n4886.in[0] (.names)                                             1.014    31.390
n4886.out[0] (.names)                                            0.261    31.651
n9592.in[2] (.names)                                             1.014    32.665
n9592.out[0] (.names)                                            0.261    32.926
n9529.in[1] (.names)                                             1.014    33.940
n9529.out[0] (.names)                                            0.261    34.201
n4436.in[1] (.names)                                             1.014    35.215
n4436.out[0] (.names)                                            0.261    35.476
n4883.in[0] (.names)                                             1.014    36.490
n4883.out[0] (.names)                                            0.261    36.751
n9721.in[1] (.names)                                             1.014    37.765
n9721.out[0] (.names)                                            0.261    38.026
n9784.in[2] (.names)                                             1.014    39.039
n9784.out[0] (.names)                                            0.261    39.300
n4894.in[2] (.names)                                             1.014    40.314
n4894.out[0] (.names)                                            0.261    40.575
n9191.in[1] (.names)                                             1.014    41.589
n9191.out[0] (.names)                                            0.261    41.850
n9932.in[1] (.names)                                             1.014    42.864
n9932.out[0] (.names)                                            0.261    43.125
n9716.in[3] (.names)                                             1.014    44.139
n9716.out[0] (.names)                                            0.261    44.400
n9714.in[0] (.names)                                             1.014    45.413
n9714.out[0] (.names)                                            0.261    45.674
n8033.in[2] (.names)                                             1.014    46.688
n8033.out[0] (.names)                                            0.261    46.949
n9715.in[1] (.names)                                             1.014    47.963
n9715.out[0] (.names)                                            0.261    48.224
n4772.in[1] (.names)                                             1.014    49.238
n4772.out[0] (.names)                                            0.261    49.499
n9841.in[1] (.names)                                             1.014    50.513
n9841.out[0] (.names)                                            0.261    50.774
n9186.in[1] (.names)                                             1.014    51.787
n9186.out[0] (.names)                                            0.261    52.048
n9845.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9845.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 96
Startpoint: n3616.Q[0] (.latch clocked by pclk)
Endpoint  : n9187.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3616.clk[0] (.latch)                                            1.014     1.014
n3616.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9599.in[0] (.names)                                             1.014     2.070
n9599.out[0] (.names)                                            0.261     2.331
n9595.in[0] (.names)                                             1.014     3.344
n9595.out[0] (.names)                                            0.261     3.605
n9451.in[1] (.names)                                             1.014     4.619
n9451.out[0] (.names)                                            0.261     4.880
n9452.in[1] (.names)                                             1.014     5.894
n9452.out[0] (.names)                                            0.261     6.155
n9453.in[0] (.names)                                             1.014     7.169
n9453.out[0] (.names)                                            0.261     7.430
n9776.in[2] (.names)                                             1.014     8.444
n9776.out[0] (.names)                                            0.261     8.705
n9939.in[1] (.names)                                             1.014     9.719
n9939.out[0] (.names)                                            0.261     9.980
n9940.in[0] (.names)                                             1.014    10.993
n9940.out[0] (.names)                                            0.261    11.254
n9941.in[0] (.names)                                             1.014    12.268
n9941.out[0] (.names)                                            0.261    12.529
n9937.in[0] (.names)                                             1.014    13.543
n9937.out[0] (.names)                                            0.261    13.804
n9938.in[0] (.names)                                             1.014    14.818
n9938.out[0] (.names)                                            0.261    15.079
n9872.in[3] (.names)                                             1.014    16.093
n9872.out[0] (.names)                                            0.261    16.354
n9596.in[0] (.names)                                             1.014    17.367
n9596.out[0] (.names)                                            0.261    17.628
n9597.in[0] (.names)                                             1.014    18.642
n9597.out[0] (.names)                                            0.261    18.903
n9605.in[3] (.names)                                             1.014    19.917
n9605.out[0] (.names)                                            0.261    20.178
n9581.in[1] (.names)                                             1.014    21.192
n9581.out[0] (.names)                                            0.261    21.453
n9582.in[2] (.names)                                             1.014    22.467
n9582.out[0] (.names)                                            0.261    22.728
n7838.in[0] (.names)                                             1.014    23.742
n7838.out[0] (.names)                                            0.261    24.003
n9583.in[0] (.names)                                             1.014    25.016
n9583.out[0] (.names)                                            0.261    25.277
n9598.in[0] (.names)                                             1.014    26.291
n9598.out[0] (.names)                                            0.261    26.552
n3595.in[1] (.names)                                             1.014    27.566
n3595.out[0] (.names)                                            0.261    27.827
n9526.in[0] (.names)                                             1.014    28.841
n9526.out[0] (.names)                                            0.261    29.102
n9527.in[1] (.names)                                             1.014    30.116
n9527.out[0] (.names)                                            0.261    30.377
n4886.in[0] (.names)                                             1.014    31.390
n4886.out[0] (.names)                                            0.261    31.651
n9592.in[2] (.names)                                             1.014    32.665
n9592.out[0] (.names)                                            0.261    32.926
n9529.in[1] (.names)                                             1.014    33.940
n9529.out[0] (.names)                                            0.261    34.201
n4436.in[1] (.names)                                             1.014    35.215
n4436.out[0] (.names)                                            0.261    35.476
n4883.in[0] (.names)                                             1.014    36.490
n4883.out[0] (.names)                                            0.261    36.751
n9721.in[1] (.names)                                             1.014    37.765
n9721.out[0] (.names)                                            0.261    38.026
n9784.in[2] (.names)                                             1.014    39.039
n9784.out[0] (.names)                                            0.261    39.300
n4894.in[2] (.names)                                             1.014    40.314
n4894.out[0] (.names)                                            0.261    40.575
n9191.in[1] (.names)                                             1.014    41.589
n9191.out[0] (.names)                                            0.261    41.850
n9932.in[1] (.names)                                             1.014    42.864
n9932.out[0] (.names)                                            0.261    43.125
n9716.in[3] (.names)                                             1.014    44.139
n9716.out[0] (.names)                                            0.261    44.400
n9714.in[0] (.names)                                             1.014    45.413
n9714.out[0] (.names)                                            0.261    45.674
n8033.in[2] (.names)                                             1.014    46.688
n8033.out[0] (.names)                                            0.261    46.949
n9715.in[1] (.names)                                             1.014    47.963
n9715.out[0] (.names)                                            0.261    48.224
n4772.in[1] (.names)                                             1.014    49.238
n4772.out[0] (.names)                                            0.261    49.499
n9841.in[1] (.names)                                             1.014    50.513
n9841.out[0] (.names)                                            0.261    50.774
n9186.in[1] (.names)                                             1.014    51.787
n9186.out[0] (.names)                                            0.261    52.048
n9187.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9187.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 97
Startpoint: n18398.Q[0] (.latch clocked by pclk)
Endpoint  : n4993.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18398.clk[0] (.latch)                                           1.014     1.014
n18398.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n18400.in[0] (.names)                                            1.014     2.070
n18400.out[0] (.names)                                           0.261     2.331
n18401.in[0] (.names)                                            1.014     3.344
n18401.out[0] (.names)                                           0.261     3.605
n17270.in[0] (.names)                                            1.014     4.619
n17270.out[0] (.names)                                           0.261     4.880
n18526.in[3] (.names)                                            1.014     5.894
n18526.out[0] (.names)                                           0.261     6.155
n18530.in[2] (.names)                                            1.014     7.169
n18530.out[0] (.names)                                           0.261     7.430
n18532.in[0] (.names)                                            1.014     8.444
n18532.out[0] (.names)                                           0.261     8.705
n18425.in[0] (.names)                                            1.014     9.719
n18425.out[0] (.names)                                           0.261     9.980
n18426.in[0] (.names)                                            1.014    10.993
n18426.out[0] (.names)                                           0.261    11.254
n18427.in[0] (.names)                                            1.014    12.268
n18427.out[0] (.names)                                           0.261    12.529
n18428.in[0] (.names)                                            1.014    13.543
n18428.out[0] (.names)                                           0.261    13.804
n18429.in[2] (.names)                                            1.014    14.818
n18429.out[0] (.names)                                           0.261    15.079
n18433.in[0] (.names)                                            1.014    16.093
n18433.out[0] (.names)                                           0.261    16.354
n18454.in[1] (.names)                                            1.014    17.367
n18454.out[0] (.names)                                           0.261    17.628
n18458.in[2] (.names)                                            1.014    18.642
n18458.out[0] (.names)                                           0.261    18.903
n18483.in[2] (.names)                                            1.014    19.917
n18483.out[0] (.names)                                           0.261    20.178
n18484.in[0] (.names)                                            1.014    21.192
n18484.out[0] (.names)                                           0.261    21.453
n18485.in[0] (.names)                                            1.014    22.467
n18485.out[0] (.names)                                           0.261    22.728
n18510.in[1] (.names)                                            1.014    23.742
n18510.out[0] (.names)                                           0.261    24.003
n17071.in[1] (.names)                                            1.014    25.016
n17071.out[0] (.names)                                           0.261    25.277
n18515.in[0] (.names)                                            1.014    26.291
n18515.out[0] (.names)                                           0.261    26.552
n3160.in[0] (.names)                                             1.014    27.566
n3160.out[0] (.names)                                            0.261    27.827
n18516.in[0] (.names)                                            1.014    28.841
n18516.out[0] (.names)                                           0.261    29.102
n18517.in[0] (.names)                                            1.014    30.116
n18517.out[0] (.names)                                           0.261    30.377
n18525.in[1] (.names)                                            1.014    31.390
n18525.out[0] (.names)                                           0.261    31.651
n18396.in[3] (.names)                                            1.014    32.665
n18396.out[0] (.names)                                           0.261    32.926
n18473.in[0] (.names)                                            1.014    33.940
n18473.out[0] (.names)                                           0.261    34.201
n18474.in[0] (.names)                                            1.014    35.215
n18474.out[0] (.names)                                           0.261    35.476
n18395.in[0] (.names)                                            1.014    36.490
n18395.out[0] (.names)                                           0.261    36.751
n18476.in[0] (.names)                                            1.014    37.765
n18476.out[0] (.names)                                           0.261    38.026
n18462.in[2] (.names)                                            1.014    39.039
n18462.out[0] (.names)                                           0.261    39.300
n18467.in[0] (.names)                                            1.014    40.314
n18467.out[0] (.names)                                           0.261    40.575
n18489.in[0] (.names)                                            1.014    41.589
n18489.out[0] (.names)                                           0.261    41.850
n5330.in[0] (.names)                                             1.014    42.864
n5330.out[0] (.names)                                            0.261    43.125
n5331.in[3] (.names)                                             1.014    44.139
n5331.out[0] (.names)                                            0.261    44.400
n5335.in[0] (.names)                                             1.014    45.413
n5335.out[0] (.names)                                            0.261    45.674
n5345.in[0] (.names)                                             1.014    46.688
n5345.out[0] (.names)                                            0.261    46.949
n5321.in[1] (.names)                                             1.014    47.963
n5321.out[0] (.names)                                            0.261    48.224
n4932.in[1] (.names)                                             1.014    49.238
n4932.out[0] (.names)                                            0.261    49.499
n4949.in[0] (.names)                                             1.014    50.513
n4949.out[0] (.names)                                            0.261    50.774
n3971.in[1] (.names)                                             1.014    51.787
n3971.out[0] (.names)                                            0.261    52.048
n4993.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4993.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 98
Startpoint: n2717.Q[0] (.latch clocked by pclk)
Endpoint  : n13685.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2717.clk[0] (.latch)                                            1.014     1.014
n2717.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n15289.in[0] (.names)                                            1.014     2.070
n15289.out[0] (.names)                                           0.261     2.331
n15290.in[1] (.names)                                            1.014     3.344
n15290.out[0] (.names)                                           0.261     3.605
n15292.in[0] (.names)                                            1.014     4.619
n15292.out[0] (.names)                                           0.261     4.880
n15252.in[0] (.names)                                            1.014     5.894
n15252.out[0] (.names)                                           0.261     6.155
n15246.in[0] (.names)                                            1.014     7.169
n15246.out[0] (.names)                                           0.261     7.430
n15198.in[0] (.names)                                            1.014     8.444
n15198.out[0] (.names)                                           0.261     8.705
n15251.in[0] (.names)                                            1.014     9.719
n15251.out[0] (.names)                                           0.261     9.980
n15249.in[1] (.names)                                            1.014    10.993
n15249.out[0] (.names)                                           0.261    11.254
n15247.in[1] (.names)                                            1.014    12.268
n15247.out[0] (.names)                                           0.261    12.529
n15248.in[0] (.names)                                            1.014    13.543
n15248.out[0] (.names)                                           0.261    13.804
n15169.in[1] (.names)                                            1.014    14.818
n15169.out[0] (.names)                                           0.261    15.079
n15253.in[0] (.names)                                            1.014    16.093
n15253.out[0] (.names)                                           0.261    16.354
n15072.in[0] (.names)                                            1.014    17.367
n15072.out[0] (.names)                                           0.261    17.628
n15254.in[0] (.names)                                            1.014    18.642
n15254.out[0] (.names)                                           0.261    18.903
n15255.in[0] (.names)                                            1.014    19.917
n15255.out[0] (.names)                                           0.261    20.178
n15229.in[0] (.names)                                            1.014    21.192
n15229.out[0] (.names)                                           0.261    21.453
n3231.in[2] (.names)                                             1.014    22.467
n3231.out[0] (.names)                                            0.261    22.728
n15274.in[0] (.names)                                            1.014    23.742
n15274.out[0] (.names)                                           0.261    24.003
n15276.in[0] (.names)                                            1.014    25.016
n15276.out[0] (.names)                                           0.261    25.277
n15277.in[0] (.names)                                            1.014    26.291
n15277.out[0] (.names)                                           0.261    26.552
n15135.in[0] (.names)                                            1.014    27.566
n15135.out[0] (.names)                                           0.261    27.827
n15136.in[0] (.names)                                            1.014    28.841
n15136.out[0] (.names)                                           0.261    29.102
n14606.in[2] (.names)                                            1.014    30.116
n14606.out[0] (.names)                                           0.261    30.377
n13364.in[3] (.names)                                            1.014    31.390
n13364.out[0] (.names)                                           0.261    31.651
n14011.in[0] (.names)                                            1.014    32.665
n14011.out[0] (.names)                                           0.261    32.926
n14317.in[2] (.names)                                            1.014    33.940
n14317.out[0] (.names)                                           0.261    34.201
n14327.in[1] (.names)                                            1.014    35.215
n14327.out[0] (.names)                                           0.261    35.476
n14095.in[1] (.names)                                            1.014    36.490
n14095.out[0] (.names)                                           0.261    36.751
n14071.in[0] (.names)                                            1.014    37.765
n14071.out[0] (.names)                                           0.261    38.026
n14240.in[1] (.names)                                            1.014    39.039
n14240.out[0] (.names)                                           0.261    39.300
n14241.in[0] (.names)                                            1.014    40.314
n14241.out[0] (.names)                                           0.261    40.575
n13690.in[1] (.names)                                            1.014    41.589
n13690.out[0] (.names)                                           0.261    41.850
n13691.in[0] (.names)                                            1.014    42.864
n13691.out[0] (.names)                                           0.261    43.125
n13380.in[0] (.names)                                            1.014    44.139
n13380.out[0] (.names)                                           0.261    44.400
n13346.in[0] (.names)                                            1.014    45.413
n13346.out[0] (.names)                                           0.261    45.674
n13692.in[0] (.names)                                            1.014    46.688
n13692.out[0] (.names)                                           0.261    46.949
n13683.in[0] (.names)                                            1.014    47.963
n13683.out[0] (.names)                                           0.261    48.224
n13684.in[0] (.names)                                            1.014    49.238
n13684.out[0] (.names)                                           0.261    49.499
n13698.in[0] (.names)                                            1.014    50.513
n13698.out[0] (.names)                                           0.261    50.774
n13321.in[0] (.names)                                            1.014    51.787
n13321.out[0] (.names)                                           0.261    52.048
n13685.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13685.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 99
Startpoint: n6748.Q[0] (.latch clocked by pclk)
Endpoint  : n4768.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6748.clk[0] (.latch)                                            1.014     1.014
n6748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7924.in[0] (.names)                                             1.014     2.070
n7924.out[0] (.names)                                            0.261     2.331
n7925.in[0] (.names)                                             1.014     3.344
n7925.out[0] (.names)                                            0.261     3.605
n7957.in[0] (.names)                                             1.014     4.619
n7957.out[0] (.names)                                            0.261     4.880
n7958.in[1] (.names)                                             1.014     5.894
n7958.out[0] (.names)                                            0.261     6.155
n7961.in[1] (.names)                                             1.014     7.169
n7961.out[0] (.names)                                            0.261     7.430
n2643.in[3] (.names)                                             1.014     8.444
n2643.out[0] (.names)                                            0.261     8.705
n16596.in[2] (.names)                                            1.014     9.719
n16596.out[0] (.names)                                           0.261     9.980
n16597.in[1] (.names)                                            1.014    10.993
n16597.out[0] (.names)                                           0.261    11.254
n16583.in[0] (.names)                                            1.014    12.268
n16583.out[0] (.names)                                           0.261    12.529
n16584.in[2] (.names)                                            1.014    13.543
n16584.out[0] (.names)                                           0.261    13.804
n16585.in[1] (.names)                                            1.014    14.818
n16585.out[0] (.names)                                           0.261    15.079
n16586.in[0] (.names)                                            1.014    16.093
n16586.out[0] (.names)                                           0.261    16.354
n18110.in[0] (.names)                                            1.014    17.367
n18110.out[0] (.names)                                           0.261    17.628
n18119.in[1] (.names)                                            1.014    18.642
n18119.out[0] (.names)                                           0.261    18.903
n18121.in[0] (.names)                                            1.014    19.917
n18121.out[0] (.names)                                           0.261    20.178
n18122.in[0] (.names)                                            1.014    21.192
n18122.out[0] (.names)                                           0.261    21.453
n18135.in[0] (.names)                                            1.014    22.467
n18135.out[0] (.names)                                           0.261    22.728
n18137.in[1] (.names)                                            1.014    23.742
n18137.out[0] (.names)                                           0.261    24.003
n7077.in[1] (.names)                                             1.014    25.016
n7077.out[0] (.names)                                            0.261    25.277
n7062.in[1] (.names)                                             1.014    26.291
n7062.out[0] (.names)                                            0.261    26.552
n6550.in[0] (.names)                                             1.014    27.566
n6550.out[0] (.names)                                            0.261    27.827
n7055.in[0] (.names)                                             1.014    28.841
n7055.out[0] (.names)                                            0.261    29.102
n7056.in[0] (.names)                                             1.014    30.116
n7056.out[0] (.names)                                            0.261    30.377
n7057.in[0] (.names)                                             1.014    31.390
n7057.out[0] (.names)                                            0.261    31.651
n6663.in[2] (.names)                                             1.014    32.665
n6663.out[0] (.names)                                            0.261    32.926
n4624.in[0] (.names)                                             1.014    33.940
n4624.out[0] (.names)                                            0.261    34.201
n8448.in[2] (.names)                                             1.014    35.215
n8448.out[0] (.names)                                            0.261    35.476
n8450.in[0] (.names)                                             1.014    36.490
n8450.out[0] (.names)                                            0.261    36.751
n8454.in[1] (.names)                                             1.014    37.765
n8454.out[0] (.names)                                            0.261    38.026
n8292.in[3] (.names)                                             1.014    39.039
n8292.out[0] (.names)                                            0.261    39.300
n8455.in[0] (.names)                                             1.014    40.314
n8455.out[0] (.names)                                            0.261    40.575
n8458.in[0] (.names)                                             1.014    41.589
n8458.out[0] (.names)                                            0.261    41.850
n8459.in[0] (.names)                                             1.014    42.864
n8459.out[0] (.names)                                            0.261    43.125
n8283.in[0] (.names)                                             1.014    44.139
n8283.out[0] (.names)                                            0.261    44.400
n8460.in[0] (.names)                                             1.014    45.413
n8460.out[0] (.names)                                            0.261    45.674
n8461.in[0] (.names)                                             1.014    46.688
n8461.out[0] (.names)                                            0.261    46.949
n8464.in[1] (.names)                                             1.014    47.963
n8464.out[0] (.names)                                            0.261    48.224
n8247.in[1] (.names)                                             1.014    49.238
n8247.out[0] (.names)                                            0.261    49.499
n3536.in[0] (.names)                                             1.014    50.513
n3536.out[0] (.names)                                            0.261    50.774
n4767.in[0] (.names)                                             1.014    51.787
n4767.out[0] (.names)                                            0.261    52.048
n4768.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4768.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 100
Startpoint: n6748.Q[0] (.latch clocked by pclk)
Endpoint  : n17798.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6748.clk[0] (.latch)                                            1.014     1.014
n6748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7924.in[0] (.names)                                             1.014     2.070
n7924.out[0] (.names)                                            0.261     2.331
n7925.in[0] (.names)                                             1.014     3.344
n7925.out[0] (.names)                                            0.261     3.605
n7957.in[0] (.names)                                             1.014     4.619
n7957.out[0] (.names)                                            0.261     4.880
n7958.in[1] (.names)                                             1.014     5.894
n7958.out[0] (.names)                                            0.261     6.155
n7961.in[1] (.names)                                             1.014     7.169
n7961.out[0] (.names)                                            0.261     7.430
n2643.in[3] (.names)                                             1.014     8.444
n2643.out[0] (.names)                                            0.261     8.705
n16596.in[2] (.names)                                            1.014     9.719
n16596.out[0] (.names)                                           0.261     9.980
n16597.in[1] (.names)                                            1.014    10.993
n16597.out[0] (.names)                                           0.261    11.254
n16583.in[0] (.names)                                            1.014    12.268
n16583.out[0] (.names)                                           0.261    12.529
n16584.in[2] (.names)                                            1.014    13.543
n16584.out[0] (.names)                                           0.261    13.804
n16585.in[1] (.names)                                            1.014    14.818
n16585.out[0] (.names)                                           0.261    15.079
n16586.in[0] (.names)                                            1.014    16.093
n16586.out[0] (.names)                                           0.261    16.354
n18110.in[0] (.names)                                            1.014    17.367
n18110.out[0] (.names)                                           0.261    17.628
n18119.in[1] (.names)                                            1.014    18.642
n18119.out[0] (.names)                                           0.261    18.903
n18121.in[0] (.names)                                            1.014    19.917
n18121.out[0] (.names)                                           0.261    20.178
n18122.in[0] (.names)                                            1.014    21.192
n18122.out[0] (.names)                                           0.261    21.453
n18135.in[0] (.names)                                            1.014    22.467
n18135.out[0] (.names)                                           0.261    22.728
n18137.in[1] (.names)                                            1.014    23.742
n18137.out[0] (.names)                                           0.261    24.003
n7077.in[1] (.names)                                             1.014    25.016
n7077.out[0] (.names)                                            0.261    25.277
n17694.in[0] (.names)                                            1.014    26.291
n17694.out[0] (.names)                                           0.261    26.552
n17695.in[1] (.names)                                            1.014    27.566
n17695.out[0] (.names)                                           0.261    27.827
n17212.in[0] (.names)                                            1.014    28.841
n17212.out[0] (.names)                                           0.261    29.102
n17699.in[0] (.names)                                            1.014    30.116
n17699.out[0] (.names)                                           0.261    30.377
n17701.in[1] (.names)                                            1.014    31.390
n17701.out[0] (.names)                                           0.261    31.651
n17703.in[0] (.names)                                            1.014    32.665
n17703.out[0] (.names)                                           0.261    32.926
n17691.in[2] (.names)                                            1.014    33.940
n17691.out[0] (.names)                                           0.261    34.201
n17622.in[1] (.names)                                            1.014    35.215
n17622.out[0] (.names)                                           0.261    35.476
n17692.in[0] (.names)                                            1.014    36.490
n17692.out[0] (.names)                                           0.261    36.751
n17697.in[3] (.names)                                            1.014    37.765
n17697.out[0] (.names)                                           0.261    38.026
n16651.in[3] (.names)                                            1.014    39.039
n16651.out[0] (.names)                                           0.261    39.300
n17781.in[1] (.names)                                            1.014    40.314
n17781.out[0] (.names)                                           0.261    40.575
n17782.in[0] (.names)                                            1.014    41.589
n17782.out[0] (.names)                                           0.261    41.850
n3309.in[0] (.names)                                             1.014    42.864
n3309.out[0] (.names)                                            0.261    43.125
n17732.in[1] (.names)                                            1.014    44.139
n17732.out[0] (.names)                                           0.261    44.400
n17734.in[2] (.names)                                            1.014    45.413
n17734.out[0] (.names)                                           0.261    45.674
n17669.in[0] (.names)                                            1.014    46.688
n17669.out[0] (.names)                                           0.261    46.949
n17735.in[1] (.names)                                            1.014    47.963
n17735.out[0] (.names)                                           0.261    48.224
n17736.in[1] (.names)                                            1.014    49.238
n17736.out[0] (.names)                                           0.261    49.499
n17737.in[0] (.names)                                            1.014    50.513
n17737.out[0] (.names)                                           0.261    50.774
n17738.in[0] (.names)                                            1.014    51.787
n17738.out[0] (.names)                                           0.261    52.048
n17798.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17798.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#End of timing report
