
*** Running vivado
    with args -log coffee_moore_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source coffee_moore_v1_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source coffee_moore_v1_0.tcl -notrace
Command: synth_design -top coffee_moore_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3581 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:01 . Memory (MB): peak = 1287.812 ; gain = 86.879 ; free physical = 65 ; free virtual = 1466
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'coffee_moore_v1_0' [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'coffee_moore_v1_0_S00_AXI' [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0_S00_AXI.v:236]
INFO: [Synth 8-226] default block is never used [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0_S00_AXI.v:383]
INFO: [Synth 8-6157] synthesizing module 'coffee_moore' [/media/sf_SharedWork/Lab2/ip_repo/edit_coffee_moore_v1_0.srcs/sources_1/imports/moore_machine/coffee_moore.v:4]
	Parameter zerocnoC bound to: 3'b000 
	Parameter fivecnoC bound to: 3'b001 
	Parameter tencnoC bound to: 3'b010 
	Parameter zerocyesC bound to: 3'b011 
	Parameter fivecyesC bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_SharedWork/Lab2/ip_repo/edit_coffee_moore_v1_0.srcs/sources_1/imports/moore_machine/coffee_moore.v:53]
INFO: [Synth 8-6155] done synthesizing module 'coffee_moore' (1#1) [/media/sf_SharedWork/Lab2/ip_repo/edit_coffee_moore_v1_0.srcs/sources_1/imports/moore_machine/coffee_moore.v:4]
INFO: [Synth 8-6155] done synthesizing module 'coffee_moore_v1_0_S00_AXI' (2#1) [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-350] instance 'coffee_moore_v1_0_S00_AXI_inst' of module 'coffee_moore_v1_0_S00_AXI' requires 26 connections, but only 21 given [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0.v:54]
WARNING: [Synth 8-3848] Net coffee in module/entity coffee_moore_v1_0 does not have driver. [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0.v:21]
WARNING: [Synth 8-3848] Net state_display in module/entity coffee_moore_v1_0 does not have driver. [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'coffee_moore_v1_0' (3#1) [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0.v:4]
WARNING: [Synth 8-3331] design coffee_moore_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design coffee_moore_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design coffee_moore_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design coffee_moore_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design coffee_moore_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design coffee_moore_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port coffee
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port state_display[2]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port state_display[1]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port state_display[0]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port reset
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port insert
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port coins[1]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port coins[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1332.438 ; gain = 131.504 ; free physical = 126 ; free virtual = 1480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin coffee_moore_v1_0_S00_AXI_inst:reset to constant 0 [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0.v:54]
WARNING: [Synth 8-3295] tying undriven pin coffee_moore_v1_0_S00_AXI_inst:insert to constant 0 [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0.v:54]
WARNING: [Synth 8-3295] tying undriven pin coffee_moore_v1_0_S00_AXI_inst:coins[1] to constant 0 [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0.v:54]
WARNING: [Synth 8-3295] tying undriven pin coffee_moore_v1_0_S00_AXI_inst:coins[0] to constant 0 [/media/sf_SharedWork/Lab2/ip_repo/coffee_moore_1.0/hdl/coffee_moore_v1_0.v:54]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1332.438 ; gain = 131.504 ; free physical = 124 ; free virtual = 1479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1332.438 ; gain = 131.504 ; free physical = 124 ; free virtual = 1479
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sf_SharedWork/Lab2/ip_repo/edit_coffee_moore_v1_0.srcs/constrs_1/imports/Lab2/constraints.xdc]
Finished Parsing XDC File [/media/sf_SharedWork/Lab2/ip_repo/edit_coffee_moore_v1_0.srcs/constrs_1/imports/Lab2/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/sf_SharedWork/Lab2/ip_repo/edit_coffee_moore_v1_0.srcs/constrs_1/imports/Lab2/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/coffee_moore_v1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/coffee_moore_v1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1656.078 ; gain = 0.000 ; free physical = 65 ; free virtual = 1214
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 115 ; free virtual = 1278
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 113 ; free virtual = 1279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 114 ; free virtual = 1281
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stateMoore_reg_reg' in module 'coffee_moore'
INFO: [Synth 8-5544] ROM "stateMoore_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateMoore_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateMoore_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stateMoore_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                zerocnoC |                            00001 |                              000
                fivecnoC |                            00010 |                              001
                 tencnoC |                            00100 |                              010
               fivecyesC |                            01000 |                              100
               zerocyesC |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateMoore_reg_reg' using encoding 'one-hot' in module 'coffee_moore'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 93 ; free virtual = 1272
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module coffee_moore 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module coffee_moore_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port coffee
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port state_display[2]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port state_display[1]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port state_display[0]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port reset
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port insert
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port coins[1]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port coins[0]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design coffee_moore_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'coffee_moore_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'coffee_moore_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coffee_moore_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'coffee_moore_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'coffee_moore_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\coffee_moore_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (coffee_moore_v1_0_S00_AXI_inst/coffee_moore_inst/coffee_output_reg) is unused and will be removed from module coffee_moore_v1_0.
WARNING: [Synth 8-3332] Sequential element (coffee_moore_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module coffee_moore_v1_0.
WARNING: [Synth 8-3332] Sequential element (coffee_moore_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module coffee_moore_v1_0.
WARNING: [Synth 8-3332] Sequential element (coffee_moore_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module coffee_moore_v1_0.
WARNING: [Synth 8-3332] Sequential element (coffee_moore_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module coffee_moore_v1_0.
WARNING: [Synth 8-3332] Sequential element (coffee_moore_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module coffee_moore_v1_0.
WARNING: [Synth 8-3332] Sequential element (coffee_moore_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module coffee_moore_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 88 ; free virtual = 1261
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 73 ; free virtual = 1143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 74 ; free virtual = 1144
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 71 ; free virtual = 1141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 74 ; free virtual = 1136
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 74 ; free virtual = 1136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 74 ; free virtual = 1136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 74 ; free virtual = 1136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 74 ; free virtual = 1136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 74 ; free virtual = 1136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     2|
|4     |LUT3  |     1|
|5     |LUT4  |    20|
|6     |LUT6  |    34|
|7     |FDRE  |   174|
|8     |FDSE  |     1|
|9     |IBUF  |    47|
|10    |OBUF  |    41|
|11    |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+---------------------------------+--------------------------+------+
|      |Instance                         |Module                    |Cells |
+------+---------------------------------+--------------------------+------+
|1     |top                              |                          |   326|
|2     |  coffee_moore_v1_0_S00_AXI_inst |coffee_moore_v1_0_S00_AXI |   233|
|3     |    coffee_moore_inst            |coffee_moore              |     6|
+------+---------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.078 ; gain = 455.145 ; free physical = 74 ; free virtual = 1136
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1656.078 ; gain = 131.504 ; free physical = 131 ; free virtual = 1194
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.086 ; gain = 455.145 ; free physical = 129 ; free virtual = 1195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1659.078 ; gain = 470.719 ; free physical = 123 ; free virtual = 1196
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/media/sf_SharedWork/Lab2/ip_repo/edit_coffee_moore_v1_0.runs/synth_1/coffee_moore_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file coffee_moore_v1_0_utilization_synth.rpt -pb coffee_moore_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1683.090 ; gain = 0.000 ; free physical = 86 ; free virtual = 1195
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 14:47:44 2024...
