<stg><name>phasegen</name>


<trans_list>

<trans id="52" from="1" to="2">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="2" to="3">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="3" to="4">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="4" to="5">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="5" to="6">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="6" to="7">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="7" to="8">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="8" to="9">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="9" to="10">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:7  %params_V_addr = getelementptr [1024 x i32]* %params_V, i32 0, i32 128

]]></Node>
<StgValue><ssdm name="params_V_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:8  %p_Val2_s = load i32* %params_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="10">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:8  %p_Val2_s = load i32* %params_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:9  %currvoice_V = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %p_Val2_s, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="currvoice_V"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:10  %params_V_addr_1 = getelementptr [1024 x i32]* %params_V, i32 0, i32 129

]]></Node>
<StgValue><ssdm name="params_V_addr_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="10">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:11  %p_Val2_1 = load i32* %params_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="17" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="10">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:11  %p_Val2_1 = load i32* %params_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:12  %currlayer_V = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %p_Val2_1, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="currlayer_V"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="23" op_0_bw="23" op_1_bw="3" op_2_bw="20">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:13  %tmp_1 = call i23 @_ssdm_op_BitConcatenate.i23.i3.i20(i3 %currvoice_V, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:14  %r_V = add i23 %tmp_1, 1048576

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="23">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:15  %tmp_3_cast = zext i23 %r_V to i32

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:16  store i32 %tmp_3_cast, i32* %params_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="23" op_1_bw="3" op_2_bw="20">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:17  %tmp_5 = call i23 @_ssdm_op_BitConcatenate.i23.i3.i20(i3 %currlayer_V, i20 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:18  %r_V_1 = add i23 %tmp_5, 1048576

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="23">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:19  %tmp_7_cast = zext i23 %r_V_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:20  store i32 %tmp_7_cast, i32* %params_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="27" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="3" op_3_bw="3">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:23  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i1.i3.i3(i1 true, i3 %currlayer_V, i3 %currvoice_V)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="7">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:24  %tmp_cast = zext i7 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="29" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:25  %params_V_addr_2 = getelementptr [1024 x i32]* %params_V, i32 0, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="params_V_addr_2"/></StgValue>
</operation>

<operation id="30" st_id="6" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:26  %p_Val2_2 = load i32* %params_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="31" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:21  %tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %currlayer_V, i3 %currvoice_V)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="6">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:22  %idx = zext i6 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="10">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:26  %p_Val2_2 = load i32* %params_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:27  %params_V_addr_3 = getelementptr [1024 x i32]* %params_V, i32 0, i32 %idx

]]></Node>
<StgValue><ssdm name="params_V_addr_3"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="10">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:28  %p_Val2_3 = load i32* %params_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="36" st_id="8" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="10">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:28  %p_Val2_3 = load i32* %params_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="37" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:29  %p_Val2_4 = add i32 %p_Val2_2, %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:31  %tmp_phase_V = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %p_Val2_4, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_phase_V"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="3">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:32  %tmp_voice_V = zext i3 %currvoice_V to i4

]]></Node>
<StgValue><ssdm name="tmp_voice_V"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="3" op_3_bw="4" op_4_bw="24">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:33  %tmp11 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i3.i4.i24(i1 false, i3 %currlayer_V, i4 %tmp_voice_V, i24 %tmp_phase_V)

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:34  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %outval_V, i32 %tmp11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="42" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outval_V), !map !68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %params_V), !map !78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:2  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @phasegen_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:3  call void (...)* @_ssdm_op_SpecMemCore([1024 x i32]* %params_V, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:4  call void (...)* @_ssdm_op_SpecInterface([1024 x i32]* %params_V, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:6  call void (...)* @_ssdm_op_SpecInterface(i32* %outval_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="10" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:30  store i32 %p_Val2_4, i32* %params_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:34  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %outval_V, i32 %tmp11)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
_ZN7ap_uintILi3EEC1ILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK9ap_ufixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit:35  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
