-- generated by newgenasym Tue Apr 23 17:28:28 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \tep 75-2412wi\ is
    port (    
	\+sen\:    INOUT  STD_LOGIC;    
	\+vin\:    INOUT  STD_LOGIC;    
	\+vout\:   INOUT  STD_LOGIC;    
	\-sen\:    INOUT  STD_LOGIC;    
	\-vin\:    INOUT  STD_LOGIC;    
	\-vout\:   INOUT  STD_LOGIC;    
	\case\:    INOUT  STD_LOGIC;    
	\on/off\:  INOUT  STD_LOGIC;    
	TRIM:      INOUT  STD_LOGIC);
end \tep 75-2412wi\;
