Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/NOBACKUP/Altera/P4/verilog/ --output-directory=C:/NOBACKUP/Altera/P4/verilog/Video_System/ --report-file=bsf:C:/NOBACKUP/Altera/P4/verilog/Video_System.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/NOBACKUP/Altera/P4/verilog/Video_System.qsys
Progress: Loading verilog/Video_System.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding Onchip_Memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module Onchip_Memory
Progress: Adding Char_Buffer_with_DMA [altera_up_avalon_video_character_buffer_with_dma 13.0]
Progress: Parameterizing module Char_Buffer_with_DMA
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding Pixel_Buffer [altera_up_avalon_sram 13.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding Pixel_Buffer_DMA [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module Pixel_Buffer_DMA
Progress: Adding Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Pixel_RGB_Resampler
Progress: Adding Pixel_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Pixel_Scaler
Progress: Adding Alpha_Blender [altera_up_avalon_video_alpha_blender 13.0]
Progress: Parameterizing module Alpha_Blender
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding Clock_Signals [altera_up_clocks 13.0]
Progress: Parameterizing module Clock_Signals
Progress: Adding ps2_0 [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module ps2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Video_System.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Warning: Video_System.Dual_Clock_FIFO.avalon_dc_buffer_sink: Dual_Clock_FIFO.avalon_dc_buffer_sink must be connected to an Avalon-ST source
Warning: Video_System.Dual_Clock_FIFO.avalon_dc_buffer_source: Dual_Clock_FIFO.avalon_dc_buffer_source must be connected to an Avalon-ST sink
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/NOBACKUP/Altera/P4/verilog/ --output-directory=C:/NOBACKUP/Altera/P4/verilog/Video_System/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/NOBACKUP/Altera/P4/verilog/Video_System.sopcinfo --report-file=html:C:/NOBACKUP/Altera/P4/verilog/Video_System.html --report-file=qip:C:/NOBACKUP/Altera/P4/verilog/Video_System/synthesis/Video_System.qip --report-file=cmp:C:/NOBACKUP/Altera/P4/verilog/Video_System.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/NOBACKUP/Altera/P4/verilog/Video_System.qsys --language=VERILOG
Progress: Loading verilog/Video_System.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding Onchip_Memory [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module Onchip_Memory
Progress: Adding Char_Buffer_with_DMA [altera_up_avalon_video_character_buffer_with_dma 13.0]
Progress: Parameterizing module Char_Buffer_with_DMA
Progress: Adding Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module Dual_Clock_FIFO
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding Pixel_Buffer [altera_up_avalon_sram 13.0]
Progress: Parameterizing module Pixel_Buffer
Progress: Adding Pixel_Buffer_DMA [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module Pixel_Buffer_DMA
Progress: Adding Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Pixel_RGB_Resampler
Progress: Adding Pixel_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Pixel_Scaler
Progress: Adding Alpha_Blender [altera_up_avalon_video_alpha_blender 13.0]
Progress: Parameterizing module Alpha_Blender
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding Clock_Signals [altera_up_clocks 13.0]
Progress: Parameterizing module Clock_Signals
Progress: Adding ps2_0 [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module ps2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Video_System.CPU: CPUID control register value is 0. Please manually assign CPUID if creating multiple Nios II system
Warning: Video_System.Dual_Clock_FIFO.avalon_dc_buffer_sink: Dual_Clock_FIFO.avalon_dc_buffer_sink must be connected to an Avalon-ST source
Warning: Video_System.Dual_Clock_FIFO.avalon_dc_buffer_source: Dual_Clock_FIFO.avalon_dc_buffer_source must be connected to an Avalon-ST sink
Info: Video_System: Generating Video_System "Video_System" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 27 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 49 connections
Info: merlin_domain_transform: After transform: 24 modules, 115 connections
Info: merlin_router_transform: After transform: 30 modules, 137 connections
Info: reset_adaptation_transform: After transform: 34 modules, 125 connections
Info: merlin_network_to_switch_transform: After transform: 45 modules, 149 connections
Info: merlin_mm_transform: After transform: 45 modules, 149 connections
Info: merlin_interrupt_mapper_transform: After transform: 46 modules, 152 connections
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: Video_System: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: Onchip_Memory: Starting RTL generation for module 'Video_System_Onchip_Memory'
Info: Onchip_Memory:   Generation command is [exec C:/nobackup/altera/quartus/bin/perl/bin/perl.exe -I C:/nobackup/altera/quartus/common/ip/altera/common/perl/5.8.3 -I C:/nobackup/altera/quartus/sopc_builder/bin/europa -I C:/nobackup/altera/quartus/sopc_builder/bin/perl_lib -I C:/nobackup/altera/quartus/sopc_builder/bin -I C:/nobackup/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/nobackup/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/nobackup/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Video_System_Onchip_Memory --dir=C:/Users/davargas/AppData/Local/Temp/alt6402_6679442462013823925.dir/0376_Onchip_Memory_gen/ --quartus_dir=C:/nobackup/altera/quartus --verilog --config=C:/Users/davargas/AppData/Local/Temp/alt6402_6679442462013823925.dir/0376_Onchip_Memory_gen//Video_System_Onchip_Memory_component_configuration.pl  --do_build_sim=0  ]
Info: Onchip_Memory: Done RTL generation for module 'Video_System_Onchip_Memory'
Info: Onchip_Memory: "Video_System" instantiated altera_avalon_onchip_memory2 "Onchip_Memory"
Info: Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info: Dual_Clock_FIFO: "Video_System" instantiated altera_up_avalon_video_dual_clock_buffer "Dual_Clock_FIFO"
Info: CPU: Starting RTL generation for module 'Video_System_CPU'
Info: CPU:   Generation command is [exec C:/nobackup/altera/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/nobackup/altera/quartus/common/ip/altera/common/perl/5.8.3 -I C:/nobackup/altera/quartus/sopc_builder/bin/europa -I C:/nobackup/altera/quartus/sopc_builder/bin/perl_lib -I C:/nobackup/altera/quartus/sopc_builder/bin -I C:/nobackup/altera/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/nobackup/altera/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/nobackup/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/nobackup/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/nobackup/altera/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Video_System_CPU --dir=C:/Users/davargas/AppData/Local/Temp/alt6402_6679442462013823925.dir/0378_CPU_gen/ --quartus_dir=C:/nobackup/altera/quartus --verilog --config=C:/Users/davargas/AppData/Local/Temp/alt6402_6679442462013823925.dir/0378_CPU_gen//Video_System_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2014.11.28 16:54:42 (*) Starting Nios II generation
Info: CPU: # 2014.11.28 16:54:42 (*)   Checking for plaintext license.
Info: CPU: # 2014.11.28 16:54:43 (*)   Couldn't query license setup in Quartus directory C:/nobackup/altera/quartus
Info: CPU: # 2014.11.28 16:54:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2014.11.28 16:54:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2014.11.28 16:54:43 (*)   Plaintext license not found.
Info: CPU: # 2014.11.28 16:54:43 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2014.11.28 16:54:43 (*)   Elaborating CPU configuration settings
Info: CPU: # 2014.11.28 16:54:43 (*)   Creating all objects for CPU
Info: CPU: # 2014.11.28 16:54:46 (*)   Generating RTL from CPU objects
Info: CPU: # 2014.11.28 16:54:46 (*)   Creating plain-text RTL
Info: CPU: # 2014.11.28 16:54:50 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'Video_System_CPU'
Info: CPU: "Video_System" instantiated altera_nios2_qsys "CPU"
Info: Clock_Signals: Starting Generation of Required Clocks for DE-Series Boards
Info: Clock_Signals: "Video_System" instantiated altera_up_clocks "Clock_Signals"
Info: ps2_0: Starting Generation of PS2 Controller
Info: ps2_0: "Video_System" instantiated altera_up_avalon_ps2 "ps2_0"
Info: jtag_uart_0: Starting RTL generation for module 'Video_System_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/nobackup/altera/quartus/bin/perl/bin/perl.exe -I C:/nobackup/altera/quartus/common/ip/altera/common/perl/5.8.3 -I C:/nobackup/altera/quartus/sopc_builder/bin/europa -I C:/nobackup/altera/quartus/sopc_builder/bin/perl_lib -I C:/nobackup/altera/quartus/sopc_builder/bin -I C:/nobackup/altera/quartus/../ip/altera/sopc_builder_ip/common -I C:/nobackup/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/nobackup/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Video_System_jtag_uart_0 --dir=C:/Users/davargas/AppData/Local/Temp/alt6402_6679442462013823925.dir/0381_jtag_uart_0_gen/ --quartus_dir=C:/nobackup/altera/quartus --verilog --config=C:/Users/davargas/AppData/Local/Temp/alt6402_6679442462013823925.dir/0381_jtag_uart_0_gen//Video_System_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Video_System_jtag_uart_0'
Info: jtag_uart_0: "Video_System" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: CPU_instruction_master_translator: "Video_System" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "Video_System" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "Video_System" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Video_System" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Video_System" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "Video_System" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "Video_System" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "Video_System" instantiated altera_merlin_router "id_router"
Info: id_router_002: "Video_System" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "Video_System" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "Video_System" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "Video_System" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "Video_System" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "Video_System" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "Video_System" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/NOBACKUP/Altera/P4/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "Video_System" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/NOBACKUP/Altera/P4/verilog/Video_System/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "Video_System" instantiated altera_irq_mapper "irq_mapper"
Info: Video_System: Done Video_System" with 24 modules, 71 files, 1236821 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
