INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/Documents/256735/Project/Project.srcs/sim_1/new/pwm_channel_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwm_channel_tb'
