

================================================================
== Vitis HLS Report for 'layernorm_accumulate'
================================================================
* Date:           Wed Jul 31 16:59:12 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       34|       35|  0.340 us|  0.350 us|   24|   24|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln70_for_block_dim  |       34|       34|        12|          1|          1|    24|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%br_ln70 = br void %rewind_header" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 15 'br' 'br_ln70' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.body5.split.i, i1 1, void %layernorm_accumulate.exit"   --->   Operation 16 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%dim_block48 = phi i5 0, void %entry, i5 %dim_block, void %for.body5.split.i, i5 0, void %layernorm_accumulate.exit"   --->   Operation 17 'phi' 'dim_block48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 18 'read' 'x_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%patch_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patch" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 19 'read' 'patch_read' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %patch_read, i10 0" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i18 %shl_ln" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 21 'zext' 'zext_ln138' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln138_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %patch_read, i8 0" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 22 'bitconcatenate' 'shl_ln138_1' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln138_2 = zext i16 %shl_ln138_1" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 23 'zext' 'zext_ln138_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%sub_ln138 = sub i19 %zext_ln138, i19 %zext_ln138_2" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 24 'sub' 'sub_ln138' <Predicate = (do_init)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i19 %sub_ln138" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 25 'sext' 'sext_ln138' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.08ns)   --->   "%add_ln138 = add i64 %sext_ln138, i64 %x_read" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 26 'add' 'add_ln138' <Predicate = (do_init)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln138, i32 5, i32 63" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%dim_block = add i5 %dim_block48, i5 1" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 28 'add' 'dim_block' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.75ns)   --->   "%icmp_ln70 = icmp_eq  i5 %dim_block48, i5 23" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 29 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %rewind_header, void %layernorm_accumulate.exit" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 30 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln138 = br void %rewind_header" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 31 'br' 'br_ln138' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i59 %trunc_ln" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 32 'sext' 'sext_ln70' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%inout2_addr = getelementptr i256 %inout2, i64 %sext_ln70" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 33 'getelementptr' 'inout2_addr' <Predicate = (do_init)> <Delay = 0.00>
ST_3 : Operation 34 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 34 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 35 [1/1] (0.42ns)   --->   "%br_ln70 = br void %for.body5.split.i" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 35 'br' 'br_ln70' <Predicate = (do_init)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%inout2_addr_rewind_idx = phi i64 0, void %entry, i64 %inout2_addr_phi_idx, void %for.body5.split.i, i64 0, void %layernorm_accumulate.exit" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 36 'phi' 'inout2_addr_rewind_idx' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.42ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body5.split.i, void %rewind_init"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 38 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 38 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%inout2_addr_phi_idx = phi i64 %sext_ln70, void %rewind_init, i64 %inout2_addr_rewind_idx, void %rewind_header" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 39 'phi' 'inout2_addr_phi_idx' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 40 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 40 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 41 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 41 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 42 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 42 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 43 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 43 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 44 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %inout2_addr, i32 24" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 44 'readreq' 'empty' <Predicate = (do_init)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%inout2_addr_1 = getelementptr i256 %inout2, i64 %inout2_addr_phi_idx" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 45 'getelementptr' 'inout2_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (7.30ns)   --->   "%inout2_addr_1_read = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %inout2_addr_1" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 46 'read' 'inout2_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%x_dim_V = trunc i256 %inout2_addr_1_read" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 47 'trunc' 'x_dim_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%x_dim_V_61 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 192, i32 223" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 48 'partselect' 'x_dim_V_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%x_dim_V_62 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 224, i32 255" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 49 'partselect' 'x_dim_V_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%x_dim_V_56 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 32, i32 63" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 50 'partselect' 'x_dim_V_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%x_dim_V_57 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 64, i32 95" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 51 'partselect' 'x_dim_V_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%x_dim_V_58 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 96, i32 127" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 52 'partselect' 'x_dim_V_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%x_dim_V_59 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 128, i32 159" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 53 'partselect' 'x_dim_V_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%x_dim_V_60 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %inout2_addr_1_read, i32 160, i32 191" [Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 54 'partselect' 'x_dim_V_60' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.84>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %x_dim_V"   --->   Operation 55 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1270_25 = sext i32 %x_dim_V"   --->   Operation 56 'sext' 'sext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (3.42ns)   --->   "%r_V_520 = mul i48 %sext_ln1270_25, i48 21845"   --->   Operation 57 'mul' 'r_V_520' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%x_dim_mean_term = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_520, i32 22, i32 47"   --->   Operation 58 'partselect' 'x_dim_mean_term' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i26 %x_dim_mean_term" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 59 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i26 %x_dim_mean_term"   --->   Operation 60 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (3.42ns)   --->   "%r_V_521 = mul i54 %sext_ln1270, i54 %sext_ln1273"   --->   Operation 61 'mul' 'r_V_521' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_521, i32 22, i32 53"   --->   Operation 62 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1270_26 = sext i32 %x_dim_V_56"   --->   Operation 63 'sext' 'sext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1270_27 = sext i32 %x_dim_V_56"   --->   Operation 64 'sext' 'sext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (3.42ns)   --->   "%r_V_523 = mul i48 %sext_ln1270_27, i48 21845"   --->   Operation 65 'mul' 'r_V_523' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%x_dim_mean_term_1 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_523, i32 22, i32 47"   --->   Operation 66 'partselect' 'x_dim_mean_term_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i26 %x_dim_mean_term_1" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 67 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1273_128 = sext i26 %x_dim_mean_term_1"   --->   Operation 68 'sext' 'sext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (3.42ns)   --->   "%r_V_524 = mul i54 %sext_ln1270_26, i54 %sext_ln1273_128"   --->   Operation 69 'mul' 'r_V_524' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1270_28 = sext i32 %x_dim_V_57"   --->   Operation 70 'sext' 'sext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1270_29 = sext i32 %x_dim_V_57"   --->   Operation 71 'sext' 'sext_ln1270_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (3.42ns)   --->   "%r_V_526 = mul i48 %sext_ln1270_29, i48 21845"   --->   Operation 72 'mul' 'r_V_526' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%x_dim_mean_term_2 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_526, i32 22, i32 47"   --->   Operation 73 'partselect' 'x_dim_mean_term_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln80_2 = sext i26 %x_dim_mean_term_2" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 74 'sext' 'sext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1273_129 = sext i26 %x_dim_mean_term_2"   --->   Operation 75 'sext' 'sext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (3.42ns)   --->   "%r_V_527 = mul i54 %sext_ln1270_28, i54 %sext_ln1273_129"   --->   Operation 76 'mul' 'r_V_527' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1270_31 = sext i32 %x_dim_V_58"   --->   Operation 77 'sext' 'sext_ln1270_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (3.42ns)   --->   "%r_V_529 = mul i48 %sext_ln1270_31, i48 21845"   --->   Operation 78 'mul' 'r_V_529' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%x_dim_mean_term_3 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_529, i32 22, i32 47"   --->   Operation 79 'partselect' 'x_dim_mean_term_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln80_3 = sext i26 %x_dim_mean_term_3" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 80 'sext' 'sext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1270_33 = sext i32 %x_dim_V_59"   --->   Operation 81 'sext' 'sext_ln1270_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (3.42ns)   --->   "%r_V_532 = mul i48 %sext_ln1270_33, i48 21845"   --->   Operation 82 'mul' 'r_V_532' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%x_dim_mean_term_4 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_532, i32 22, i32 47"   --->   Operation 83 'partselect' 'x_dim_mean_term_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1270_35 = sext i32 %x_dim_V_60"   --->   Operation 84 'sext' 'sext_ln1270_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (3.42ns)   --->   "%r_V_535 = mul i48 %sext_ln1270_35, i48 21845"   --->   Operation 85 'mul' 'r_V_535' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%x_dim_mean_term_5 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_535, i32 22, i32 47"   --->   Operation 86 'partselect' 'x_dim_mean_term_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.95ns)   --->   "%add_ln813 = add i27 %sext_ln80, i27 %sext_ln80_1"   --->   Operation 87 'add' 'add_ln813' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i27 %add_ln813"   --->   Operation 88 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.95ns)   --->   "%add_ln813_38 = add i27 %sext_ln80_2, i27 %sext_ln80_3"   --->   Operation 89 'add' 'add_ln813_38' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i27 %add_ln813_38"   --->   Operation 90 'sext' 'sext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.96ns)   --->   "%add_ln813_39 = add i28 %sext_ln813_35, i28 %sext_ln813"   --->   Operation 91 'add' 'add_ln813_39' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.71>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp, i22 0"   --->   Operation 92 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (1.09ns)   --->   "%ret_V = add i54 %lhs_V, i54 %r_V_524"   --->   Operation 93 'add' 'ret_V' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53"   --->   Operation 94 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_s, i22 0"   --->   Operation 95 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (1.09ns)   --->   "%ret_V_240 = add i54 %lhs_V_1, i54 %r_V_527"   --->   Operation 96 'add' 'ret_V_240' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_475 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_240, i32 22, i32 53"   --->   Operation 97 'partselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_475, i22 0"   --->   Operation 98 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1270_30 = sext i32 %x_dim_V_58"   --->   Operation 99 'sext' 'sext_ln1270_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1273_130 = sext i26 %x_dim_mean_term_3"   --->   Operation 100 'sext' 'sext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (3.42ns)   --->   "%r_V_530 = mul i54 %sext_ln1270_30, i54 %sext_ln1273_130"   --->   Operation 101 'mul' 'r_V_530' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (1.09ns)   --->   "%ret_V_241 = add i54 %lhs_V_2, i54 %r_V_530"   --->   Operation 102 'add' 'ret_V_241' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_476 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_241, i32 22, i32 53"   --->   Operation 103 'partselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_V_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_476, i22 0"   --->   Operation 104 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1270_32 = sext i32 %x_dim_V_59"   --->   Operation 105 'sext' 'sext_ln1270_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln80_4 = sext i26 %x_dim_mean_term_4" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 106 'sext' 'sext_ln80_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i26 %x_dim_mean_term_4"   --->   Operation 107 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (3.42ns)   --->   "%r_V_533 = mul i54 %sext_ln1270_32, i54 %sext_ln1273_131"   --->   Operation 108 'mul' 'r_V_533' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (1.09ns)   --->   "%ret_V_242 = add i54 %lhs_V_3, i54 %r_V_533"   --->   Operation 109 'add' 'ret_V_242' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_242, i32 22, i32 53"   --->   Operation 110 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_477, i22 0"   --->   Operation 111 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1270_34 = sext i32 %x_dim_V_60"   --->   Operation 112 'sext' 'sext_ln1270_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln80_5 = sext i26 %x_dim_mean_term_5" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 113 'sext' 'sext_ln80_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i26 %x_dim_mean_term_5"   --->   Operation 114 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (3.42ns)   --->   "%r_V_536 = mul i54 %sext_ln1270_34, i54 %sext_ln1273_132"   --->   Operation 115 'mul' 'r_V_536' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (1.09ns)   --->   "%ret_V_243 = add i54 %lhs_V_4, i54 %r_V_536"   --->   Operation 116 'add' 'ret_V_243' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_243, i32 22, i32 53"   --->   Operation 117 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1270_37 = sext i32 %x_dim_V_61"   --->   Operation 118 'sext' 'sext_ln1270_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (3.42ns)   --->   "%r_V_538 = mul i48 %sext_ln1270_37, i48 21845"   --->   Operation 119 'mul' 'r_V_538' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%x_dim_mean_term_6 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_538, i32 22, i32 47"   --->   Operation 120 'partselect' 'x_dim_mean_term_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln80_6 = sext i26 %x_dim_mean_term_6" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 121 'sext' 'sext_ln80_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1270_39 = sext i32 %x_dim_V_62"   --->   Operation 122 'sext' 'sext_ln1270_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (3.42ns)   --->   "%r_V_541 = mul i48 %sext_ln1270_39, i48 21845"   --->   Operation 123 'mul' 'r_V_541' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%x_dim_mean_term_7 = partselect i26 @_ssdm_op_PartSelect.i26.i48.i32.i32, i48 %r_V_541, i32 22, i32 47"   --->   Operation 124 'partselect' 'x_dim_mean_term_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln80_7 = sext i26 %x_dim_mean_term_7" [Deit_cpp/src/layernorm.cpp:80->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 125 'sext' 'sext_ln80_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i28 %add_ln813_39"   --->   Operation 126 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.95ns)   --->   "%add_ln813_40 = add i27 %sext_ln80_4, i27 %sext_ln80_5"   --->   Operation 127 'add' 'add_ln813_40' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i27 %add_ln813_40"   --->   Operation 128 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.95ns)   --->   "%add_ln813_41 = add i27 %sext_ln80_6, i27 %sext_ln80_7"   --->   Operation 129 'add' 'add_ln813_41' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i27 %add_ln813_41"   --->   Operation 130 'sext' 'sext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.96ns)   --->   "%add_ln813_42 = add i28 %sext_ln813_38, i28 %sext_ln813_37"   --->   Operation 131 'add' 'add_ln813_42' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i28 %add_ln813_42"   --->   Operation 132 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.97ns)   --->   "%add_ln813_43 = add i29 %sext_ln813_39, i29 %sext_ln813_36"   --->   Operation 133 'add' 'add_ln813_43' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.63>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%mean_V_write_assign51 = phi i32 0, void %entry, i32 %add_ln813_44, void %for.body5.split.i, i32 0, void %layernorm_accumulate.exit"   --->   Operation 134 'phi' 'mean_V_write_assign51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%mean_sq_V_write_assign49 = phi i32 0, void %entry, i32 %add_ln813_45, void %for.body5.split.i, i32 0, void %layernorm_accumulate.exit"   --->   Operation 135 'phi' 'mean_sq_V_write_assign49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %dim_block48" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 137 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/layernorm.cpp:72->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 138 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 139 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%lhs_V_5 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_478, i22 0"   --->   Operation 140 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1270_36 = sext i32 %x_dim_V_61"   --->   Operation 141 'sext' 'sext_ln1270_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i26 %x_dim_mean_term_6"   --->   Operation 142 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (3.42ns)   --->   "%r_V_539 = mul i54 %sext_ln1270_36, i54 %sext_ln1273_133"   --->   Operation 143 'mul' 'r_V_539' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (1.09ns)   --->   "%ret_V_244 = add i54 %lhs_V_5, i54 %r_V_539"   --->   Operation 144 'add' 'ret_V_244' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_479 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_244, i32 22, i32 53"   --->   Operation 145 'partselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%lhs_V_6 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_479, i22 0"   --->   Operation 146 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln1270_38 = sext i32 %x_dim_V_62"   --->   Operation 147 'sext' 'sext_ln1270_38' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i26 %x_dim_mean_term_7"   --->   Operation 148 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (3.42ns)   --->   "%r_V_542 = mul i54 %sext_ln1270_38, i54 %sext_ln1273_134"   --->   Operation 149 'mul' 'r_V_542' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (1.09ns)   --->   "%ret_V_245 = add i54 %lhs_V_6, i54 %r_V_542"   --->   Operation 150 'add' 'ret_V_245' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_245, i32 22, i32 53"   --->   Operation 151 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V1_addr = getelementptr i32 %x_patch_data_M_elems_V1, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 152 'getelementptr' 'x_patch_data_M_elems_V1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V, i5 %x_patch_data_M_elems_V1_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 153 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_12_addr = getelementptr i32 %x_patch_data_M_elems_V_12, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 154 'getelementptr' 'x_patch_data_M_elems_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_56, i5 %x_patch_data_M_elems_V_12_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 155 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_23_addr = getelementptr i32 %x_patch_data_M_elems_V_23, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 156 'getelementptr' 'x_patch_data_M_elems_V_23_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_57, i5 %x_patch_data_M_elems_V_23_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 157 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_34_addr = getelementptr i32 %x_patch_data_M_elems_V_34, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 158 'getelementptr' 'x_patch_data_M_elems_V_34_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_58, i5 %x_patch_data_M_elems_V_34_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 159 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_45_addr = getelementptr i32 %x_patch_data_M_elems_V_45, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 160 'getelementptr' 'x_patch_data_M_elems_V_45_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_59, i5 %x_patch_data_M_elems_V_45_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 161 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_56_addr = getelementptr i32 %x_patch_data_M_elems_V_56, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 162 'getelementptr' 'x_patch_data_M_elems_V_56_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_60, i5 %x_patch_data_M_elems_V_56_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 163 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_67_addr = getelementptr i32 %x_patch_data_M_elems_V_67, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 164 'getelementptr' 'x_patch_data_M_elems_V_67_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 165 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_61, i5 %x_patch_data_M_elems_V_67_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 165 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%x_patch_data_M_elems_V_78_addr = getelementptr i32 %x_patch_data_M_elems_V_78, i64 0, i64 %zext_ln70" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 166 'getelementptr' 'x_patch_data_M_elems_V_78_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 167 [1/1] (0.67ns)   --->   "%store_ln84 = store i32 %x_dim_V_62, i5 %x_patch_data_M_elems_V_78_addr" [Deit_cpp/src/layernorm.cpp:84->Deit_cpp/src/layernorm.cpp:138]   --->   Operation 167 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i29 %add_ln813_43"   --->   Operation 168 'sext' 'sext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (1.01ns)   --->   "%add_ln813_44 = add i32 %mean_V_write_assign51, i32 %sext_ln813_40"   --->   Operation 169 'add' 'add_ln813_44' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (1.01ns)   --->   "%add_ln813_45 = add i32 %trunc_ln1, i32 %mean_sq_V_write_assign49"   --->   Operation 170 'add' 'add_ln813_45' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %add_ln813_44" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 171 'insertvalue' 'mrv' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %add_ln813_45" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 172 'insertvalue' 'mrv_1' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%return_ln138 = return void @_ssdm_op_Return, i64 %mrv_1" [Deit_cpp/src/layernorm.cpp:138]   --->   Operation 173 'return' 'return_ln138' <Predicate = (icmp_ln70)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [15]  (0.427 ns)

 <State 2>: 1.96ns
The critical path consists of the following:
	wire read operation ('patch_read', Deit_cpp/src/layernorm.cpp:138) on port 'patch' (Deit_cpp/src/layernorm.cpp:138) [23]  (0 ns)
	'sub' operation ('sub_ln138', Deit_cpp/src/layernorm.cpp:138) [28]  (0.873 ns)
	'add' operation ('add_ln138', Deit_cpp/src/layernorm.cpp:138) [30]  (1.08 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('inout2_addr', Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) [33]  (0 ns)
	bus request operation ('empty', Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) on port 'inout2' (Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) [34]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) on port 'inout2' (Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) [34]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) on port 'inout2' (Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) [34]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) on port 'inout2' (Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) [34]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) on port 'inout2' (Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) [34]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) on port 'inout2' (Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) [34]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) on port 'inout2' (Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) [34]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('inout2_addr_1', Deit_cpp/src/layernorm.cpp:70->Deit_cpp/src/layernorm.cpp:138) [38]  (0 ns)
	bus read operation ('inout2_addr_1_read', Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138) on port 'inout2' (Deit_cpp/src/layernorm.cpp:73->Deit_cpp/src/layernorm.cpp:138) [43]  (7.3 ns)

 <State 11>: 6.84ns
The critical path consists of the following:
	'mul' operation ('r.V') [54]  (3.42 ns)
	'mul' operation ('r.V') [58]  (3.42 ns)

 <State 12>: 6.72ns
The critical path consists of the following:
	'mul' operation ('r.V') [87]  (3.42 ns)
	'add' operation ('ret.V') [88]  (1.1 ns)
	'add' operation ('ret.V') [98]  (1.1 ns)
	'add' operation ('ret.V') [108]  (1.1 ns)

 <State 13>: 6.63ns
The critical path consists of the following:
	'mul' operation ('r.V') [117]  (3.42 ns)
	'add' operation ('ret.V') [118]  (1.1 ns)
	'add' operation ('ret.V') [128]  (1.1 ns)
	'add' operation ('mean_sq.V') [161]  (1.02 ns)
	'insertvalue' operation ('mrv_1', Deit_cpp/src/layernorm.cpp:138) [167]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
