# Johnson Counter - 4-bit Verilog Implementation  
# Ø´Ù…Ø§Ø±Ù†Ø¯Ù‡ Ø¬Ø§Ù†Ø³ÙˆÙ† - Ù¾ÛŒØ§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ 4 Ø¨ÛŒØªÛŒ Ø¯Ø± Verilog

## ğŸŒ Content | ÙÙ‡Ø±Ø³Øª Ù…Ø·Ø§Ù„Ø¨
- [English Version](#-english-version)
- [Ù†Ø³Ø®Ù‡ ÙØ§Ø±Ø³ÛŒ](#-Ù†Ø³Ø®Ù‡-ÙØ§Ø±Ø³ÛŒ)

---

## ğŸ‡¬ğŸ‡§ English Version

### Johnson Counter - 4-bit Verilog Implementation

This project implements a 4-bit Johnson Counter using Verilog HDL, simulated and tested with Xilinx ISE.

### ğŸ“Œ Table of Contents
- [About Johnson Counter](#about-johnson-counter)
- [Verilog Advantages](#verilog-advantages)
- [Running with Xilinx ISE](#running-with-xilinx-ise)
- [Cloning the Repository](#cloning-the-repository)

### ğŸ”„ About Johnson Counter
A Johnson Counter (or Twisted Ring Counter) is a modified ring counter where the inverted output of the last flip-flop is fed back to the input of the first flip-flop. This counter uses **n flip-flops** to produce **2n distinct states**.

Project features:
- Implemented in **Verilog HDL**
- Tested with **Xilinx ISE**
- FPGA synthesizable

### ğŸ’¡ Verilog Advantages
- **High-level** hardware description language
- Supports **modular** and hierarchical design
- Ideal for **FPGA and ASIC** implementation
- Easy simulation and verification

### ğŸ›  Running with Xilinx ISE
1. Install **Xilinx ISE** software
2. Clone this repository (see instructions below)
3. Open the project file (`.xise`) in Xilinx ISE
4. Run the testbench for simulation
5. Generate Bitstream for FPGA programming

### ğŸ“¥ Cloning the Repository
To get this project on your system, run:

```bash
git clone https://github.com/your-username/your-repository.git
