// Seed: 4257525141
module module_0 (
    output tri id_0,
    input wor id_1,
    output uwire id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input wand id_6,
    input supply0 id_7
    , id_11,
    output wor id_8,
    output uwire id_9
);
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input uwire id_5,
    input wor id_6,
    input wire id_7,
    output tri1 id_8,
    input supply0 id_9,
    input wand id_10,
    output uwire id_11,
    input tri1 id_12
);
  wire id_14;
  module_0(
      id_8, id_10, id_11, id_11, id_5, id_9, id_6, id_5, id_11, id_11
  );
endmodule
