Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.129 sec.
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.246 sec.
INFO-FLOW: Workspace C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls opened at Tue Apr 08 14:31:14 +0200 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.281 sec.
Execute   apply_ini C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit.hpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit.hpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(7)
Execute     add_files C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit.hpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit_lib.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit_lib.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(8)
Execute     add_files C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit_lib.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_lib.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=posit_fft_test.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=posit_fft_test.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(12)
Execute     add_files -tb C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_fft_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_fft_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=pFFT' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.top=pFFT' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(10)
Execute     set_top pFFT 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xazu7ev-fbvb900-1-i' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xazu7ev-fbvb900-1-i' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(1)
Execute     set_part xazu7ev-fbvb900-1-i 
Execute       create_platform xazu7ev-fbvb900-1-i -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xazu7ev-fbvb900-1-i'
Command       create_platform done; 2.166 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.145 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.39 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(11)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(9)
Execute     config_csim -code_analyzer=0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.476 sec.
Execute   apply_ini C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.99 seconds; current allocated memory: 162.480 MB.
Execute       set_directive_top pFFT -name=pFFT 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'posit_lib.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling posit_lib.cpp as C++
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang posit_lib.cpp -foptimization-record-file=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xazu7ev-fbvb900-1-i > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.cpp.clang.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xazu7ev-fbvb900-1-i > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/clang.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (posit_lib.cpp:734:34)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 6.65 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 7.535 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 7.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 12.932 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xazu7ev-fbvb900-1-i > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'size' (./posit.hpp:132:23)
WARNING: [HLS 207-5292] unused parameter 'size' (./posit.hpp:144:23)
WARNING: [HLS 207-5292] unused parameter 'size' (./posit.hpp:156:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 48.961 seconds; current allocated memory: 169.703 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/posit_lib.g.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.121 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 4.169 sec.
Execute       run_link_or_opt -opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pFFT -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pFFT -reflow-float-conversion -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.806 sec.
Execute       run_link_or_opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.393 sec.
Execute       run_link_or_opt -opt -out C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pFFT 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.46 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pFFT -mllvm -hls-db-dir -mllvm C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xazu7ev-fbvb900-1-i 2> C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id WARNING @200-1995@%s%s%s 155,738 Compile/Link C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 155,738 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,480 Unroll/Inline (step 1) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,480 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,127 Unroll/Inline (step 2) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,127 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,233 Unroll/Inline (step 3) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,233 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,937 Unroll/Inline (step 4) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,937 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,248 Array/Struct (step 1) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,248 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,248 Array/Struct (step 2) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,248 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,335 Array/Struct (step 3) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,335 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,295 Array/Struct (step 4) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,295 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,326 Array/Struct (step 5) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,326 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,718 Performance (step 1) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,718 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,484 Performance (step 2) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,484 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,484 Performance (step 3) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,484 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,484 Performance (step 4) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,484 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,466 HW Transforms (step 1) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,466 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,061 HW Transforms (step 2) C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,061 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'result' (posit_lib.cpp:1363:0)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:330:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:330:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.192.225.234.259.269)' into 'fp_struct<double>::to_double() const (.222.231.256.266)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:494:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.222.231.256.266)' into 'fp_struct<double>::to_ieee() const' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:509:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:153:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:183:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'hls::log2(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logdouble.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_copysign<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_copysign<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_round<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_round<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.192.225.234.259.269)' into 'double generic_round<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_round<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_round<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:160:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_fabs<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'double generic_fabs<double>(double)' into 'fabs' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabs' into 'std::abs(double)' (C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/std_abs.h:71:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'double generic_copysign<double>(double, double)' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.192.225.234.259.269)' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(ap_uint<64>)' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double generic_floor<double>(double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:14:0)
INFO: [HLS 214-178] Inlining function 'round' into 'stable_floor(double, double)' (posit_lib.cpp:338:0)
INFO: [HLS 214-178] Inlining function 'std::abs(double)' into 'stable_floor(double, double)' (posit_lib.cpp:338:0)
INFO: [HLS 214-178] Inlining function 'floor' into 'stable_floor(double, double)' (posit_lib.cpp:338:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>(ap_ufixed<71, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>(ap_ufixed<73, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<83, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>(ap_ufixed<83, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<92, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>(ap_ufixed<92, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<87, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>(ap_ufixed<87, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<82, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>(ap_ufixed<82, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<77, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>(ap_ufixed<77, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<72, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<72, -37, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<double>::log_range_reduction<71>(ap_ufixed<71, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:186:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1(ap_ufixed<51, -8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'double pow_reduce::pow_generic<double>(double, double)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<long long>::is_signed, bool>::type)' into 'long long generic_cast_IEEE754<long long, double>(double, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'long long generic_cast_IEEE754<long long, double>(double, bool)' into '__hls_fptosi_double_i64' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:56:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'double2posit(double)' (posit_lib.cpp:344:0)
INFO: [HLS 214-178] Inlining function 'hls::log2(double)' into 'double2posit(double)' (posit_lib.cpp:344:0)
INFO: [HLS 214-178] Inlining function 'stable_floor(double, double)' into 'double2posit(double)' (posit_lib.cpp:344:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'double2posit(double)' (posit_lib.cpp:344:0)
INFO: [HLS 214-178] Inlining function 'hls::pow(double, double)' into 'double2posit(double)' (posit_lib.cpp:344:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i64' into 'double2posit(double)' (posit_lib.cpp:344:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'positDiv(POSIT, POSIT)' (posit_lib.cpp:642:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'positMul(POSIT, POSIT)' (posit_lib.cpp:731:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'positAdd(POSIT, POSIT) (.587.590.639.649.795.815)' (posit_lib.cpp:523:0)
INFO: [HLS 214-178] Inlining function 'LOD_ADD(ap_uint<31>)' into 'positAdd(POSIT, POSIT) (.587.590.639.649.795.815)' (posit_lib.cpp:523:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'positSub(POSIT, POSIT) (.479.482.612.687.709)' (posit_lib.cpp:848:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'positMod(POSIT, POSIT)' (posit_lib.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'isGreater_posit(POSIT, POSIT)' into 'positMod(POSIT, POSIT)' (posit_lib.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'positDiv(POSIT, POSIT)' into 'positMod(POSIT, POSIT)' (posit_lib.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'positMul(POSIT, POSIT)' into 'positMod(POSIT, POSIT)' (posit_lib.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'positSub(POSIT, POSIT) (.479.482.612.687.709)' into 'positMod(POSIT, POSIT)' (posit_lib.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'pReduceAngle(POSIT, bool&)' (posit_lib.cpp:995:0)
INFO: [HLS 214-178] Inlining function 'positSub(POSIT, POSIT) (.479.482.612.687.709)' into 'pReduceAngle(POSIT, bool&)' (posit_lib.cpp:995:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'positDiv2p(POSIT, int)' (posit_lib.cpp:625:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'posit_negate(POSIT)' (posit_lib.cpp:249:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'positCos(POSIT)' (posit_lib.cpp:1042:0)
INFO: [HLS 214-178] Inlining function 'positDiv2p(POSIT, int)' into 'positCos(POSIT)' (posit_lib.cpp:1042:0)
INFO: [HLS 214-178] Inlining function 'positSub(POSIT, POSIT) (.479.482.612.687.709)' into 'positCos(POSIT)' (posit_lib.cpp:1042:0)
INFO: [HLS 214-178] Inlining function 'posit_negate(POSIT)' into 'positCos(POSIT)' (posit_lib.cpp:1042:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'pNAngle(POSIT)' (posit_lib.cpp:1192:0)
INFO: [HLS 214-178] Inlining function 'positSub(POSIT, POSIT) (.479.482.612.687.709)' into 'pNAngle(POSIT)' (posit_lib.cpp:1192:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'positSin(POSIT)' (posit_lib.cpp:1232:0)
INFO: [HLS 214-178] Inlining function 'positDiv2p(POSIT, int)' into 'positSin(POSIT)' (posit_lib.cpp:1232:0)
INFO: [HLS 214-178] Inlining function 'positSub(POSIT, POSIT) (.479.482.612.687.709)' into 'positSin(POSIT)' (posit_lib.cpp:1232:0)
INFO: [HLS 214-178] Inlining function 'POSIT::POSIT() (.458.464.470.476)' into 'pAccumulateFC(int, int, POSIT const*, POSIT&, POSIT&)' (posit_lib.cpp:1339:0)
INFO: [HLS 214-178] Inlining function 'pEuler(POSIT, POSIT*, POSIT*)' into 'pAccumulateFC(int, int, POSIT const*, POSIT&, POSIT&)' (posit_lib.cpp:1339:0)
INFO: [HLS 214-178] Inlining function 'positMul(POSIT, POSIT)' into 'pAccumulateFC(int, int, POSIT const*, POSIT&, POSIT&)' (posit_lib.cpp:1339:0)
INFO: [HLS 214-241] Aggregating bram variable 'result_imag' with compact=bit mode in 40-bits (posit_lib.cpp:1363:0)
INFO: [HLS 214-241] Aggregating bram variable 'result_real' with compact=bit mode in 40-bits (posit_lib.cpp:1363:0)
INFO: [HLS 214-241] Aggregating scalar variable 'signal' with compact=bit mode in 40-bits (posit_lib.cpp:1363:0)
WARNING: [HLS 214-450] Ignore address on register port 'signal' (posit_lib.cpp:1355:46)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_1345_1> at posit_lib.cpp:1345:24 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_99_1' is marked as complete unroll implied by the pipeline pragma (posit_lib.cpp:99:22)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (posit_lib.cpp:99:22) in function 'positAdd' completely with a factor of 31 (posit_lib.cpp:523:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 32.516 seconds; current allocated memory: 177.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 177.082 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pFFT -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.0.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.447 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 194.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.1.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:310) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:519) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'double2posit' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341) automatically.
Command         transform done; 0.49 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:350: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.113 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.677 seconds; current allocated memory: 212.062 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.g.1.bc to C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.1.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:310) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'double2posit' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\rounddouble.cpp:7->posit_lib.cpp:339->posit_lib.cpp:367->posit_lib.cpp:1341) automatically.
INFO: [XFORM 203-602] Inlining function 'positMod' into 'pReduceAngle' (posit_lib.cpp:997->posit_lib.cpp:1048) automatically.
INFO: [XFORM 203-602] Inlining function 'positMod' into 'pNAngle' (posit_lib.cpp:1194->posit_lib.cpp:1235) automatically.
Command         transform done; 0.841 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<double>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:731:27) in function 'positMul'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:523:20) in function 'positAdd'... converting 73 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:1345:33) to (posit_lib.cpp:1345:24) in function 'pAccumulateFC'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:8:10) to (posit_lib.cpp:31:1) in function 'isGreater_posit'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:13:19) to (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:42:1) in function 'generic_floor<double>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:361:12) to (posit_lib.cpp:339:9) in function 'double2posit'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (posit_lib.cpp:367:12) to (posit_lib.cpp:414:8) in function 'double2posit'... converting 7 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_floor<double>' into 'double2posit' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\floordouble.cpp:7->posit_lib.cpp:342->posit_lib.cpp:367->posit_lib.cpp:1341) automatically.
INFO: [XFORM 203-602] Inlining function 'isGreater_posit' into 'pReduceAngle' (posit_lib.cpp:999->posit_lib.cpp:1048) automatically.
INFO: [XFORM 203-602] Inlining function 'positMul' into 'positCos' (posit_lib.cpp:1050) automatically.
INFO: [XFORM 203-602] Inlining function 'isGreater_posit' into 'pNAngle' (posit_lib.cpp:1196->posit_lib.cpp:1235) automatically.
INFO: [XFORM 203-602] Inlining function 'positSin' into 'pAccumulateFC' (posit_lib.cpp:1272->posit_lib.cpp:1351) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'positMul' (posit_lib.cpp:748:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'positCos' (posit_lib.cpp:253:12)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_reduce::log_generic<double>' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:182)...17 expression(s) balanced.
Command         transform done; 0.954 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.802 seconds; current allocated memory: 246.117 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.2.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.896 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.3.bc -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.257 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.154 seconds; current allocated memory: 343.082 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 4.153 sec.
Command     elaborate done; 86.757 sec.
Execute     ap_eval exec zip -j C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.289 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pFFT' ...
Execute       ap_set_top_model pFFT 
WARNING: [SYN 201-103] Legalizing function name 'log_generic<double>' to 'log_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
Execute       get_model_list pFFT -filter all-wo-channel -topdown 
Execute       preproc_iomode -model pFFT 
Execute       preproc_iomode -model pAccumulateFC 
Execute       preproc_iomode -model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
Execute       preproc_iomode -model positMul 
Execute       preproc_iomode -model pNAngle 
Execute       preproc_iomode -model positCos 
Execute       preproc_iomode -model pReduceAngle 
Execute       preproc_iomode -model positAdd 
Execute       preproc_iomode -model double2posit 
Execute       preproc_iomode -model pow_generic<double> 
Execute       preproc_iomode -model log_generic<double> 
Execute       get_model_list pFFT -filter all-wo-channel 
INFO-FLOW: Model list for configure: log_generic<double> pow_generic<double> double2posit positAdd pReduceAngle positCos pNAngle positMul pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 pAccumulateFC pFFT
INFO-FLOW: Configuring Module : log_generic<double> ...
Execute       set_default_model log_generic<double> 
Execute       apply_spec_resource_limit log_generic<double> 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : double2posit ...
Execute       set_default_model double2posit 
Execute       apply_spec_resource_limit double2posit 
INFO-FLOW: Configuring Module : positAdd ...
Execute       set_default_model positAdd 
Execute       apply_spec_resource_limit positAdd 
INFO-FLOW: Configuring Module : pReduceAngle ...
Execute       set_default_model pReduceAngle 
Execute       apply_spec_resource_limit pReduceAngle 
INFO-FLOW: Configuring Module : positCos ...
Execute       set_default_model positCos 
Execute       apply_spec_resource_limit positCos 
INFO-FLOW: Configuring Module : pNAngle ...
Execute       set_default_model pNAngle 
Execute       apply_spec_resource_limit pNAngle 
INFO-FLOW: Configuring Module : positMul ...
Execute       set_default_model positMul 
Execute       apply_spec_resource_limit positMul 
INFO-FLOW: Configuring Module : pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 ...
Execute       set_default_model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
Execute       apply_spec_resource_limit pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
INFO-FLOW: Configuring Module : pAccumulateFC ...
Execute       set_default_model pAccumulateFC 
Execute       apply_spec_resource_limit pAccumulateFC 
INFO-FLOW: Configuring Module : pFFT ...
Execute       set_default_model pFFT 
Execute       apply_spec_resource_limit pFFT 
INFO-FLOW: Model list for preprocess: log_generic<double> pow_generic<double> double2posit positAdd pReduceAngle positCos pNAngle positMul pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 pAccumulateFC pFFT
INFO-FLOW: Preprocessing Module: log_generic<double> ...
Execute       set_default_model log_generic<double> 
Execute       cdfg_preprocess -model log_generic<double> 
Execute       rtl_gen_preprocess log_generic<double> 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute       set_default_model pow_generic<double> 
Execute       cdfg_preprocess -model pow_generic<double> 
Execute       rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: double2posit ...
Execute       set_default_model double2posit 
Execute       cdfg_preprocess -model double2posit 
Execute       rtl_gen_preprocess double2posit 
INFO-FLOW: Preprocessing Module: positAdd ...
Execute       set_default_model positAdd 
Execute       cdfg_preprocess -model positAdd 
Execute       rtl_gen_preprocess positAdd 
INFO-FLOW: Preprocessing Module: pReduceAngle ...
Execute       set_default_model pReduceAngle 
Execute       cdfg_preprocess -model pReduceAngle 
Execute       rtl_gen_preprocess pReduceAngle 
INFO-FLOW: Preprocessing Module: positCos ...
Execute       set_default_model positCos 
Execute       cdfg_preprocess -model positCos 
Execute       rtl_gen_preprocess positCos 
INFO-FLOW: Preprocessing Module: pNAngle ...
Execute       set_default_model pNAngle 
Execute       cdfg_preprocess -model pNAngle 
Execute       rtl_gen_preprocess pNAngle 
INFO-FLOW: Preprocessing Module: positMul ...
Execute       set_default_model positMul 
Execute       cdfg_preprocess -model positMul 
Execute       rtl_gen_preprocess positMul 
INFO-FLOW: Preprocessing Module: pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 ...
Execute       set_default_model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
Execute       cdfg_preprocess -model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
Execute       rtl_gen_preprocess pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
INFO-FLOW: Preprocessing Module: pAccumulateFC ...
Execute       set_default_model pAccumulateFC 
Execute       cdfg_preprocess -model pAccumulateFC 
Execute       rtl_gen_preprocess pAccumulateFC 
INFO-FLOW: Preprocessing Module: pFFT ...
Execute       set_default_model pFFT 
Execute       cdfg_preprocess -model pFFT 
Execute       rtl_gen_preprocess pFFT 
INFO-FLOW: Model list for synthesis: log_generic<double> pow_generic<double> double2posit positAdd pReduceAngle positCos pNAngle positMul pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 pAccumulateFC pFFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model log_generic<double> 
Execute       schedule -model log_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, function 'log_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.328 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.904 seconds; current allocated memory: 362.352 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/log_generic_double_s.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/log_generic_double_s.sched.adb -f 
Command       db_write done; 0.128 sec.
INFO-FLOW: Finish scheduling log_generic<double>.
Execute       set_default_model log_generic<double> 
Execute       bind -model log_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.035 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.221 seconds; current allocated memory: 363.414 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/log_generic_double_s.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Command       syn_report done; 0.263 sec.
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/log_generic_double_s.bind.adb -f 
Command       db_write done; 0.714 sec.
INFO-FLOW: Finish binding log_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pow_generic<double> 
Execute       schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, function 'pow_generic<double>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.477 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.519 seconds; current allocated memory: 363.555 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pow_generic_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute       set_default_model pow_generic<double> 
Execute       bind -model pow_generic<double> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 363.559 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pow_generic_double_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'double2posit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model double2posit 
Execute       schedule -model double2posit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.251 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 363.957 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/double2posit.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/double2posit.sched.adb -f 
INFO-FLOW: Finish scheduling double2posit.
Execute       set_default_model double2posit 
Execute       bind -model double2posit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 364.539 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/double2posit.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/double2posit.bind.adb -f 
INFO-FLOW: Finish binding double2posit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'positAdd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model positAdd 
Execute       schedule -model positAdd 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'positAdd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'positAdd'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 365.574 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positAdd.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positAdd.sched.adb -f 
INFO-FLOW: Finish scheduling positAdd.
Execute       set_default_model positAdd 
Execute       bind -model positAdd 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.141 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 365.602 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positAdd.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positAdd.bind.adb -f 
Command       db_write done; 0.148 sec.
INFO-FLOW: Finish binding positAdd.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pReduceAngle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pReduceAngle 
Execute       schedule -model pReduceAngle 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pReduceAngle'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, function 'pReduceAngle'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.208 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 365.863 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pReduceAngle.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pReduceAngle.sched.adb -f 
INFO-FLOW: Finish scheduling pReduceAngle.
Execute       set_default_model pReduceAngle 
Execute       bind -model pReduceAngle 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 366.176 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pReduceAngle.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pReduceAngle.bind.adb -f 
INFO-FLOW: Finish binding pReduceAngle.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'positCos' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model positCos 
Execute       schedule -model positCos 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'positCos'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 52, function 'positCos'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.423 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 366.535 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positCos.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positCos.sched.adb -f 
INFO-FLOW: Finish scheduling positCos.
Execute       set_default_model positCos 
Execute       bind -model positCos 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.161 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 366.609 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positCos.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positCos.bind.adb -f 
INFO-FLOW: Finish binding positCos.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pNAngle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pNAngle 
Execute       schedule -model pNAngle 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pNAngle'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, function 'pNAngle'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 367.602 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pNAngle.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pNAngle.sched.adb -f 
INFO-FLOW: Finish scheduling pNAngle.
Execute       set_default_model pNAngle 
Execute       bind -model pNAngle 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.256 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 368.277 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pNAngle.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pNAngle.bind.adb -f 
INFO-FLOW: Finish binding pNAngle.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'positMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model positMul 
Execute       schedule -model positMul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'positMul'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'positMul'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 368.543 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positMul.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positMul.sched.adb -f 
INFO-FLOW: Finish scheduling positMul.
Execute       set_default_model positMul 
Execute       bind -model positMul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 368.723 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positMul.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positMul.bind.adb -f 
INFO-FLOW: Finish binding positMul.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pAccumulateFC_Pipeline_VITIS_LOOP_1345_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
Execute       schedule -model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1345_1'.
WARNING: [HLS 200-880] The II Violation in module 'pAccumulateFC_Pipeline_VITIS_LOOP_1345_1' (loop 'VITIS_LOOP_1345_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'extractvalue' operation 1 bit ('newret9', posit_lib.cpp:1355) and 'call' operation 39 bit ('call_ret4', posit_lib.cpp:1355) to 'positAdd'.
WARNING: [HLS 200-880] The II Violation in module 'pAccumulateFC_Pipeline_VITIS_LOOP_1345_1' (loop 'VITIS_LOOP_1345_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'extractvalue' operation 1 bit ('newret9', posit_lib.cpp:1355) and 'call' operation 39 bit ('call_ret4', posit_lib.cpp:1355) to 'positAdd'.
WARNING: [HLS 200-880] The II Violation in module 'pAccumulateFC_Pipeline_VITIS_LOOP_1345_1' (loop 'VITIS_LOOP_1345_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'extractvalue' operation 1 bit ('newret9', posit_lib.cpp:1355) and 'call' operation 39 bit ('call_ret4', posit_lib.cpp:1355) to 'positAdd'.
WARNING: [HLS 200-880] The II Violation in module 'pAccumulateFC_Pipeline_VITIS_LOOP_1345_1' (loop 'VITIS_LOOP_1345_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'extractvalue' operation 1 bit ('newret9', posit_lib.cpp:1355) and 'call' operation 39 bit ('call_ret4', posit_lib.cpp:1355) to 'positAdd'.
WARNING: [HLS 200-880] The II Violation in module 'pAccumulateFC_Pipeline_VITIS_LOOP_1345_1' (loop 'VITIS_LOOP_1345_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'extractvalue' operation 1 bit ('newret9', posit_lib.cpp:1355) and 'call' operation 39 bit ('call_ret4', posit_lib.cpp:1355) to 'positAdd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 64, loop 'VITIS_LOOP_1345_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.597 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 370.773 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.sched.adb -f 
INFO-FLOW: Finish scheduling pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.
Execute       set_default_model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
Execute       bind -model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.135 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 371.367 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.bind.adb -f 
INFO-FLOW: Finish binding pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pAccumulateFC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pAccumulateFC 
Execute       schedule -model pAccumulateFC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 371.547 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC.sched.adb -f 
INFO-FLOW: Finish scheduling pAccumulateFC.
Execute       set_default_model pAccumulateFC 
Execute       bind -model pAccumulateFC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 371.785 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Command       syn_report done; 0.139 sec.
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC.bind.adb -f 
INFO-FLOW: Finish binding pAccumulateFC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pFFT 
Execute       schedule -model pFFT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 371.984 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.verbose.sched.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Command       syn_report done; 0.109 sec.
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.sched.adb -f 
INFO-FLOW: Finish scheduling pFFT.
Execute       set_default_model pFFT 
Execute       bind -model pFFT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.348 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 372.246 MB.
Execute       syn_report -verbosereport -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.verbose.bind.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Command       syn_report done; 0.149 sec.
Execute       db_write -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.bind.adb -f 
INFO-FLOW: Finish binding pFFT.
Execute       get_model_list pFFT -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess log_generic<double> 
Execute       rtl_gen_preprocess pow_generic<double> 
Execute       rtl_gen_preprocess double2posit 
Execute       rtl_gen_preprocess positAdd 
Execute       rtl_gen_preprocess pReduceAngle 
Execute       rtl_gen_preprocess positCos 
Execute       rtl_gen_preprocess pNAngle 
Execute       rtl_gen_preprocess positMul 
Execute       rtl_gen_preprocess pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
Execute       rtl_gen_preprocess pAccumulateFC 
Execute       rtl_gen_preprocess pFFT 
INFO-FLOW: Model list for RTL generation: log_generic<double> pow_generic<double> double2posit positAdd pReduceAngle positCos pNAngle positMul pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 pAccumulateFC pFFT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model log_generic<double> -top_prefix pFFT_ -sub_prefix pFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/log_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_ROM_AUTO_1R' to 'log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_ROM_AUTO_1R' to 'log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_154ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_66ns_76_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_28ns_55_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_6ns_54_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_57ns_4ns_61_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_58ns_6ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_59ns_6ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_63ns_6ns_68_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_68ns_6ns_73_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_69ns_6ns_75_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_73ns_6ns_78_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'partselect_52ns_154ns_32ns_52_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_inverse_lut_table_0_5_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log0_lut_table_ap_fixed_double_0_5_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_log_generic_double_s_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 3.631 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.891 seconds; current allocated memory: 390.527 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl log_generic<double> -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/pFFT_log_generic_double_s 
Command       gen_rtl done; 0.107 sec.
Execute       gen_rtl log_generic<double> -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/pFFT_log_generic_double_s 
Command       gen_rtl done; 0.117 sec.
Execute       syn_report -csynth -model log_generic<double> -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/log_generic_double_s_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model log_generic<double> -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/log_generic_double_s_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model log_generic<double> -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/log_generic_double_s.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Command       syn_report done; 0.113 sec.
Execute       db_write -model log_generic<double> -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/log_generic_double_s.adb 
Command       db_write done; 0.603 sec.
Execute       db_write -model log_generic<double> -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info log_generic<double> -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/log_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pow_generic<double> -top_prefix pFFT_ -sub_prefix pFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_15ns_19s_31_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_71s_71_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_43ns_36ns_79_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_49ns_44ns_93_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_50ns_50ns_99_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_54s_67ns_120_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
INFO: [RTMG 210-279] Implementing memory 'pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe' using auto ROMs.
INFO: [HLS 200-2168] Implementing memory 'pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg' using auto ROMs with 2 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-279] Implementing memory 'pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi' using auto ROMs.
Command       create_rtl_model done; 1.053 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.8 seconds; current allocated memory: 400.590 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/pFFT_pow_generic_double_s 
Execute       gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/pFFT_pow_generic_double_s 
Execute       syn_report -csynth -model pow_generic<double> -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pow_generic_double_s_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model pow_generic<double> -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pow_generic_double_s_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model pow_generic<double> -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pow_generic_double_s.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -model pow_generic<double> -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pow_generic_double_s.adb 
Execute       db_write -model pow_generic<double> -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pow_generic<double> -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'double2posit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model double2posit -top_prefix pFFT_ -sub_prefix pFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/double2posit.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'double2posit'.
INFO: [RTMG 210-279] Implementing memory 'pFFT_double2posit_mask_table_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'pFFT_double2posit_one_half_table_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.287 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.655 seconds; current allocated memory: 404.449 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl double2posit -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/pFFT_double2posit 
Execute       gen_rtl double2posit -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/pFFT_double2posit 
Execute       syn_report -csynth -model double2posit -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/double2posit_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model double2posit -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/double2posit_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model double2posit -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/double2posit.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -model double2posit -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/double2posit.adb 
Execute       db_write -model double2posit -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info double2posit -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/double2posit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'positAdd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model positAdd -top_prefix pFFT_ -sub_prefix pFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positAdd.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'positAdd' pipeline 'positAdd' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_3_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_3_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'positAdd'.
Command       create_rtl_model done; 0.299 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.978 seconds; current allocated memory: 410.047 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl positAdd -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/pFFT_positAdd 
Execute       gen_rtl positAdd -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/pFFT_positAdd 
Execute       syn_report -csynth -model positAdd -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/positAdd_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model positAdd -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/positAdd_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model positAdd -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positAdd.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -model positAdd -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positAdd.adb 
Command       db_write done; 0.115 sec.
Execute       db_write -model positAdd -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info positAdd -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positAdd 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pReduceAngle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pReduceAngle -top_prefix pFFT_ -sub_prefix pFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pReduceAngle.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pReduceAngle' pipeline 'pReduceAngle' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_59ns_61ns_119_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pReduceAngle'.
Command       create_rtl_model done; 0.398 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.713 seconds; current allocated memory: 415.887 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl pReduceAngle -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/pFFT_pReduceAngle 
Execute       gen_rtl pReduceAngle -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/pFFT_pReduceAngle 
Execute       syn_report -csynth -model pReduceAngle -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pReduceAngle_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model pReduceAngle -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pReduceAngle_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model pReduceAngle -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pReduceAngle.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Command       syn_report done; 0.151 sec.
Execute       db_write -model pReduceAngle -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pReduceAngle.adb 
Command       db_write done; 0.145 sec.
Execute       db_write -model pReduceAngle -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pReduceAngle -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pReduceAngle 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'positCos' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model positCos -top_prefix pFFT_ -sub_prefix pFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positCos.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'positCos' pipeline 'positCos' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_30ns_60_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'positCos'.
Command       create_rtl_model done; 0.189 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.268 seconds; current allocated memory: 421.238 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl positCos -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/pFFT_positCos 
Execute       gen_rtl positCos -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/pFFT_positCos 
Execute       syn_report -csynth -model positCos -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/positCos_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model positCos -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/positCos_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model positCos -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positCos.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -model positCos -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positCos.adb 
Execute       db_write -model positCos -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info positCos -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positCos 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pNAngle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pNAngle -top_prefix pFFT_ -sub_prefix pFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pNAngle.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pNAngle' pipeline 'pNAngle' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_59ns_61ns_119_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pNAngle'.
Command       create_rtl_model done; 0.433 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.584 seconds; current allocated memory: 426.480 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl pNAngle -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/pFFT_pNAngle 
Execute       gen_rtl pNAngle -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/pFFT_pNAngle 
Execute       syn_report -csynth -model pNAngle -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pNAngle_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model pNAngle -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pNAngle_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model pNAngle -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pNAngle.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Command       syn_report done; 0.107 sec.
Execute       db_write -model pNAngle -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pNAngle.adb 
Execute       db_write -model pNAngle -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pNAngle -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pNAngle 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'positMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model positMul -top_prefix pFFT_ -sub_prefix pFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positMul.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_30ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'positMul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.997 seconds; current allocated memory: 431.344 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl positMul -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/pFFT_positMul 
Execute       gen_rtl positMul -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/pFFT_positMul 
Execute       syn_report -csynth -model positMul -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/positMul_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model positMul -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/positMul_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model positMul -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positMul.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -model positMul -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positMul.adb 
Execute       db_write -model positMul -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info positMul -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positMul 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pAccumulateFC_Pipeline_VITIS_LOOP_1345_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 -top_prefix pFFT_ -sub_prefix pFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pAccumulateFC_Pipeline_VITIS_LOOP_1345_1' pipeline 'VITIS_LOOP_1345_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_30ns_60_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pAccumulateFC_Pipeline_VITIS_LOOP_1345_1'.
Command       create_rtl_model done; 0.242 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 433.371 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/pFFT_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
Execute       gen_rtl pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/pFFT_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
Execute       syn_report -csynth -model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       db_write -model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.adb 
Execute       db_write -model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pAccumulateFC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pAccumulateFC -top_prefix pFFT_ -sub_prefix pFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32ns_64_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pAccumulateFC'.
Command       create_rtl_model done; 0.193 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.346 seconds; current allocated memory: 438.203 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl pAccumulateFC -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/pFFT_pAccumulateFC 
Execute       gen_rtl pAccumulateFC -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/pFFT_pAccumulateFC 
Execute       syn_report -csynth -model pAccumulateFC -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pAccumulateFC_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model pAccumulateFC -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pAccumulateFC_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model pAccumulateFC -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Command       syn_report done; 0.112 sec.
Execute       db_write -model pAccumulateFC -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC.adb 
Execute       db_write -model pAccumulateFC -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pAccumulateFC -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pFFT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model pFFT -top_prefix  -sub_prefix pFFT_ -mg_file C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'pFFT/signal_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pFFT/result_real' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pFFT/result_imag' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pFFT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pFFT'.
Command       create_rtl_model done; 0.135 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 440.016 MB.
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       gen_rtl pFFT -istop -style xilinx -f -lang vhdl -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/vhdl/pFFT 
Execute       gen_rtl pFFT -istop -style xilinx -f -lang vlog -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/verilog/pFFT 
Execute       syn_report -csynth -model pFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pFFT_csynth.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -rtlxml -model pFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/pFFT_csynth.xml 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -verbosereport -model pFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.verbose.rpt 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Command       syn_report done; 0.131 sec.
Execute       db_write -model pFFT -f -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.adb 
Execute       db_write -model pFFT -bindview -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pFFT -p C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT 
Execute       export_constraint_db -f -tool general -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.constraint.tcl 
Execute       syn_report -designview -model pFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.design.xml 
Command       syn_report done; 0.309 sec.
Execute       syn_report -csynthDesign -model pFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth.rpt -MHOut C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xazu7ev-fbvb900-1-i 
Execute           ap_family_info -name xazu7ev-fbvb900-1-i -data names 
Execute           ap_part_info -quiet -name xazu7ev-fbvb900-1-i -data family 
Execute       syn_report -wcfg -model pFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model pFFT -o C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.protoinst 
Execute       sc_get_clocks pFFT 
Execute       sc_get_portdomain pFFT 
INFO-FLOW: Model list for RTL component generation: log_generic<double> pow_generic<double> double2posit positAdd pReduceAngle positCos pNAngle positMul pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 pAccumulateFC pFFT
INFO-FLOW: Handling components in module [log_generic_double_s] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/log_generic_double_s.compgen.tcl 
INFO-FLOW: Found component pFFT_mul_12s_66ns_76_1_1.
INFO-FLOW: Append model pFFT_mul_12s_66ns_76_1_1
INFO-FLOW: Found component pFFT_mul_28ns_28ns_55_1_1.
INFO-FLOW: Append model pFFT_mul_28ns_28ns_55_1_1
INFO-FLOW: Found component pFFT_mul_54s_6ns_54_1_1.
INFO-FLOW: Append model pFFT_mul_54s_6ns_54_1_1
INFO-FLOW: Found component pFFT_mul_58ns_6ns_63_1_1.
INFO-FLOW: Append model pFFT_mul_58ns_6ns_63_1_1
INFO-FLOW: Found component pFFT_mul_59ns_6ns_65_1_1.
INFO-FLOW: Append model pFFT_mul_59ns_6ns_65_1_1
INFO-FLOW: Found component pFFT_mul_63ns_6ns_68_1_1.
INFO-FLOW: Append model pFFT_mul_63ns_6ns_68_1_1
INFO-FLOW: Found component pFFT_mul_68ns_6ns_73_1_1.
INFO-FLOW: Append model pFFT_mul_68ns_6ns_73_1_1
INFO-FLOW: Found component pFFT_mul_69ns_6ns_75_1_1.
INFO-FLOW: Append model pFFT_mul_69ns_6ns_75_1_1
INFO-FLOW: Found component pFFT_mul_73ns_6ns_78_1_1.
INFO-FLOW: Append model pFFT_mul_73ns_6ns_78_1_1
INFO-FLOW: Found component pFFT_mul_57ns_4ns_61_1_1.
INFO-FLOW: Append model pFFT_mul_57ns_4ns_61_1_1
INFO-FLOW: Found component pFFT_bitselect_1ns_154ns_32ns_1_1_1.
INFO-FLOW: Append model pFFT_bitselect_1ns_154ns_32ns_1_1_1
INFO-FLOW: Found component pFFT_partselect_52ns_154ns_32ns_52_1_1.
INFO-FLOW: Append model pFFT_partselect_52ns_154ns_32ns_52_1_1
INFO-FLOW: Found component pFFT_log_generic_double_s_log_inverse_lut_table_0_5_64_array_ROM_AUTO_1R.
INFO-FLOW: Append model pFFT_log_generic_double_s_log_inverse_lut_table_0_5_64_array_ROM_AUTO_1R
INFO-FLOW: Found component pFFT_log_generic_double_s_log0_lut_table_ap_fixed_double_0_5_64_array_ROM_AUTO_1R.
INFO-FLOW: Append model pFFT_log_generic_double_s_log0_lut_table_ap_fixed_double_0_5_64_array_ROM_AUTO_1R
INFO-FLOW: Found component pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb.
INFO-FLOW: Append model pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb
INFO-FLOW: Found component pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud.
INFO-FLOW: Append model pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud
INFO-FLOW: Found component pFFT_log_generic_double_s_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R.
INFO-FLOW: Append model pFFT_log_generic_double_s_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R
INFO-FLOW: Found component pFFT_log_generic_double_s_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R.
INFO-FLOW: Append model pFFT_log_generic_double_s_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R
INFO-FLOW: Found component pFFT_log_generic_double_s_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R.
INFO-FLOW: Append model pFFT_log_generic_double_s_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R
INFO-FLOW: Found component pFFT_log_generic_double_s_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R.
INFO-FLOW: Append model pFFT_log_generic_double_s_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R
INFO-FLOW: Found component pFFT_log_generic_double_s_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R.
INFO-FLOW: Append model pFFT_log_generic_double_s_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component pFFT_mul_13s_71s_71_1_1.
INFO-FLOW: Append model pFFT_mul_13s_71s_71_1_1
INFO-FLOW: Found component pFFT_mul_43ns_36ns_79_1_1.
INFO-FLOW: Append model pFFT_mul_43ns_36ns_79_1_1
INFO-FLOW: Found component pFFT_mul_49ns_44ns_93_1_1.
INFO-FLOW: Append model pFFT_mul_49ns_44ns_93_1_1
INFO-FLOW: Found component pFFT_mul_50ns_50ns_99_1_1.
INFO-FLOW: Append model pFFT_mul_50ns_50ns_99_1_1
INFO-FLOW: Found component pFFT_mul_54s_67ns_120_1_1.
INFO-FLOW: Append model pFFT_mul_54s_67ns_120_1_1
INFO-FLOW: Found component pFFT_sparsemux_11_4_64_1_1.
INFO-FLOW: Append model pFFT_sparsemux_11_4_64_1_1
INFO-FLOW: Found component pFFT_mac_muladd_16s_15ns_19s_31_4_1.
INFO-FLOW: Append model pFFT_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: Found component pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe.
INFO-FLOW: Append model pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe
INFO-FLOW: Found component pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg.
INFO-FLOW: Append model pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg
INFO-FLOW: Found component pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi.
INFO-FLOW: Append model pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi
INFO-FLOW: Handling components in module [double2posit] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/double2posit.compgen.tcl 
INFO-FLOW: Found component pFFT_dsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model pFFT_dsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component pFFT_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model pFFT_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component pFFT_sitodp_32s_64_4_no_dsp_1.
INFO-FLOW: Append model pFFT_sitodp_32s_64_4_no_dsp_1
INFO-FLOW: Found component pFFT_sparsemux_7_2_64_1_1.
INFO-FLOW: Append model pFFT_sparsemux_7_2_64_1_1
INFO-FLOW: Found component pFFT_sparsemux_9_3_64_1_1.
INFO-FLOW: Append model pFFT_sparsemux_9_3_64_1_1
INFO-FLOW: Found component pFFT_double2posit_mask_table_ROM_AUTO_1R.
INFO-FLOW: Append model pFFT_double2posit_mask_table_ROM_AUTO_1R
INFO-FLOW: Found component pFFT_double2posit_one_half_table_ROM_AUTO_1R.
INFO-FLOW: Append model pFFT_double2posit_one_half_table_ROM_AUTO_1R
INFO-FLOW: Handling components in module [positAdd] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positAdd.compgen.tcl 
INFO-FLOW: Found component pFFT_sparsemux_7_2_1_1_1.
INFO-FLOW: Append model pFFT_sparsemux_7_2_1_1_1
INFO-FLOW: Found component pFFT_sparsemux_7_3_6_1_1.
INFO-FLOW: Append model pFFT_sparsemux_7_3_6_1_1
INFO-FLOW: Found component pFFT_sparsemux_7_3_30_1_1.
INFO-FLOW: Append model pFFT_sparsemux_7_3_30_1_1
INFO-FLOW: Handling components in module [pReduceAngle] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pReduceAngle.compgen.tcl 
INFO-FLOW: Found component pFFT_mul_59ns_61ns_119_1_1.
INFO-FLOW: Append model pFFT_mul_59ns_61ns_119_1_1
INFO-FLOW: Handling components in module [positCos] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positCos.compgen.tcl 
INFO-FLOW: Found component pFFT_mul_30ns_30ns_60_1_1.
INFO-FLOW: Append model pFFT_mul_30ns_30ns_60_1_1
INFO-FLOW: Handling components in module [pNAngle] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pNAngle.compgen.tcl 
INFO-FLOW: Handling components in module [positMul] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positMul.compgen.tcl 
INFO-FLOW: Handling components in module [pAccumulateFC_Pipeline_VITIS_LOOP_1345_1] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.compgen.tcl 
INFO-FLOW: Found component pFFT_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pFFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pAccumulateFC] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC.compgen.tcl 
INFO-FLOW: Found component pFFT_dmul_64ns_64ns_64_6_max_dsp_1.
INFO-FLOW: Append model pFFT_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: Found component pFFT_sitodp_32ns_64_4_no_dsp_1.
INFO-FLOW: Append model pFFT_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: Handling components in module [pFFT] ... 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.compgen.tcl 
INFO-FLOW: Append model log_generic_double_s
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model double2posit
INFO-FLOW: Append model positAdd
INFO-FLOW: Append model pReduceAngle
INFO-FLOW: Append model positCos
INFO-FLOW: Append model pNAngle
INFO-FLOW: Append model positMul
INFO-FLOW: Append model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1
INFO-FLOW: Append model pAccumulateFC
INFO-FLOW: Append model pFFT
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pFFT_mul_12s_66ns_76_1_1 pFFT_mul_28ns_28ns_55_1_1 pFFT_mul_54s_6ns_54_1_1 pFFT_mul_58ns_6ns_63_1_1 pFFT_mul_59ns_6ns_65_1_1 pFFT_mul_63ns_6ns_68_1_1 pFFT_mul_68ns_6ns_73_1_1 pFFT_mul_69ns_6ns_75_1_1 pFFT_mul_73ns_6ns_78_1_1 pFFT_mul_57ns_4ns_61_1_1 pFFT_bitselect_1ns_154ns_32ns_1_1_1 pFFT_partselect_52ns_154ns_32ns_52_1_1 pFFT_log_generic_double_s_log_inverse_lut_table_0_5_64_array_ROM_AUTO_1R pFFT_log_generic_double_s_log0_lut_table_ap_fixed_double_0_5_64_array_ROM_AUTO_1R pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud pFFT_log_generic_double_s_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R pFFT_log_generic_double_s_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R pFFT_log_generic_double_s_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R pFFT_log_generic_double_s_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R pFFT_log_generic_double_s_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R pFFT_mul_13s_71s_71_1_1 pFFT_mul_43ns_36ns_79_1_1 pFFT_mul_49ns_44ns_93_1_1 pFFT_mul_50ns_50ns_99_1_1 pFFT_mul_54s_67ns_120_1_1 pFFT_sparsemux_11_4_64_1_1 pFFT_mac_muladd_16s_15ns_19s_31_4_1 pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi pFFT_dsub_64ns_64ns_64_5_full_dsp_1 pFFT_dcmp_64ns_64ns_1_2_no_dsp_1 pFFT_sitodp_32s_64_4_no_dsp_1 pFFT_sparsemux_7_2_64_1_1 pFFT_sparsemux_9_3_64_1_1 pFFT_double2posit_mask_table_ROM_AUTO_1R pFFT_double2posit_one_half_table_ROM_AUTO_1R pFFT_sparsemux_7_2_1_1_1 pFFT_sparsemux_7_3_6_1_1 pFFT_sparsemux_7_3_30_1_1 pFFT_mul_59ns_61ns_119_1_1 pFFT_mul_30ns_30ns_60_1_1 pFFT_flow_control_loop_pipe_sequential_init pFFT_dmul_64ns_64ns_64_6_max_dsp_1 pFFT_sitodp_32ns_64_4_no_dsp_1 log_generic_double_s pow_generic_double_s double2posit positAdd pReduceAngle positCos pNAngle positMul pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 pAccumulateFC pFFT
INFO-FLOW: Generating C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pFFT_mul_12s_66ns_76_1_1
INFO-FLOW: To file: write model pFFT_mul_28ns_28ns_55_1_1
INFO-FLOW: To file: write model pFFT_mul_54s_6ns_54_1_1
INFO-FLOW: To file: write model pFFT_mul_58ns_6ns_63_1_1
INFO-FLOW: To file: write model pFFT_mul_59ns_6ns_65_1_1
INFO-FLOW: To file: write model pFFT_mul_63ns_6ns_68_1_1
INFO-FLOW: To file: write model pFFT_mul_68ns_6ns_73_1_1
INFO-FLOW: To file: write model pFFT_mul_69ns_6ns_75_1_1
INFO-FLOW: To file: write model pFFT_mul_73ns_6ns_78_1_1
INFO-FLOW: To file: write model pFFT_mul_57ns_4ns_61_1_1
INFO-FLOW: To file: write model pFFT_bitselect_1ns_154ns_32ns_1_1_1
INFO-FLOW: To file: write model pFFT_partselect_52ns_154ns_32ns_52_1_1
INFO-FLOW: To file: write model pFFT_log_generic_double_s_log_inverse_lut_table_0_5_64_array_ROM_AUTO_1R
INFO-FLOW: To file: write model pFFT_log_generic_double_s_log0_lut_table_ap_fixed_double_0_5_64_array_ROM_AUTO_1R
INFO-FLOW: To file: write model pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb
INFO-FLOW: To file: write model pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud
INFO-FLOW: To file: write model pFFT_log_generic_double_s_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R
INFO-FLOW: To file: write model pFFT_log_generic_double_s_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R
INFO-FLOW: To file: write model pFFT_log_generic_double_s_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R
INFO-FLOW: To file: write model pFFT_log_generic_double_s_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R
INFO-FLOW: To file: write model pFFT_log_generic_double_s_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R
INFO-FLOW: To file: write model pFFT_mul_13s_71s_71_1_1
INFO-FLOW: To file: write model pFFT_mul_43ns_36ns_79_1_1
INFO-FLOW: To file: write model pFFT_mul_49ns_44ns_93_1_1
INFO-FLOW: To file: write model pFFT_mul_50ns_50ns_99_1_1
INFO-FLOW: To file: write model pFFT_mul_54s_67ns_120_1_1
INFO-FLOW: To file: write model pFFT_sparsemux_11_4_64_1_1
INFO-FLOW: To file: write model pFFT_mac_muladd_16s_15ns_19s_31_4_1
INFO-FLOW: To file: write model pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe
INFO-FLOW: To file: write model pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg
INFO-FLOW: To file: write model pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi
INFO-FLOW: To file: write model pFFT_dsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model pFFT_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model pFFT_sitodp_32s_64_4_no_dsp_1
INFO-FLOW: To file: write model pFFT_sparsemux_7_2_64_1_1
INFO-FLOW: To file: write model pFFT_sparsemux_9_3_64_1_1
INFO-FLOW: To file: write model pFFT_double2posit_mask_table_ROM_AUTO_1R
INFO-FLOW: To file: write model pFFT_double2posit_one_half_table_ROM_AUTO_1R
INFO-FLOW: To file: write model pFFT_sparsemux_7_2_1_1_1
INFO-FLOW: To file: write model pFFT_sparsemux_7_3_6_1_1
INFO-FLOW: To file: write model pFFT_sparsemux_7_3_30_1_1
INFO-FLOW: To file: write model pFFT_mul_59ns_61ns_119_1_1
INFO-FLOW: To file: write model pFFT_mul_30ns_30ns_60_1_1
INFO-FLOW: To file: write model pFFT_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pFFT_dmul_64ns_64ns_64_6_max_dsp_1
INFO-FLOW: To file: write model pFFT_sitodp_32ns_64_4_no_dsp_1
INFO-FLOW: To file: write model log_generic_double_s
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model double2posit
INFO-FLOW: To file: write model positAdd
INFO-FLOW: To file: write model pReduceAngle
INFO-FLOW: To file: write model positCos
INFO-FLOW: To file: write model pNAngle
INFO-FLOW: To file: write model positMul
INFO-FLOW: To file: write model pAccumulateFC_Pipeline_VITIS_LOOP_1345_1
INFO-FLOW: To file: write model pAccumulateFC
INFO-FLOW: To file: write model pFFT
INFO-FLOW: Generating C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.168 sec.
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.219 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/vlog' tclDir='C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db' modelList='pFFT_mul_12s_66ns_76_1_1
pFFT_mul_28ns_28ns_55_1_1
pFFT_mul_54s_6ns_54_1_1
pFFT_mul_58ns_6ns_63_1_1
pFFT_mul_59ns_6ns_65_1_1
pFFT_mul_63ns_6ns_68_1_1
pFFT_mul_68ns_6ns_73_1_1
pFFT_mul_69ns_6ns_75_1_1
pFFT_mul_73ns_6ns_78_1_1
pFFT_mul_57ns_4ns_61_1_1
pFFT_bitselect_1ns_154ns_32ns_1_1_1
pFFT_partselect_52ns_154ns_32ns_52_1_1
pFFT_log_generic_double_s_log_inverse_lut_table_0_5_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log0_lut_table_ap_fixed_double_0_5_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb
pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud
pFFT_log_generic_double_s_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R
pFFT_mul_13s_71s_71_1_1
pFFT_mul_43ns_36ns_79_1_1
pFFT_mul_49ns_44ns_93_1_1
pFFT_mul_50ns_50ns_99_1_1
pFFT_mul_54s_67ns_120_1_1
pFFT_sparsemux_11_4_64_1_1
pFFT_mac_muladd_16s_15ns_19s_31_4_1
pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe
pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg
pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi
pFFT_dsub_64ns_64ns_64_5_full_dsp_1
pFFT_dcmp_64ns_64ns_1_2_no_dsp_1
pFFT_sitodp_32s_64_4_no_dsp_1
pFFT_sparsemux_7_2_64_1_1
pFFT_sparsemux_9_3_64_1_1
pFFT_double2posit_mask_table_ROM_AUTO_1R
pFFT_double2posit_one_half_table_ROM_AUTO_1R
pFFT_sparsemux_7_2_1_1_1
pFFT_sparsemux_7_3_6_1_1
pFFT_sparsemux_7_3_30_1_1
pFFT_mul_59ns_61ns_119_1_1
pFFT_mul_30ns_30ns_60_1_1
pFFT_flow_control_loop_pipe_sequential_init
pFFT_dmul_64ns_64ns_64_6_max_dsp_1
pFFT_sitodp_32ns_64_4_no_dsp_1
log_generic_double_s
pow_generic_double_s
double2posit
positAdd
pReduceAngle
positCos
pNAngle
positMul
pAccumulateFC_Pipeline_VITIS_LOOP_1345_1
pAccumulateFC
pFFT
' expOnly='0'
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data names -quiet 
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data info -quiet 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/log_generic_double_s.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/double2posit.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positAdd.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pReduceAngle.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positCos.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pNAngle.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positMul.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC.compgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.811 seconds; current allocated memory: 443.410 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='pFFT_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1.5 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pFFT_mul_12s_66ns_76_1_1
pFFT_mul_28ns_28ns_55_1_1
pFFT_mul_54s_6ns_54_1_1
pFFT_mul_58ns_6ns_63_1_1
pFFT_mul_59ns_6ns_65_1_1
pFFT_mul_63ns_6ns_68_1_1
pFFT_mul_68ns_6ns_73_1_1
pFFT_mul_69ns_6ns_75_1_1
pFFT_mul_73ns_6ns_78_1_1
pFFT_mul_57ns_4ns_61_1_1
pFFT_bitselect_1ns_154ns_32ns_1_1_1
pFFT_partselect_52ns_154ns_32ns_52_1_1
pFFT_log_generic_double_s_log_inverse_lut_table_0_5_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log0_lut_table_ap_fixed_double_0_5_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_bkb
pFFT_log_generic_double_s_log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_cud
pFFT_log_generic_double_s_log_lut_table_ap_fixed_12_6_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log_lut_table_ap_fixed_17_6_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log_lut_table_ap_fixed_22_6_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log_lut_table_ap_fixed_27_6_64_array_ROM_AUTO_1R
pFFT_log_generic_double_s_log_lut_table_ap_fixed_32_6_64_array_ROM_AUTO_1R
pFFT_mul_13s_71s_71_1_1
pFFT_mul_43ns_36ns_79_1_1
pFFT_mul_49ns_44ns_93_1_1
pFFT_mul_50ns_50ns_99_1_1
pFFT_mul_54s_67ns_120_1_1
pFFT_sparsemux_11_4_64_1_1
pFFT_mac_muladd_16s_15ns_19s_31_4_1
pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_ardEe
pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arraeOg
pFFT_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arrafYi
pFFT_dsub_64ns_64ns_64_5_full_dsp_1
pFFT_dcmp_64ns_64ns_1_2_no_dsp_1
pFFT_sitodp_32s_64_4_no_dsp_1
pFFT_sparsemux_7_2_64_1_1
pFFT_sparsemux_9_3_64_1_1
pFFT_double2posit_mask_table_ROM_AUTO_1R
pFFT_double2posit_one_half_table_ROM_AUTO_1R
pFFT_sparsemux_7_2_1_1_1
pFFT_sparsemux_7_3_6_1_1
pFFT_sparsemux_7_3_30_1_1
pFFT_mul_59ns_61ns_119_1_1
pFFT_mul_30ns_30ns_60_1_1
pFFT_flow_control_loop_pipe_sequential_init
pFFT_dmul_64ns_64ns_64_6_max_dsp_1
pFFT_sitodp_32ns_64_4_no_dsp_1
log_generic_double_s
pow_generic_double_s
double2posit
positAdd
pReduceAngle
positCos
pNAngle
positMul
pAccumulateFC_Pipeline_VITIS_LOOP_1345_1
pAccumulateFC
pFFT
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.compgen.dataonly.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/log_generic_double_s.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/double2posit.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positAdd.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pReduceAngle.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positCos.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pNAngle.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/positMul.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC_Pipeline_VITIS_LOOP_1345_1.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pAccumulateFC.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.tbgen.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data names -quiet 
Execute       ap_part_info -name xazu7ev-fbvb900-1-i -data info -quiet 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/pFFT.constraint.tcl 
Execute       sc_get_clocks pFFT 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/impl/misc/pFFT_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/impl/misc/pFFT_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/impl/misc/pFFT_dsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/impl/misc/pFFT_sitodp_32ns_64_4_no_dsp_1_ip.tcl 
Execute       source C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT/hls/impl/misc/pFFT_sitodp_32s_64_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST pFFT MODULE2INSTS {pFFT pFFT pAccumulateFC grp_pAccumulateFC_fu_116 double2posit grp_double2posit_fu_120 log_generic_double_s grp_log_generic_double_s_fu_282 pow_generic_double_s grp_pow_generic_double_s_fu_305 pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 positCos grp_positCos_fu_382 pReduceAngle grp_pReduceAngle_fu_169 positAdd {grp_positAdd_fu_255 grp_positAdd_fu_275 grp_positAdd_fu_296 grp_positAdd_fu_177 grp_positAdd_fu_198 grp_positAdd_fu_214 grp_positAdd_fu_257 grp_positAdd_fu_274 grp_positAdd_fu_295 grp_positAdd_fu_406} pNAngle grp_pNAngle_fu_394 positMul grp_positMul_fu_430} INST2MODULE {pFFT pFFT grp_pAccumulateFC_fu_116 pAccumulateFC grp_double2posit_fu_120 double2posit grp_log_generic_double_s_fu_282 log_generic_double_s grp_pow_generic_double_s_fu_305 pow_generic_double_s grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 grp_positCos_fu_382 positCos grp_pReduceAngle_fu_169 pReduceAngle grp_positAdd_fu_255 positAdd grp_positAdd_fu_275 positAdd grp_positAdd_fu_296 positAdd grp_positAdd_fu_177 positAdd grp_positAdd_fu_198 positAdd grp_positAdd_fu_214 positAdd grp_pNAngle_fu_394 pNAngle grp_positAdd_fu_257 positAdd grp_positAdd_fu_274 positAdd grp_positAdd_fu_295 positAdd grp_positAdd_fu_406 positAdd grp_positMul_fu_430 positMul} INSTDATA {pFFT {DEPTH 1 CHILDREN grp_pAccumulateFC_fu_116} grp_pAccumulateFC_fu_116 {DEPTH 2 CHILDREN {grp_double2posit_fu_120 grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155}} grp_double2posit_fu_120 {DEPTH 3 CHILDREN {grp_log_generic_double_s_fu_282 grp_pow_generic_double_s_fu_305}} grp_log_generic_double_s_fu_282 {DEPTH 4 CHILDREN {}} grp_pow_generic_double_s_fu_305 {DEPTH 4 CHILDREN {}} grp_pAccumulateFC_Pipeline_VITIS_LOOP_1345_1_fu_155 {DEPTH 3 CHILDREN {grp_positCos_fu_382 grp_pNAngle_fu_394 grp_positAdd_fu_406 grp_positMul_fu_430}} grp_positCos_fu_382 {DEPTH 4 CHILDREN {grp_pReduceAngle_fu_169 grp_positAdd_fu_177 grp_positAdd_fu_198 grp_positAdd_fu_214}} grp_pReduceAngle_fu_169 {DEPTH 5 CHILDREN {grp_positAdd_fu_255 grp_positAdd_fu_275 grp_positAdd_fu_296}} grp_positAdd_fu_255 {DEPTH 6 CHILDREN {}} grp_positAdd_fu_275 {DEPTH 6 CHILDREN {}} grp_positAdd_fu_296 {DEPTH 6 CHILDREN {}} grp_positAdd_fu_177 {DEPTH 5 CHILDREN {}} grp_positAdd_fu_198 {DEPTH 5 CHILDREN {}} grp_positAdd_fu_214 {DEPTH 5 CHILDREN {}} grp_pNAngle_fu_394 {DEPTH 4 CHILDREN {grp_positAdd_fu_257 grp_positAdd_fu_274 grp_positAdd_fu_295}} grp_positAdd_fu_257 {DEPTH 5 CHILDREN {}} grp_positAdd_fu_274 {DEPTH 5 CHILDREN {}} grp_positAdd_fu_295 {DEPTH 5 CHILDREN {}} grp_positAdd_fu_406 {DEPTH 4 CHILDREN {}} grp_positMul_fu_430 {DEPTH 4 CHILDREN {}}} MODULEDATA {log_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME x_is_0_fu_1106_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:207} VARIABLE x_is_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_1112_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_3_fu_1118_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_NaN_fu_1124_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE x_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_4_fu_1138_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE icmp_ln18_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME x_is_inf_fu_1144_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE x_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln223_fu_1150_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:223} VARIABLE or_ln223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln223_1_fu_1156_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:223} VARIABLE or_ln223_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_fu_2042_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:223} VARIABLE select_ln223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mul_ln299_fu_1062_p0 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:275} VARIABLE b_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln275_1_fu_1791_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:275} VARIABLE select_ln275_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME b_exp_fu_1798_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:275} VARIABLE b_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_66ns_76_1_1_U1 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:285} VARIABLE Elog2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_54s_6ns_54_1_1_U3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:299} VARIABLE mul_ln299 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln40_fu_1282_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:40} VARIABLE select_ln40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_57ns_4ns_61_1_1_U10 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:42} VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_59ns_6ns_65_1_1_U5 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:42} VARIABLE mul_ln42_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_69ns_6ns_75_1_1_U8 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:42} VARIABLE mul_ln42_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_73ns_6ns_78_1_1_U9 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:42} VARIABLE mul_ln42_3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_68ns_6ns_73_1_1_U7 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:42} VARIABLE mul_ln42_4 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_63ns_6ns_68_1_1_U6 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:42} VARIABLE mul_ln42_5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_58ns_6ns_63_1_1_U4 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:42} VARIABLE mul_ln42_6 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_28ns_28ns_55_1_1_U2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:313} VARIABLE mul_ln313 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln313_fu_1964_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:313} VARIABLE sub_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_fu_1996_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:316} VARIABLE add_ln316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_1_fu_2006_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:316} VARIABLE add_ln316_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_4_fu_2024_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:316} VARIABLE add_ln316_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME log_base_1_fu_2078_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:324} VARIABLE log_base_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME log_base_2_fu_2084_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:323} VARIABLE log_base_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln348_fu_2888_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:348} VARIABLE sub_ln348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln348_fu_2898_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:348} VARIABLE lshr_ln348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME log_base_l_fu_2918_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:348} VARIABLE log_base_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_fu_2924_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:350} VARIABLE add_ln350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_154ns_32ns_1_1_1_U11 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:350} VARIABLE tmp_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_3_fu_2942_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:351} VARIABLE r_exp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_4_fu_2948_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:350} VARIABLE r_exp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_2964_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:354} VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_fu_2970_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:355} VARIABLE add_ln355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE partselect PRAGMA {} RTLNAME partselect_52ns_154ns_32ns_52_1_1_U12 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_log_.h:355} VARIABLE out_sig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op partselect} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME log_inverse_lut_table_0_5_64_array_U SOURCE {} VARIABLE log_inverse_lut_table_0_5_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME log0_lut_table_ap_fixed_double_0_5_64_array_U SOURCE {} VARIABLE log0_lut_table_ap_fixed_double_0_5_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {90 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array_U SOURCE {} VARIABLE log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_4_4_16_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {86 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array_U SOURCE {} VARIABLE log_lut_table_ap_fixed_102_12_ap_q_mode_5_ap_o_mode_3_0_7_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {83 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME log_lut_table_ap_fixed_12_6_64_array_U SOURCE {} VARIABLE log_lut_table_ap_fixed_12_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {78 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME log_lut_table_ap_fixed_17_6_64_array_U SOURCE {} VARIABLE log_lut_table_ap_fixed_17_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE {} STORAGESIZE {73 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME log_lut_table_ap_fixed_22_6_64_array_U SOURCE {} VARIABLE log_lut_table_ap_fixed_22_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {68 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME log_lut_table_ap_fixed_27_6_64_array_U SOURCE {} VARIABLE log_lut_table_ap_fixed_27_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {63 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME log_lut_table_ap_fixed_32_6_64_array_U SOURCE {} VARIABLE log_lut_table_ap_fixed_32_6_64_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {58 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 33 BRAM 21 URAM 0}} pow_generic_double_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_368_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME y_is_0_fu_374_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334} VARIABLE y_is_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_379_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE icmp_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_1_fu_315_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE icmp_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_inf_fu_384_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_isinf.h:18} VARIABLE y_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_2_fu_321_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_NaN_fu_389_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE y_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln378_fu_394_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE or_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME UnifiedRetVal_fu_1151_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE select_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln413_fu_928_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413} VARIABLE xor_ln413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_fu_933_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_339_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_frac_2_fu_345_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_54s_67ns_120_1_1_U39 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539} VARIABLE m_frac_l LOOP {} BUNDLEDNAME {} DSP 12 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln545_fu_414_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE sub_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln545_fu_423_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE select_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln545_fu_439_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE ashr_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln545_fu_445_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE shl_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_l_fu_459_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE m_fix_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln546_fu_471_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE shl_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln546_fu_477_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE ashr_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_back_fu_483_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE m_fix_back LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln552_fu_499_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552} VARIABLE shl_ln552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_fu_513_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln553_fu_529_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE shl_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln553_fu_535_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE ashr_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_1_fu_541_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_0_in_in_v_v_fu_549_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE m_fix_0_in_in_v_v LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U41 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE mul_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_15ns_19s_31_4_1_U41 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln563_fu_639_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE icmp_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln563_1_fu_645_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln563_fu_651_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE select_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_fu_659_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE r_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13s_71s_71_1_1_U35 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568} VARIABLE mul_ln568 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln574_fu_681_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574} VARIABLE sub_ln574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z4_m_1_fu_756_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:250} VARIABLE exp_Z4_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_43ns_36ns_79_1_1_U36 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:258} VARIABLE mul_ln258 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln261_fu_805_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261} VARIABLE add_ln261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z2P_m_1_fu_814_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:261} VARIABLE exp_Z2P_m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_49ns_44ns_93_1_1_U37 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:277} VARIABLE mul_ln277 LOOP {} BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_876_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280} VARIABLE add_ln280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME exp_Z1P_m_1_l_fu_885_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:280} VARIABLE exp_Z1P_m_1_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_937_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_50ns_50ns_99_1_1_U38 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE mul_ln616 LOOP {} BUNDLEDNAME {} DSP 9 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_1_fu_953_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_967_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624} VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_2_fu_972_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE r_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln628_fu_597_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln628_1_fu_603_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_fu_979_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln628_2_fu_993_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln628_fu_999_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE or_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME UnifiedRetVal_fu_1151_p6 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629} VARIABLE select_ln629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_sig_fu_1032_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE out_sig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_1044_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657} VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln378_fu_1066_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE xor_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_fu_1071_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_1_fu_1077_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln431_fu_1082_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE xor_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_fu_1087_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE or_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln438_fu_1092_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE xor_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_1_fu_1098_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_2_fu_1104_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_1_fu_1110_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln628_fu_1116_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE xor_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln645_fu_1122_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE icmp_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_fu_1128_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_1_fu_1134_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_4_64_1_1_U40 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE UnifiedRetVal LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {58 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {26 256 1} STORAGEUSAGE rom_2p DISPNAME {bind_storage rom_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {42 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 36 BRAM 5 URAM 0}} double2posit {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln356_fu_363_p2 SOURCE posit_lib.cpp:356 VARIABLE icmp_ln356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln356_1_fu_369_p2 SOURCE posit_lib.cpp:356 VARIABLE icmp_ln356_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln356_fu_375_p2 SOURCE posit_lib.cpp:356 VARIABLE or_ln356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_2_no_dsp_1_U55 SOURCE posit_lib.cpp:356 VARIABLE tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln356_fu_381_p2 SOURCE posit_lib.cpp:356 VARIABLE and_ln356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_2_no_dsp_1_U55 SOURCE posit_lib.cpp:361 VARIABLE tmp_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME result_sign_fu_387_p2 SOURCE posit_lib.cpp:361 VARIABLE result_sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln363_fu_399_p2 SOURCE posit_lib.cpp:363 VARIABLE xor_ln363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln361_fu_420_p3 SOURCE posit_lib.cpp:361 VARIABLE select_ln361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln167_fu_464_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167} VARIABLE icmp_ln167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln170_fu_480_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:170} VARIABLE icmp_ln170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_2_fu_489_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:182} VARIABLE data_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln184_fu_498_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184} VARIABLE xor_ln184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME xs_sig_fu_504_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:184} VARIABLE xs_sig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln167_fu_532_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:167} VARIABLE xor_ln167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln170_fu_538_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_round.h:170} VARIABLE and_ln170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_64_1_1_U57 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:497} VARIABLE retval_0_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_5_full_dsp_1_U53 SOURCE posit_lib.cpp:339 VARIABLE dc_1 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln339_fu_603_p2 SOURCE posit_lib.cpp:339 VARIABLE icmp_ln339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln339_1_fu_609_p2 SOURCE posit_lib.cpp:339 VARIABLE icmp_ln339_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln339_fu_615_p2 SOURCE posit_lib.cpp:339 VARIABLE or_ln339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE dcmp PRAGMA {} RTLNAME dcmp_64ns_64ns_1_2_no_dsp_1_U55 SOURCE posit_lib.cpp:339 VARIABLE tmp_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln339_fu_619_p2 SOURCE posit_lib.cpp:339 VARIABLE and_ln339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln18_fu_628_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:18} VARIABLE icmp_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_4_fu_648_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:36} VARIABLE data_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME xs_sign_2_fu_674_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:477} VARIABLE xs_sign_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME xs_exp_4_fu_679_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:477} VARIABLE xs_exp_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME xs_sig_3_fu_685_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:477} VARIABLE xs_sig_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln39_fu_692_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:39} VARIABLE xor_ln39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME xs_sig_4_fu_698_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:39} VARIABLE xs_sig_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln18_fu_718_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:18} VARIABLE xor_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_fu_724_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:24} VARIABLE and_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_fu_729_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:24} VARIABLE or_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln24_fu_734_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:24} VARIABLE xor_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln19_fu_740_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:19} VARIABLE icmp_ln19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln19_1_fu_746_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:19} VARIABLE icmp_ln19_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln19_fu_751_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:19} VARIABLE or_ln19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln19_fu_757_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:19} VARIABLE and_ln19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln19_1_fu_762_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_floor.h:19} VARIABLE and_ln19_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_64_1_1_U58 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_double.cpp:13} VARIABLE retval_0_i7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_fu_843_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE add_ln486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_fu_857_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln18_fu_867_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE select_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln18_fu_883_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE lshr_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln18_fu_889_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE shl_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME val_fu_915_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE val LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_1_fu_923_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_fu_929_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32s_64_4_no_dsp_1_U56 SOURCE posit_lib.cpp:373 VARIABLE y_assign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dsub_64ns_64ns_64_5_full_dsp_1_U53 SOURCE posit_lib.cpp:375 VARIABLE diff LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_1_fu_1063_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486} VARIABLE add_ln486_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_1_fu_1077_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln18_2_fu_1087_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE select_ln18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln18_1_fu_1103_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE lshr_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln18_1_fu_1109_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE shl_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME val_1_fu_1135_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE val_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_4_fu_1143_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mant_with_sf_fu_1149_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE mant_with_sf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln381_fu_1167_p2 SOURCE posit_lib.cpp:381 VARIABLE lshr_ln381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln381_fu_1173_p2 SOURCE posit_lib.cpp:381 VARIABLE sub_ln381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln381_fu_1187_p2 SOURCE posit_lib.cpp:381 VARIABLE shl_ln381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mant_part_fu_1201_p3 SOURCE posit_lib.cpp:381 VARIABLE mant_part LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln401_fu_961_p2 SOURCE posit_lib.cpp:401 VARIABLE add_ln401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln401_fu_977_p2 SOURCE posit_lib.cpp:401 VARIABLE icmp_ln401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME SREG_fu_983_p2 SOURCE posit_lib.cpp:402 VARIABLE SREG LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME SREG_1_fu_989_p3 SOURCE posit_lib.cpp:401 VARIABLE SREG_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME SREG_2_fu_997_p2 SOURCE posit_lib.cpp:407 VARIABLE SREG_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME SREG_3_fu_1003_p3 SOURCE posit_lib.cpp:400 VARIABLE SREG_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln414_fu_1011_p2 SOURCE posit_lib.cpp:414 VARIABLE icmp_ln414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mask_table_U SOURCE {} VARIABLE mask_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {52 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME one_half_table_U SOURCE {} VARIABLE one_half_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {53 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mask_table_50_U SOURCE {} VARIABLE mask_table_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {52 64 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 72 BRAM 32 URAM 0}} positAdd {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln541_fu_202_p2 SOURCE posit_lib.cpp:541 VARIABLE icmp_ln541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_x_fu_216_p2 SOURCE posit_lib.cpp:546 VARIABLE sf_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_y_fu_230_p2 SOURCE posit_lib.cpp:547 VARIABLE sf_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln541_1_fu_236_p2 SOURCE posit_lib.cpp:541 VARIABLE icmp_ln541_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln541_fu_242_p2 SOURCE posit_lib.cpp:541 VARIABLE xor_ln541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln541_fu_248_p2 SOURCE posit_lib.cpp:541 VARIABLE and_ln541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln541_1_fu_254_p2 SOURCE posit_lib.cpp:541 VARIABLE and_ln541_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln542_fu_260_p2 SOURCE posit_lib.cpp:542 VARIABLE xor_ln542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln542_1_fu_266_p2 SOURCE posit_lib.cpp:542 VARIABLE xor_ln542_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln542_fu_272_p2 SOURCE posit_lib.cpp:542 VARIABLE and_ln542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln542_fu_278_p2 SOURCE posit_lib.cpp:542 VARIABLE icmp_ln542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln542_2_fu_284_p2 SOURCE posit_lib.cpp:542 VARIABLE xor_ln542_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln542_1_fu_290_p2 SOURCE posit_lib.cpp:542 VARIABLE and_ln542_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln542_fu_296_p2 SOURCE posit_lib.cpp:542 VARIABLE or_ln542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln542_1_fu_302_p2 SOURCE posit_lib.cpp:542 VARIABLE or_ln542_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_fu_308_p3 SOURCE posit_lib.cpp:542 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_74_fu_320_p3 SOURCE posit_lib.cpp:542 VARIABLE empty_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_75_fu_328_p3 SOURCE posit_lib.cpp:542 VARIABLE empty_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_76_fu_336_p3 SOURCE posit_lib.cpp:542 VARIABLE empty_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mS_fu_344_p3 SOURCE posit_lib.cpp:542 VARIABLE mS LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_fu_352_p2 SOURCE posit_lib.cpp:557 VARIABLE diff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln558_fu_370_p2 SOURCE posit_lib.cpp:558 VARIABLE sub_ln558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln558_fu_380_p2 SOURCE posit_lib.cpp:558 VARIABLE shl_ln558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln558_fu_390_p2 SOURCE posit_lib.cpp:558 VARIABLE lshr_ln558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mS_1_fu_404_p3 SOURCE posit_lib.cpp:558 VARIABLE mS_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln559_fu_412_p2 SOURCE posit_lib.cpp:559 VARIABLE xor_ln559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mantissa_fu_418_p2 SOURCE posit_lib.cpp:560 VARIABLE mantissa LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mantissa_19_fu_424_p2 SOURCE posit_lib.cpp:563 VARIABLE mantissa_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_23_fu_544_p3 SOURCE posit_lib.cpp:559 VARIABLE mantissa_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME count_fu_557_p2 SOURCE posit_lib.cpp:100 VARIABLE count LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_1_fu_575_p3 SOURCE posit_lib.cpp:101 VARIABLE count_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_2_fu_583_p3 SOURCE posit_lib.cpp:100 VARIABLE count_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_1_fu_591_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_605_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_3_fu_611_p3 SOURCE posit_lib.cpp:101 VARIABLE count_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_4_fu_619_p3 SOURCE posit_lib.cpp:100 VARIABLE count_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_2_fu_631_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_1_fu_645_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_5_fu_651_p3 SOURCE posit_lib.cpp:101 VARIABLE count_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_6_fu_659_p3 SOURCE posit_lib.cpp:100 VARIABLE count_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_3_fu_667_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_2_fu_681_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_7_fu_687_p3 SOURCE posit_lib.cpp:101 VARIABLE count_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_8_fu_695_p3 SOURCE posit_lib.cpp:100 VARIABLE count_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_4_fu_703_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_3_fu_717_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_9_fu_723_p3 SOURCE posit_lib.cpp:101 VARIABLE count_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_10_fu_731_p3 SOURCE posit_lib.cpp:100 VARIABLE count_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_5_fu_739_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_4_fu_753_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_11_fu_759_p3 SOURCE posit_lib.cpp:101 VARIABLE count_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_12_fu_767_p3 SOURCE posit_lib.cpp:100 VARIABLE count_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_6_fu_779_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_5_fu_793_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_13_fu_799_p3 SOURCE posit_lib.cpp:101 VARIABLE count_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_14_fu_807_p3 SOURCE posit_lib.cpp:100 VARIABLE count_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_7_fu_815_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_6_fu_997_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_15_fu_1002_p3 SOURCE posit_lib.cpp:101 VARIABLE count_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_16_fu_1008_p3 SOURCE posit_lib.cpp:100 VARIABLE count_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_8_fu_1014_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_7_fu_1018_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_17_fu_1024_p3 SOURCE posit_lib.cpp:101 VARIABLE count_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_18_fu_1032_p3 SOURCE posit_lib.cpp:100 VARIABLE count_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_9_fu_1039_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_8_fu_1044_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_19_fu_1050_p3 SOURCE posit_lib.cpp:101 VARIABLE count_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_20_fu_1058_p3 SOURCE posit_lib.cpp:100 VARIABLE count_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_10_fu_1065_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_9_fu_1070_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_21_fu_1076_p3 SOURCE posit_lib.cpp:101 VARIABLE count_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_22_fu_1084_p3 SOURCE posit_lib.cpp:100 VARIABLE count_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_11_fu_1091_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_10_fu_1096_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_23_fu_1102_p3 SOURCE posit_lib.cpp:101 VARIABLE count_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_24_fu_1110_p3 SOURCE posit_lib.cpp:100 VARIABLE count_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_12_fu_1117_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_11_fu_1122_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_25_fu_1127_p3 SOURCE posit_lib.cpp:101 VARIABLE count_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_26_fu_1133_p3 SOURCE posit_lib.cpp:100 VARIABLE count_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_13_fu_1139_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_12_fu_1143_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_27_fu_1149_p3 SOURCE posit_lib.cpp:101 VARIABLE count_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_28_fu_1157_p3 SOURCE posit_lib.cpp:100 VARIABLE count_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_14_fu_1168_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_13_fu_1173_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_29_fu_1179_p3 SOURCE posit_lib.cpp:101 VARIABLE count_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_30_fu_1187_p3 SOURCE posit_lib.cpp:100 VARIABLE count_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_15_fu_1194_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_14_fu_1199_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_31_fu_1205_p3 SOURCE posit_lib.cpp:101 VARIABLE count_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_32_fu_1213_p3 SOURCE posit_lib.cpp:100 VARIABLE count_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_16_fu_1220_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_15_fu_1225_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_33_fu_1231_p3 SOURCE posit_lib.cpp:101 VARIABLE count_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_34_fu_1239_p3 SOURCE posit_lib.cpp:100 VARIABLE count_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_17_fu_1246_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_16_fu_1251_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_35_fu_1256_p3 SOURCE posit_lib.cpp:101 VARIABLE count_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_36_fu_1262_p3 SOURCE posit_lib.cpp:100 VARIABLE count_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_18_fu_1268_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_17_fu_1272_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_37_fu_1278_p3 SOURCE posit_lib.cpp:101 VARIABLE count_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_38_fu_1286_p3 SOURCE posit_lib.cpp:100 VARIABLE count_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_19_fu_1293_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_18_fu_1298_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_39_fu_1304_p3 SOURCE posit_lib.cpp:101 VARIABLE count_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_40_fu_1312_p3 SOURCE posit_lib.cpp:100 VARIABLE count_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_20_fu_1319_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_19_fu_1324_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_41_fu_1330_p3 SOURCE posit_lib.cpp:101 VARIABLE count_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_42_fu_1338_p3 SOURCE posit_lib.cpp:100 VARIABLE count_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_21_fu_1345_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_20_fu_1350_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_43_fu_1356_p3 SOURCE posit_lib.cpp:101 VARIABLE count_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_44_fu_1364_p3 SOURCE posit_lib.cpp:100 VARIABLE count_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_22_fu_1371_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_21_fu_1376_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_45_fu_1381_p3 SOURCE posit_lib.cpp:101 VARIABLE count_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_46_fu_1387_p3 SOURCE posit_lib.cpp:100 VARIABLE count_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_23_fu_1393_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_22_fu_1397_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_47_fu_1403_p3 SOURCE posit_lib.cpp:101 VARIABLE count_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_48_fu_1411_p3 SOURCE posit_lib.cpp:100 VARIABLE count_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_24_fu_1418_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_23_fu_1423_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_49_fu_1429_p3 SOURCE posit_lib.cpp:101 VARIABLE count_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_50_fu_1437_p3 SOURCE posit_lib.cpp:100 VARIABLE count_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_25_fu_1444_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_24_fu_1449_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_51_fu_1455_p3 SOURCE posit_lib.cpp:101 VARIABLE count_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_52_fu_1463_p3 SOURCE posit_lib.cpp:100 VARIABLE count_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_26_fu_1470_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_25_fu_1475_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_53_fu_1481_p3 SOURCE posit_lib.cpp:101 VARIABLE count_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_54_fu_1489_p3 SOURCE posit_lib.cpp:100 VARIABLE count_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_27_fu_1496_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_26_fu_1501_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_55_fu_1506_p3 SOURCE posit_lib.cpp:101 VARIABLE count_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_56_fu_1512_p3 SOURCE posit_lib.cpp:100 VARIABLE count_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_28_fu_1518_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_27_fu_1522_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_57_fu_1528_p3 SOURCE posit_lib.cpp:101 VARIABLE count_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_58_fu_1536_p3 SOURCE posit_lib.cpp:100 VARIABLE count_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME flag_29_fu_1543_p2 SOURCE posit_lib.cpp:100 VARIABLE flag_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_28_fu_1551_p2 SOURCE posit_lib.cpp:101 VARIABLE add_ln101_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_59_fu_1557_p3 SOURCE posit_lib.cpp:101 VARIABLE count_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME count_60_fu_1565_p3 SOURCE posit_lib.cpp:100 VARIABLE count_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME SA_fu_1577_p2 SOURCE posit_lib.cpp:568 VARIABLE SA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln567_fu_1587_p2 SOURCE posit_lib.cpp:567 VARIABLE icmp_ln567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln567_fu_1596_p2 SOURCE posit_lib.cpp:567 VARIABLE shl_ln567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln567_fu_1602_p2 SOURCE posit_lib.cpp:567 VARIABLE sub_ln567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln567_fu_1612_p2 SOURCE posit_lib.cpp:567 VARIABLE lshr_ln567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_21_fu_1626_p3 SOURCE posit_lib.cpp:594 VARIABLE mantissa_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME regime_fu_1634_p2 SOURCE posit_lib.cpp:586 VARIABLE regime LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln601_fu_434_p2 SOURCE posit_lib.cpp:601 VARIABLE icmp_ln601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln601_fu_440_p2 SOURCE posit_lib.cpp:601 VARIABLE and_ln601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln601_1_fu_446_p2 SOURCE posit_lib.cpp:601 VARIABLE and_ln601_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln611_fu_1639_p3 SOURCE posit_lib.cpp:611 VARIABLE select_ln611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_13_fu_1659_p6 SOURCE posit_lib.cpp:611 VARIABLE select_ln611_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME exponent_fu_504_p6 SOURCE posit_lib.cpp:611 VARIABLE and_ln611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sign_fu_524_p6 SOURCE posit_lib.cpp:611 VARIABLE select_ln611_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln601_2_fu_466_p2 SOURCE posit_lib.cpp:601 VARIABLE and_ln601_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME isZero_fu_472_p2 SOURCE posit_lib.cpp:601 VARIABLE isZero LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln605_fu_478_p2 SOURCE posit_lib.cpp:605 VARIABLE or_ln605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln605_fu_484_p2 SOURCE posit_lib.cpp:605 VARIABLE xor_ln605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln605_fu_490_p2 SOURCE posit_lib.cpp:605 VARIABLE and_ln605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_3_30_1_1_U70 SOURCE posit_lib.cpp:619 VARIABLE mantissa_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_3_6_1_1_U69 SOURCE posit_lib.cpp:523 VARIABLE regime_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U67 SOURCE posit_lib.cpp:523 VARIABLE exponent LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U68 SOURCE posit_lib.cpp:542 VARIABLE sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} pReduceAngle {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln23_fu_397_p2 SOURCE posit_lib.cpp:23 VARIABLE icmp_ln23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_403_p2 SOURCE posit_lib.cpp:24 VARIABLE icmp_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln25_fu_409_p2 SOURCE posit_lib.cpp:25 VARIABLE xor_ln25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln25_fu_415_p2 SOURCE posit_lib.cpp:25 VARIABLE icmp_ln25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_fu_421_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME absXGreaterEqual_5_fu_427_p2 SOURCE posit_lib.cpp:25 VARIABLE absXGreaterEqual_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_59ns_61ns_119_1_1_U84 SOURCE posit_lib.cpp:675 VARIABLE mul_ln675 LOOP {} BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln680_fu_461_p3 SOURCE posit_lib.cpp:680 VARIABLE select_ln680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln703_fu_479_p2 SOURCE posit_lib.cpp:703 VARIABLE icmp_ln703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln800_fu_485_p2 SOURCE posit_lib.cpp:800 VARIABLE add_ln800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_14_fu_491_p3 SOURCE posit_lib.cpp:800 VARIABLE regime_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln803_fu_499_p2 SOURCE posit_lib.cpp:803 VARIABLE icmp_ln803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln804_fu_505_p2 SOURCE posit_lib.cpp:804 VARIABLE icmp_ln804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln804_fu_511_p3 SOURCE posit_lib.cpp:804 VARIABLE select_ln804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_fu_519_p3 SOURCE posit_lib.cpp:820 VARIABLE regime LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln23_1_fu_629_p2 SOURCE posit_lib.cpp:23 VARIABLE icmp_ln23_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_1_fu_635_p2 SOURCE posit_lib.cpp:24 VARIABLE icmp_ln24_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_fu_641_p2 SOURCE posit_lib.cpp:24 VARIABLE and_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln25_1_fu_647_p2 SOURCE posit_lib.cpp:25 VARIABLE xor_ln25_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln25_1_fu_653_p2 SOURCE posit_lib.cpp:25 VARIABLE icmp_ln25_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_2_fu_659_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_3_fu_665_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_fu_671_p2 SOURCE posit_lib.cpp:24 VARIABLE or_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME absXGreaterEqual_fu_677_p2 SOURCE posit_lib.cpp:24 VARIABLE absXGreaterEqual LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln27_fu_683_p2 SOURCE posit_lib.cpp:27 VARIABLE xor_ln27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_m_angle_sign_fu_689_p2 SOURCE posit_lib.cpp:852 VARIABLE not_m_angle_sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME retval_1_i_fu_695_p2 SOURCE posit_lib.cpp:27 VARIABLE retval_1_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln23_2_fu_701_p2 SOURCE posit_lib.cpp:23 VARIABLE icmp_ln23_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln25_2_fu_707_p2 SOURCE posit_lib.cpp:25 VARIABLE icmp_ln25_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_4_fu_713_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_5_fu_719_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME absXGreaterEqual_1_fu_725_p2 SOURCE posit_lib.cpp:23 VARIABLE absXGreaterEqual_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln27_1_fu_731_p2 SOURCE posit_lib.cpp:27 VARIABLE xor_ln27_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME retval_1_i9_fu_737_p2 SOURCE posit_lib.cpp:852 VARIABLE retval_1_i9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln23_3_fu_743_p2 SOURCE posit_lib.cpp:23 VARIABLE icmp_ln23_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_2_fu_749_p2 SOURCE posit_lib.cpp:24 VARIABLE icmp_ln24_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_1_fu_755_p2 SOURCE posit_lib.cpp:24 VARIABLE and_ln24_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln25_2_fu_761_p2 SOURCE posit_lib.cpp:25 VARIABLE xor_ln25_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln25_3_fu_767_p2 SOURCE posit_lib.cpp:25 VARIABLE icmp_ln25_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_6_fu_773_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_7_fu_779_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_1_fu_785_p2 SOURCE posit_lib.cpp:24 VARIABLE or_ln24_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME absXGreaterEqual_2_fu_791_p2 SOURCE posit_lib.cpp:24 VARIABLE absXGreaterEqual_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln27_2_fu_797_p2 SOURCE posit_lib.cpp:27 VARIABLE xor_ln27_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_y_sign_fu_803_p2 SOURCE posit_lib.cpp:1000 VARIABLE not_y_sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME retval_1_i20_fu_809_p2 SOURCE posit_lib.cpp:27 VARIABLE retval_1_i20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln25_4_fu_823_p2 SOURCE posit_lib.cpp:25 VARIABLE icmp_ln25_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_8_fu_829_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_9_fu_835_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME absXGreaterEqual_3_fu_841_p2 SOURCE posit_lib.cpp:23 VARIABLE absXGreaterEqual_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln27_3_fu_847_p2 SOURCE posit_lib.cpp:27 VARIABLE xor_ln27_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME retval_1_i31_fu_853_p2 SOURCE posit_lib.cpp:1000 VARIABLE retval_1_i31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 10 BRAM 0 URAM 0}} positCos {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_r_fu_288_p2 SOURCE posit_lib.cpp:757 VARIABLE sf_r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln771_fu_306_p2 SOURCE posit_lib.cpp:771 VARIABLE icmp_ln771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_30ns_60_1_1_U90 SOURCE posit_lib.cpp:778 VARIABLE mant LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sf_r_11_fu_354_p3 SOURCE posit_lib.cpp:800 VARIABLE sf_r_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_6_fu_362_p3 SOURCE posit_lib.cpp:779 VARIABLE mantissa_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_3_fu_370_p3 SOURCE posit_lib.cpp:771 VARIABLE regime_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln803_fu_400_p2 SOURCE posit_lib.cpp:803 VARIABLE icmp_ln803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln804_fu_405_p2 SOURCE posit_lib.cpp:804 VARIABLE icmp_ln804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln804_fu_410_p3 SOURCE posit_lib.cpp:804 VARIABLE select_ln804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln820_fu_417_p3 SOURCE posit_lib.cpp:820 VARIABLE select_ln820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_fu_424_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_10_fu_429_p3 SOURCE posit_lib.cpp:820 VARIABLE regime_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln820_5_fu_378_p3 SOURCE posit_lib.cpp:820 VARIABLE select_ln820_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_2_fu_386_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_16_fu_392_p3 SOURCE posit_lib.cpp:820 VARIABLE mantissa_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln771_1_fu_462_p2 SOURCE posit_lib.cpp:771 VARIABLE icmp_ln771_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_30ns_60_1_1_U91 SOURCE posit_lib.cpp:778 VARIABLE mant_1 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sf_r_12_fu_500_p3 SOURCE posit_lib.cpp:800 VARIABLE sf_r_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_10_fu_508_p3 SOURCE posit_lib.cpp:779 VARIABLE mantissa_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_5_fu_516_p3 SOURCE posit_lib.cpp:771 VARIABLE regime_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln803_1_fu_524_p2 SOURCE posit_lib.cpp:803 VARIABLE icmp_ln803_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln804_1_fu_530_p2 SOURCE posit_lib.cpp:804 VARIABLE icmp_ln804_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln804_1_fu_536_p3 SOURCE posit_lib.cpp:804 VARIABLE select_ln804_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_3_fu_544_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_11_fu_549_p3 SOURCE posit_lib.cpp:820 VARIABLE regime_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_4_fu_557_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_17_fu_562_p3 SOURCE posit_lib.cpp:820 VARIABLE mantissa_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_in_fu_569_p2 SOURCE posit_lib.cpp:635 VARIABLE sf_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_in_1_fu_579_p2 SOURCE posit_lib.cpp:629 VARIABLE sf_in_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln631_fu_593_p2 SOURCE posit_lib.cpp:631 VARIABLE icmp_ln631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_regime_11_fu_603_p3 SOURCE posit_lib.cpp:631 VARIABLE result_regime_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln755_fu_621_p2 SOURCE posit_lib.cpp:755 VARIABLE add_ln755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_r_8_fu_625_p2 SOURCE posit_lib.cpp:755 VARIABLE sf_r_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln771_2_fu_639_p2 SOURCE posit_lib.cpp:771 VARIABLE icmp_ln771_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_30ns_60_1_1_U92 SOURCE posit_lib.cpp:778 VARIABLE mant_2 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_r_9_fu_653_p2 SOURCE posit_lib.cpp:781 VARIABLE sf_r_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sf_r_13_fu_675_p3 SOURCE posit_lib.cpp:800 VARIABLE sf_r_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_14_fu_683_p3 SOURCE posit_lib.cpp:779 VARIABLE mantissa_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_8_fu_691_p3 SOURCE posit_lib.cpp:771 VARIABLE regime_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln803_2_fu_699_p2 SOURCE posit_lib.cpp:803 VARIABLE icmp_ln803_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln804_2_fu_705_p2 SOURCE posit_lib.cpp:804 VARIABLE icmp_ln804_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln804_2_fu_711_p3 SOURCE posit_lib.cpp:804 VARIABLE select_ln804_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_5_fu_719_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_fu_724_p3 SOURCE posit_lib.cpp:820 VARIABLE regime LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_6_fu_731_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_18_fu_736_p3 SOURCE posit_lib.cpp:820 VARIABLE mantissa_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_in_2_fu_747_p2 SOURCE posit_lib.cpp:629 VARIABLE sf_in_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln631_1_fu_761_p2 SOURCE posit_lib.cpp:631 VARIABLE icmp_ln631_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_regime_fu_771_p3 SOURCE posit_lib.cpp:631 VARIABLE result_regime LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME negated_posit_sign_fu_848_p2 SOURCE posit_lib.cpp:253 VARIABLE negated_posit_sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 22 BRAM 0 URAM 0}} pNAngle {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln23_fu_396_p2 SOURCE posit_lib.cpp:23 VARIABLE icmp_ln23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_402_p2 SOURCE posit_lib.cpp:24 VARIABLE icmp_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln25_fu_408_p2 SOURCE posit_lib.cpp:25 VARIABLE xor_ln25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln25_fu_414_p2 SOURCE posit_lib.cpp:25 VARIABLE icmp_ln25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_fu_420_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME absXGreaterEqual_9_fu_426_p2 SOURCE posit_lib.cpp:25 VARIABLE absXGreaterEqual_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_59ns_61ns_119_1_1_U99 SOURCE posit_lib.cpp:675 VARIABLE mul_ln675 LOOP {} BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln680_fu_460_p3 SOURCE posit_lib.cpp:680 VARIABLE select_ln680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln703_fu_478_p2 SOURCE posit_lib.cpp:703 VARIABLE icmp_ln703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln720_fu_484_p3 SOURCE posit_lib.cpp:720 VARIABLE select_ln720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln720_fu_491_p2 SOURCE posit_lib.cpp:720 VARIABLE or_ln720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_fu_496_p3 SOURCE posit_lib.cpp:720 VARIABLE regime LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME regime_17_fu_504_p2 SOURCE posit_lib.cpp:800 VARIABLE regime_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln803_fu_510_p2 SOURCE posit_lib.cpp:803 VARIABLE icmp_ln803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln804_fu_516_p2 SOURCE posit_lib.cpp:804 VARIABLE icmp_ln804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln804_fu_522_p3 SOURCE posit_lib.cpp:804 VARIABLE select_ln804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_fu_530_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_19_fu_535_p3 SOURCE posit_lib.cpp:820 VARIABLE regime_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_positAdd_fu_257_y_mantissa3_val SOURCE posit_lib.cpp:739 VARIABLE select_ln739 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln23_4_fu_656_p2 SOURCE posit_lib.cpp:23 VARIABLE icmp_ln23_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_3_fu_662_p2 SOURCE posit_lib.cpp:24 VARIABLE icmp_ln24_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_fu_668_p2 SOURCE posit_lib.cpp:24 VARIABLE and_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln25_3_fu_674_p2 SOURCE posit_lib.cpp:25 VARIABLE xor_ln25_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln25_5_fu_680_p2 SOURCE posit_lib.cpp:25 VARIABLE icmp_ln25_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_11_fu_686_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_12_fu_692_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_fu_698_p2 SOURCE posit_lib.cpp:24 VARIABLE or_ln24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME absXGreaterEqual_fu_704_p2 SOURCE posit_lib.cpp:24 VARIABLE absXGreaterEqual LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln27_fu_710_p2 SOURCE posit_lib.cpp:27 VARIABLE xor_ln27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_m_angle_sign_fu_716_p2 SOURCE posit_lib.cpp:852 VARIABLE not_m_angle_sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME retval_1_i_fu_722_p2 SOURCE posit_lib.cpp:27 VARIABLE retval_1_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln23_5_fu_728_p2 SOURCE posit_lib.cpp:23 VARIABLE icmp_ln23_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln25_6_fu_734_p2 SOURCE posit_lib.cpp:25 VARIABLE icmp_ln25_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_13_fu_740_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_14_fu_746_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME absXGreaterEqual_5_fu_752_p2 SOURCE posit_lib.cpp:23 VARIABLE absXGreaterEqual_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln27_4_fu_758_p2 SOURCE posit_lib.cpp:27 VARIABLE xor_ln27_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME retval_1_i9_fu_764_p2 SOURCE posit_lib.cpp:852 VARIABLE retval_1_i9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln23_6_fu_770_p2 SOURCE posit_lib.cpp:23 VARIABLE icmp_ln23_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_4_fu_776_p2 SOURCE posit_lib.cpp:24 VARIABLE icmp_ln24_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln24_2_fu_782_p2 SOURCE posit_lib.cpp:24 VARIABLE and_ln24_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln25_4_fu_788_p2 SOURCE posit_lib.cpp:25 VARIABLE xor_ln25_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln25_7_fu_794_p2 SOURCE posit_lib.cpp:25 VARIABLE icmp_ln25_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_15_fu_800_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_16_fu_806_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln24_2_fu_812_p2 SOURCE posit_lib.cpp:24 VARIABLE or_ln24_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME absXGreaterEqual_6_fu_818_p2 SOURCE posit_lib.cpp:24 VARIABLE absXGreaterEqual_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln27_5_fu_824_p2 SOURCE posit_lib.cpp:27 VARIABLE xor_ln27_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_y_sign_fu_830_p2 SOURCE posit_lib.cpp:1197 VARIABLE not_y_sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME retval_1_i20_fu_836_p2 SOURCE posit_lib.cpp:27 VARIABLE retval_1_i20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln25_8_fu_850_p2 SOURCE posit_lib.cpp:25 VARIABLE icmp_ln25_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_17_fu_856_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln25_18_fu_862_p2 SOURCE posit_lib.cpp:25 VARIABLE and_ln25_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME absXGreaterEqual_7_fu_868_p2 SOURCE posit_lib.cpp:23 VARIABLE absXGreaterEqual_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln27_6_fu_874_p2 SOURCE posit_lib.cpp:27 VARIABLE xor_ln27_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME retval_1_i31_fu_880_p2 SOURCE posit_lib.cpp:1197 VARIABLE retval_1_i31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME m_angle_sign_7_fu_890_p2 SOURCE posit_lib.cpp:1204 VARIABLE m_angle_sign_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 10 BRAM 0 URAM 0}} positMul {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sign_fu_134_p2 SOURCE posit_lib.cpp:751 VARIABLE sign LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME isZero_fu_140_p2 SOURCE posit_lib.cpp:753 VARIABLE isZero LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln757_1_fu_168_p2 SOURCE posit_lib.cpp:757 VARIABLE add_ln757_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln771_fu_196_p2 SOURCE posit_lib.cpp:771 VARIABLE icmp_ln771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_30ns_60_1_1_U105 SOURCE posit_lib.cpp:778 VARIABLE mant LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_r_1_fu_210_p2 SOURCE posit_lib.cpp:781 VARIABLE sf_r_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sf_r_3_fu_232_p3 SOURCE posit_lib.cpp:800 VARIABLE sf_r_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_2_fu_240_p3 SOURCE posit_lib.cpp:779 VARIABLE mantissa_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_1_fu_248_p3 SOURCE posit_lib.cpp:771 VARIABLE regime_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln803_fu_256_p2 SOURCE posit_lib.cpp:803 VARIABLE icmp_ln803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln804_fu_262_p2 SOURCE posit_lib.cpp:804 VARIABLE icmp_ln804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln804_fu_268_p3 SOURCE posit_lib.cpp:804 VARIABLE select_ln804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln820_fu_276_p3 SOURCE posit_lib.cpp:820 VARIABLE select_ln820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_fu_284_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_fu_290_p3 SOURCE posit_lib.cpp:820 VARIABLE regime LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln820_2_fu_298_p3 SOURCE posit_lib.cpp:820 VARIABLE select_ln820_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_1_fu_306_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_4_fu_312_p3 SOURCE posit_lib.cpp:820 VARIABLE mantissa_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln820_fu_320_p2 SOURCE posit_lib.cpp:820 VARIABLE xor_ln820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sign_2_fu_326_p2 SOURCE posit_lib.cpp:820 VARIABLE sign_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 4 BRAM 0 URAM 0}} pAccumulateFC_Pipeline_VITIS_LOOP_1345_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1345_fu_536_p2 SOURCE posit_lib.cpp:1345 VARIABLE icmp_ln1345 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1345_fu_542_p2 SOURCE posit_lib.cpp:1345 VARIABLE add_ln1345 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln629_fu_609_p2 SOURCE posit_lib.cpp:629 VARIABLE add_ln629 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln631_fu_623_p2 SOURCE posit_lib.cpp:631 VARIABLE icmp_ln631 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_regime_27_fu_633_p3 SOURCE posit_lib.cpp:631 VARIABLE result_regime_27 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME y_sign_1_fu_640_p2 SOURCE posit_lib.cpp:851 VARIABLE y_sign_1 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln629_1_fu_697_p2 SOURCE posit_lib.cpp:629 VARIABLE add_ln629_1 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln631_2_fu_711_p2 SOURCE posit_lib.cpp:631 VARIABLE icmp_ln631_2 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_regime_23_fu_721_p3 SOURCE posit_lib.cpp:631 VARIABLE result_regime_23 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln629_2_fu_658_p2 SOURCE posit_lib.cpp:629 VARIABLE add_ln629_2 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln631_3_fu_672_p2 SOURCE posit_lib.cpp:631 VARIABLE icmp_ln631_3 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_regime_28_fu_688_p3 SOURCE posit_lib.cpp:631 VARIABLE result_regime_28 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME y_sign_3_fu_682_p2 SOURCE posit_lib.cpp:851 VARIABLE y_sign_3 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sign_fu_754_p2 SOURCE posit_lib.cpp:751 VARIABLE sign LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME isZero_fu_759_p2 SOURCE posit_lib.cpp:753 VARIABLE isZero LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln771_fu_795_p2 SOURCE posit_lib.cpp:771 VARIABLE icmp_ln771 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_30ns_60_1_1_U116 SOURCE posit_lib.cpp:778 VARIABLE mant LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_r_14_fu_801_p2 SOURCE posit_lib.cpp:781 VARIABLE sf_r_14 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sf_r_19_fu_823_p3 SOURCE posit_lib.cpp:800 VARIABLE sf_r_19 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_13_fu_831_p3 SOURCE posit_lib.cpp:779 VARIABLE mantissa_13 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_13_fu_839_p3 SOURCE posit_lib.cpp:771 VARIABLE regime_13 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln803_fu_1066_p2 SOURCE posit_lib.cpp:803 VARIABLE icmp_ln803 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln804_fu_1071_p2 SOURCE posit_lib.cpp:804 VARIABLE icmp_ln804 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln804_fu_1076_p3 SOURCE posit_lib.cpp:804 VARIABLE select_ln804 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln820_fu_1083_p3 SOURCE posit_lib.cpp:820 VARIABLE select_ln820 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_fu_1090_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_20_fu_1095_p3 SOURCE posit_lib.cpp:820 VARIABLE regime_20 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln820_12_fu_847_p3 SOURCE posit_lib.cpp:820 VARIABLE select_ln820_12 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_7_fu_855_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820_7 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_26_fu_861_p3 SOURCE posit_lib.cpp:820 VARIABLE mantissa_26 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln820_fu_869_p2 SOURCE posit_lib.cpp:820 VARIABLE xor_ln820 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sign_3_fu_875_p2 SOURCE posit_lib.cpp:820 VARIABLE sign_3 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME sign_4_fu_894_p2 SOURCE posit_lib.cpp:751 VARIABLE sign_4 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME isZero_1_fu_899_p2 SOURCE posit_lib.cpp:753 VARIABLE isZero_1 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln771_1_fu_935_p2 SOURCE posit_lib.cpp:771 VARIABLE icmp_ln771_1 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_30ns_60_1_1_U116 SOURCE posit_lib.cpp:778 VARIABLE mant_3 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sf_r_17_fu_941_p2 SOURCE posit_lib.cpp:781 VARIABLE sf_r_17 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sf_r_20_fu_963_p3 SOURCE posit_lib.cpp:800 VARIABLE sf_r_20 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_18_fu_971_p3 SOURCE posit_lib.cpp:779 VARIABLE mantissa_18 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_16_fu_979_p3 SOURCE posit_lib.cpp:771 VARIABLE regime_16 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln803_1_fu_1021_p2 SOURCE posit_lib.cpp:803 VARIABLE icmp_ln803_1 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln804_1_fu_1026_p2 SOURCE posit_lib.cpp:804 VARIABLE icmp_ln804_1 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln804_1_fu_1031_p3 SOURCE posit_lib.cpp:804 VARIABLE select_ln804_1 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln820_14_fu_1038_p3 SOURCE posit_lib.cpp:820 VARIABLE select_ln820_14 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_2_fu_1045_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820_2 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME regime_22_fu_1050_p3 SOURCE posit_lib.cpp:820 VARIABLE regime_22 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln820_16_fu_987_p3 SOURCE posit_lib.cpp:820 VARIABLE select_ln820_16 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln820_8_fu_995_p2 SOURCE posit_lib.cpp:820 VARIABLE or_ln820_8 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME mantissa_29_fu_1001_p3 SOURCE posit_lib.cpp:820 VARIABLE mantissa_29 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln820_1_fu_1009_p2 SOURCE posit_lib.cpp:820 VARIABLE xor_ln820_1 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sign_5_fu_1015_p2 SOURCE posit_lib.cpp:820 VARIABLE sign_5 LOOP VITIS_LOOP_1345_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 40 BRAM 0 URAM 0}} pAccumulateFC {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_32ns_64_4_no_dsp_1_U136 SOURCE posit_lib.cpp:1341 VARIABLE conv LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U135 SOURCE posit_lib.cpp:1341 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_6_max_dsp_1_U135 SOURCE posit_lib.cpp:1341 VARIABLE div LOOP {} BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_i321_i_fu_268_p2 SOURCE {} VARIABLE add_i321_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 123 BRAM 32 URAM 0}} pFFT {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1366_fu_160_p2 SOURCE posit_lib.cpp:1366 VARIABLE icmp_ln1366 LOOP VITIS_LOOP_1366_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1366_fu_166_p2 SOURCE posit_lib.cpp:1366 VARIABLE add_ln1366 LOOP VITIS_LOOP_1366_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 123 BRAM 32 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.3 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.832 seconds; current allocated memory: 452.605 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pFFT.
INFO: [VLOG 209-307] Generating Verilog RTL for pFFT.
Execute       syn_report -model pFFT -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 129.49 MHz
Command     autosyn done; 38.887 sec.
Command   csynth_design done; 126.144 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
