
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000258  00800100  00002ba8  00002c3c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002ba8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000011c  00800358  00800358  00002e94  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00002e94  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00003560  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002a0  00000000  00000000  000035e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004dd5  00000000  00000000  00003888  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014d4  00000000  00000000  0000865d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001cbd  00000000  00000000  00009b31  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000bec  00000000  00000000  0000b7f0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001190  00000000  00000000  0000c3dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000030eb  00000000  00000000  0000d56c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 fd 13 	jmp	0x27fa	; 0x27fa <__vector_12>
      34:	0c 94 2a 14 	jmp	0x2854	; 0x2854 <__vector_13>
      38:	0c 94 57 14 	jmp	0x28ae	; 0x28ae <__vector_14>
      3c:	0c 94 0b 15 	jmp	0x2a16	; 0x2a16 <__vector_15>
      40:	0c 94 e9 13 	jmp	0x27d2	; 0x27d2 <__vector_16>
      44:	0c 94 f3 13 	jmp	0x27e6	; 0x27e6 <__vector_17>
      48:	0c 94 4b 02 	jmp	0x496	; 0x496 <__vector_18>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      54:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      68:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      6c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      70:	0c 94 84 14 	jmp	0x2908	; 0x2908 <__vector_28>
      74:	0c 94 b1 14 	jmp	0x2962	; 0x2962 <__vector_29>
      78:	0c 94 de 14 	jmp	0x29bc	; 0x29bc <__vector_30>
      7c:	0c 94 15 15 	jmp	0x2a2a	; 0x2a2a <__vector_31>
      80:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      84:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      88:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      8c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      90:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	13 e0       	ldi	r17, 0x03	; 3
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e8 ea       	ldi	r30, 0xA8	; 168
      a8:	fb e2       	ldi	r31, 0x2B	; 43
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0
      b0:	a8 35       	cpi	r26, 0x58	; 88
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
      b6:	14 e0       	ldi	r17, 0x04	; 4
      b8:	a8 e5       	ldi	r26, 0x58	; 88
      ba:	b3 e0       	ldi	r27, 0x03	; 3
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	a4 37       	cpi	r26, 0x74	; 116
      c2:	b1 07       	cpc	r27, r17
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 69 00 	call	0xd2	; 0xd2 <main>
      ca:	0c 94 d2 15 	jmp	0x2ba4	; 0x2ba4 <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d2:	0e 94 93 13 	call	0x2726	; 0x2726 <main_init>
	
	while(1){	
		wdt_reset();
      d6:	a8 95       	wdr
		EventHandleEvent();
      d8:	0e 94 27 12 	call	0x244e	; 0x244e <EventHandleEvent>
      dc:	fc cf       	rjmp	.-8      	; 0xd6 <main+0x4>

000000de <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
      de:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
      e0:	92 95       	swap	r25
      e2:	9f 70       	andi	r25, 0x0F	; 15
      e4:	90 fd       	sbrc	r25, 0
      e6:	0b c0       	rjmp	.+22     	; 0xfe <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
      e8:	e8 2f       	mov	r30, r24
      ea:	f0 e0       	ldi	r31, 0x00	; 0
      ec:	ee 0f       	add	r30, r30
      ee:	ff 1f       	adc	r31, r31
      f0:	ee 0f       	add	r30, r30
      f2:	ff 1f       	adc	r31, r31
      f4:	e9 51       	subi	r30, 0x19	; 25
      f6:	fc 4f       	sbci	r31, 0xFC	; 252
      f8:	91 e0       	ldi	r25, 0x01	; 1
      fa:	90 83       	st	Z, r25
      fc:	09 c0       	rjmp	.+18     	; 0x110 <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
      fe:	e8 2f       	mov	r30, r24
     100:	f0 e0       	ldi	r31, 0x00	; 0
     102:	ee 0f       	add	r30, r30
     104:	ff 1f       	adc	r31, r31
     106:	ee 0f       	add	r30, r30
     108:	ff 1f       	adc	r31, r31
     10a:	e9 51       	subi	r30, 0x19	; 25
     10c:	fc 4f       	sbci	r31, 0xFC	; 252
     10e:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     110:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     112:	92 95       	swap	r25
     114:	96 95       	lsr	r25
     116:	97 70       	andi	r25, 0x07	; 7
     118:	90 fd       	sbrc	r25, 0
     11a:	0b c0       	rjmp	.+22     	; 0x132 <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     11c:	e8 2f       	mov	r30, r24
     11e:	f0 e0       	ldi	r31, 0x00	; 0
     120:	ee 0f       	add	r30, r30
     122:	ff 1f       	adc	r31, r31
     124:	ee 0f       	add	r30, r30
     126:	ff 1f       	adc	r31, r31
     128:	e9 51       	subi	r30, 0x19	; 25
     12a:	fc 4f       	sbci	r31, 0xFC	; 252
     12c:	91 e0       	ldi	r25, 0x01	; 1
     12e:	91 83       	std	Z+1, r25	; 0x01
     130:	09 c0       	rjmp	.+18     	; 0x144 <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     132:	e8 2f       	mov	r30, r24
     134:	f0 e0       	ldi	r31, 0x00	; 0
     136:	ee 0f       	add	r30, r30
     138:	ff 1f       	adc	r31, r31
     13a:	ee 0f       	add	r30, r30
     13c:	ff 1f       	adc	r31, r31
     13e:	e9 51       	subi	r30, 0x19	; 25
     140:	fc 4f       	sbci	r31, 0xFC	; 252
     142:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     144:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     146:	92 95       	swap	r25
     148:	96 95       	lsr	r25
     14a:	96 95       	lsr	r25
     14c:	93 70       	andi	r25, 0x03	; 3
     14e:	90 fd       	sbrc	r25, 0
     150:	0b c0       	rjmp	.+22     	; 0x168 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     152:	e8 2f       	mov	r30, r24
     154:	f0 e0       	ldi	r31, 0x00	; 0
     156:	ee 0f       	add	r30, r30
     158:	ff 1f       	adc	r31, r31
     15a:	ee 0f       	add	r30, r30
     15c:	ff 1f       	adc	r31, r31
     15e:	e9 51       	subi	r30, 0x19	; 25
     160:	fc 4f       	sbci	r31, 0xFC	; 252
     162:	91 e0       	ldi	r25, 0x01	; 1
     164:	92 83       	std	Z+2, r25	; 0x02
     166:	09 c0       	rjmp	.+18     	; 0x17a <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     168:	e8 2f       	mov	r30, r24
     16a:	f0 e0       	ldi	r31, 0x00	; 0
     16c:	ee 0f       	add	r30, r30
     16e:	ff 1f       	adc	r31, r31
     170:	ee 0f       	add	r30, r30
     172:	ff 1f       	adc	r31, r31
     174:	e9 51       	subi	r30, 0x19	; 25
     176:	fc 4f       	sbci	r31, 0xFC	; 252
     178:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     17a:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     17c:	96 95       	lsr	r25
     17e:	96 95       	lsr	r25
     180:	96 95       	lsr	r25
     182:	90 fd       	sbrc	r25, 0
     184:	0b c0       	rjmp	.+22     	; 0x19c <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     186:	e8 2f       	mov	r30, r24
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	ee 0f       	add	r30, r30
     18c:	ff 1f       	adc	r31, r31
     18e:	ee 0f       	add	r30, r30
     190:	ff 1f       	adc	r31, r31
     192:	e9 51       	subi	r30, 0x19	; 25
     194:	fc 4f       	sbci	r31, 0xFC	; 252
     196:	81 e0       	ldi	r24, 0x01	; 1
     198:	83 83       	std	Z+3, r24	; 0x03
     19a:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     19c:	e8 2f       	mov	r30, r24
     19e:	f0 e0       	ldi	r31, 0x00	; 0
     1a0:	ee 0f       	add	r30, r30
     1a2:	ff 1f       	adc	r31, r31
     1a4:	ee 0f       	add	r30, r30
     1a6:	ff 1f       	adc	r31, r31
     1a8:	e9 51       	subi	r30, 0x19	; 25
     1aa:	fc 4f       	sbci	r31, 0xFC	; 252
     1ac:	13 82       	std	Z+3, r1	; 0x03
     1ae:	08 95       	ret

000001b0 <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     1b0:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1b2:	76 9a       	sbi	0x0e, 6	; 14
}
     1b4:	08 95       	ret

000001b6 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     1b6:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1b8:	77 9a       	sbi	0x0e, 7	; 14
}
     1ba:	08 95       	ret

000001bc <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     1bc:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1be:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     1c0:	08 95       	ret

000001c2 <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     1c2:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     1c4:	6e 9a       	sbi	0x0d, 6	; 13
}
     1c6:	08 95       	ret

000001c8 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     1c8:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     1ca:	6f 9a       	sbi	0x0d, 7	; 13
}
     1cc:	08 95       	ret

000001ce <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     1ce:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     1d0:	24 9a       	sbi	0x04, 4	; 4

}
     1d2:	08 95       	ret

000001d4 <buttons_react>:

void buttons_react(void){

	
	if(button_press[BUTTON_ID_UP]){
     1d4:	80 91 08 04 	lds	r24, 0x0408
     1d8:	88 23       	and	r24, r24
     1da:	21 f0       	breq	.+8      	; 0x1e4 <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     1dc:	10 92 08 04 	sts	0x0408, r1
		display_up();
     1e0:	0e 94 c1 10 	call	0x2182	; 0x2182 <display_up>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     1e4:	80 91 09 04 	lds	r24, 0x0409
     1e8:	88 23       	and	r24, r24
     1ea:	21 f0       	breq	.+8      	; 0x1f4 <buttons_react+0x20>
		button_press[BUTTON_ID_DOWN]=0;
     1ec:	10 92 09 04 	sts	0x0409, r1
		display_down();		
     1f0:	0e 94 d6 10 	call	0x21ac	; 0x21ac <display_down>
	}
	
	/* LEDS on BUTTONS */
	if(button_state[BUTTON_ID_TC]){
     1f4:	80 91 ed 03 	lds	r24, 0x03ED
     1f8:	88 23       	and	r24, r24
     1fa:	21 f0       	breq	.+8      	; 0x204 <buttons_react+0x30>
		led_set(LED_ID_TC);
     1fc:	86 e0       	ldi	r24, 0x06	; 6
     1fe:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
     202:	03 c0       	rjmp	.+6      	; 0x20a <buttons_react+0x36>
	}else{
		led_clear(LED_ID_TC);
     204:	86 e0       	ldi	r24, 0x06	; 6
     206:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
	}
	if(button_state[BUTTON_ID_TMS]){
     20a:	80 91 e9 03 	lds	r24, 0x03E9
     20e:	88 23       	and	r24, r24
     210:	21 f0       	breq	.+8      	; 0x21a <buttons_react+0x46>
		led_set(LED_ID_AMS);
     212:	80 e0       	ldi	r24, 0x00	; 0
     214:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
     218:	03 c0       	rjmp	.+6      	; 0x220 <buttons_react+0x4c>
	}else{
		led_clear(LED_ID_AMS);
     21a:	80 e0       	ldi	r24, 0x00	; 0
     21c:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
	}
	if(button_state[BUTTON_ID_TV]){
     220:	80 91 f1 03 	lds	r24, 0x03F1
     224:	88 23       	and	r24, r24
     226:	21 f0       	breq	.+8      	; 0x230 <buttons_react+0x5c>
		led_set(LED_ID_TV);
     228:	85 e0       	ldi	r24, 0x05	; 5
     22a:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
     22e:	03 c0       	rjmp	.+6      	; 0x236 <buttons_react+0x62>
	}else{
		led_clear(LED_ID_TV);
     230:	85 e0       	ldi	r24, 0x05	; 5
     232:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
	}
	
	if(button_state[BUTTON_ID_RECUP]){
     236:	80 91 ea 03 	lds	r24, 0x03EA
     23a:	88 23       	and	r24, r24
     23c:	21 f0       	breq	.+8      	; 0x246 <buttons_react+0x72>
		led_set(LED_ID_RECUP);
     23e:	87 e0       	ldi	r24, 0x07	; 7
     240:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
     244:	03 c0       	rjmp	.+6      	; 0x24c <buttons_react+0x78>
	}else{
		led_clear(LED_ID_RECUP);
     246:	87 e0       	ldi	r24, 0x07	; 7
     248:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
	}
	
	if(button_state[BUTTON_ID_KOBI]){
     24c:	80 91 ee 03 	lds	r24, 0x03EE
     250:	88 23       	and	r24, r24
     252:	21 f0       	breq	.+8      	; 0x25c <buttons_react+0x88>
		led_set(LED_ID_KOBI);
     254:	88 e0       	ldi	r24, 0x08	; 8
     256:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
     25a:	03 c0       	rjmp	.+6      	; 0x262 <buttons_react+0x8e>
	}else{
		led_clear(LED_ID_KOBI);
     25c:	88 e0       	ldi	r24, 0x08	; 8
     25e:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
	}
	
	if(button_state[BUTTON_ID_AD]){
     262:	80 91 f2 03 	lds	r24, 0x03F2
     266:	88 23       	and	r24, r24
     268:	21 f0       	breq	.+8      	; 0x272 <buttons_react+0x9e>
		led_set(LED_ID_AD);
     26a:	89 e0       	ldi	r24, 0x09	; 9
     26c:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
     270:	03 c0       	rjmp	.+6      	; 0x278 <buttons_react+0xa4>
	}else{
		led_clear(LED_ID_AD);
     272:	89 e0       	ldi	r24, 0x09	; 9
     274:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
	}
		
		
	
	
	button_key1=0;
     278:	10 92 59 03 	sts	0x0359, r1
	if(button_state[BUTTON_ID_TMS]){
     27c:	80 91 e9 03 	lds	r24, 0x03E9
     280:	88 23       	and	r24, r24
     282:	19 f0       	breq	.+6      	; 0x28a <buttons_react+0xb6>
		button_key1|=1;
     284:	81 e0       	ldi	r24, 0x01	; 1
     286:	80 93 59 03 	sts	0x0359, r24
	}
	if(button_state[BUTTON_ID_TV]){
     28a:	80 91 f1 03 	lds	r24, 0x03F1
     28e:	88 23       	and	r24, r24
     290:	29 f0       	breq	.+10     	; 0x29c <buttons_react+0xc8>
		button_key1|=1<<1;
     292:	80 91 59 03 	lds	r24, 0x0359
     296:	82 60       	ori	r24, 0x02	; 2
     298:	80 93 59 03 	sts	0x0359, r24
	}
	if(button_state[BUTTON_ID_TC]){
     29c:	80 91 ed 03 	lds	r24, 0x03ED
     2a0:	88 23       	and	r24, r24
     2a2:	29 f0       	breq	.+10     	; 0x2ae <buttons_react+0xda>
		button_key1|=1<<2;
     2a4:	80 91 59 03 	lds	r24, 0x0359
     2a8:	84 60       	ori	r24, 0x04	; 4
     2aa:	80 93 59 03 	sts	0x0359, r24
	}
	if(button_state[BUTTON_ID_RECUP]){
     2ae:	80 91 ea 03 	lds	r24, 0x03EA
     2b2:	88 23       	and	r24, r24
     2b4:	29 f0       	breq	.+10     	; 0x2c0 <buttons_react+0xec>
		button_key1|=1<<3;
     2b6:	80 91 59 03 	lds	r24, 0x0359
     2ba:	88 60       	ori	r24, 0x08	; 8
     2bc:	80 93 59 03 	sts	0x0359, r24
	}
	if(button_state[BUTTON_ID_KOBI]){
     2c0:	80 91 ee 03 	lds	r24, 0x03EE
     2c4:	88 23       	and	r24, r24
     2c6:	29 f0       	breq	.+10     	; 0x2d2 <buttons_react+0xfe>
		button_key1|=1<<4;
     2c8:	80 91 59 03 	lds	r24, 0x0359
     2cc:	80 61       	ori	r24, 0x10	; 16
     2ce:	80 93 59 03 	sts	0x0359, r24
	}
	if(button_state[BUTTON_ID_AD]){
     2d2:	80 91 f2 03 	lds	r24, 0x03F2
     2d6:	88 23       	and	r24, r24
     2d8:	29 f0       	breq	.+10     	; 0x2e4 <buttons_react+0x110>
		button_key1|=1<<5;
     2da:	80 91 59 03 	lds	r24, 0x0359
     2de:	80 62       	ori	r24, 0x20	; 32
     2e0:	80 93 59 03 	sts	0x0359, r24
	}
	
	button_key2=0;
     2e4:	10 92 58 03 	sts	0x0358, r1
	if(button_state[BUTTON_ID_PLUS]){
     2e8:	80 91 eb 03 	lds	r24, 0x03EB
     2ec:	88 23       	and	r24, r24
     2ee:	19 f0       	breq	.+6      	; 0x2f6 <buttons_react+0x122>
		button_key2|=1<<1;
     2f0:	82 e0       	ldi	r24, 0x02	; 2
     2f2:	80 93 58 03 	sts	0x0358, r24
	}
	if(button_state[BUTTON_ID_MINUS]){
     2f6:	80 91 ec 03 	lds	r24, 0x03EC
     2fa:	88 23       	and	r24, r24
     2fc:	29 f0       	breq	.+10     	; 0x308 <buttons_react+0x134>
		button_key2|=1;
     2fe:	80 91 58 03 	lds	r24, 0x0358
     302:	81 60       	ori	r24, 0x01	; 1
     304:	80 93 58 03 	sts	0x0358, r24
	}
	
	if(button_state[BUTTON_ID_FLAPPY_DRS]){
     308:	80 91 e7 03 	lds	r24, 0x03E7
     30c:	88 23       	and	r24, r24
     30e:	29 f0       	breq	.+10     	; 0x31a <buttons_react+0x146>
		button_key2|=1<<2;
     310:	80 91 58 03 	lds	r24, 0x0358
     314:	84 60       	ori	r24, 0x04	; 4
     316:	80 93 58 03 	sts	0x0358, r24
     31a:	08 95       	ret

0000031c <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     31c:	85 b7       	in	r24, 0x35	; 53
     31e:	8f 7e       	andi	r24, 0xEF	; 239
     320:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     322:	8d b1       	in	r24, 0x0d	; 13
     324:	8f 6b       	ori	r24, 0xBF	; 191
     326:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     328:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     32a:	8d b1       	in	r24, 0x0d	; 13
     32c:	8f 67       	ori	r24, 0x7F	; 127
     32e:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     330:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     332:	84 b1       	in	r24, 0x04	; 4
     334:	8f 6e       	ori	r24, 0xEF	; 239
     336:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     338:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     33a:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     33c:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     33e:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     340:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     342:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     344:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     346:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     348:	43 9a       	sbi	0x08, 3	; 8
     34a:	ee e0       	ldi	r30, 0x0E	; 14
     34c:	f4 e0       	ldi	r31, 0x04	; 4
#include "../includes/Led.h"

 uint8_t button_key1=0;
 uint8_t button_key2=0;

void button_init( void )
     34e:	cf 01       	movw	r24, r30
     350:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     352:	21 e0       	ldi	r18, 0x01	; 1
     354:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     356:	e8 17       	cp	r30, r24
     358:	f9 07       	cpc	r31, r25
     35a:	e1 f7       	brne	.-8      	; 0x354 <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     35c:	08 95       	ret

0000035e <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     35e:	cf 92       	push	r12
     360:	df 92       	push	r13
     362:	ef 92       	push	r14
     364:	ff 92       	push	r15
     366:	0f 93       	push	r16
     368:	1f 93       	push	r17
     36a:	cf 93       	push	r28
     36c:	df 93       	push	r29
		
		
	col1_input_high();
     36e:	c8 ed       	ldi	r28, 0xD8	; 216
     370:	d0 e0       	ldi	r29, 0x00	; 0
     372:	fe 01       	movw	r30, r28
     374:	09 95       	icall
	col2_input_high();
     376:	0b ed       	ldi	r16, 0xDB	; 219
     378:	10 e0       	ldi	r17, 0x00	; 0
     37a:	f8 01       	movw	r30, r16
     37c:	09 95       	icall
	col3_input_high();
     37e:	0f 2e       	mov	r0, r31
     380:	fe ed       	ldi	r31, 0xDE	; 222
     382:	ef 2e       	mov	r14, r31
     384:	f0 e0       	ldi	r31, 0x00	; 0
     386:	ff 2e       	mov	r15, r31
     388:	f0 2d       	mov	r31, r0
     38a:	f7 01       	movw	r30, r14
     38c:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     38e:	f8 01       	movw	r30, r16
     390:	09 95       	icall
	col3_input_high();
     392:	f7 01       	movw	r30, r14
     394:	09 95       	icall
	col1_low();
     396:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <col1_low>
	
		
	button_read_col(0);
     39a:	0f 2e       	mov	r0, r31
     39c:	ff e6       	ldi	r31, 0x6F	; 111
     39e:	cf 2e       	mov	r12, r31
     3a0:	f0 e0       	ldi	r31, 0x00	; 0
     3a2:	df 2e       	mov	r13, r31
     3a4:	f0 2d       	mov	r31, r0
     3a6:	80 e0       	ldi	r24, 0x00	; 0
     3a8:	90 e0       	ldi	r25, 0x00	; 0
     3aa:	f6 01       	movw	r30, r12
     3ac:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     3ae:	fe 01       	movw	r30, r28
     3b0:	09 95       	icall
	col3_input_high();
     3b2:	f7 01       	movw	r30, r14
     3b4:	09 95       	icall
	col2_low();
     3b6:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <col2_low>
	
	button_read_col(1);
     3ba:	81 e0       	ldi	r24, 0x01	; 1
     3bc:	90 e0       	ldi	r25, 0x00	; 0
     3be:	f6 01       	movw	r30, r12
     3c0:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     3c2:	fe 01       	movw	r30, r28
     3c4:	09 95       	icall
	col2_input_high();
     3c6:	f8 01       	movw	r30, r16
     3c8:	09 95       	icall
	col3_low();	
     3ca:	0e 94 e7 00 	call	0x1ce	; 0x1ce <col3_low>
	
	button_read_col(2);
     3ce:	82 e0       	ldi	r24, 0x02	; 2
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	f6 01       	movw	r30, r12
     3d4:	09 95       	icall
	
			
	col1_input_high();
     3d6:	fe 01       	movw	r30, r28
     3d8:	09 95       	icall
	col2_input_high();
     3da:	f8 01       	movw	r30, r16
     3dc:	09 95       	icall
	col3_input_high();
     3de:	f7 01       	movw	r30, r14
     3e0:	09 95       	icall
     3e2:	e4 ef       	ldi	r30, 0xF4	; 244
     3e4:	f3 e0       	ldi	r31, 0x03	; 3
     3e6:	a7 ee       	ldi	r26, 0xE7	; 231
     3e8:	b3 e0       	ldi	r27, 0x03	; 3
     3ea:	0e e0       	ldi	r16, 0x0E	; 14
     3ec:	14 e0       	ldi	r17, 0x04	; 4
     3ee:	80 e0       	ldi	r24, 0x00	; 0
     3f0:	94 e0       	ldi	r25, 0x04	; 4
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     3f2:	af 01       	movw	r20, r30
     3f4:	44 5f       	subi	r20, 0xF4	; 244
     3f6:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     3f8:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     3fa:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     3fc:	60 81       	ld	r22, Z
     3fe:	66 23       	and	r22, r22
     400:	59 f4       	brne	.+22     	; 0x418 <button_multiplex_cycle+0xba>
     402:	6c 91       	ld	r22, X
     404:	61 30       	cpi	r22, 0x01	; 1
     406:	41 f4       	brne	.+16     	; 0x418 <button_multiplex_cycle+0xba>
     408:	e8 01       	movw	r28, r16
     40a:	68 81       	ld	r22, Y
     40c:	61 30       	cpi	r22, 0x01	; 1
     40e:	81 f4       	brne	.+32     	; 0x430 <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     410:	ec 01       	movw	r28, r24
     412:	78 83       	st	Y, r23
			button_released[i]=0;
     414:	e8 01       	movw	r28, r16
     416:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     418:	e9 01       	movw	r28, r18
     41a:	28 81       	ld	r18, Y
     41c:	21 30       	cpi	r18, 0x01	; 1
     41e:	41 f4       	brne	.+16     	; 0x430 <button_multiplex_cycle+0xd2>
     420:	2c 91       	ld	r18, X
     422:	22 23       	and	r18, r18
     424:	29 f4       	brne	.+10     	; 0x430 <button_multiplex_cycle+0xd2>
     426:	e8 01       	movw	r28, r16
     428:	28 81       	ld	r18, Y
     42a:	22 23       	and	r18, r18
     42c:	09 f4       	brne	.+2      	; 0x430 <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     42e:	78 83       	st	Y, r23
     430:	31 96       	adiw	r30, 0x01	; 1
     432:	11 96       	adiw	r26, 0x01	; 1
     434:	0f 5f       	subi	r16, 0xFF	; 255
     436:	1f 4f       	sbci	r17, 0xFF	; 255
     438:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     43a:	e4 17       	cp	r30, r20
     43c:	f5 07       	cpc	r31, r21
     43e:	e9 f6       	brne	.-70     	; 0x3fa <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     440:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     444:	a4 ef       	ldi	r26, 0xF4	; 244
     446:	b3 e0       	ldi	r27, 0x03	; 3
     448:	e7 ee       	ldi	r30, 0xE7	; 231
     44a:	f3 e0       	ldi	r31, 0x03	; 3
     44c:	8c e0       	ldi	r24, 0x0C	; 12
     44e:	01 90       	ld	r0, Z+
     450:	0d 92       	st	X+, r0
     452:	81 50       	subi	r24, 0x01	; 1
     454:	e1 f7       	brne	.-8      	; 0x44e <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     456:	df 91       	pop	r29
     458:	cf 91       	pop	r28
     45a:	1f 91       	pop	r17
     45c:	0f 91       	pop	r16
     45e:	ff 90       	pop	r15
     460:	ef 90       	pop	r14
     462:	df 90       	pop	r13
     464:	cf 90       	pop	r12
     466:	08 95       	ret

00000468 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     468:	27 ee       	ldi	r18, 0xE7	; 231
     46a:	33 e0       	ldi	r19, 0x03	; 3
     46c:	28 0f       	add	r18, r24
     46e:	31 1d       	adc	r19, r1
}
     470:	f9 01       	movw	r30, r18
     472:	80 81       	ld	r24, Z
     474:	08 95       	ret

00000476 <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     476:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     478:	10 98       	cbi	0x02, 0	; 2
}
     47a:	08 95       	ret

0000047c <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     47c:	10 9a       	sbi	0x02, 0	; 2
}
     47e:	08 95       	ret

00000480 <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     480:	10 98       	cbi	0x02, 0	; 2
}
     482:	08 95       	ret

00000484 <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     484:	0e 94 3e 02 	call	0x47c	; 0x47c <buzzer_on>
	buzz_cycles=3;
     488:	83 e0       	ldi	r24, 0x03	; 3
     48a:	80 93 5a 03 	sts	0x035A, r24
	buzzer_count=4;	
     48e:	84 e0       	ldi	r24, 0x04	; 4
     490:	80 93 5b 03 	sts	0x035B, r24
}
     494:	08 95       	ret

00000496 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     496:	1f 92       	push	r1
     498:	0f 92       	push	r0
     49a:	0f b6       	in	r0, 0x3f	; 63
     49c:	0f 92       	push	r0
     49e:	11 24       	eor	r1, r1
     4a0:	2f 93       	push	r18
     4a2:	3f 93       	push	r19
     4a4:	4f 93       	push	r20
     4a6:	5f 93       	push	r21
     4a8:	6f 93       	push	r22
     4aa:	7f 93       	push	r23
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
     4b0:	af 93       	push	r26
     4b2:	bf 93       	push	r27
     4b4:	cf 93       	push	r28
     4b6:	ef 93       	push	r30
     4b8:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     4ba:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     4be:	c0 ff       	sbrs	r28, 0
     4c0:	08 c0       	rjmp	.+16     	; 0x4d2 <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     4c2:	87 e0       	ldi	r24, 0x07	; 7
     4c4:	0e 94 10 11 	call	0x2220	; 0x2220 <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     4c8:	ee ee       	ldi	r30, 0xEE	; 238
     4ca:	f0 e0       	ldi	r31, 0x00	; 0
     4cc:	80 81       	ld	r24, Z
     4ce:	8e 7f       	andi	r24, 0xFE	; 254
     4d0:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     4d2:	c6 ff       	sbrs	r28, 6
     4d4:	08 c0       	rjmp	.+16     	; 0x4e6 <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     4d6:	88 e0       	ldi	r24, 0x08	; 8
     4d8:	0e 94 10 11 	call	0x2220	; 0x2220 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     4dc:	ee ee       	ldi	r30, 0xEE	; 238
     4de:	f0 e0       	ldi	r31, 0x00	; 0
     4e0:	80 81       	ld	r24, Z
     4e2:	8f 7b       	andi	r24, 0xBF	; 191
     4e4:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     4e6:	c5 ff       	sbrs	r28, 5
     4e8:	08 c0       	rjmp	.+16     	; 0x4fa <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     4ea:	89 e0       	ldi	r24, 0x09	; 9
     4ec:	0e 94 10 11 	call	0x2220	; 0x2220 <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     4f0:	eb ed       	ldi	r30, 0xDB	; 219
     4f2:	f0 e0       	ldi	r31, 0x00	; 0
     4f4:	80 81       	ld	r24, Z
     4f6:	8f 77       	andi	r24, 0x7F	; 127
     4f8:	80 83       	st	Z, r24
	}
	return;
}
     4fa:	ff 91       	pop	r31
     4fc:	ef 91       	pop	r30
     4fe:	cf 91       	pop	r28
     500:	bf 91       	pop	r27
     502:	af 91       	pop	r26
     504:	9f 91       	pop	r25
     506:	8f 91       	pop	r24
     508:	7f 91       	pop	r23
     50a:	6f 91       	pop	r22
     50c:	5f 91       	pop	r21
     50e:	4f 91       	pop	r20
     510:	3f 91       	pop	r19
     512:	2f 91       	pop	r18
     514:	0f 90       	pop	r0
     516:	0f be       	out	0x3f, r0	; 63
     518:	0f 90       	pop	r0
     51a:	1f 90       	pop	r1
     51c:	18 95       	reti

0000051e <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     51e:	85 e0       	ldi	r24, 0x05	; 5
     520:	0e 94 46 06 	call	0xc8c	; 0xc8c <can_init>
	CANSTMOB=0;
     524:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     528:	eb ed       	ldi	r30, 0xDB	; 219
     52a:	f0 e0       	ldi	r31, 0x00	; 0
     52c:	80 81       	ld	r24, Z
     52e:	88 6b       	ori	r24, 0xB8	; 184
     530:	80 83       	st	Z, r24
	CANIE1=0x7F;
     532:	8f e7       	ldi	r24, 0x7F	; 127
     534:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     538:	8f ef       	ldi	r24, 0xFF	; 255
     53a:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     53e:	10 92 24 04 	sts	0x0424, r1
	can_queue_tail=0;
     542:	10 92 26 04 	sts	0x0426, r1
	can_Status=CAN_Ready;
     546:	10 92 25 04 	sts	0x0425, r1
	can_rx=0;
     54a:	10 92 28 04 	sts	0x0428, r1
     54e:	10 92 27 04 	sts	0x0427, r1
}
     552:	08 95       	ret

00000554 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     554:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     556:	70 87       	std	Z+8, r23	; 0x08
     558:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     55a:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     55c:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     55e:	53 83       	std	Z+3, r21	; 0x03
     560:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     562:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     564:	8f ef       	ldi	r24, 0xFF	; 255
     566:	97 e0       	ldi	r25, 0x07	; 7
     568:	a0 e0       	ldi	r26, 0x00	; 0
     56a:	b0 e0       	ldi	r27, 0x00	; 0
     56c:	82 87       	std	Z+10, r24	; 0x0a
     56e:	93 87       	std	Z+11, r25	; 0x0b
     570:	a4 87       	std	Z+12, r26	; 0x0c
     572:	b5 87       	std	Z+13, r27	; 0x0d
}
     574:	08 95       	ret

00000576 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     576:	90 93 28 04 	sts	0x0428, r25
     57a:	80 93 27 04 	sts	0x0427, r24
	can_rx->cmd=CMD_RX_DATA;
     57e:	25 e0       	ldi	r18, 0x05	; 5
     580:	fc 01       	movw	r30, r24
     582:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     584:	80 91 27 04 	lds	r24, 0x0427
     588:	90 91 28 04 	lds	r25, 0x0428
     58c:	0e 94 5b 06 	call	0xcb6	; 0xcb6 <can_cmd>
}
     590:	08 95       	ret

00000592 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     592:	0e 94 35 0c 	call	0x186a	; 0x186a <can_get_status>
	CANGIE|=(1<<ENIT);
     596:	eb ed       	ldi	r30, 0xDB	; 219
     598:	f0 e0       	ldi	r31, 0x00	; 0
     59a:	80 81       	ld	r24, Z
     59c:	80 68       	ori	r24, 0x80	; 128
     59e:	80 83       	st	Z, r24
}
     5a0:	08 95       	ret

000005a2 <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     5a2:	90 91 24 04 	lds	r25, 0x0424
     5a6:	80 91 26 04 	lds	r24, 0x0426
     5aa:	98 17       	cp	r25, r24
     5ac:	41 f1       	breq	.+80     	; 0x5fe <CANSendData+0x5c>
		if(can_rx!=0){
     5ae:	e0 91 27 04 	lds	r30, 0x0427
     5b2:	f0 91 28 04 	lds	r31, 0x0428
     5b6:	30 97       	sbiw	r30, 0x00	; 0
     5b8:	41 f0       	breq	.+16     	; 0x5ca <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     5ba:	8c e0       	ldi	r24, 0x0C	; 12
     5bc:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     5be:	80 91 27 04 	lds	r24, 0x0427
     5c2:	90 91 28 04 	lds	r25, 0x0428
     5c6:	0e 94 5b 06 	call	0xcb6	; 0xcb6 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     5ca:	e0 91 26 04 	lds	r30, 0x0426
     5ce:	f0 e0       	ldi	r31, 0x00	; 0
     5d0:	ee 0f       	add	r30, r30
     5d2:	ff 1f       	adc	r31, r31
     5d4:	e6 5e       	subi	r30, 0xE6	; 230
     5d6:	fb 4f       	sbci	r31, 0xFB	; 251
     5d8:	a0 81       	ld	r26, Z
     5da:	b1 81       	ldd	r27, Z+1	; 0x01
     5dc:	82 e0       	ldi	r24, 0x02	; 2
     5de:	11 96       	adiw	r26, 0x01	; 1
     5e0:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     5e2:	80 81       	ld	r24, Z
     5e4:	91 81       	ldd	r25, Z+1	; 0x01
     5e6:	0e 94 5b 06 	call	0xcb6	; 0xcb6 <can_cmd>
     5ea:	88 23       	and	r24, r24
     5ec:	21 f0       	breq	.+8      	; 0x5f6 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     5ee:	81 e0       	ldi	r24, 0x01	; 1
     5f0:	0e 94 fd 10 	call	0x21fa	; 0x21fa <AddError>
     5f4:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     5f6:	81 e0       	ldi	r24, 0x01	; 1
     5f8:	80 93 25 04 	sts	0x0425, r24
     5fc:	08 95       	ret
		}		
	}else if(can_rx!=0){
     5fe:	e0 91 27 04 	lds	r30, 0x0427
     602:	f0 91 28 04 	lds	r31, 0x0428
     606:	30 97       	sbiw	r30, 0x00	; 0
     608:	41 f0       	breq	.+16     	; 0x61a <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     60a:	85 e0       	ldi	r24, 0x05	; 5
     60c:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     60e:	80 91 27 04 	lds	r24, 0x0427
     612:	90 91 28 04 	lds	r25, 0x0428
     616:	0e 94 5b 06 	call	0xcb6	; 0xcb6 <can_cmd>
     61a:	08 95       	ret

0000061c <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     61c:	cf 93       	push	r28
     61e:	df 93       	push	r29
     620:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     622:	e0 91 24 04 	lds	r30, 0x0424
     626:	f0 e0       	ldi	r31, 0x00	; 0
     628:	cf 01       	movw	r24, r30
     62a:	01 96       	adiw	r24, 0x01	; 1
     62c:	65 e0       	ldi	r22, 0x05	; 5
     62e:	70 e0       	ldi	r23, 0x00	; 0
     630:	0e 94 ab 15 	call	0x2b56	; 0x2b56 <__divmodhi4>
     634:	20 91 26 04 	lds	r18, 0x0426
     638:	30 e0       	ldi	r19, 0x00	; 0
     63a:	82 17       	cp	r24, r18
     63c:	93 07       	cpc	r25, r19
     63e:	49 f0       	breq	.+18     	; 0x652 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     640:	ee 0f       	add	r30, r30
     642:	ff 1f       	adc	r31, r31
     644:	e6 5e       	subi	r30, 0xE6	; 230
     646:	fb 4f       	sbci	r31, 0xFB	; 251
     648:	d1 83       	std	Z+1, r29	; 0x01
     64a:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     64c:	80 93 24 04 	sts	0x0424, r24
     650:	03 c0       	rjmp	.+6      	; 0x658 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     652:	84 e0       	ldi	r24, 0x04	; 4
     654:	0e 94 fd 10 	call	0x21fa	; 0x21fa <AddError>
	}
	if(can_Status==CAN_Ready){
     658:	80 91 25 04 	lds	r24, 0x0425
     65c:	88 23       	and	r24, r24
     65e:	11 f4       	brne	.+4      	; 0x664 <CANAddSendData+0x48>
		CANSendData();
     660:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <CANSendData>
	}
}
     664:	df 91       	pop	r29
     666:	cf 91       	pop	r28
     668:	08 95       	ret

0000066a <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     66a:	e0 91 26 04 	lds	r30, 0x0426
     66e:	f0 e0       	ldi	r31, 0x00	; 0
     670:	ee 0f       	add	r30, r30
     672:	ff 1f       	adc	r31, r31
     674:	e6 5e       	subi	r30, 0xE6	; 230
     676:	fb 4f       	sbci	r31, 0xFB	; 251
}
     678:	80 81       	ld	r24, Z
     67a:	91 81       	ldd	r25, Z+1	; 0x01
     67c:	08 95       	ret

0000067e <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     67e:	e0 91 26 04 	lds	r30, 0x0426
     682:	f0 e0       	ldi	r31, 0x00	; 0
     684:	ee 0f       	add	r30, r30
     686:	ff 1f       	adc	r31, r31
     688:	e6 5e       	subi	r30, 0xE6	; 230
     68a:	fb 4f       	sbci	r31, 0xFB	; 251
     68c:	a0 81       	ld	r26, Z
     68e:	b1 81       	ldd	r27, Z+1	; 0x01
     690:	8c e0       	ldi	r24, 0x0C	; 12
     692:	11 96       	adiw	r26, 0x01	; 1
     694:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     696:	80 81       	ld	r24, Z
     698:	91 81       	ldd	r25, Z+1	; 0x01
     69a:	0e 94 5b 06 	call	0xcb6	; 0xcb6 <can_cmd>
	can_Status=CAN_Ready;
     69e:	10 92 25 04 	sts	0x0425, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     6a2:	80 91 26 04 	lds	r24, 0x0426
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	01 96       	adiw	r24, 0x01	; 1
     6aa:	65 e0       	ldi	r22, 0x05	; 5
     6ac:	70 e0       	ldi	r23, 0x00	; 0
     6ae:	0e 94 ab 15 	call	0x2b56	; 0x2b56 <__divmodhi4>
     6b2:	80 93 26 04 	sts	0x0426, r24
	CANSendData();
     6b6:	0e 94 d1 02 	call	0x5a2	; 0x5a2 <CANSendData>
}
     6ba:	08 95       	ret

000006bc <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     6bc:	80 91 25 04 	lds	r24, 0x0425
     6c0:	81 30       	cpi	r24, 0x01	; 1
     6c2:	f9 f4       	brne	.+62     	; 0x702 <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     6c4:	e0 91 26 04 	lds	r30, 0x0426
     6c8:	f0 e0       	ldi	r31, 0x00	; 0
     6ca:	ee 0f       	add	r30, r30
     6cc:	ff 1f       	adc	r31, r31
     6ce:	e6 5e       	subi	r30, 0xE6	; 230
     6d0:	fb 4f       	sbci	r31, 0xFB	; 251
     6d2:	a0 81       	ld	r26, Z
     6d4:	b1 81       	ldd	r27, Z+1	; 0x01
     6d6:	8c e0       	ldi	r24, 0x0C	; 12
     6d8:	11 96       	adiw	r26, 0x01	; 1
     6da:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     6dc:	80 81       	ld	r24, Z
     6de:	91 81       	ldd	r25, Z+1	; 0x01
     6e0:	0e 94 5b 06 	call	0xcb6	; 0xcb6 <can_cmd>
		AddError(ERROR_CAN_SEND);
     6e4:	82 e0       	ldi	r24, 0x02	; 2
     6e6:	0e 94 fd 10 	call	0x21fa	; 0x21fa <AddError>
		can_Status=CAN_Ready;
     6ea:	10 92 25 04 	sts	0x0425, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     6ee:	80 91 26 04 	lds	r24, 0x0426
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	01 96       	adiw	r24, 0x01	; 1
     6f6:	65 e0       	ldi	r22, 0x05	; 5
     6f8:	70 e0       	ldi	r23, 0x00	; 0
     6fa:	0e 94 ab 15 	call	0x2b56	; 0x2b56 <__divmodhi4>
     6fe:	80 93 26 04 	sts	0x0426, r24
     702:	08 95       	ret

00000704 <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     704:	cf 93       	push	r28
     706:	df 93       	push	r29
     708:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     70a:	8c e0       	ldi	r24, 0x0C	; 12
     70c:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     70e:	ce 01       	movw	r24, r28
     710:	0e 94 5b 06 	call	0xcb6	; 0xcb6 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     714:	ce 01       	movw	r24, r28
     716:	0e 94 35 0c 	call	0x186a	; 0x186a <can_get_status>
     71a:	81 30       	cpi	r24, 0x01	; 1
     71c:	d9 f3       	breq	.-10     	; 0x714 <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     71e:	85 e0       	ldi	r24, 0x05	; 5
     720:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     722:	ce 01       	movw	r24, r28
     724:	0e 94 5b 06 	call	0xcb6	; 0xcb6 <can_cmd>
}
     728:	df 91       	pop	r29
     72a:	cf 91       	pop	r28
     72c:	08 95       	ret

0000072e <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     72e:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     730:	ad ee       	ldi	r26, 0xED	; 237
     732:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     734:	8e ee       	ldi	r24, 0xEE	; 238
     736:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     738:	32 2f       	mov	r19, r18
     73a:	32 95       	swap	r19
     73c:	30 7f       	andi	r19, 0xF0	; 240
     73e:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     740:	fc 01       	movw	r30, r24
     742:	11 92       	st	Z+, r1
     744:	e8 3f       	cpi	r30, 0xF8	; 248
     746:	f1 05       	cpc	r31, r1
     748:	e1 f7       	brne	.-8      	; 0x742 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     74a:	2f 5f       	subi	r18, 0xFF	; 255
     74c:	2f 30       	cpi	r18, 0x0F	; 15
     74e:	a1 f7       	brne	.-24     	; 0x738 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     750:	08 95       	ret

00000752 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     752:	ed ee       	ldi	r30, 0xED	; 237
     754:	f0 e0       	ldi	r31, 0x00	; 0
     756:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     758:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     75a:	80 91 ef 00 	lds	r24, 0x00EF
     75e:	80 7c       	andi	r24, 0xC0	; 192
     760:	69 f0       	breq	.+26     	; 0x77c <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     762:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     764:	ad ee       	ldi	r26, 0xED	; 237
     766:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     768:	ef ee       	ldi	r30, 0xEF	; 239
     76a:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     76c:	98 2f       	mov	r25, r24
     76e:	92 95       	swap	r25
     770:	90 7f       	andi	r25, 0xF0	; 240
     772:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     774:	90 81       	ld	r25, Z
     776:	90 7c       	andi	r25, 0xC0	; 192
     778:	29 f4       	brne	.+10     	; 0x784 <can_get_mob_free+0x32>
     77a:	01 c0       	rjmp	.+2      	; 0x77e <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     77c:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     77e:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     782:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     784:	8f 5f       	subi	r24, 0xFF	; 255
     786:	8f 30       	cpi	r24, 0x0F	; 15
     788:	89 f7       	brne	.-30     	; 0x76c <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     78a:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     78e:	8f ef       	ldi	r24, 0xFF	; 255
}
     790:	08 95       	ret

00000792 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     792:	80 91 ef 00 	lds	r24, 0x00EF
     796:	80 7c       	andi	r24, 0xC0	; 192
     798:	69 f0       	breq	.+26     	; 0x7b4 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     79a:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     79e:	89 2f       	mov	r24, r25
     7a0:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     7a2:	80 32       	cpi	r24, 0x20	; 32
     7a4:	41 f0       	breq	.+16     	; 0x7b6 <can_get_mob_status+0x24>
     7a6:	80 34       	cpi	r24, 0x40	; 64
     7a8:	31 f0       	breq	.+12     	; 0x7b6 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     7aa:	80 3a       	cpi	r24, 0xA0	; 160
     7ac:	21 f0       	breq	.+8      	; 0x7b6 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     7ae:	89 2f       	mov	r24, r25
     7b0:	8f 71       	andi	r24, 0x1F	; 31
     7b2:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     7b4:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     7b6:	08 95       	ret

000007b8 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     7b8:	cf 93       	push	r28
     7ba:	df 93       	push	r29
     7bc:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     7be:	80 91 ef 00 	lds	r24, 0x00EF
     7c2:	90 e0       	ldi	r25, 0x00	; 0
     7c4:	8f 70       	andi	r24, 0x0F	; 15
     7c6:	90 70       	andi	r25, 0x00	; 0
     7c8:	18 16       	cp	r1, r24
     7ca:	19 06       	cpc	r1, r25
     7cc:	a4 f4       	brge	.+40     	; 0x7f6 <can_get_data+0x3e>
     7ce:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     7d0:	ea ef       	ldi	r30, 0xFA	; 250
     7d2:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     7d4:	cf ee       	ldi	r28, 0xEF	; 239
     7d6:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     7d8:	80 81       	ld	r24, Z
     7da:	da 01       	movw	r26, r20
     7dc:	a6 0f       	add	r26, r22
     7de:	b1 1d       	adc	r27, r1
     7e0:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     7e2:	6f 5f       	subi	r22, 0xFF	; 255
     7e4:	88 81       	ld	r24, Y
     7e6:	26 2f       	mov	r18, r22
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	8f 70       	andi	r24, 0x0F	; 15
     7ee:	90 70       	andi	r25, 0x00	; 0
     7f0:	28 17       	cp	r18, r24
     7f2:	39 07       	cpc	r19, r25
     7f4:	8c f3       	brlt	.-30     	; 0x7d8 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     7f6:	df 91       	pop	r29
     7f8:	cf 91       	pop	r28
     7fa:	08 95       	ret

000007fc <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     7fc:	2f 92       	push	r2
     7fe:	3f 92       	push	r3
     800:	4f 92       	push	r4
     802:	5f 92       	push	r5
     804:	6f 92       	push	r6
     806:	7f 92       	push	r7
     808:	8f 92       	push	r8
     80a:	9f 92       	push	r9
     80c:	af 92       	push	r10
     80e:	bf 92       	push	r11
     810:	cf 92       	push	r12
     812:	df 92       	push	r13
     814:	ef 92       	push	r14
     816:	ff 92       	push	r15
     818:	0f 93       	push	r16
     81a:	1f 93       	push	r17
     81c:	cf 93       	push	r28
     81e:	df 93       	push	r29
     820:	00 d0       	rcall	.+0      	; 0x822 <can_auto_baudrate+0x26>
     822:	00 d0       	rcall	.+0      	; 0x824 <can_auto_baudrate+0x28>
     824:	00 d0       	rcall	.+0      	; 0x826 <can_auto_baudrate+0x2a>
     826:	cd b7       	in	r28, 0x3d	; 61
     828:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     82a:	88 23       	and	r24, r24
     82c:	09 f4       	brne	.+2      	; 0x830 <can_auto_baudrate+0x34>
     82e:	7c c0       	rjmp	.+248    	; 0x928 <__stack+0x29>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     830:	80 91 e2 00 	lds	r24, 0x00E2
     834:	90 e0       	ldi	r25, 0x00	; 0
     836:	8e 77       	andi	r24, 0x7E	; 126
     838:	90 70       	andi	r25, 0x00	; 0
     83a:	95 95       	asr	r25
     83c:	87 95       	ror	r24
     83e:	01 96       	adiw	r24, 0x01	; 1
     840:	82 30       	cpi	r24, 0x02	; 2
     842:	91 05       	cpc	r25, r1
     844:	5c f0       	brlt	.+22     	; 0x85c <can_auto_baudrate+0x60>
     846:	80 91 e2 00 	lds	r24, 0x00E2
     84a:	90 e0       	ldi	r25, 0x00	; 0
     84c:	8e 77       	andi	r24, 0x7E	; 126
     84e:	90 70       	andi	r25, 0x00	; 0
     850:	95 95       	asr	r25
     852:	87 95       	ror	r24
     854:	28 2f       	mov	r18, r24
     856:	2f 5f       	subi	r18, 0xFF	; 255
     858:	29 83       	std	Y+1, r18	; 0x01
     85a:	02 c0       	rjmp	.+4      	; 0x860 <can_auto_baudrate+0x64>
     85c:	81 e0       	ldi	r24, 0x01	; 1
     85e:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     860:	80 91 e3 00 	lds	r24, 0x00E3
     864:	90 e0       	ldi	r25, 0x00	; 0
     866:	8e 70       	andi	r24, 0x0E	; 14
     868:	90 70       	andi	r25, 0x00	; 0
     86a:	95 95       	asr	r25
     86c:	87 95       	ror	r24
     86e:	01 96       	adiw	r24, 0x01	; 1
     870:	82 30       	cpi	r24, 0x02	; 2
     872:	91 05       	cpc	r25, r1
     874:	54 f0       	brlt	.+20     	; 0x88a <can_auto_baudrate+0x8e>
     876:	80 91 e3 00 	lds	r24, 0x00E3
     87a:	90 e0       	ldi	r25, 0x00	; 0
     87c:	8e 70       	andi	r24, 0x0E	; 14
     87e:	90 70       	andi	r25, 0x00	; 0
     880:	95 95       	asr	r25
     882:	87 95       	ror	r24
     884:	38 2e       	mov	r3, r24
     886:	33 94       	inc	r3
     888:	02 c0       	rjmp	.+4      	; 0x88e <can_auto_baudrate+0x92>
     88a:	33 24       	eor	r3, r3
     88c:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     88e:	80 91 e4 00 	lds	r24, 0x00E4
     892:	90 e0       	ldi	r25, 0x00	; 0
     894:	8e 70       	andi	r24, 0x0E	; 14
     896:	90 70       	andi	r25, 0x00	; 0
     898:	95 95       	asr	r25
     89a:	87 95       	ror	r24
     89c:	01 96       	adiw	r24, 0x01	; 1
     89e:	83 30       	cpi	r24, 0x03	; 3
     8a0:	91 05       	cpc	r25, r1
     8a2:	54 f0       	brlt	.+20     	; 0x8b8 <can_auto_baudrate+0xbc>
     8a4:	80 91 e4 00 	lds	r24, 0x00E4
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	8e 70       	andi	r24, 0x0E	; 14
     8ac:	90 70       	andi	r25, 0x00	; 0
     8ae:	95 95       	asr	r25
     8b0:	87 95       	ror	r24
     8b2:	78 2e       	mov	r7, r24
     8b4:	73 94       	inc	r7
     8b6:	03 c0       	rjmp	.+6      	; 0x8be <can_auto_baudrate+0xc2>
     8b8:	77 24       	eor	r7, r7
     8ba:	68 94       	set
     8bc:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     8be:	80 91 e4 00 	lds	r24, 0x00E4
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	80 77       	andi	r24, 0x70	; 112
     8c6:	90 70       	andi	r25, 0x00	; 0
     8c8:	95 95       	asr	r25
     8ca:	87 95       	ror	r24
     8cc:	95 95       	asr	r25
     8ce:	87 95       	ror	r24
     8d0:	95 95       	asr	r25
     8d2:	87 95       	ror	r24
     8d4:	95 95       	asr	r25
     8d6:	87 95       	ror	r24
     8d8:	01 96       	adiw	r24, 0x01	; 1
     8da:	83 30       	cpi	r24, 0x03	; 3
     8dc:	91 05       	cpc	r25, r1
     8de:	84 f0       	brlt	.+32     	; 0x900 <__stack+0x1>
     8e0:	80 91 e4 00 	lds	r24, 0x00E4
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	80 77       	andi	r24, 0x70	; 112
     8e8:	90 70       	andi	r25, 0x00	; 0
     8ea:	95 95       	asr	r25
     8ec:	87 95       	ror	r24
     8ee:	95 95       	asr	r25
     8f0:	87 95       	ror	r24
     8f2:	95 95       	asr	r25
     8f4:	87 95       	ror	r24
     8f6:	95 95       	asr	r25
     8f8:	87 95       	ror	r24
     8fa:	68 2e       	mov	r6, r24
     8fc:	63 94       	inc	r6
     8fe:	03 c0       	rjmp	.+6      	; 0x906 <__stack+0x7>
     900:	66 24       	eor	r6, r6
     902:	68 94       	set
     904:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     906:	87 2d       	mov	r24, r7
     908:	90 e0       	ldi	r25, 0x00	; 0
     90a:	83 0d       	add	r24, r3
     90c:	91 1d       	adc	r25, r1
     90e:	86 0d       	add	r24, r6
     910:	91 1d       	adc	r25, r1
     912:	01 96       	adiw	r24, 0x01	; 1
     914:	88 30       	cpi	r24, 0x08	; 8
     916:	91 05       	cpc	r25, r1
     918:	14 f4       	brge	.+4      	; 0x91e <__stack+0x1f>
     91a:	88 e0       	ldi	r24, 0x08	; 8
     91c:	90 e0       	ldi	r25, 0x00	; 0
     91e:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     920:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     922:	22 24       	eor	r2, r2
     924:	23 94       	inc	r2
     926:	10 c0       	rjmp	.+32     	; 0x948 <__stack+0x49>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     928:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     92a:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     92c:	66 24       	eor	r6, r6
     92e:	68 94       	set
     930:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     932:	77 24       	eor	r7, r7
     934:	68 94       	set
     936:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     938:	98 e0       	ldi	r25, 0x08	; 8
     93a:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     93c:	0f 2e       	mov	r0, r31
     93e:	f3 e0       	ldi	r31, 0x03	; 3
     940:	3f 2e       	mov	r3, r31
     942:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     944:	a1 e0       	ldi	r26, 0x01	; 1
     946:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     948:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     94a:	ad ee       	ldi	r26, 0xED	; 237
     94c:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     94e:	8e ee       	ldi	r24, 0xEE	; 238
     950:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     952:	32 2f       	mov	r19, r18
     954:	32 95       	swap	r19
     956:	30 7f       	andi	r19, 0xF0	; 240
     958:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     95a:	fc 01       	movw	r30, r24
     95c:	11 92       	st	Z+, r1
     95e:	e8 3f       	cpi	r30, 0xF8	; 248
     960:	f1 05       	cpc	r31, r1
     962:	e1 f7       	brne	.-8      	; 0x95c <__stack+0x5d>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     964:	2f 5f       	subi	r18, 0xFF	; 255
     966:	2f 30       	cpi	r18, 0x0F	; 15
     968:	a1 f7       	brne	.-24     	; 0x952 <__stack+0x53>
     96a:	a4 2e       	mov	r10, r20
     96c:	62 2d       	mov	r22, r2
     96e:	dd 24       	eor	r13, r13
     970:	88 24       	eor	r8, r8
     972:	99 24       	eor	r9, r9
     974:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     976:	0f 2e       	mov	r0, r31
     978:	f8 ed       	ldi	r31, 0xD8	; 216
     97a:	ef 2e       	mov	r14, r31
     97c:	ff 24       	eor	r15, r15
     97e:	f0 2d       	mov	r31, r0
     980:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     982:	e9 ed       	ldi	r30, 0xD9	; 217
     984:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     986:	0a ed       	ldi	r16, 0xDA	; 218
     988:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     98a:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     98c:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     98e:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     990:	b2 e0       	ldi	r27, 0x02	; 2
     992:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     994:	88 e0       	ldi	r24, 0x08	; 8
     996:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     998:	91 e0       	ldi	r25, 0x01	; 1
     99a:	a9 16       	cp	r10, r25
     99c:	09 f0       	breq	.+2      	; 0x9a0 <__stack+0xa1>
     99e:	57 c0       	rjmp	.+174    	; 0xa4e <__stack+0x14f>
        {
            Can_reset();
     9a0:	d7 01       	movw	r26, r14
     9a2:	5c 93       	st	X, r21
            conf_index++;
     9a4:	08 94       	sec
     9a6:	81 1c       	adc	r8, r1
     9a8:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     9aa:	89 81       	ldd	r24, Y+1	; 0x01
     9ac:	81 50       	subi	r24, 0x01	; 1
     9ae:	88 0f       	add	r24, r24
     9b0:	a2 ee       	ldi	r26, 0xE2	; 226
     9b2:	b0 e0       	ldi	r27, 0x00	; 0
     9b4:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     9b6:	86 2d       	mov	r24, r6
     9b8:	86 95       	lsr	r24
     9ba:	90 e0       	ldi	r25, 0x00	; 0
     9bc:	01 97       	sbiw	r24, 0x01	; 1
     9be:	2c 01       	movw	r4, r24
     9c0:	44 0c       	add	r4, r4
     9c2:	55 1c       	adc	r5, r5
     9c4:	44 0c       	add	r4, r4
     9c6:	55 1c       	adc	r5, r5
     9c8:	44 0c       	add	r4, r4
     9ca:	55 1c       	adc	r5, r5
     9cc:	44 0c       	add	r4, r4
     9ce:	55 1c       	adc	r5, r5
     9d0:	44 0c       	add	r4, r4
     9d2:	55 1c       	adc	r5, r5
     9d4:	83 2d       	mov	r24, r3
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	01 97       	sbiw	r24, 0x01	; 1
     9da:	88 0f       	add	r24, r24
     9dc:	99 1f       	adc	r25, r25
     9de:	84 29       	or	r24, r4
     9e0:	a3 ee       	ldi	r26, 0xE3	; 227
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     9e6:	86 2d       	mov	r24, r6
     9e8:	90 e0       	ldi	r25, 0x00	; 0
     9ea:	01 97       	sbiw	r24, 0x01	; 1
     9ec:	2c 01       	movw	r4, r24
     9ee:	44 0c       	add	r4, r4
     9f0:	55 1c       	adc	r5, r5
     9f2:	44 0c       	add	r4, r4
     9f4:	55 1c       	adc	r5, r5
     9f6:	44 0c       	add	r4, r4
     9f8:	55 1c       	adc	r5, r5
     9fa:	44 0c       	add	r4, r4
     9fc:	55 1c       	adc	r5, r5
     9fe:	87 2d       	mov	r24, r7
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	01 97       	sbiw	r24, 0x01	; 1
     a04:	88 0f       	add	r24, r24
     a06:	99 1f       	adc	r25, r25
     a08:	84 29       	or	r24, r4
     a0a:	81 60       	ori	r24, 0x01	; 1
     a0c:	a4 ee       	ldi	r26, 0xE4	; 228
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     a12:	c4 01       	movw	r24, r8
     a14:	96 95       	lsr	r25
     a16:	87 95       	ror	r24
     a18:	96 95       	lsr	r25
     a1a:	87 95       	ror	r24
     a1c:	96 95       	lsr	r25
     a1e:	87 95       	ror	r24
     a20:	a5 ee       	ldi	r26, 0xE5	; 229
     a22:	b0 e0       	ldi	r27, 0x00	; 0
     a24:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     a26:	ad ee       	ldi	r26, 0xED	; 237
     a28:	b0 e0       	ldi	r27, 0x00	; 0
     a2a:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     a2c:	ae ee       	ldi	r26, 0xEE	; 238
     a2e:	b0 e0       	ldi	r27, 0x00	; 0
     a30:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     a32:	80 e8       	ldi	r24, 0x80	; 128
     a34:	af ee       	ldi	r26, 0xEF	; 239
     a36:	b0 e0       	ldi	r27, 0x00	; 0
     a38:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     a3a:	8a e0       	ldi	r24, 0x0A	; 10
     a3c:	d7 01       	movw	r26, r14
     a3e:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     a40:	80 81       	ld	r24, Z
     a42:	82 ff       	sbrs	r24, 2
     a44:	fd cf       	rjmp	.-6      	; 0xa40 <__stack+0x141>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     a46:	8f ef       	ldi	r24, 0xFF	; 255
     a48:	d8 01       	movw	r26, r16
     a4a:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     a4c:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     a4e:	41 30       	cpi	r20, 0x01	; 1
     a50:	b1 f5       	brne	.+108    	; 0xabe <__stack+0x1bf>
        {
            u8_temp0 = CANSTMOB;
     a52:	ae ee       	ldi	r26, 0xEE	; 238
     a54:	b0 e0       	ldi	r27, 0x00	; 0
     a56:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     a58:	90 e0       	ldi	r25, 0x00	; 0
     a5a:	85 ff       	sbrs	r24, 5
     a5c:	0e c0       	rjmp	.+28     	; 0xa7a <__stack+0x17b>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     a5e:	af ee       	ldi	r26, 0xEF	; 239
     a60:	b0 e0       	ldi	r27, 0x00	; 0
     a62:	8c 91       	ld	r24, X
     a64:	8f 73       	andi	r24, 0x3F	; 63
     a66:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     a68:	d7 01       	movw	r26, r14
     a6a:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     a6c:	80 81       	ld	r24, Z
     a6e:	82 fd       	sbrc	r24, 2
     a70:	fd cf       	rjmp	.-6      	; 0xa6c <__stack+0x16d>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     a72:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     a74:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     a76:	32 2f       	mov	r19, r18
     a78:	be c0       	rjmp	.+380    	; 0xbf6 <__stack+0x2f7>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     a7a:	8f 71       	andi	r24, 0x1F	; 31
     a7c:	90 70       	andi	r25, 0x00	; 0
     a7e:	00 97       	sbiw	r24, 0x00	; 0
     a80:	11 f0       	breq	.+4      	; 0xa86 <__stack+0x187>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     a82:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     a84:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     a86:	d8 01       	movw	r26, r16
     a88:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     a8a:	55 24       	eor	r5, r5
     a8c:	45 fe       	sbrs	r4, 5
     a8e:	0d c0       	rjmp	.+26     	; 0xaaa <__stack+0x1ab>
                {
                    if (ovrtim_flag==0)
     a90:	77 23       	and	r23, r23
     a92:	29 f4       	brne	.+10     	; 0xa9e <__stack+0x19f>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     a94:	8c 91       	ld	r24, X
     a96:	80 62       	ori	r24, 0x20	; 32
     a98:	8c 93       	st	X, r24
                        ovrtim_flag++;
     a9a:	7c 2d       	mov	r23, r12
     a9c:	06 c0       	rjmp	.+12     	; 0xaaa <__stack+0x1ab>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     a9e:	d8 01       	movw	r26, r16
     aa0:	8c 91       	ld	r24, X
     aa2:	80 62       	ori	r24, 0x20	; 32
     aa4:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     aa6:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     aa8:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     aaa:	c2 01       	movw	r24, r4
     aac:	8f 70       	andi	r24, 0x0F	; 15
     aae:	90 70       	andi	r25, 0x00	; 0
     ab0:	00 97       	sbiw	r24, 0x00	; 0
     ab2:	09 f0       	breq	.+2      	; 0xab6 <__stack+0x1b7>
     ab4:	9d c0       	rjmp	.+314    	; 0xbf0 <__stack+0x2f1>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     ab6:	41 30       	cpi	r20, 0x01	; 1
     ab8:	61 f2       	breq	.-104    	; 0xa52 <__stack+0x153>
     aba:	35 2f       	mov	r19, r21
     abc:	01 c0       	rjmp	.+2      	; 0xac0 <__stack+0x1c1>
     abe:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     ac0:	61 30       	cpi	r22, 0x01	; 1
     ac2:	09 f0       	breq	.+2      	; 0xac6 <__stack+0x1c7>
     ac4:	78 c0       	rjmp	.+240    	; 0xbb6 <__stack+0x2b7>
     ac6:	83 2f       	mov	r24, r19
     ac8:	37 2d       	mov	r19, r7
     aca:	7a 2c       	mov	r7, r10
     acc:	ad 2c       	mov	r10, r13
     ace:	d7 2e       	mov	r13, r23
     ad0:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     ad2:	21 10       	cpse	r2, r1
     ad4:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     ad6:	39 30       	cpi	r19, 0x09	; 9
     ad8:	78 f1       	brcs	.+94     	; 0xb38 <__stack+0x239>
     ada:	b7 e0       	ldi	r27, 0x07	; 7
     adc:	b6 15       	cp	r27, r6
     ade:	60 f5       	brcc	.+88     	; 0xb38 <__stack+0x239>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     ae0:	8a 81       	ldd	r24, Y+2	; 0x02
     ae2:	89 31       	cpi	r24, 0x19	; 25
     ae4:	31 f0       	breq	.+12     	; 0xaf2 <__stack+0x1f3>
     ae6:	8f 5f       	subi	r24, 0xFF	; 255
     ae8:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     aea:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     aec:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     aee:	36 2d       	mov	r19, r6
     af0:	59 c0       	rjmp	.+178    	; 0xba4 <__stack+0x2a5>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     af2:	99 81       	ldd	r25, Y+1	; 0x01
     af4:	90 34       	cpi	r25, 0x40	; 64
     af6:	41 f0       	breq	.+16     	; 0xb08 <__stack+0x209>
     af8:	9f 5f       	subi	r25, 0xFF	; 255
     afa:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     afc:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     afe:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     b00:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     b02:	ae 81       	ldd	r26, Y+6	; 0x06
     b04:	aa 83       	std	Y+2, r26	; 0x02
     b06:	4e c0       	rjmp	.+156    	; 0xba4 <__stack+0x2a5>
     b08:	a7 2c       	mov	r10, r7
     b0a:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     b0c:	af ee       	ldi	r26, 0xEF	; 239
     b0e:	b0 e0       	ldi	r27, 0x00	; 0
     b10:	8c 91       	ld	r24, X
     b12:	8f 73       	andi	r24, 0x3F	; 63
     b14:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     b16:	d7 01       	movw	r26, r14
     b18:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     b1a:	80 81       	ld	r24, Z
     b1c:	82 fd       	sbrc	r24, 2
     b1e:	fd cf       	rjmp	.-6      	; 0xb1a <__stack+0x21b>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     b20:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     b22:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     b24:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     b26:	66 24       	eor	r6, r6
     b28:	68 94       	set
     b2a:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     b2c:	77 24       	eor	r7, r7
     b2e:	68 94       	set
     b30:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     b32:	b8 e0       	ldi	r27, 0x08	; 8
     b34:	ba 83       	std	Y+2, r27	; 0x02
     b36:	69 c0       	rjmp	.+210    	; 0xc0a <__stack+0x30b>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     b38:	36 30       	cpi	r19, 0x06	; 6
     b3a:	58 f0       	brcs	.+22     	; 0xb52 <__stack+0x253>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     b3c:	43 2e       	mov	r4, r19
     b3e:	55 24       	eor	r5, r5
     b40:	86 2d       	mov	r24, r6
     b42:	90 e0       	ldi	r25, 0x00	; 0
     b44:	01 96       	adiw	r24, 0x01	; 1
     b46:	84 15       	cp	r24, r4
     b48:	95 05       	cpc	r25, r5
     b4a:	24 f4       	brge	.+8      	; 0xb54 <__stack+0x255>
     b4c:	63 94       	inc	r6
     b4e:	36 2d       	mov	r19, r6
     b50:	01 c0       	rjmp	.+2      	; 0xb54 <__stack+0x255>
                }
                else
                {
                phs2=phs1;
     b52:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     b54:	36 2c       	mov	r3, r6
     b56:	33 0e       	add	r3, r19
     b58:	30 94       	com	r3
     b5a:	8a 81       	ldd	r24, Y+2	; 0x02
     b5c:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     b5e:	83 2d       	mov	r24, r3
     b60:	81 50       	subi	r24, 0x01	; 1
     b62:	88 30       	cpi	r24, 0x08	; 8
     b64:	e0 f4       	brcc	.+56     	; 0xb9e <__stack+0x29f>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     b66:	46 2c       	mov	r4, r6
     b68:	55 24       	eor	r5, r5
     b6a:	83 2d       	mov	r24, r3
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	dc 01       	movw	r26, r24
     b70:	11 96       	adiw	r26, 0x01	; 1
     b72:	a3 0f       	add	r26, r19
     b74:	b1 1d       	adc	r27, r1
     b76:	bd 83       	std	Y+5, r27	; 0x05
     b78:	ac 83       	std	Y+4, r26	; 0x04
     b7a:	c2 01       	movw	r24, r4
     b7c:	88 0f       	add	r24, r24
     b7e:	99 1f       	adc	r25, r25
     b80:	88 0f       	add	r24, r24
     b82:	99 1f       	adc	r25, r25
     b84:	8a 17       	cp	r24, r26
     b86:	9b 07       	cpc	r25, r27
     b88:	64 f0       	brlt	.+24     	; 0xba2 <__stack+0x2a3>
     b8a:	c2 01       	movw	r24, r4
     b8c:	88 0f       	add	r24, r24
     b8e:	99 1f       	adc	r25, r25
     b90:	84 0d       	add	r24, r4
     b92:	95 1d       	adc	r25, r5
     b94:	a8 17       	cp	r26, r24
     b96:	b9 07       	cpc	r27, r25
     b98:	84 f5       	brge	.+96     	; 0xbfa <__stack+0x2fb>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     b9a:	2c 2c       	mov	r2, r12
     b9c:	03 c0       	rjmp	.+6      	; 0xba4 <__stack+0x2a5>
     b9e:	2c 2c       	mov	r2, r12
     ba0:	01 c0       	rjmp	.+2      	; 0xba4 <__stack+0x2a5>
     ba2:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     ba4:	61 30       	cpi	r22, 0x01	; 1
     ba6:	09 f4       	brne	.+2      	; 0xbaa <__stack+0x2ab>
     ba8:	94 cf       	rjmp	.-216    	; 0xad2 <__stack+0x1d3>
     baa:	87 2f       	mov	r24, r23
     bac:	7d 2d       	mov	r23, r13
     bae:	da 2c       	mov	r13, r10
     bb0:	a7 2c       	mov	r10, r7
     bb2:	73 2e       	mov	r7, r19
     bb4:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     bb6:	31 30       	cpi	r19, 0x01	; 1
     bb8:	09 f4       	brne	.+2      	; 0xbbc <__stack+0x2bd>
     bba:	ee ce       	rjmp	.-548    	; 0x998 <__stack+0x99>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     bbc:	8d 2d       	mov	r24, r13
     bbe:	26 96       	adiw	r28, 0x06	; 6
     bc0:	0f b6       	in	r0, 0x3f	; 63
     bc2:	f8 94       	cli
     bc4:	de bf       	out	0x3e, r29	; 62
     bc6:	0f be       	out	0x3f, r0	; 63
     bc8:	cd bf       	out	0x3d, r28	; 61
     bca:	df 91       	pop	r29
     bcc:	cf 91       	pop	r28
     bce:	1f 91       	pop	r17
     bd0:	0f 91       	pop	r16
     bd2:	ff 90       	pop	r15
     bd4:	ef 90       	pop	r14
     bd6:	df 90       	pop	r13
     bd8:	cf 90       	pop	r12
     bda:	bf 90       	pop	r11
     bdc:	af 90       	pop	r10
     bde:	9f 90       	pop	r9
     be0:	8f 90       	pop	r8
     be2:	7f 90       	pop	r7
     be4:	6f 90       	pop	r6
     be6:	5f 90       	pop	r5
     be8:	4f 90       	pop	r4
     bea:	3f 90       	pop	r3
     bec:	2f 90       	pop	r2
     bee:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     bf0:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     bf2:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     bf4:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     bf6:	42 2f       	mov	r20, r18
     bf8:	63 cf       	rjmp	.-314    	; 0xac0 <__stack+0x1c1>
     bfa:	87 2f       	mov	r24, r23
     bfc:	7d 2d       	mov	r23, r13
     bfe:	da 2c       	mov	r13, r10
     c00:	a7 2c       	mov	r10, r7
     c02:	73 2e       	mov	r7, r19
     c04:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     c06:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     c08:	25 2e       	mov	r2, r21
     c0a:	62 2f       	mov	r22, r18
     c0c:	d4 cf       	rjmp	.-88     	; 0xbb6 <__stack+0x2b7>

00000c0e <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     c0e:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     c12:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     c16:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     c1a:	81 e0       	ldi	r24, 0x01	; 1
     c1c:	08 95       	ret

00000c1e <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     c1e:	91 e0       	ldi	r25, 0x01	; 1
     c20:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     c24:	85 30       	cpi	r24, 0x05	; 5
     c26:	31 f4       	brne	.+12     	; 0xc34 <can_fixed_baudrate+0x16>
     c28:	82 e0       	ldi	r24, 0x02	; 2
     c2a:	68 e0       	ldi	r22, 0x08	; 8
     c2c:	45 e2       	ldi	r20, 0x25	; 37
     c2e:	0e 94 07 06 	call	0xc0e	; 0xc0e <Can_conf_bt_flex>
     c32:	06 c0       	rjmp	.+12     	; 0xc40 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     c34:	10 92 e2 00 	sts	0x00E2, r1
     c38:	10 92 e3 00 	sts	0x00E3, r1
     c3c:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     c40:	81 e0       	ldi	r24, 0x01	; 1
     c42:	08 95       	ret

00000c44 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     c44:	0f 93       	push	r16
     c46:	1f 93       	push	r17
     c48:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     c4a:	87 85       	ldd	r24, Z+15	; 0x0f
     c4c:	88 23       	and	r24, r24
     c4e:	91 f4       	brne	.+36     	; 0xc74 <get_idmask+0x30>
		mask = cmd->id_mask;
     c50:	02 85       	ldd	r16, Z+10	; 0x0a
     c52:	13 85       	ldd	r17, Z+11	; 0x0b
     c54:	24 85       	ldd	r18, Z+12	; 0x0c
     c56:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     c58:	0f 2e       	mov	r0, r31
     c5a:	f2 e1       	ldi	r31, 0x12	; 18
     c5c:	00 0f       	add	r16, r16
     c5e:	11 1f       	adc	r17, r17
     c60:	22 1f       	adc	r18, r18
     c62:	33 1f       	adc	r19, r19
     c64:	fa 95       	dec	r31
     c66:	d1 f7       	brne	.-12     	; 0xc5c <get_idmask+0x18>
     c68:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     c6a:	0f 6f       	ori	r16, 0xFF	; 255
     c6c:	1f 6f       	ori	r17, 0xFF	; 255
     c6e:	23 60       	ori	r18, 0x03	; 3
     c70:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     c72:	05 c0       	rjmp	.+10     	; 0xc7e <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     c74:	02 85       	ldd	r16, Z+10	; 0x0a
     c76:	13 85       	ldd	r17, Z+11	; 0x0b
     c78:	24 85       	ldd	r18, Z+12	; 0x0c
     c7a:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     c7c:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     c7e:	60 2f       	mov	r22, r16
     c80:	71 2f       	mov	r23, r17
     c82:	82 2f       	mov	r24, r18
     c84:	93 2f       	mov	r25, r19
     c86:	1f 91       	pop	r17
     c88:	0f 91       	pop	r16
     c8a:	08 95       	ret

00000c8c <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     c8c:	0e 94 0f 06 	call	0xc1e	; 0xc1e <can_fixed_baudrate>
     c90:	88 23       	and	r24, r24
     c92:	49 f0       	breq	.+18     	; 0xca6 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     c94:	0e 94 97 03 	call	0x72e	; 0x72e <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     c98:	e8 ed       	ldi	r30, 0xD8	; 216
     c9a:	f0 e0       	ldi	r31, 0x00	; 0
     c9c:	80 81       	ld	r24, Z
     c9e:	82 60       	ori	r24, 0x02	; 2
     ca0:	80 83       	st	Z, r24
    return (1);
     ca2:	81 e0       	ldi	r24, 0x01	; 1
     ca4:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     ca6:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     ca8:	08 95       	ret

00000caa <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     caa:	e8 ed       	ldi	r30, 0xD8	; 216
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 81       	ld	r24, Z
     cb0:	8d 7f       	andi	r24, 0xFD	; 253
     cb2:	80 83       	st	Z, r24
}
     cb4:	08 95       	ret

00000cb6 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     cb6:	0f 93       	push	r16
     cb8:	1f 93       	push	r17
     cba:	cf 93       	push	r28
     cbc:	df 93       	push	r29
     cbe:	00 d0       	rcall	.+0      	; 0xcc0 <can_cmd+0xa>
     cc0:	00 d0       	rcall	.+0      	; 0xcc2 <can_cmd+0xc>
     cc2:	cd b7       	in	r28, 0x3d	; 61
     cc4:	de b7       	in	r29, 0x3e	; 62
     cc6:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     cc8:	dc 01       	movw	r26, r24
     cca:	11 96       	adiw	r26, 0x01	; 1
     ccc:	8c 91       	ld	r24, X
     cce:	11 97       	sbiw	r26, 0x01	; 1
     cd0:	8c 30       	cpi	r24, 0x0C	; 12
     cd2:	b1 f4       	brne	.+44     	; 0xd00 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     cd4:	19 96       	adiw	r26, 0x09	; 9
     cd6:	8c 91       	ld	r24, X
     cd8:	19 97       	sbiw	r26, 0x09	; 9
     cda:	80 36       	cpi	r24, 0x60	; 96
     cdc:	69 f4       	brne	.+26     	; 0xcf8 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     cde:	8c 91       	ld	r24, X
     ce0:	82 95       	swap	r24
     ce2:	80 7f       	andi	r24, 0xF0	; 240
     ce4:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     ce8:	ef ee       	ldi	r30, 0xEF	; 239
     cea:	f0 e0       	ldi	r31, 0x00	; 0
     cec:	80 81       	ld	r24, Z
     cee:	8f 73       	andi	r24, 0x3F	; 63
     cf0:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     cf2:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     cf6:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     cf8:	f8 01       	movw	r30, r16
     cfa:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     cfc:	80 e0       	ldi	r24, 0x00	; 0
     cfe:	ac c5       	rjmp	.+2904   	; 0x1858 <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     d00:	0e 94 a9 03 	call	0x752	; 0x752 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     d04:	8f 3f       	cpi	r24, 0xFF	; 255
     d06:	09 f4       	brne	.+2      	; 0xd0a <can_cmd+0x54>
     d08:	a1 c5       	rjmp	.+2882   	; 0x184c <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     d0a:	90 e6       	ldi	r25, 0x60	; 96
     d0c:	d8 01       	movw	r26, r16
     d0e:	19 96       	adiw	r26, 0x09	; 9
     d10:	9c 93       	st	X, r25
     d12:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     d14:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     d16:	82 95       	swap	r24
     d18:	80 7f       	andi	r24, 0xF0	; 240
     d1a:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     d1e:	ee ee       	ldi	r30, 0xEE	; 238
     d20:	f0 e0       	ldi	r31, 0x00	; 0
     d22:	11 92       	st	Z+, r1
     d24:	e8 3f       	cpi	r30, 0xF8	; 248
     d26:	f1 05       	cpc	r31, r1
     d28:	e1 f7       	brne	.-8      	; 0xd22 <can_cmd+0x6c>
          
      switch (cmd->cmd)
     d2a:	f8 01       	movw	r30, r16
     d2c:	81 81       	ldd	r24, Z+1	; 0x01
     d2e:	86 30       	cpi	r24, 0x06	; 6
     d30:	09 f4       	brne	.+2      	; 0xd34 <can_cmd+0x7e>
     d32:	56 c2       	rjmp	.+1196   	; 0x11e0 <can_cmd+0x52a>
     d34:	87 30       	cpi	r24, 0x07	; 7
     d36:	90 f4       	brcc	.+36     	; 0xd5c <can_cmd+0xa6>
     d38:	83 30       	cpi	r24, 0x03	; 3
     d3a:	09 f4       	brne	.+2      	; 0xd3e <can_cmd+0x88>
     d3c:	12 c1       	rjmp	.+548    	; 0xf62 <can_cmd+0x2ac>
     d3e:	84 30       	cpi	r24, 0x04	; 4
     d40:	30 f4       	brcc	.+12     	; 0xd4e <can_cmd+0x98>
     d42:	81 30       	cpi	r24, 0x01	; 1
     d44:	11 f1       	breq	.+68     	; 0xd8a <can_cmd+0xd4>
     d46:	82 30       	cpi	r24, 0x02	; 2
     d48:	09 f0       	breq	.+2      	; 0xd4c <can_cmd+0x96>
     d4a:	7c c5       	rjmp	.+2808   	; 0x1844 <can_cmd+0xb8e>
     d4c:	98 c0       	rjmp	.+304    	; 0xe7e <can_cmd+0x1c8>
     d4e:	84 30       	cpi	r24, 0x04	; 4
     d50:	09 f4       	brne	.+2      	; 0xd54 <can_cmd+0x9e>
     d52:	67 c1       	rjmp	.+718    	; 0x1022 <can_cmd+0x36c>
     d54:	85 30       	cpi	r24, 0x05	; 5
     d56:	09 f0       	breq	.+2      	; 0xd5a <can_cmd+0xa4>
     d58:	75 c5       	rjmp	.+2794   	; 0x1844 <can_cmd+0xb8e>
     d5a:	aa c1       	rjmp	.+852    	; 0x10b0 <can_cmd+0x3fa>
     d5c:	89 30       	cpi	r24, 0x09	; 9
     d5e:	09 f4       	brne	.+2      	; 0xd62 <can_cmd+0xac>
     d60:	be c3       	rjmp	.+1916   	; 0x14de <can_cmd+0x828>
     d62:	8a 30       	cpi	r24, 0x0A	; 10
     d64:	38 f4       	brcc	.+14     	; 0xd74 <can_cmd+0xbe>
     d66:	87 30       	cpi	r24, 0x07	; 7
     d68:	09 f4       	brne	.+2      	; 0xd6c <can_cmd+0xb6>
     d6a:	8f c2       	rjmp	.+1310   	; 0x128a <can_cmd+0x5d4>
     d6c:	88 30       	cpi	r24, 0x08	; 8
     d6e:	09 f0       	breq	.+2      	; 0xd72 <can_cmd+0xbc>
     d70:	69 c5       	rjmp	.+2770   	; 0x1844 <can_cmd+0xb8e>
     d72:	1b c3       	rjmp	.+1590   	; 0x13aa <can_cmd+0x6f4>
     d74:	8a 30       	cpi	r24, 0x0A	; 10
     d76:	21 f0       	breq	.+8      	; 0xd80 <can_cmd+0xca>
     d78:	8b 30       	cpi	r24, 0x0B	; 11
     d7a:	09 f0       	breq	.+2      	; 0xd7e <can_cmd+0xc8>
     d7c:	63 c5       	rjmp	.+2758   	; 0x1844 <can_cmd+0xb8e>
     d7e:	b1 c4       	rjmp	.+2402   	; 0x16e2 <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     d80:	86 81       	ldd	r24, Z+6	; 0x06
     d82:	88 23       	and	r24, r24
     d84:	09 f0       	breq	.+2      	; 0xd88 <can_cmd+0xd2>
     d86:	49 c4       	rjmp	.+2194   	; 0x161a <can_cmd+0x964>
     d88:	57 c4       	rjmp	.+2222   	; 0x1638 <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d8a:	f8 01       	movw	r30, r16
     d8c:	87 85       	ldd	r24, Z+15	; 0x0f
     d8e:	88 23       	and	r24, r24
     d90:	69 f1       	breq	.+90     	; 0xdec <can_cmd+0x136>
     d92:	94 81       	ldd	r25, Z+4	; 0x04
     d94:	92 95       	swap	r25
     d96:	96 95       	lsr	r25
     d98:	97 70       	andi	r25, 0x07	; 7
     d9a:	85 81       	ldd	r24, Z+5	; 0x05
     d9c:	88 0f       	add	r24, r24
     d9e:	88 0f       	add	r24, r24
     da0:	88 0f       	add	r24, r24
     da2:	89 0f       	add	r24, r25
     da4:	80 93 f3 00 	sts	0x00F3, r24
     da8:	93 81       	ldd	r25, Z+3	; 0x03
     daa:	92 95       	swap	r25
     dac:	96 95       	lsr	r25
     dae:	97 70       	andi	r25, 0x07	; 7
     db0:	84 81       	ldd	r24, Z+4	; 0x04
     db2:	88 0f       	add	r24, r24
     db4:	88 0f       	add	r24, r24
     db6:	88 0f       	add	r24, r24
     db8:	89 0f       	add	r24, r25
     dba:	80 93 f2 00 	sts	0x00F2, r24
     dbe:	92 81       	ldd	r25, Z+2	; 0x02
     dc0:	92 95       	swap	r25
     dc2:	96 95       	lsr	r25
     dc4:	97 70       	andi	r25, 0x07	; 7
     dc6:	83 81       	ldd	r24, Z+3	; 0x03
     dc8:	88 0f       	add	r24, r24
     dca:	88 0f       	add	r24, r24
     dcc:	88 0f       	add	r24, r24
     dce:	89 0f       	add	r24, r25
     dd0:	80 93 f1 00 	sts	0x00F1, r24
     dd4:	82 81       	ldd	r24, Z+2	; 0x02
     dd6:	88 0f       	add	r24, r24
     dd8:	88 0f       	add	r24, r24
     dda:	88 0f       	add	r24, r24
     ddc:	80 93 f0 00 	sts	0x00F0, r24
     de0:	ef ee       	ldi	r30, 0xEF	; 239
     de2:	f0 e0       	ldi	r31, 0x00	; 0
     de4:	80 81       	ld	r24, Z
     de6:	80 61       	ori	r24, 0x10	; 16
     de8:	80 83       	st	Z, r24
     dea:	16 c0       	rjmp	.+44     	; 0xe18 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     dec:	92 81       	ldd	r25, Z+2	; 0x02
     dee:	96 95       	lsr	r25
     df0:	96 95       	lsr	r25
     df2:	96 95       	lsr	r25
     df4:	83 81       	ldd	r24, Z+3	; 0x03
     df6:	82 95       	swap	r24
     df8:	88 0f       	add	r24, r24
     dfa:	80 7e       	andi	r24, 0xE0	; 224
     dfc:	89 0f       	add	r24, r25
     dfe:	80 93 f3 00 	sts	0x00F3, r24
     e02:	82 81       	ldd	r24, Z+2	; 0x02
     e04:	82 95       	swap	r24
     e06:	88 0f       	add	r24, r24
     e08:	80 7e       	andi	r24, 0xE0	; 224
     e0a:	80 93 f2 00 	sts	0x00F2, r24
     e0e:	ef ee       	ldi	r30, 0xEF	; 239
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	8f 7e       	andi	r24, 0xEF	; 239
     e16:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     e18:	f8 01       	movw	r30, r16
     e1a:	86 81       	ldd	r24, Z+6	; 0x06
     e1c:	88 23       	and	r24, r24
     e1e:	79 f0       	breq	.+30     	; 0xe3e <can_cmd+0x188>
     e20:	80 e0       	ldi	r24, 0x00	; 0
     e22:	2a ef       	ldi	r18, 0xFA	; 250
     e24:	30 e0       	ldi	r19, 0x00	; 0
     e26:	f8 01       	movw	r30, r16
     e28:	a7 81       	ldd	r26, Z+7	; 0x07
     e2a:	b0 85       	ldd	r27, Z+8	; 0x08
     e2c:	a8 0f       	add	r26, r24
     e2e:	b1 1d       	adc	r27, r1
     e30:	9c 91       	ld	r25, X
     e32:	d9 01       	movw	r26, r18
     e34:	9c 93       	st	X, r25
     e36:	8f 5f       	subi	r24, 0xFF	; 255
     e38:	96 81       	ldd	r25, Z+6	; 0x06
     e3a:	89 17       	cp	r24, r25
     e3c:	a0 f3       	brcs	.-24     	; 0xe26 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     e3e:	f8 01       	movw	r30, r16
     e40:	86 85       	ldd	r24, Z+14	; 0x0e
     e42:	88 23       	and	r24, r24
     e44:	31 f0       	breq	.+12     	; 0xe52 <can_cmd+0x19c>
     e46:	e0 ef       	ldi	r30, 0xF0	; 240
     e48:	f0 e0       	ldi	r31, 0x00	; 0
     e4a:	80 81       	ld	r24, Z
     e4c:	84 60       	ori	r24, 0x04	; 4
     e4e:	80 83       	st	Z, r24
     e50:	05 c0       	rjmp	.+10     	; 0xe5c <can_cmd+0x1a6>
            else Can_clear_rtr();    
     e52:	e0 ef       	ldi	r30, 0xF0	; 240
     e54:	f0 e0       	ldi	r31, 0x00	; 0
     e56:	80 81       	ld	r24, Z
     e58:	8b 7f       	andi	r24, 0xFB	; 251
     e5a:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     e5c:	ef ee       	ldi	r30, 0xEF	; 239
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	90 81       	ld	r25, Z
     e62:	d8 01       	movw	r26, r16
     e64:	16 96       	adiw	r26, 0x06	; 6
     e66:	8c 91       	ld	r24, X
     e68:	16 97       	sbiw	r26, 0x06	; 6
     e6a:	89 2b       	or	r24, r25
     e6c:	80 83       	st	Z, r24
          Can_config_tx();
     e6e:	80 81       	ld	r24, Z
     e70:	8f 73       	andi	r24, 0x3F	; 63
     e72:	80 83       	st	Z, r24
     e74:	80 81       	ld	r24, Z
     e76:	80 64       	ori	r24, 0x40	; 64
     e78:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e7a:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     e7c:	ed c4       	rjmp	.+2522   	; 0x1858 <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e7e:	f8 01       	movw	r30, r16
     e80:	87 85       	ldd	r24, Z+15	; 0x0f
     e82:	88 23       	and	r24, r24
     e84:	69 f1       	breq	.+90     	; 0xee0 <can_cmd+0x22a>
     e86:	94 81       	ldd	r25, Z+4	; 0x04
     e88:	92 95       	swap	r25
     e8a:	96 95       	lsr	r25
     e8c:	97 70       	andi	r25, 0x07	; 7
     e8e:	85 81       	ldd	r24, Z+5	; 0x05
     e90:	88 0f       	add	r24, r24
     e92:	88 0f       	add	r24, r24
     e94:	88 0f       	add	r24, r24
     e96:	89 0f       	add	r24, r25
     e98:	80 93 f3 00 	sts	0x00F3, r24
     e9c:	93 81       	ldd	r25, Z+3	; 0x03
     e9e:	92 95       	swap	r25
     ea0:	96 95       	lsr	r25
     ea2:	97 70       	andi	r25, 0x07	; 7
     ea4:	84 81       	ldd	r24, Z+4	; 0x04
     ea6:	88 0f       	add	r24, r24
     ea8:	88 0f       	add	r24, r24
     eaa:	88 0f       	add	r24, r24
     eac:	89 0f       	add	r24, r25
     eae:	80 93 f2 00 	sts	0x00F2, r24
     eb2:	92 81       	ldd	r25, Z+2	; 0x02
     eb4:	92 95       	swap	r25
     eb6:	96 95       	lsr	r25
     eb8:	97 70       	andi	r25, 0x07	; 7
     eba:	83 81       	ldd	r24, Z+3	; 0x03
     ebc:	88 0f       	add	r24, r24
     ebe:	88 0f       	add	r24, r24
     ec0:	88 0f       	add	r24, r24
     ec2:	89 0f       	add	r24, r25
     ec4:	80 93 f1 00 	sts	0x00F1, r24
     ec8:	82 81       	ldd	r24, Z+2	; 0x02
     eca:	88 0f       	add	r24, r24
     ecc:	88 0f       	add	r24, r24
     ece:	88 0f       	add	r24, r24
     ed0:	80 93 f0 00 	sts	0x00F0, r24
     ed4:	ef ee       	ldi	r30, 0xEF	; 239
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	80 61       	ori	r24, 0x10	; 16
     edc:	80 83       	st	Z, r24
     ede:	16 c0       	rjmp	.+44     	; 0xf0c <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     ee0:	92 81       	ldd	r25, Z+2	; 0x02
     ee2:	96 95       	lsr	r25
     ee4:	96 95       	lsr	r25
     ee6:	96 95       	lsr	r25
     ee8:	83 81       	ldd	r24, Z+3	; 0x03
     eea:	82 95       	swap	r24
     eec:	88 0f       	add	r24, r24
     eee:	80 7e       	andi	r24, 0xE0	; 224
     ef0:	89 0f       	add	r24, r25
     ef2:	80 93 f3 00 	sts	0x00F3, r24
     ef6:	82 81       	ldd	r24, Z+2	; 0x02
     ef8:	82 95       	swap	r24
     efa:	88 0f       	add	r24, r24
     efc:	80 7e       	andi	r24, 0xE0	; 224
     efe:	80 93 f2 00 	sts	0x00F2, r24
     f02:	ef ee       	ldi	r30, 0xEF	; 239
     f04:	f0 e0       	ldi	r31, 0x00	; 0
     f06:	80 81       	ld	r24, Z
     f08:	8f 7e       	andi	r24, 0xEF	; 239
     f0a:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     f0c:	f8 01       	movw	r30, r16
     f0e:	86 81       	ldd	r24, Z+6	; 0x06
     f10:	88 23       	and	r24, r24
     f12:	79 f0       	breq	.+30     	; 0xf32 <can_cmd+0x27c>
     f14:	80 e0       	ldi	r24, 0x00	; 0
     f16:	2a ef       	ldi	r18, 0xFA	; 250
     f18:	30 e0       	ldi	r19, 0x00	; 0
     f1a:	f8 01       	movw	r30, r16
     f1c:	a7 81       	ldd	r26, Z+7	; 0x07
     f1e:	b0 85       	ldd	r27, Z+8	; 0x08
     f20:	a8 0f       	add	r26, r24
     f22:	b1 1d       	adc	r27, r1
     f24:	9c 91       	ld	r25, X
     f26:	d9 01       	movw	r26, r18
     f28:	9c 93       	st	X, r25
     f2a:	8f 5f       	subi	r24, 0xFF	; 255
     f2c:	96 81       	ldd	r25, Z+6	; 0x06
     f2e:	89 17       	cp	r24, r25
     f30:	a0 f3       	brcs	.-24     	; 0xf1a <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     f32:	f8 01       	movw	r30, r16
     f34:	16 86       	std	Z+14, r1	; 0x0e
     f36:	e0 ef       	ldi	r30, 0xF0	; 240
     f38:	f0 e0       	ldi	r31, 0x00	; 0
     f3a:	80 81       	ld	r24, Z
     f3c:	8b 7f       	andi	r24, 0xFB	; 251
     f3e:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     f40:	ef ee       	ldi	r30, 0xEF	; 239
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	90 81       	ld	r25, Z
     f46:	d8 01       	movw	r26, r16
     f48:	16 96       	adiw	r26, 0x06	; 6
     f4a:	8c 91       	ld	r24, X
     f4c:	16 97       	sbiw	r26, 0x06	; 6
     f4e:	89 2b       	or	r24, r25
     f50:	80 83       	st	Z, r24
          Can_config_tx();
     f52:	80 81       	ld	r24, Z
     f54:	8f 73       	andi	r24, 0x3F	; 63
     f56:	80 83       	st	Z, r24
     f58:	80 81       	ld	r24, Z
     f5a:	80 64       	ori	r24, 0x40	; 64
     f5c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f5e:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     f60:	7b c4       	rjmp	.+2294   	; 0x1858 <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     f62:	f8 01       	movw	r30, r16
     f64:	87 85       	ldd	r24, Z+15	; 0x0f
     f66:	88 23       	and	r24, r24
     f68:	69 f1       	breq	.+90     	; 0xfc4 <can_cmd+0x30e>
     f6a:	94 81       	ldd	r25, Z+4	; 0x04
     f6c:	92 95       	swap	r25
     f6e:	96 95       	lsr	r25
     f70:	97 70       	andi	r25, 0x07	; 7
     f72:	85 81       	ldd	r24, Z+5	; 0x05
     f74:	88 0f       	add	r24, r24
     f76:	88 0f       	add	r24, r24
     f78:	88 0f       	add	r24, r24
     f7a:	89 0f       	add	r24, r25
     f7c:	80 93 f3 00 	sts	0x00F3, r24
     f80:	93 81       	ldd	r25, Z+3	; 0x03
     f82:	92 95       	swap	r25
     f84:	96 95       	lsr	r25
     f86:	97 70       	andi	r25, 0x07	; 7
     f88:	84 81       	ldd	r24, Z+4	; 0x04
     f8a:	88 0f       	add	r24, r24
     f8c:	88 0f       	add	r24, r24
     f8e:	88 0f       	add	r24, r24
     f90:	89 0f       	add	r24, r25
     f92:	80 93 f2 00 	sts	0x00F2, r24
     f96:	92 81       	ldd	r25, Z+2	; 0x02
     f98:	92 95       	swap	r25
     f9a:	96 95       	lsr	r25
     f9c:	97 70       	andi	r25, 0x07	; 7
     f9e:	83 81       	ldd	r24, Z+3	; 0x03
     fa0:	88 0f       	add	r24, r24
     fa2:	88 0f       	add	r24, r24
     fa4:	88 0f       	add	r24, r24
     fa6:	89 0f       	add	r24, r25
     fa8:	80 93 f1 00 	sts	0x00F1, r24
     fac:	82 81       	ldd	r24, Z+2	; 0x02
     fae:	88 0f       	add	r24, r24
     fb0:	88 0f       	add	r24, r24
     fb2:	88 0f       	add	r24, r24
     fb4:	80 93 f0 00 	sts	0x00F0, r24
     fb8:	ef ee       	ldi	r30, 0xEF	; 239
     fba:	f0 e0       	ldi	r31, 0x00	; 0
     fbc:	80 81       	ld	r24, Z
     fbe:	80 61       	ori	r24, 0x10	; 16
     fc0:	80 83       	st	Z, r24
     fc2:	16 c0       	rjmp	.+44     	; 0xff0 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     fc4:	92 81       	ldd	r25, Z+2	; 0x02
     fc6:	96 95       	lsr	r25
     fc8:	96 95       	lsr	r25
     fca:	96 95       	lsr	r25
     fcc:	83 81       	ldd	r24, Z+3	; 0x03
     fce:	82 95       	swap	r24
     fd0:	88 0f       	add	r24, r24
     fd2:	80 7e       	andi	r24, 0xE0	; 224
     fd4:	89 0f       	add	r24, r25
     fd6:	80 93 f3 00 	sts	0x00F3, r24
     fda:	82 81       	ldd	r24, Z+2	; 0x02
     fdc:	82 95       	swap	r24
     fde:	88 0f       	add	r24, r24
     fe0:	80 7e       	andi	r24, 0xE0	; 224
     fe2:	80 93 f2 00 	sts	0x00F2, r24
     fe6:	ef ee       	ldi	r30, 0xEF	; 239
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	8f 7e       	andi	r24, 0xEF	; 239
     fee:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     ff0:	81 e0       	ldi	r24, 0x01	; 1
     ff2:	f8 01       	movw	r30, r16
     ff4:	86 87       	std	Z+14, r24	; 0x0e
     ff6:	e0 ef       	ldi	r30, 0xF0	; 240
     ff8:	f0 e0       	ldi	r31, 0x00	; 0
     ffa:	80 81       	ld	r24, Z
     ffc:	84 60       	ori	r24, 0x04	; 4
     ffe:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    1000:	ef ee       	ldi	r30, 0xEF	; 239
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	90 81       	ld	r25, Z
    1006:	d8 01       	movw	r26, r16
    1008:	16 96       	adiw	r26, 0x06	; 6
    100a:	8c 91       	ld	r24, X
    100c:	16 97       	sbiw	r26, 0x06	; 6
    100e:	89 2b       	or	r24, r25
    1010:	80 83       	st	Z, r24
          Can_config_tx();
    1012:	80 81       	ld	r24, Z
    1014:	8f 73       	andi	r24, 0x3F	; 63
    1016:	80 83       	st	Z, r24
    1018:	80 81       	ld	r24, Z
    101a:	80 64       	ori	r24, 0x40	; 64
    101c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    101e:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1020:	1b c4       	rjmp	.+2102   	; 0x1858 <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1022:	8f ef       	ldi	r24, 0xFF	; 255
    1024:	9f ef       	ldi	r25, 0xFF	; 255
    1026:	dc 01       	movw	r26, r24
    1028:	89 83       	std	Y+1, r24	; 0x01
    102a:	9a 83       	std	Y+2, r25	; 0x02
    102c:	ab 83       	std	Y+3, r26	; 0x03
    102e:	bc 83       	std	Y+4, r27	; 0x04
    1030:	9b 81       	ldd	r25, Y+3	; 0x03
    1032:	92 95       	swap	r25
    1034:	96 95       	lsr	r25
    1036:	97 70       	andi	r25, 0x07	; 7
    1038:	8c 81       	ldd	r24, Y+4	; 0x04
    103a:	88 0f       	add	r24, r24
    103c:	88 0f       	add	r24, r24
    103e:	88 0f       	add	r24, r24
    1040:	89 0f       	add	r24, r25
    1042:	80 93 f7 00 	sts	0x00F7, r24
    1046:	9a 81       	ldd	r25, Y+2	; 0x02
    1048:	92 95       	swap	r25
    104a:	96 95       	lsr	r25
    104c:	97 70       	andi	r25, 0x07	; 7
    104e:	8b 81       	ldd	r24, Y+3	; 0x03
    1050:	88 0f       	add	r24, r24
    1052:	88 0f       	add	r24, r24
    1054:	88 0f       	add	r24, r24
    1056:	89 0f       	add	r24, r25
    1058:	80 93 f6 00 	sts	0x00F6, r24
    105c:	99 81       	ldd	r25, Y+1	; 0x01
    105e:	92 95       	swap	r25
    1060:	96 95       	lsr	r25
    1062:	97 70       	andi	r25, 0x07	; 7
    1064:	8a 81       	ldd	r24, Y+2	; 0x02
    1066:	88 0f       	add	r24, r24
    1068:	88 0f       	add	r24, r24
    106a:	88 0f       	add	r24, r24
    106c:	89 0f       	add	r24, r25
    106e:	80 93 f5 00 	sts	0x00F5, r24
    1072:	89 81       	ldd	r24, Y+1	; 0x01
    1074:	88 0f       	add	r24, r24
    1076:	88 0f       	add	r24, r24
    1078:	88 0f       	add	r24, r24
    107a:	24 ef       	ldi	r18, 0xF4	; 244
    107c:	30 e0       	ldi	r19, 0x00	; 0
    107e:	f9 01       	movw	r30, r18
    1080:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1082:	ef ee       	ldi	r30, 0xEF	; 239
    1084:	f0 e0       	ldi	r31, 0x00	; 0
    1086:	90 81       	ld	r25, Z
    1088:	d8 01       	movw	r26, r16
    108a:	16 96       	adiw	r26, 0x06	; 6
    108c:	8c 91       	ld	r24, X
    108e:	89 2b       	or	r24, r25
    1090:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1092:	d9 01       	movw	r26, r18
    1094:	8c 91       	ld	r24, X
    1096:	8b 7f       	andi	r24, 0xFB	; 251
    1098:	8c 93       	st	X, r24
          Can_clear_idemsk();
    109a:	8c 91       	ld	r24, X
    109c:	8e 7f       	andi	r24, 0xFE	; 254
    109e:	8c 93       	st	X, r24
          Can_config_rx();       
    10a0:	80 81       	ld	r24, Z
    10a2:	8f 73       	andi	r24, 0x3F	; 63
    10a4:	80 83       	st	Z, r24
    10a6:	80 81       	ld	r24, Z
    10a8:	80 68       	ori	r24, 0x80	; 128
    10aa:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    10ac:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    10ae:	d4 c3       	rjmp	.+1960   	; 0x1858 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    10b0:	f8 01       	movw	r30, r16
    10b2:	87 85       	ldd	r24, Z+15	; 0x0f
    10b4:	88 23       	and	r24, r24
    10b6:	69 f1       	breq	.+90     	; 0x1112 <can_cmd+0x45c>
    10b8:	94 81       	ldd	r25, Z+4	; 0x04
    10ba:	92 95       	swap	r25
    10bc:	96 95       	lsr	r25
    10be:	97 70       	andi	r25, 0x07	; 7
    10c0:	85 81       	ldd	r24, Z+5	; 0x05
    10c2:	88 0f       	add	r24, r24
    10c4:	88 0f       	add	r24, r24
    10c6:	88 0f       	add	r24, r24
    10c8:	89 0f       	add	r24, r25
    10ca:	80 93 f3 00 	sts	0x00F3, r24
    10ce:	93 81       	ldd	r25, Z+3	; 0x03
    10d0:	92 95       	swap	r25
    10d2:	96 95       	lsr	r25
    10d4:	97 70       	andi	r25, 0x07	; 7
    10d6:	84 81       	ldd	r24, Z+4	; 0x04
    10d8:	88 0f       	add	r24, r24
    10da:	88 0f       	add	r24, r24
    10dc:	88 0f       	add	r24, r24
    10de:	89 0f       	add	r24, r25
    10e0:	80 93 f2 00 	sts	0x00F2, r24
    10e4:	92 81       	ldd	r25, Z+2	; 0x02
    10e6:	92 95       	swap	r25
    10e8:	96 95       	lsr	r25
    10ea:	97 70       	andi	r25, 0x07	; 7
    10ec:	83 81       	ldd	r24, Z+3	; 0x03
    10ee:	88 0f       	add	r24, r24
    10f0:	88 0f       	add	r24, r24
    10f2:	88 0f       	add	r24, r24
    10f4:	89 0f       	add	r24, r25
    10f6:	80 93 f1 00 	sts	0x00F1, r24
    10fa:	82 81       	ldd	r24, Z+2	; 0x02
    10fc:	88 0f       	add	r24, r24
    10fe:	88 0f       	add	r24, r24
    1100:	88 0f       	add	r24, r24
    1102:	80 93 f0 00 	sts	0x00F0, r24
    1106:	ef ee       	ldi	r30, 0xEF	; 239
    1108:	f0 e0       	ldi	r31, 0x00	; 0
    110a:	80 81       	ld	r24, Z
    110c:	80 61       	ori	r24, 0x10	; 16
    110e:	80 83       	st	Z, r24
    1110:	16 c0       	rjmp	.+44     	; 0x113e <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    1112:	92 81       	ldd	r25, Z+2	; 0x02
    1114:	96 95       	lsr	r25
    1116:	96 95       	lsr	r25
    1118:	96 95       	lsr	r25
    111a:	83 81       	ldd	r24, Z+3	; 0x03
    111c:	82 95       	swap	r24
    111e:	88 0f       	add	r24, r24
    1120:	80 7e       	andi	r24, 0xE0	; 224
    1122:	89 0f       	add	r24, r25
    1124:	80 93 f3 00 	sts	0x00F3, r24
    1128:	82 81       	ldd	r24, Z+2	; 0x02
    112a:	82 95       	swap	r24
    112c:	88 0f       	add	r24, r24
    112e:	80 7e       	andi	r24, 0xE0	; 224
    1130:	80 93 f2 00 	sts	0x00F2, r24
    1134:	ef ee       	ldi	r30, 0xEF	; 239
    1136:	f0 e0       	ldi	r31, 0x00	; 0
    1138:	80 81       	ld	r24, Z
    113a:	8f 7e       	andi	r24, 0xEF	; 239
    113c:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    113e:	8f ef       	ldi	r24, 0xFF	; 255
    1140:	9f ef       	ldi	r25, 0xFF	; 255
    1142:	dc 01       	movw	r26, r24
    1144:	89 83       	std	Y+1, r24	; 0x01
    1146:	9a 83       	std	Y+2, r25	; 0x02
    1148:	ab 83       	std	Y+3, r26	; 0x03
    114a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    114c:	9b 81       	ldd	r25, Y+3	; 0x03
    114e:	92 95       	swap	r25
    1150:	96 95       	lsr	r25
    1152:	97 70       	andi	r25, 0x07	; 7
    1154:	8c 81       	ldd	r24, Y+4	; 0x04
    1156:	88 0f       	add	r24, r24
    1158:	88 0f       	add	r24, r24
    115a:	88 0f       	add	r24, r24
    115c:	89 0f       	add	r24, r25
    115e:	80 93 f7 00 	sts	0x00F7, r24
    1162:	9a 81       	ldd	r25, Y+2	; 0x02
    1164:	92 95       	swap	r25
    1166:	96 95       	lsr	r25
    1168:	97 70       	andi	r25, 0x07	; 7
    116a:	8b 81       	ldd	r24, Y+3	; 0x03
    116c:	88 0f       	add	r24, r24
    116e:	88 0f       	add	r24, r24
    1170:	88 0f       	add	r24, r24
    1172:	89 0f       	add	r24, r25
    1174:	80 93 f6 00 	sts	0x00F6, r24
    1178:	99 81       	ldd	r25, Y+1	; 0x01
    117a:	92 95       	swap	r25
    117c:	96 95       	lsr	r25
    117e:	97 70       	andi	r25, 0x07	; 7
    1180:	8a 81       	ldd	r24, Y+2	; 0x02
    1182:	88 0f       	add	r24, r24
    1184:	88 0f       	add	r24, r24
    1186:	88 0f       	add	r24, r24
    1188:	89 0f       	add	r24, r25
    118a:	80 93 f5 00 	sts	0x00F5, r24
    118e:	89 81       	ldd	r24, Y+1	; 0x01
    1190:	88 0f       	add	r24, r24
    1192:	88 0f       	add	r24, r24
    1194:	88 0f       	add	r24, r24
    1196:	44 ef       	ldi	r20, 0xF4	; 244
    1198:	50 e0       	ldi	r21, 0x00	; 0
    119a:	fa 01       	movw	r30, r20
    119c:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    119e:	ef ee       	ldi	r30, 0xEF	; 239
    11a0:	f0 e0       	ldi	r31, 0x00	; 0
    11a2:	90 81       	ld	r25, Z
    11a4:	d8 01       	movw	r26, r16
    11a6:	16 96       	adiw	r26, 0x06	; 6
    11a8:	8c 91       	ld	r24, X
    11aa:	16 97       	sbiw	r26, 0x06	; 6
    11ac:	89 2b       	or	r24, r25
    11ae:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    11b0:	1e 96       	adiw	r26, 0x0e	; 14
    11b2:	1c 92       	st	X, r1
    11b4:	da 01       	movw	r26, r20
    11b6:	8c 91       	ld	r24, X
    11b8:	84 60       	ori	r24, 0x04	; 4
    11ba:	8c 93       	st	X, r24
    11bc:	80 ef       	ldi	r24, 0xF0	; 240
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	dc 01       	movw	r26, r24
    11c2:	2c 91       	ld	r18, X
    11c4:	2b 7f       	andi	r18, 0xFB	; 251
    11c6:	2c 93       	st	X, r18
          Can_set_idemsk();
    11c8:	da 01       	movw	r26, r20
    11ca:	8c 91       	ld	r24, X
    11cc:	81 60       	ori	r24, 0x01	; 1
    11ce:	8c 93       	st	X, r24
          Can_config_rx()    
    11d0:	80 81       	ld	r24, Z
    11d2:	8f 73       	andi	r24, 0x3F	; 63
    11d4:	80 83       	st	Z, r24
    11d6:	80 81       	ld	r24, Z
    11d8:	80 68       	ori	r24, 0x80	; 128
    11da:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    11dc:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    11de:	3c c3       	rjmp	.+1656   	; 0x1858 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    11e0:	8f ef       	ldi	r24, 0xFF	; 255
    11e2:	9f ef       	ldi	r25, 0xFF	; 255
    11e4:	dc 01       	movw	r26, r24
    11e6:	89 83       	std	Y+1, r24	; 0x01
    11e8:	9a 83       	std	Y+2, r25	; 0x02
    11ea:	ab 83       	std	Y+3, r26	; 0x03
    11ec:	bc 83       	std	Y+4, r27	; 0x04
    11ee:	9b 81       	ldd	r25, Y+3	; 0x03
    11f0:	92 95       	swap	r25
    11f2:	96 95       	lsr	r25
    11f4:	97 70       	andi	r25, 0x07	; 7
    11f6:	8c 81       	ldd	r24, Y+4	; 0x04
    11f8:	88 0f       	add	r24, r24
    11fa:	88 0f       	add	r24, r24
    11fc:	88 0f       	add	r24, r24
    11fe:	89 0f       	add	r24, r25
    1200:	80 93 f7 00 	sts	0x00F7, r24
    1204:	9a 81       	ldd	r25, Y+2	; 0x02
    1206:	92 95       	swap	r25
    1208:	96 95       	lsr	r25
    120a:	97 70       	andi	r25, 0x07	; 7
    120c:	8b 81       	ldd	r24, Y+3	; 0x03
    120e:	88 0f       	add	r24, r24
    1210:	88 0f       	add	r24, r24
    1212:	88 0f       	add	r24, r24
    1214:	89 0f       	add	r24, r25
    1216:	80 93 f6 00 	sts	0x00F6, r24
    121a:	99 81       	ldd	r25, Y+1	; 0x01
    121c:	92 95       	swap	r25
    121e:	96 95       	lsr	r25
    1220:	97 70       	andi	r25, 0x07	; 7
    1222:	8a 81       	ldd	r24, Y+2	; 0x02
    1224:	88 0f       	add	r24, r24
    1226:	88 0f       	add	r24, r24
    1228:	88 0f       	add	r24, r24
    122a:	89 0f       	add	r24, r25
    122c:	80 93 f5 00 	sts	0x00F5, r24
    1230:	89 81       	ldd	r24, Y+1	; 0x01
    1232:	88 0f       	add	r24, r24
    1234:	88 0f       	add	r24, r24
    1236:	88 0f       	add	r24, r24
    1238:	44 ef       	ldi	r20, 0xF4	; 244
    123a:	50 e0       	ldi	r21, 0x00	; 0
    123c:	fa 01       	movw	r30, r20
    123e:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    1240:	ef ee       	ldi	r30, 0xEF	; 239
    1242:	f0 e0       	ldi	r31, 0x00	; 0
    1244:	90 81       	ld	r25, Z
    1246:	d8 01       	movw	r26, r16
    1248:	16 96       	adiw	r26, 0x06	; 6
    124a:	8c 91       	ld	r24, X
    124c:	16 97       	sbiw	r26, 0x06	; 6
    124e:	89 2b       	or	r24, r25
    1250:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1252:	81 e0       	ldi	r24, 0x01	; 1
    1254:	1e 96       	adiw	r26, 0x0e	; 14
    1256:	8c 93       	st	X, r24
    1258:	da 01       	movw	r26, r20
    125a:	8c 91       	ld	r24, X
    125c:	84 60       	ori	r24, 0x04	; 4
    125e:	8c 93       	st	X, r24
    1260:	80 ef       	ldi	r24, 0xF0	; 240
    1262:	90 e0       	ldi	r25, 0x00	; 0
    1264:	dc 01       	movw	r26, r24
    1266:	2c 91       	ld	r18, X
    1268:	24 60       	ori	r18, 0x04	; 4
    126a:	2c 93       	st	X, r18
          Can_clear_rplv();
    126c:	80 81       	ld	r24, Z
    126e:	8f 7d       	andi	r24, 0xDF	; 223
    1270:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1272:	da 01       	movw	r26, r20
    1274:	8c 91       	ld	r24, X
    1276:	8e 7f       	andi	r24, 0xFE	; 254
    1278:	8c 93       	st	X, r24
          Can_config_rx();       
    127a:	80 81       	ld	r24, Z
    127c:	8f 73       	andi	r24, 0x3F	; 63
    127e:	80 83       	st	Z, r24
    1280:	80 81       	ld	r24, Z
    1282:	80 68       	ori	r24, 0x80	; 128
    1284:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1286:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1288:	e7 c2       	rjmp	.+1486   	; 0x1858 <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    128a:	f8 01       	movw	r30, r16
    128c:	87 85       	ldd	r24, Z+15	; 0x0f
    128e:	88 23       	and	r24, r24
    1290:	69 f1       	breq	.+90     	; 0x12ec <can_cmd+0x636>
    1292:	94 81       	ldd	r25, Z+4	; 0x04
    1294:	92 95       	swap	r25
    1296:	96 95       	lsr	r25
    1298:	97 70       	andi	r25, 0x07	; 7
    129a:	85 81       	ldd	r24, Z+5	; 0x05
    129c:	88 0f       	add	r24, r24
    129e:	88 0f       	add	r24, r24
    12a0:	88 0f       	add	r24, r24
    12a2:	89 0f       	add	r24, r25
    12a4:	80 93 f3 00 	sts	0x00F3, r24
    12a8:	93 81       	ldd	r25, Z+3	; 0x03
    12aa:	92 95       	swap	r25
    12ac:	96 95       	lsr	r25
    12ae:	97 70       	andi	r25, 0x07	; 7
    12b0:	84 81       	ldd	r24, Z+4	; 0x04
    12b2:	88 0f       	add	r24, r24
    12b4:	88 0f       	add	r24, r24
    12b6:	88 0f       	add	r24, r24
    12b8:	89 0f       	add	r24, r25
    12ba:	80 93 f2 00 	sts	0x00F2, r24
    12be:	92 81       	ldd	r25, Z+2	; 0x02
    12c0:	92 95       	swap	r25
    12c2:	96 95       	lsr	r25
    12c4:	97 70       	andi	r25, 0x07	; 7
    12c6:	83 81       	ldd	r24, Z+3	; 0x03
    12c8:	88 0f       	add	r24, r24
    12ca:	88 0f       	add	r24, r24
    12cc:	88 0f       	add	r24, r24
    12ce:	89 0f       	add	r24, r25
    12d0:	80 93 f1 00 	sts	0x00F1, r24
    12d4:	82 81       	ldd	r24, Z+2	; 0x02
    12d6:	88 0f       	add	r24, r24
    12d8:	88 0f       	add	r24, r24
    12da:	88 0f       	add	r24, r24
    12dc:	80 93 f0 00 	sts	0x00F0, r24
    12e0:	ef ee       	ldi	r30, 0xEF	; 239
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	80 81       	ld	r24, Z
    12e6:	80 61       	ori	r24, 0x10	; 16
    12e8:	80 83       	st	Z, r24
    12ea:	16 c0       	rjmp	.+44     	; 0x1318 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    12ec:	92 81       	ldd	r25, Z+2	; 0x02
    12ee:	96 95       	lsr	r25
    12f0:	96 95       	lsr	r25
    12f2:	96 95       	lsr	r25
    12f4:	83 81       	ldd	r24, Z+3	; 0x03
    12f6:	82 95       	swap	r24
    12f8:	88 0f       	add	r24, r24
    12fa:	80 7e       	andi	r24, 0xE0	; 224
    12fc:	89 0f       	add	r24, r25
    12fe:	80 93 f3 00 	sts	0x00F3, r24
    1302:	82 81       	ldd	r24, Z+2	; 0x02
    1304:	82 95       	swap	r24
    1306:	88 0f       	add	r24, r24
    1308:	80 7e       	andi	r24, 0xE0	; 224
    130a:	80 93 f2 00 	sts	0x00F2, r24
    130e:	ef ee       	ldi	r30, 0xEF	; 239
    1310:	f0 e0       	ldi	r31, 0x00	; 0
    1312:	80 81       	ld	r24, Z
    1314:	8f 7e       	andi	r24, 0xEF	; 239
    1316:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1318:	c8 01       	movw	r24, r16
    131a:	0e 94 22 06 	call	0xc44	; 0xc44 <get_idmask>
    131e:	dc 01       	movw	r26, r24
    1320:	cb 01       	movw	r24, r22
    1322:	89 83       	std	Y+1, r24	; 0x01
    1324:	9a 83       	std	Y+2, r25	; 0x02
    1326:	ab 83       	std	Y+3, r26	; 0x03
    1328:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    132a:	9b 81       	ldd	r25, Y+3	; 0x03
    132c:	92 95       	swap	r25
    132e:	96 95       	lsr	r25
    1330:	97 70       	andi	r25, 0x07	; 7
    1332:	8c 81       	ldd	r24, Y+4	; 0x04
    1334:	88 0f       	add	r24, r24
    1336:	88 0f       	add	r24, r24
    1338:	88 0f       	add	r24, r24
    133a:	89 0f       	add	r24, r25
    133c:	80 93 f7 00 	sts	0x00F7, r24
    1340:	9a 81       	ldd	r25, Y+2	; 0x02
    1342:	92 95       	swap	r25
    1344:	96 95       	lsr	r25
    1346:	97 70       	andi	r25, 0x07	; 7
    1348:	8b 81       	ldd	r24, Y+3	; 0x03
    134a:	88 0f       	add	r24, r24
    134c:	88 0f       	add	r24, r24
    134e:	88 0f       	add	r24, r24
    1350:	89 0f       	add	r24, r25
    1352:	80 93 f6 00 	sts	0x00F6, r24
    1356:	99 81       	ldd	r25, Y+1	; 0x01
    1358:	92 95       	swap	r25
    135a:	96 95       	lsr	r25
    135c:	97 70       	andi	r25, 0x07	; 7
    135e:	8a 81       	ldd	r24, Y+2	; 0x02
    1360:	88 0f       	add	r24, r24
    1362:	88 0f       	add	r24, r24
    1364:	88 0f       	add	r24, r24
    1366:	89 0f       	add	r24, r25
    1368:	80 93 f5 00 	sts	0x00F5, r24
    136c:	89 81       	ldd	r24, Y+1	; 0x01
    136e:	88 0f       	add	r24, r24
    1370:	88 0f       	add	r24, r24
    1372:	88 0f       	add	r24, r24
    1374:	24 ef       	ldi	r18, 0xF4	; 244
    1376:	30 e0       	ldi	r19, 0x00	; 0
    1378:	f9 01       	movw	r30, r18
    137a:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    137c:	ef ee       	ldi	r30, 0xEF	; 239
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	90 81       	ld	r25, Z
    1382:	d8 01       	movw	r26, r16
    1384:	16 96       	adiw	r26, 0x06	; 6
    1386:	8c 91       	ld	r24, X
    1388:	89 2b       	or	r24, r25
    138a:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    138c:	d9 01       	movw	r26, r18
    138e:	8c 91       	ld	r24, X
    1390:	8b 7f       	andi	r24, 0xFB	; 251
    1392:	8c 93       	st	X, r24
          Can_set_idemsk();
    1394:	8c 91       	ld	r24, X
    1396:	81 60       	ori	r24, 0x01	; 1
    1398:	8c 93       	st	X, r24
          Can_config_rx();       
    139a:	80 81       	ld	r24, Z
    139c:	8f 73       	andi	r24, 0x3F	; 63
    139e:	80 83       	st	Z, r24
    13a0:	80 81       	ld	r24, Z
    13a2:	80 68       	ori	r24, 0x80	; 128
    13a4:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13a6:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    13a8:	57 c2       	rjmp	.+1198   	; 0x1858 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    13aa:	f8 01       	movw	r30, r16
    13ac:	87 85       	ldd	r24, Z+15	; 0x0f
    13ae:	88 23       	and	r24, r24
    13b0:	69 f1       	breq	.+90     	; 0x140c <can_cmd+0x756>
    13b2:	94 81       	ldd	r25, Z+4	; 0x04
    13b4:	92 95       	swap	r25
    13b6:	96 95       	lsr	r25
    13b8:	97 70       	andi	r25, 0x07	; 7
    13ba:	85 81       	ldd	r24, Z+5	; 0x05
    13bc:	88 0f       	add	r24, r24
    13be:	88 0f       	add	r24, r24
    13c0:	88 0f       	add	r24, r24
    13c2:	89 0f       	add	r24, r25
    13c4:	80 93 f3 00 	sts	0x00F3, r24
    13c8:	93 81       	ldd	r25, Z+3	; 0x03
    13ca:	92 95       	swap	r25
    13cc:	96 95       	lsr	r25
    13ce:	97 70       	andi	r25, 0x07	; 7
    13d0:	84 81       	ldd	r24, Z+4	; 0x04
    13d2:	88 0f       	add	r24, r24
    13d4:	88 0f       	add	r24, r24
    13d6:	88 0f       	add	r24, r24
    13d8:	89 0f       	add	r24, r25
    13da:	80 93 f2 00 	sts	0x00F2, r24
    13de:	92 81       	ldd	r25, Z+2	; 0x02
    13e0:	92 95       	swap	r25
    13e2:	96 95       	lsr	r25
    13e4:	97 70       	andi	r25, 0x07	; 7
    13e6:	83 81       	ldd	r24, Z+3	; 0x03
    13e8:	88 0f       	add	r24, r24
    13ea:	88 0f       	add	r24, r24
    13ec:	88 0f       	add	r24, r24
    13ee:	89 0f       	add	r24, r25
    13f0:	80 93 f1 00 	sts	0x00F1, r24
    13f4:	82 81       	ldd	r24, Z+2	; 0x02
    13f6:	88 0f       	add	r24, r24
    13f8:	88 0f       	add	r24, r24
    13fa:	88 0f       	add	r24, r24
    13fc:	80 93 f0 00 	sts	0x00F0, r24
    1400:	ef ee       	ldi	r30, 0xEF	; 239
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	80 81       	ld	r24, Z
    1406:	80 61       	ori	r24, 0x10	; 16
    1408:	80 83       	st	Z, r24
    140a:	16 c0       	rjmp	.+44     	; 0x1438 <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    140c:	92 81       	ldd	r25, Z+2	; 0x02
    140e:	96 95       	lsr	r25
    1410:	96 95       	lsr	r25
    1412:	96 95       	lsr	r25
    1414:	83 81       	ldd	r24, Z+3	; 0x03
    1416:	82 95       	swap	r24
    1418:	88 0f       	add	r24, r24
    141a:	80 7e       	andi	r24, 0xE0	; 224
    141c:	89 0f       	add	r24, r25
    141e:	80 93 f3 00 	sts	0x00F3, r24
    1422:	82 81       	ldd	r24, Z+2	; 0x02
    1424:	82 95       	swap	r24
    1426:	88 0f       	add	r24, r24
    1428:	80 7e       	andi	r24, 0xE0	; 224
    142a:	80 93 f2 00 	sts	0x00F2, r24
    142e:	ef ee       	ldi	r30, 0xEF	; 239
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	80 81       	ld	r24, Z
    1434:	8f 7e       	andi	r24, 0xEF	; 239
    1436:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1438:	c8 01       	movw	r24, r16
    143a:	0e 94 22 06 	call	0xc44	; 0xc44 <get_idmask>
    143e:	dc 01       	movw	r26, r24
    1440:	cb 01       	movw	r24, r22
    1442:	89 83       	std	Y+1, r24	; 0x01
    1444:	9a 83       	std	Y+2, r25	; 0x02
    1446:	ab 83       	std	Y+3, r26	; 0x03
    1448:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    144a:	9b 81       	ldd	r25, Y+3	; 0x03
    144c:	92 95       	swap	r25
    144e:	96 95       	lsr	r25
    1450:	97 70       	andi	r25, 0x07	; 7
    1452:	8c 81       	ldd	r24, Y+4	; 0x04
    1454:	88 0f       	add	r24, r24
    1456:	88 0f       	add	r24, r24
    1458:	88 0f       	add	r24, r24
    145a:	89 0f       	add	r24, r25
    145c:	80 93 f7 00 	sts	0x00F7, r24
    1460:	9a 81       	ldd	r25, Y+2	; 0x02
    1462:	92 95       	swap	r25
    1464:	96 95       	lsr	r25
    1466:	97 70       	andi	r25, 0x07	; 7
    1468:	8b 81       	ldd	r24, Y+3	; 0x03
    146a:	88 0f       	add	r24, r24
    146c:	88 0f       	add	r24, r24
    146e:	88 0f       	add	r24, r24
    1470:	89 0f       	add	r24, r25
    1472:	80 93 f6 00 	sts	0x00F6, r24
    1476:	99 81       	ldd	r25, Y+1	; 0x01
    1478:	92 95       	swap	r25
    147a:	96 95       	lsr	r25
    147c:	97 70       	andi	r25, 0x07	; 7
    147e:	8a 81       	ldd	r24, Y+2	; 0x02
    1480:	88 0f       	add	r24, r24
    1482:	88 0f       	add	r24, r24
    1484:	88 0f       	add	r24, r24
    1486:	89 0f       	add	r24, r25
    1488:	80 93 f5 00 	sts	0x00F5, r24
    148c:	89 81       	ldd	r24, Y+1	; 0x01
    148e:	88 0f       	add	r24, r24
    1490:	88 0f       	add	r24, r24
    1492:	88 0f       	add	r24, r24
    1494:	44 ef       	ldi	r20, 0xF4	; 244
    1496:	50 e0       	ldi	r21, 0x00	; 0
    1498:	fa 01       	movw	r30, r20
    149a:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    149c:	ef ee       	ldi	r30, 0xEF	; 239
    149e:	f0 e0       	ldi	r31, 0x00	; 0
    14a0:	90 81       	ld	r25, Z
    14a2:	d8 01       	movw	r26, r16
    14a4:	16 96       	adiw	r26, 0x06	; 6
    14a6:	8c 91       	ld	r24, X
    14a8:	16 97       	sbiw	r26, 0x06	; 6
    14aa:	89 2b       	or	r24, r25
    14ac:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    14ae:	1e 96       	adiw	r26, 0x0e	; 14
    14b0:	1c 92       	st	X, r1
    14b2:	da 01       	movw	r26, r20
    14b4:	8c 91       	ld	r24, X
    14b6:	84 60       	ori	r24, 0x04	; 4
    14b8:	8c 93       	st	X, r24
    14ba:	80 ef       	ldi	r24, 0xF0	; 240
    14bc:	90 e0       	ldi	r25, 0x00	; 0
    14be:	dc 01       	movw	r26, r24
    14c0:	2c 91       	ld	r18, X
    14c2:	2b 7f       	andi	r18, 0xFB	; 251
    14c4:	2c 93       	st	X, r18
          Can_set_idemsk();
    14c6:	da 01       	movw	r26, r20
    14c8:	8c 91       	ld	r24, X
    14ca:	81 60       	ori	r24, 0x01	; 1
    14cc:	8c 93       	st	X, r24
          Can_config_rx();       
    14ce:	80 81       	ld	r24, Z
    14d0:	8f 73       	andi	r24, 0x3F	; 63
    14d2:	80 83       	st	Z, r24
    14d4:	80 81       	ld	r24, Z
    14d6:	80 68       	ori	r24, 0x80	; 128
    14d8:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    14da:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    14dc:	bd c1       	rjmp	.+890    	; 0x1858 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    14de:	f8 01       	movw	r30, r16
    14e0:	87 85       	ldd	r24, Z+15	; 0x0f
    14e2:	88 23       	and	r24, r24
    14e4:	69 f1       	breq	.+90     	; 0x1540 <can_cmd+0x88a>
    14e6:	94 81       	ldd	r25, Z+4	; 0x04
    14e8:	92 95       	swap	r25
    14ea:	96 95       	lsr	r25
    14ec:	97 70       	andi	r25, 0x07	; 7
    14ee:	85 81       	ldd	r24, Z+5	; 0x05
    14f0:	88 0f       	add	r24, r24
    14f2:	88 0f       	add	r24, r24
    14f4:	88 0f       	add	r24, r24
    14f6:	89 0f       	add	r24, r25
    14f8:	80 93 f3 00 	sts	0x00F3, r24
    14fc:	93 81       	ldd	r25, Z+3	; 0x03
    14fe:	92 95       	swap	r25
    1500:	96 95       	lsr	r25
    1502:	97 70       	andi	r25, 0x07	; 7
    1504:	84 81       	ldd	r24, Z+4	; 0x04
    1506:	88 0f       	add	r24, r24
    1508:	88 0f       	add	r24, r24
    150a:	88 0f       	add	r24, r24
    150c:	89 0f       	add	r24, r25
    150e:	80 93 f2 00 	sts	0x00F2, r24
    1512:	92 81       	ldd	r25, Z+2	; 0x02
    1514:	92 95       	swap	r25
    1516:	96 95       	lsr	r25
    1518:	97 70       	andi	r25, 0x07	; 7
    151a:	83 81       	ldd	r24, Z+3	; 0x03
    151c:	88 0f       	add	r24, r24
    151e:	88 0f       	add	r24, r24
    1520:	88 0f       	add	r24, r24
    1522:	89 0f       	add	r24, r25
    1524:	80 93 f1 00 	sts	0x00F1, r24
    1528:	82 81       	ldd	r24, Z+2	; 0x02
    152a:	88 0f       	add	r24, r24
    152c:	88 0f       	add	r24, r24
    152e:	88 0f       	add	r24, r24
    1530:	80 93 f0 00 	sts	0x00F0, r24
    1534:	ef ee       	ldi	r30, 0xEF	; 239
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	80 61       	ori	r24, 0x10	; 16
    153c:	80 83       	st	Z, r24
    153e:	16 c0       	rjmp	.+44     	; 0x156c <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    1540:	92 81       	ldd	r25, Z+2	; 0x02
    1542:	96 95       	lsr	r25
    1544:	96 95       	lsr	r25
    1546:	96 95       	lsr	r25
    1548:	83 81       	ldd	r24, Z+3	; 0x03
    154a:	82 95       	swap	r24
    154c:	88 0f       	add	r24, r24
    154e:	80 7e       	andi	r24, 0xE0	; 224
    1550:	89 0f       	add	r24, r25
    1552:	80 93 f3 00 	sts	0x00F3, r24
    1556:	82 81       	ldd	r24, Z+2	; 0x02
    1558:	82 95       	swap	r24
    155a:	88 0f       	add	r24, r24
    155c:	80 7e       	andi	r24, 0xE0	; 224
    155e:	80 93 f2 00 	sts	0x00F2, r24
    1562:	ef ee       	ldi	r30, 0xEF	; 239
    1564:	f0 e0       	ldi	r31, 0x00	; 0
    1566:	80 81       	ld	r24, Z
    1568:	8f 7e       	andi	r24, 0xEF	; 239
    156a:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    156c:	c8 01       	movw	r24, r16
    156e:	0e 94 22 06 	call	0xc44	; 0xc44 <get_idmask>
    1572:	dc 01       	movw	r26, r24
    1574:	cb 01       	movw	r24, r22
    1576:	89 83       	std	Y+1, r24	; 0x01
    1578:	9a 83       	std	Y+2, r25	; 0x02
    157a:	ab 83       	std	Y+3, r26	; 0x03
    157c:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    157e:	9b 81       	ldd	r25, Y+3	; 0x03
    1580:	92 95       	swap	r25
    1582:	96 95       	lsr	r25
    1584:	97 70       	andi	r25, 0x07	; 7
    1586:	8c 81       	ldd	r24, Y+4	; 0x04
    1588:	88 0f       	add	r24, r24
    158a:	88 0f       	add	r24, r24
    158c:	88 0f       	add	r24, r24
    158e:	89 0f       	add	r24, r25
    1590:	80 93 f7 00 	sts	0x00F7, r24
    1594:	9a 81       	ldd	r25, Y+2	; 0x02
    1596:	92 95       	swap	r25
    1598:	96 95       	lsr	r25
    159a:	97 70       	andi	r25, 0x07	; 7
    159c:	8b 81       	ldd	r24, Y+3	; 0x03
    159e:	88 0f       	add	r24, r24
    15a0:	88 0f       	add	r24, r24
    15a2:	88 0f       	add	r24, r24
    15a4:	89 0f       	add	r24, r25
    15a6:	80 93 f6 00 	sts	0x00F6, r24
    15aa:	99 81       	ldd	r25, Y+1	; 0x01
    15ac:	92 95       	swap	r25
    15ae:	96 95       	lsr	r25
    15b0:	97 70       	andi	r25, 0x07	; 7
    15b2:	8a 81       	ldd	r24, Y+2	; 0x02
    15b4:	88 0f       	add	r24, r24
    15b6:	88 0f       	add	r24, r24
    15b8:	88 0f       	add	r24, r24
    15ba:	89 0f       	add	r24, r25
    15bc:	80 93 f5 00 	sts	0x00F5, r24
    15c0:	89 81       	ldd	r24, Y+1	; 0x01
    15c2:	88 0f       	add	r24, r24
    15c4:	88 0f       	add	r24, r24
    15c6:	88 0f       	add	r24, r24
    15c8:	44 ef       	ldi	r20, 0xF4	; 244
    15ca:	50 e0       	ldi	r21, 0x00	; 0
    15cc:	fa 01       	movw	r30, r20
    15ce:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    15d0:	ef ee       	ldi	r30, 0xEF	; 239
    15d2:	f0 e0       	ldi	r31, 0x00	; 0
    15d4:	90 81       	ld	r25, Z
    15d6:	d8 01       	movw	r26, r16
    15d8:	16 96       	adiw	r26, 0x06	; 6
    15da:	8c 91       	ld	r24, X
    15dc:	16 97       	sbiw	r26, 0x06	; 6
    15de:	89 2b       	or	r24, r25
    15e0:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    15e2:	81 e0       	ldi	r24, 0x01	; 1
    15e4:	1e 96       	adiw	r26, 0x0e	; 14
    15e6:	8c 93       	st	X, r24
    15e8:	da 01       	movw	r26, r20
    15ea:	8c 91       	ld	r24, X
    15ec:	84 60       	ori	r24, 0x04	; 4
    15ee:	8c 93       	st	X, r24
    15f0:	80 ef       	ldi	r24, 0xF0	; 240
    15f2:	90 e0       	ldi	r25, 0x00	; 0
    15f4:	dc 01       	movw	r26, r24
    15f6:	2c 91       	ld	r18, X
    15f8:	24 60       	ori	r18, 0x04	; 4
    15fa:	2c 93       	st	X, r18
          Can_clear_rplv();
    15fc:	80 81       	ld	r24, Z
    15fe:	8f 7d       	andi	r24, 0xDF	; 223
    1600:	80 83       	st	Z, r24
          Can_set_idemsk();
    1602:	da 01       	movw	r26, r20
    1604:	8c 91       	ld	r24, X
    1606:	81 60       	ori	r24, 0x01	; 1
    1608:	8c 93       	st	X, r24
          Can_config_rx();       
    160a:	80 81       	ld	r24, Z
    160c:	8f 73       	andi	r24, 0x3F	; 63
    160e:	80 83       	st	Z, r24
    1610:	80 81       	ld	r24, Z
    1612:	80 68       	ori	r24, 0x80	; 128
    1614:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1616:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1618:	1f c1       	rjmp	.+574    	; 0x1858 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    161a:	80 e0       	ldi	r24, 0x00	; 0
    161c:	2a ef       	ldi	r18, 0xFA	; 250
    161e:	30 e0       	ldi	r19, 0x00	; 0
    1620:	f8 01       	movw	r30, r16
    1622:	a7 81       	ldd	r26, Z+7	; 0x07
    1624:	b0 85       	ldd	r27, Z+8	; 0x08
    1626:	a8 0f       	add	r26, r24
    1628:	b1 1d       	adc	r27, r1
    162a:	9c 91       	ld	r25, X
    162c:	d9 01       	movw	r26, r18
    162e:	9c 93       	st	X, r25
    1630:	8f 5f       	subi	r24, 0xFF	; 255
    1632:	96 81       	ldd	r25, Z+6	; 0x06
    1634:	89 17       	cp	r24, r25
    1636:	a0 f3       	brcs	.-24     	; 0x1620 <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    1638:	8f ef       	ldi	r24, 0xFF	; 255
    163a:	9f ef       	ldi	r25, 0xFF	; 255
    163c:	dc 01       	movw	r26, r24
    163e:	89 83       	std	Y+1, r24	; 0x01
    1640:	9a 83       	std	Y+2, r25	; 0x02
    1642:	ab 83       	std	Y+3, r26	; 0x03
    1644:	bc 83       	std	Y+4, r27	; 0x04
    1646:	9b 81       	ldd	r25, Y+3	; 0x03
    1648:	92 95       	swap	r25
    164a:	96 95       	lsr	r25
    164c:	97 70       	andi	r25, 0x07	; 7
    164e:	8c 81       	ldd	r24, Y+4	; 0x04
    1650:	88 0f       	add	r24, r24
    1652:	88 0f       	add	r24, r24
    1654:	88 0f       	add	r24, r24
    1656:	89 0f       	add	r24, r25
    1658:	80 93 f7 00 	sts	0x00F7, r24
    165c:	9a 81       	ldd	r25, Y+2	; 0x02
    165e:	92 95       	swap	r25
    1660:	96 95       	lsr	r25
    1662:	97 70       	andi	r25, 0x07	; 7
    1664:	8b 81       	ldd	r24, Y+3	; 0x03
    1666:	88 0f       	add	r24, r24
    1668:	88 0f       	add	r24, r24
    166a:	88 0f       	add	r24, r24
    166c:	89 0f       	add	r24, r25
    166e:	80 93 f6 00 	sts	0x00F6, r24
    1672:	99 81       	ldd	r25, Y+1	; 0x01
    1674:	92 95       	swap	r25
    1676:	96 95       	lsr	r25
    1678:	97 70       	andi	r25, 0x07	; 7
    167a:	8a 81       	ldd	r24, Y+2	; 0x02
    167c:	88 0f       	add	r24, r24
    167e:	88 0f       	add	r24, r24
    1680:	88 0f       	add	r24, r24
    1682:	89 0f       	add	r24, r25
    1684:	80 93 f5 00 	sts	0x00F5, r24
    1688:	89 81       	ldd	r24, Y+1	; 0x01
    168a:	88 0f       	add	r24, r24
    168c:	88 0f       	add	r24, r24
    168e:	88 0f       	add	r24, r24
    1690:	44 ef       	ldi	r20, 0xF4	; 244
    1692:	50 e0       	ldi	r21, 0x00	; 0
    1694:	fa 01       	movw	r30, r20
    1696:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1698:	ef ee       	ldi	r30, 0xEF	; 239
    169a:	f0 e0       	ldi	r31, 0x00	; 0
    169c:	90 81       	ld	r25, Z
    169e:	d8 01       	movw	r26, r16
    16a0:	16 96       	adiw	r26, 0x06	; 6
    16a2:	8c 91       	ld	r24, X
    16a4:	16 97       	sbiw	r26, 0x06	; 6
    16a6:	89 2b       	or	r24, r25
    16a8:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    16aa:	81 e0       	ldi	r24, 0x01	; 1
    16ac:	1e 96       	adiw	r26, 0x0e	; 14
    16ae:	8c 93       	st	X, r24
    16b0:	da 01       	movw	r26, r20
    16b2:	8c 91       	ld	r24, X
    16b4:	84 60       	ori	r24, 0x04	; 4
    16b6:	8c 93       	st	X, r24
    16b8:	80 ef       	ldi	r24, 0xF0	; 240
    16ba:	90 e0       	ldi	r25, 0x00	; 0
    16bc:	dc 01       	movw	r26, r24
    16be:	2c 91       	ld	r18, X
    16c0:	24 60       	ori	r18, 0x04	; 4
    16c2:	2c 93       	st	X, r18
          Can_set_rplv();
    16c4:	80 81       	ld	r24, Z
    16c6:	80 62       	ori	r24, 0x20	; 32
    16c8:	80 83       	st	Z, r24
          Can_clear_idemsk();
    16ca:	da 01       	movw	r26, r20
    16cc:	8c 91       	ld	r24, X
    16ce:	8e 7f       	andi	r24, 0xFE	; 254
    16d0:	8c 93       	st	X, r24
          Can_config_rx();       
    16d2:	80 81       	ld	r24, Z
    16d4:	8f 73       	andi	r24, 0x3F	; 63
    16d6:	80 83       	st	Z, r24
    16d8:	80 81       	ld	r24, Z
    16da:	80 68       	ori	r24, 0x80	; 128
    16dc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    16de:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    16e0:	bb c0       	rjmp	.+374    	; 0x1858 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    16e2:	f8 01       	movw	r30, r16
    16e4:	87 85       	ldd	r24, Z+15	; 0x0f
    16e6:	88 23       	and	r24, r24
    16e8:	69 f1       	breq	.+90     	; 0x1744 <can_cmd+0xa8e>
    16ea:	94 81       	ldd	r25, Z+4	; 0x04
    16ec:	92 95       	swap	r25
    16ee:	96 95       	lsr	r25
    16f0:	97 70       	andi	r25, 0x07	; 7
    16f2:	85 81       	ldd	r24, Z+5	; 0x05
    16f4:	88 0f       	add	r24, r24
    16f6:	88 0f       	add	r24, r24
    16f8:	88 0f       	add	r24, r24
    16fa:	89 0f       	add	r24, r25
    16fc:	80 93 f3 00 	sts	0x00F3, r24
    1700:	93 81       	ldd	r25, Z+3	; 0x03
    1702:	92 95       	swap	r25
    1704:	96 95       	lsr	r25
    1706:	97 70       	andi	r25, 0x07	; 7
    1708:	84 81       	ldd	r24, Z+4	; 0x04
    170a:	88 0f       	add	r24, r24
    170c:	88 0f       	add	r24, r24
    170e:	88 0f       	add	r24, r24
    1710:	89 0f       	add	r24, r25
    1712:	80 93 f2 00 	sts	0x00F2, r24
    1716:	92 81       	ldd	r25, Z+2	; 0x02
    1718:	92 95       	swap	r25
    171a:	96 95       	lsr	r25
    171c:	97 70       	andi	r25, 0x07	; 7
    171e:	83 81       	ldd	r24, Z+3	; 0x03
    1720:	88 0f       	add	r24, r24
    1722:	88 0f       	add	r24, r24
    1724:	88 0f       	add	r24, r24
    1726:	89 0f       	add	r24, r25
    1728:	80 93 f1 00 	sts	0x00F1, r24
    172c:	82 81       	ldd	r24, Z+2	; 0x02
    172e:	88 0f       	add	r24, r24
    1730:	88 0f       	add	r24, r24
    1732:	88 0f       	add	r24, r24
    1734:	80 93 f0 00 	sts	0x00F0, r24
    1738:	ef ee       	ldi	r30, 0xEF	; 239
    173a:	f0 e0       	ldi	r31, 0x00	; 0
    173c:	80 81       	ld	r24, Z
    173e:	80 61       	ori	r24, 0x10	; 16
    1740:	80 83       	st	Z, r24
    1742:	16 c0       	rjmp	.+44     	; 0x1770 <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    1744:	92 81       	ldd	r25, Z+2	; 0x02
    1746:	96 95       	lsr	r25
    1748:	96 95       	lsr	r25
    174a:	96 95       	lsr	r25
    174c:	83 81       	ldd	r24, Z+3	; 0x03
    174e:	82 95       	swap	r24
    1750:	88 0f       	add	r24, r24
    1752:	80 7e       	andi	r24, 0xE0	; 224
    1754:	89 0f       	add	r24, r25
    1756:	80 93 f3 00 	sts	0x00F3, r24
    175a:	82 81       	ldd	r24, Z+2	; 0x02
    175c:	82 95       	swap	r24
    175e:	88 0f       	add	r24, r24
    1760:	80 7e       	andi	r24, 0xE0	; 224
    1762:	80 93 f2 00 	sts	0x00F2, r24
    1766:	ef ee       	ldi	r30, 0xEF	; 239
    1768:	f0 e0       	ldi	r31, 0x00	; 0
    176a:	80 81       	ld	r24, Z
    176c:	8f 7e       	andi	r24, 0xEF	; 239
    176e:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1770:	f8 01       	movw	r30, r16
    1772:	86 81       	ldd	r24, Z+6	; 0x06
    1774:	88 23       	and	r24, r24
    1776:	79 f0       	breq	.+30     	; 0x1796 <can_cmd+0xae0>
    1778:	80 e0       	ldi	r24, 0x00	; 0
    177a:	2a ef       	ldi	r18, 0xFA	; 250
    177c:	30 e0       	ldi	r19, 0x00	; 0
    177e:	f8 01       	movw	r30, r16
    1780:	a7 81       	ldd	r26, Z+7	; 0x07
    1782:	b0 85       	ldd	r27, Z+8	; 0x08
    1784:	a8 0f       	add	r26, r24
    1786:	b1 1d       	adc	r27, r1
    1788:	9c 91       	ld	r25, X
    178a:	d9 01       	movw	r26, r18
    178c:	9c 93       	st	X, r25
    178e:	8f 5f       	subi	r24, 0xFF	; 255
    1790:	96 81       	ldd	r25, Z+6	; 0x06
    1792:	89 17       	cp	r24, r25
    1794:	a0 f3       	brcs	.-24     	; 0x177e <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1796:	c8 01       	movw	r24, r16
    1798:	0e 94 22 06 	call	0xc44	; 0xc44 <get_idmask>
    179c:	dc 01       	movw	r26, r24
    179e:	cb 01       	movw	r24, r22
    17a0:	89 83       	std	Y+1, r24	; 0x01
    17a2:	9a 83       	std	Y+2, r25	; 0x02
    17a4:	ab 83       	std	Y+3, r26	; 0x03
    17a6:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    17a8:	9b 81       	ldd	r25, Y+3	; 0x03
    17aa:	92 95       	swap	r25
    17ac:	96 95       	lsr	r25
    17ae:	97 70       	andi	r25, 0x07	; 7
    17b0:	8c 81       	ldd	r24, Y+4	; 0x04
    17b2:	88 0f       	add	r24, r24
    17b4:	88 0f       	add	r24, r24
    17b6:	88 0f       	add	r24, r24
    17b8:	89 0f       	add	r24, r25
    17ba:	80 93 f7 00 	sts	0x00F7, r24
    17be:	9a 81       	ldd	r25, Y+2	; 0x02
    17c0:	92 95       	swap	r25
    17c2:	96 95       	lsr	r25
    17c4:	97 70       	andi	r25, 0x07	; 7
    17c6:	8b 81       	ldd	r24, Y+3	; 0x03
    17c8:	88 0f       	add	r24, r24
    17ca:	88 0f       	add	r24, r24
    17cc:	88 0f       	add	r24, r24
    17ce:	89 0f       	add	r24, r25
    17d0:	80 93 f6 00 	sts	0x00F6, r24
    17d4:	99 81       	ldd	r25, Y+1	; 0x01
    17d6:	92 95       	swap	r25
    17d8:	96 95       	lsr	r25
    17da:	97 70       	andi	r25, 0x07	; 7
    17dc:	8a 81       	ldd	r24, Y+2	; 0x02
    17de:	88 0f       	add	r24, r24
    17e0:	88 0f       	add	r24, r24
    17e2:	88 0f       	add	r24, r24
    17e4:	89 0f       	add	r24, r25
    17e6:	80 93 f5 00 	sts	0x00F5, r24
    17ea:	89 81       	ldd	r24, Y+1	; 0x01
    17ec:	88 0f       	add	r24, r24
    17ee:	88 0f       	add	r24, r24
    17f0:	88 0f       	add	r24, r24
    17f2:	44 ef       	ldi	r20, 0xF4	; 244
    17f4:	50 e0       	ldi	r21, 0x00	; 0
    17f6:	fa 01       	movw	r30, r20
    17f8:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    17fa:	ef ee       	ldi	r30, 0xEF	; 239
    17fc:	f0 e0       	ldi	r31, 0x00	; 0
    17fe:	90 81       	ld	r25, Z
    1800:	d8 01       	movw	r26, r16
    1802:	16 96       	adiw	r26, 0x06	; 6
    1804:	8c 91       	ld	r24, X
    1806:	16 97       	sbiw	r26, 0x06	; 6
    1808:	89 2b       	or	r24, r25
    180a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    180c:	81 e0       	ldi	r24, 0x01	; 1
    180e:	1e 96       	adiw	r26, 0x0e	; 14
    1810:	8c 93       	st	X, r24
    1812:	da 01       	movw	r26, r20
    1814:	8c 91       	ld	r24, X
    1816:	84 60       	ori	r24, 0x04	; 4
    1818:	8c 93       	st	X, r24
    181a:	80 ef       	ldi	r24, 0xF0	; 240
    181c:	90 e0       	ldi	r25, 0x00	; 0
    181e:	dc 01       	movw	r26, r24
    1820:	2c 91       	ld	r18, X
    1822:	24 60       	ori	r18, 0x04	; 4
    1824:	2c 93       	st	X, r18
          Can_set_rplv();
    1826:	80 81       	ld	r24, Z
    1828:	80 62       	ori	r24, 0x20	; 32
    182a:	80 83       	st	Z, r24
          Can_set_idemsk();
    182c:	da 01       	movw	r26, r20
    182e:	8c 91       	ld	r24, X
    1830:	81 60       	ori	r24, 0x01	; 1
    1832:	8c 93       	st	X, r24
          Can_config_rx();       
    1834:	80 81       	ld	r24, Z
    1836:	8f 73       	andi	r24, 0x3F	; 63
    1838:	80 83       	st	Z, r24
    183a:	80 81       	ld	r24, Z
    183c:	80 68       	ori	r24, 0x80	; 128
    183e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1840:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1842:	0a c0       	rjmp	.+20     	; 0x1858 <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1844:	f8 01       	movw	r30, r16
    1846:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1848:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    184a:	06 c0       	rjmp	.+12     	; 0x1858 <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    184c:	8f e1       	ldi	r24, 0x1F	; 31
    184e:	d8 01       	movw	r26, r16
    1850:	19 96       	adiw	r26, 0x09	; 9
    1852:	8c 93       	st	X, r24
    1854:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1856:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1858:	0f 90       	pop	r0
    185a:	0f 90       	pop	r0
    185c:	0f 90       	pop	r0
    185e:	0f 90       	pop	r0
    1860:	df 91       	pop	r29
    1862:	cf 91       	pop	r28
    1864:	1f 91       	pop	r17
    1866:	0f 91       	pop	r16
    1868:	08 95       	ret

0000186a <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    186a:	ef 92       	push	r14
    186c:	ff 92       	push	r15
    186e:	1f 93       	push	r17
    1870:	cf 93       	push	r28
    1872:	df 93       	push	r29
    1874:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1876:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1878:	88 23       	and	r24, r24
    187a:	09 f4       	brne	.+2      	; 0x187e <can_get_status+0x14>
    187c:	96 c0       	rjmp	.+300    	; 0x19aa <can_get_status+0x140>
    187e:	8f 31       	cpi	r24, 0x1F	; 31
    1880:	09 f4       	brne	.+2      	; 0x1884 <can_get_status+0x1a>
    1882:	95 c0       	rjmp	.+298    	; 0x19ae <can_get_status+0x144>
    1884:	8f 3f       	cpi	r24, 0xFF	; 255
    1886:	09 f4       	brne	.+2      	; 0x188a <can_get_status+0x20>
    1888:	94 c0       	rjmp	.+296    	; 0x19b2 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    188a:	88 81       	ld	r24, Y
    188c:	82 95       	swap	r24
    188e:	80 7f       	andi	r24, 0xF0	; 240
    1890:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1894:	0e 94 c9 03 	call	0x792	; 0x792 <can_get_mob_status>
    1898:	18 2f       	mov	r17, r24
    
    switch (a_status)
    189a:	80 32       	cpi	r24, 0x20	; 32
    189c:	61 f0       	breq	.+24     	; 0x18b6 <can_get_status+0x4c>
    189e:	81 32       	cpi	r24, 0x21	; 33
    18a0:	20 f4       	brcc	.+8      	; 0x18aa <can_get_status+0x40>
    18a2:	88 23       	and	r24, r24
    18a4:	09 f4       	brne	.+2      	; 0x18a8 <can_get_status+0x3e>
    18a6:	87 c0       	rjmp	.+270    	; 0x19b6 <can_get_status+0x14c>
    18a8:	76 c0       	rjmp	.+236    	; 0x1996 <can_get_status+0x12c>
    18aa:	80 34       	cpi	r24, 0x40	; 64
    18ac:	09 f4       	brne	.+2      	; 0x18b0 <can_get_status+0x46>
    18ae:	68 c0       	rjmp	.+208    	; 0x1980 <can_get_status+0x116>
    18b0:	80 3a       	cpi	r24, 0xA0	; 160
    18b2:	09 f0       	breq	.+2      	; 0x18b6 <can_get_status+0x4c>
    18b4:	70 c0       	rjmp	.+224    	; 0x1996 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    18b6:	0f 2e       	mov	r0, r31
    18b8:	ff ee       	ldi	r31, 0xEF	; 239
    18ba:	ef 2e       	mov	r14, r31
    18bc:	ff 24       	eor	r15, r15
    18be:	f0 2d       	mov	r31, r0
    18c0:	f7 01       	movw	r30, r14
    18c2:	80 81       	ld	r24, Z
    18c4:	8f 70       	andi	r24, 0x0F	; 15
    18c6:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    18c8:	8f 81       	ldd	r24, Y+7	; 0x07
    18ca:	98 85       	ldd	r25, Y+8	; 0x08
    18cc:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    18d0:	80 91 f0 00 	lds	r24, 0x00F0
    18d4:	90 e0       	ldi	r25, 0x00	; 0
    18d6:	84 70       	andi	r24, 0x04	; 4
    18d8:	90 70       	andi	r25, 0x00	; 0
    18da:	95 95       	asr	r25
    18dc:	87 95       	ror	r24
    18de:	95 95       	asr	r25
    18e0:	87 95       	ror	r24
    18e2:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    18e4:	f7 01       	movw	r30, r14
    18e6:	80 81       	ld	r24, Z
    18e8:	84 ff       	sbrs	r24, 4
    18ea:	2d c0       	rjmp	.+90     	; 0x1946 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    18ec:	81 e0       	ldi	r24, 0x01	; 1
    18ee:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    18f0:	e3 ef       	ldi	r30, 0xF3	; 243
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	86 95       	lsr	r24
    18f8:	86 95       	lsr	r24
    18fa:	86 95       	lsr	r24
    18fc:	8d 83       	std	Y+5, r24	; 0x05
    18fe:	a2 ef       	ldi	r26, 0xF2	; 242
    1900:	b0 e0       	ldi	r27, 0x00	; 0
    1902:	8c 91       	ld	r24, X
    1904:	90 81       	ld	r25, Z
    1906:	92 95       	swap	r25
    1908:	99 0f       	add	r25, r25
    190a:	90 7e       	andi	r25, 0xE0	; 224
    190c:	86 95       	lsr	r24
    190e:	86 95       	lsr	r24
    1910:	86 95       	lsr	r24
    1912:	89 0f       	add	r24, r25
    1914:	8c 83       	std	Y+4, r24	; 0x04
    1916:	e1 ef       	ldi	r30, 0xF1	; 241
    1918:	f0 e0       	ldi	r31, 0x00	; 0
    191a:	80 81       	ld	r24, Z
    191c:	9c 91       	ld	r25, X
    191e:	92 95       	swap	r25
    1920:	99 0f       	add	r25, r25
    1922:	90 7e       	andi	r25, 0xE0	; 224
    1924:	86 95       	lsr	r24
    1926:	86 95       	lsr	r24
    1928:	86 95       	lsr	r24
    192a:	89 0f       	add	r24, r25
    192c:	8b 83       	std	Y+3, r24	; 0x03
    192e:	80 91 f0 00 	lds	r24, 0x00F0
    1932:	90 81       	ld	r25, Z
    1934:	92 95       	swap	r25
    1936:	99 0f       	add	r25, r25
    1938:	90 7e       	andi	r25, 0xE0	; 224
    193a:	86 95       	lsr	r24
    193c:	86 95       	lsr	r24
    193e:	86 95       	lsr	r24
    1940:	89 0f       	add	r24, r25
    1942:	8a 83       	std	Y+2, r24	; 0x02
    1944:	13 c0       	rjmp	.+38     	; 0x196c <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1946:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1948:	e3 ef       	ldi	r30, 0xF3	; 243
    194a:	f0 e0       	ldi	r31, 0x00	; 0
    194c:	80 81       	ld	r24, Z
    194e:	82 95       	swap	r24
    1950:	86 95       	lsr	r24
    1952:	87 70       	andi	r24, 0x07	; 7
    1954:	8b 83       	std	Y+3, r24	; 0x03
    1956:	80 91 f2 00 	lds	r24, 0x00F2
    195a:	90 81       	ld	r25, Z
    195c:	99 0f       	add	r25, r25
    195e:	99 0f       	add	r25, r25
    1960:	99 0f       	add	r25, r25
    1962:	82 95       	swap	r24
    1964:	86 95       	lsr	r24
    1966:	87 70       	andi	r24, 0x07	; 7
    1968:	89 0f       	add	r24, r25
    196a:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    196c:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    196e:	ef ee       	ldi	r30, 0xEF	; 239
    1970:	f0 e0       	ldi	r31, 0x00	; 0
    1972:	80 81       	ld	r24, Z
    1974:	8f 73       	andi	r24, 0x3F	; 63
    1976:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1978:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    197c:	80 e0       	ldi	r24, 0x00	; 0
            break;
    197e:	1c c0       	rjmp	.+56     	; 0x19b8 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1980:	80 e4       	ldi	r24, 0x40	; 64
    1982:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1984:	ef ee       	ldi	r30, 0xEF	; 239
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	80 81       	ld	r24, Z
    198a:	8f 73       	andi	r24, 0x3F	; 63
    198c:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    198e:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1992:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1994:	11 c0       	rjmp	.+34     	; 0x19b8 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1996:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1998:	ef ee       	ldi	r30, 0xEF	; 239
    199a:	f0 e0       	ldi	r31, 0x00	; 0
    199c:	80 81       	ld	r24, Z
    199e:	8f 73       	andi	r24, 0x3F	; 63
    19a0:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    19a2:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    19a6:	82 e0       	ldi	r24, 0x02	; 2
            break;
    19a8:	07 c0       	rjmp	.+14     	; 0x19b8 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    19aa:	82 e0       	ldi	r24, 0x02	; 2
    19ac:	05 c0       	rjmp	.+10     	; 0x19b8 <can_get_status+0x14e>
    19ae:	82 e0       	ldi	r24, 0x02	; 2
    19b0:	03 c0       	rjmp	.+6      	; 0x19b8 <can_get_status+0x14e>
    19b2:	82 e0       	ldi	r24, 0x02	; 2
    19b4:	01 c0       	rjmp	.+2      	; 0x19b8 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    19b6:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    19b8:	df 91       	pop	r29
    19ba:	cf 91       	pop	r28
    19bc:	1f 91       	pop	r17
    19be:	ff 90       	pop	r15
    19c0:	ef 90       	pop	r14
    19c2:	08 95       	ret

000019c4 <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    19c4:	fc 01       	movw	r30, r24
    19c6:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    19c8:	86 2f       	mov	r24, r22
    19ca:	64 e6       	ldi	r22, 0x64	; 100
    19cc:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    19d0:	48 2f       	mov	r20, r24
    19d2:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    19d4:	2a e0       	ldi	r18, 0x0A	; 10
    19d6:	83 2f       	mov	r24, r19
    19d8:	62 2f       	mov	r22, r18
    19da:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    19de:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    19e2:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    19e4:	40 33       	cpi	r20, 0x30	; 48
    19e6:	31 f4       	brne	.+12     	; 0x19f4 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    19e8:	90 33       	cpi	r25, 0x30	; 48
    19ea:	11 f0       	breq	.+4      	; 0x19f0 <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    19ec:	40 e2       	ldi	r20, 0x20	; 32
    19ee:	02 c0       	rjmp	.+4      	; 0x19f4 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    19f0:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    19f2:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    19f4:	20 e2       	ldi	r18, 0x20	; 32
    19f6:	20 83       	st	Z, r18
    19f8:	21 83       	std	Z+1, r18	; 0x01
    19fa:	22 83       	std	Z+2, r18	; 0x02
    19fc:	23 83       	std	Z+3, r18	; 0x03
    19fe:	24 83       	std	Z+4, r18	; 0x04
    1a00:	25 83       	std	Z+5, r18	; 0x05
    1a02:	26 83       	std	Z+6, r18	; 0x06
    1a04:	27 83       	std	Z+7, r18	; 0x07
    1a06:	40 87       	std	Z+8, r20	; 0x08
    1a08:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    1a0a:	83 2f       	mov	r24, r19
    1a0c:	6a e0       	ldi	r22, 0x0A	; 10
    1a0e:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1a12:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    1a14:	92 87       	std	Z+10, r25	; 0x0a
    1a16:	85 e2       	ldi	r24, 0x25	; 37
    1a18:	83 87       	std	Z+11, r24	; 0x0b
    1a1a:	24 87       	std	Z+12, r18	; 0x0c
    1a1c:	25 87       	std	Z+13, r18	; 0x0d
    1a1e:	26 87       	std	Z+14, r18	; 0x0e
    1a20:	27 87       	std	Z+15, r18	; 0x0f
    1a22:	20 8b       	std	Z+16, r18	; 0x10
    1a24:	21 8b       	std	Z+17, r18	; 0x11
    1a26:	22 8b       	std	Z+18, r18	; 0x12
    1a28:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    1a2a:	08 95       	ret

00001a2c <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1a2c:	cf 93       	push	r28
    1a2e:	fc 01       	movw	r30, r24
    1a30:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a32:	c4 e6       	ldi	r28, 0x64	; 100
    1a34:	86 2f       	mov	r24, r22
    1a36:	6c 2f       	mov	r22, r28
    1a38:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1a3c:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1a3e:	80 83       	st	Z, r24
    1a40:	be e2       	ldi	r27, 0x2E	; 46
    1a42:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a44:	5a e0       	ldi	r21, 0x0A	; 10
    1a46:	83 2f       	mov	r24, r19
    1a48:	65 2f       	mov	r22, r21
    1a4a:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1a4e:	39 2f       	mov	r19, r25
    1a50:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1a54:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a56:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a58:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a5a:	33 83       	std	Z+3, r19	; 0x03
    1a5c:	a6 e5       	ldi	r26, 0x56	; 86
    1a5e:	a4 83       	std	Z+4, r26	; 0x04
    1a60:	30 e2       	ldi	r19, 0x20	; 32
    1a62:	35 83       	std	Z+5, r19	; 0x05
    1a64:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a66:	84 2f       	mov	r24, r20
    1a68:	6c 2f       	mov	r22, r28
    1a6a:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1a6e:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1a70:	87 83       	std	Z+7, r24	; 0x07
    1a72:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a74:	84 2f       	mov	r24, r20
    1a76:	65 2f       	mov	r22, r21
    1a78:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1a7c:	49 2f       	mov	r20, r25
    1a7e:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1a82:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a84:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a86:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a88:	42 87       	std	Z+10, r20	; 0x0a
    1a8a:	a3 87       	std	Z+11, r26	; 0x0b
    1a8c:	34 87       	std	Z+12, r19	; 0x0c
    1a8e:	35 87       	std	Z+13, r19	; 0x0d
    1a90:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1a92:	82 2f       	mov	r24, r18
    1a94:	6c 2f       	mov	r22, r28
    1a96:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1a9a:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1a9c:	87 87       	std	Z+15, r24	; 0x0f
    1a9e:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1aa0:	82 2f       	mov	r24, r18
    1aa2:	65 2f       	mov	r22, r21
    1aa4:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1aa8:	29 2f       	mov	r18, r25
    1aaa:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1aae:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ab0:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1ab2:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ab4:	22 8b       	std	Z+18, r18	; 0x12
    1ab6:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1ab8:	cf 91       	pop	r28
    1aba:	08 95       	ret

00001abc <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1abc:	1f 93       	push	r17
    1abe:	cf 93       	push	r28
    1ac0:	df 93       	push	r29
    1ac2:	cd b7       	in	r28, 0x3d	; 61
    1ac4:	de b7       	in	r29, 0x3e	; 62
    1ac6:	64 97       	sbiw	r28, 0x14	; 20
    1ac8:	0f b6       	in	r0, 0x3f	; 63
    1aca:	f8 94       	cli
    1acc:	de bf       	out	0x3e, r29	; 62
    1ace:	0f be       	out	0x3f, r0	; 63
    1ad0:	cd bf       	out	0x3d, r28	; 61
    1ad2:	58 2f       	mov	r21, r24
    1ad4:	19 2f       	mov	r17, r25
    1ad6:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1ad8:	ce 01       	movw	r24, r28
    1ada:	01 96       	adiw	r24, 0x01	; 1
    1adc:	e0 e0       	ldi	r30, 0x00	; 0
    1ade:	f1 e0       	ldi	r31, 0x01	; 1
    1ae0:	24 e1       	ldi	r18, 0x14	; 20
    1ae2:	01 90       	ld	r0, Z+
    1ae4:	dc 01       	movw	r26, r24
    1ae6:	0d 92       	st	X+, r0
    1ae8:	cd 01       	movw	r24, r26
    1aea:	21 50       	subi	r18, 0x01	; 1
    1aec:	d1 f7       	brne	.-12     	; 0x1ae2 <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1aee:	84 2f       	mov	r24, r20
    1af0:	6a e0       	ldi	r22, 0x0A	; 10
    1af2:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1af6:	b8 2f       	mov	r27, r24
    1af8:	6b e0       	ldi	r22, 0x0B	; 11
    1afa:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1afe:	29 2f       	mov	r18, r25
    1b00:	30 e0       	ldi	r19, 0x00	; 0
    1b02:	12 16       	cp	r1, r18
    1b04:	13 06       	cpc	r1, r19
    1b06:	44 f0       	brlt	.+16     	; 0x1b18 <display_make_display_line_percent_bar+0x5c>
    1b08:	20 e0       	ldi	r18, 0x00	; 0
    1b0a:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1b0c:	fe 01       	movw	r30, r28
    1b0e:	e2 0f       	add	r30, r18
    1b10:	f3 1f       	adc	r31, r19
    1b12:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1b14:	8a e2       	ldi	r24, 0x2A	; 42
    1b16:	0f c0       	rjmp	.+30     	; 0x1b36 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1b18:	fe 01       	movw	r30, r28
    1b1a:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1b1c:	bf 01       	movw	r22, r30
    1b1e:	69 0f       	add	r22, r25
    1b20:	71 1d       	adc	r23, r1
    1b22:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1b24:	66 e1       	ldi	r22, 0x16	; 22
    1b26:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1b28:	e8 17       	cp	r30, r24
    1b2a:	f9 07       	cpc	r31, r25
    1b2c:	e1 f7       	brne	.-8      	; 0x1b26 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1b2e:	2a 30       	cpi	r18, 0x0A	; 10
    1b30:	31 05       	cpc	r19, r1
    1b32:	64 f3       	brlt	.-40     	; 0x1b0c <display_make_display_line_percent_bar+0x50>
    1b34:	06 c0       	rjmp	.+12     	; 0x1b42 <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1b36:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1b38:	2f 5f       	subi	r18, 0xFF	; 255
    1b3a:	3f 4f       	sbci	r19, 0xFF	; 255
    1b3c:	2a 30       	cpi	r18, 0x0A	; 10
    1b3e:	31 05       	cpc	r19, r1
    1b40:	d4 f3       	brlt	.-12     	; 0x1b36 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1b42:	44 56       	subi	r20, 0x64	; 100
    1b44:	44 36       	cpi	r20, 0x64	; 100
    1b46:	30 f4       	brcc	.+12     	; 0x1b54 <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1b48:	fe 01       	movw	r30, r28
    1b4a:	e2 0f       	add	r30, r18
    1b4c:	f3 1f       	adc	r31, r19
    1b4e:	81 e3       	ldi	r24, 0x31	; 49
    1b50:	86 83       	std	Z+6, r24	; 0x06
    1b52:	05 c0       	rjmp	.+10     	; 0x1b5e <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1b54:	fe 01       	movw	r30, r28
    1b56:	e2 0f       	add	r30, r18
    1b58:	f3 1f       	adc	r31, r19
    1b5a:	80 e2       	ldi	r24, 0x20	; 32
    1b5c:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1b5e:	fe 01       	movw	r30, r28
    1b60:	e2 0f       	add	r30, r18
    1b62:	f3 1f       	adc	r31, r19
    1b64:	8b 2f       	mov	r24, r27
    1b66:	6a e0       	ldi	r22, 0x0A	; 10
    1b68:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1b6c:	90 5d       	subi	r25, 0xD0	; 208
    1b6e:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1b70:	fe 01       	movw	r30, r28
    1b72:	e2 0f       	add	r30, r18
    1b74:	f3 1f       	adc	r31, r19
    1b76:	80 e3       	ldi	r24, 0x30	; 48
    1b78:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1b7a:	85 e2       	ldi	r24, 0x25	; 37
    1b7c:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1b7e:	e5 2f       	mov	r30, r21
    1b80:	f1 2f       	mov	r31, r17
    1b82:	de 01       	movw	r26, r28
    1b84:	11 96       	adiw	r26, 0x01	; 1
    1b86:	84 e1       	ldi	r24, 0x14	; 20
    1b88:	0d 90       	ld	r0, X+
    1b8a:	01 92       	st	Z+, r0
    1b8c:	81 50       	subi	r24, 0x01	; 1
    1b8e:	e1 f7       	brne	.-8      	; 0x1b88 <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1b90:	64 96       	adiw	r28, 0x14	; 20
    1b92:	0f b6       	in	r0, 0x3f	; 63
    1b94:	f8 94       	cli
    1b96:	de bf       	out	0x3e, r29	; 62
    1b98:	0f be       	out	0x3f, r0	; 63
    1b9a:	cd bf       	out	0x3d, r28	; 61
    1b9c:	df 91       	pop	r29
    1b9e:	cf 91       	pop	r28
    1ba0:	1f 91       	pop	r17
    1ba2:	08 95       	ret

00001ba4 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1ba4:	cf 93       	push	r28
    1ba6:	fc 01       	movw	r30, r24
    1ba8:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1baa:	c4 e6       	ldi	r28, 0x64	; 100
    1bac:	86 2f       	mov	r24, r22
    1bae:	6c 2f       	mov	r22, r28
    1bb0:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1bb4:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bb6:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bb8:	5a e0       	ldi	r21, 0x0A	; 10
    1bba:	83 2f       	mov	r24, r19
    1bbc:	65 2f       	mov	r22, r21
    1bbe:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1bc2:	39 2f       	mov	r19, r25
    1bc4:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1bc8:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bca:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bcc:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bce:	32 83       	std	Z+2, r19	; 0x02
    1bd0:	b0 eb       	ldi	r27, 0xB0	; 176
    1bd2:	b3 83       	std	Z+3, r27	; 0x03
    1bd4:	a3 e4       	ldi	r26, 0x43	; 67
    1bd6:	a4 83       	std	Z+4, r26	; 0x04
    1bd8:	30 e2       	ldi	r19, 0x20	; 32
    1bda:	35 83       	std	Z+5, r19	; 0x05
    1bdc:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bde:	84 2f       	mov	r24, r20
    1be0:	6c 2f       	mov	r22, r28
    1be2:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1be6:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1be8:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bea:	84 2f       	mov	r24, r20
    1bec:	65 2f       	mov	r22, r21
    1bee:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1bf2:	49 2f       	mov	r20, r25
    1bf4:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1bf8:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bfa:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1bfc:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1bfe:	41 87       	std	Z+9, r20	; 0x09
    1c00:	b2 87       	std	Z+10, r27	; 0x0a
    1c02:	a3 87       	std	Z+11, r26	; 0x0b
    1c04:	34 87       	std	Z+12, r19	; 0x0c
    1c06:	35 87       	std	Z+13, r19	; 0x0d
    1c08:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c0a:	82 2f       	mov	r24, r18
    1c0c:	6c 2f       	mov	r22, r28
    1c0e:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1c12:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c14:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c16:	82 2f       	mov	r24, r18
    1c18:	65 2f       	mov	r22, r21
    1c1a:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1c1e:	29 2f       	mov	r18, r25
    1c20:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1c24:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c26:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1c28:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c2a:	21 8b       	std	Z+17, r18	; 0x11
    1c2c:	b2 8b       	std	Z+18, r27	; 0x12
    1c2e:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1c30:	cf 91       	pop	r28
    1c32:	08 95       	ret

00001c34 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1c34:	fc 01       	movw	r30, r24
    1c36:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1c38:	20 e2       	ldi	r18, 0x20	; 32
    1c3a:	20 83       	st	Z, r18
    1c3c:	21 83       	std	Z+1, r18	; 0x01
    1c3e:	22 83       	std	Z+2, r18	; 0x02
    1c40:	23 83       	std	Z+3, r18	; 0x03
    1c42:	24 83       	std	Z+4, r18	; 0x04
    1c44:	25 83       	std	Z+5, r18	; 0x05
    1c46:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1c48:	86 2f       	mov	r24, r22
    1c4a:	64 e6       	ldi	r22, 0x64	; 100
    1c4c:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1c50:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c52:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1c54:	3a e0       	ldi	r19, 0x0A	; 10
    1c56:	84 2f       	mov	r24, r20
    1c58:	63 2f       	mov	r22, r19
    1c5a:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1c5e:	49 2f       	mov	r20, r25
    1c60:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1c64:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c66:	90 87       	std	Z+8, r25	; 0x08
    1c68:	8e e2       	ldi	r24, 0x2E	; 46
    1c6a:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1c6c:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1c6e:	42 87       	std	Z+10, r20	; 0x0a
    1c70:	86 e5       	ldi	r24, 0x56	; 86
    1c72:	83 87       	std	Z+11, r24	; 0x0b
    1c74:	24 87       	std	Z+12, r18	; 0x0c
    1c76:	25 87       	std	Z+13, r18	; 0x0d
    1c78:	26 87       	std	Z+14, r18	; 0x0e
    1c7a:	27 87       	std	Z+15, r18	; 0x0f
    1c7c:	20 8b       	std	Z+16, r18	; 0x10
    1c7e:	21 8b       	std	Z+17, r18	; 0x11
    1c80:	22 8b       	std	Z+18, r18	; 0x12
    1c82:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1c84:	08 95       	ret

00001c86 <display_make_display_line_error>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error(char * dpl,uint8_t error_code){
    1c86:	cf 93       	push	r28
    1c88:	df 93       	push	r29
    1c8a:	fc 01       	movw	r30, r24
    1c8c:	26 2f       	mov	r18, r22
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(error_code){
    1c8e:	64 30       	cpi	r22, 0x04	; 4
    1c90:	09 f4       	brne	.+2      	; 0x1c94 <display_make_display_line_error+0xe>
    1c92:	40 c0       	rjmp	.+128    	; 0x1d14 <display_make_display_line_error+0x8e>
    1c94:	65 30       	cpi	r22, 0x05	; 5
    1c96:	50 f4       	brcc	.+20     	; 0x1cac <display_make_display_line_error+0x26>
    1c98:	61 30       	cpi	r22, 0x01	; 1
    1c9a:	09 f1       	breq	.+66     	; 0x1cde <display_make_display_line_error+0x58>
    1c9c:	61 30       	cpi	r22, 0x01	; 1
    1c9e:	b0 f0       	brcs	.+44     	; 0x1ccc <display_make_display_line_error+0x46>
    1ca0:	62 30       	cpi	r22, 0x02	; 2
    1ca2:	31 f1       	breq	.+76     	; 0x1cf0 <display_make_display_line_error+0x6a>
    1ca4:	63 30       	cpi	r22, 0x03	; 3
    1ca6:	09 f0       	breq	.+2      	; 0x1caa <display_make_display_line_error+0x24>
    1ca8:	61 c0       	rjmp	.+194    	; 0x1d6c <display_make_display_line_error+0xe6>
    1caa:	2b c0       	rjmp	.+86     	; 0x1d02 <display_make_display_line_error+0x7c>
    1cac:	67 30       	cpi	r22, 0x07	; 7
    1cae:	09 f4       	brne	.+2      	; 0x1cb2 <display_make_display_line_error+0x2c>
    1cb0:	43 c0       	rjmp	.+134    	; 0x1d38 <display_make_display_line_error+0xb2>
    1cb2:	68 30       	cpi	r22, 0x08	; 8
    1cb4:	20 f4       	brcc	.+8      	; 0x1cbe <display_make_display_line_error+0x38>
    1cb6:	65 30       	cpi	r22, 0x05	; 5
    1cb8:	09 f0       	breq	.+2      	; 0x1cbc <display_make_display_line_error+0x36>
    1cba:	58 c0       	rjmp	.+176    	; 0x1d6c <display_make_display_line_error+0xe6>
    1cbc:	34 c0       	rjmp	.+104    	; 0x1d26 <display_make_display_line_error+0xa0>
    1cbe:	6b 30       	cpi	r22, 0x0B	; 11
    1cc0:	09 f4       	brne	.+2      	; 0x1cc4 <display_make_display_line_error+0x3e>
    1cc2:	43 c0       	rjmp	.+134    	; 0x1d4a <display_make_display_line_error+0xc4>
    1cc4:	6c 30       	cpi	r22, 0x0C	; 12
    1cc6:	09 f0       	breq	.+2      	; 0x1cca <display_make_display_line_error+0x44>
    1cc8:	51 c0       	rjmp	.+162    	; 0x1d6c <display_make_display_line_error+0xe6>
    1cca:	48 c0       	rjmp	.+144    	; 0x1d5c <display_make_display_line_error+0xd6>
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1ccc:	dc 01       	movw	r26, r24
    1cce:	c4 e4       	ldi	r28, 0x44	; 68
    1cd0:	d3 e0       	ldi	r29, 0x03	; 3
    1cd2:	84 e1       	ldi	r24, 0x14	; 20
    1cd4:	09 90       	ld	r0, Y+
    1cd6:	0d 92       	st	X+, r0
    1cd8:	81 50       	subi	r24, 0x01	; 1
    1cda:	e1 f7       	brne	.-8      	; 0x1cd4 <display_make_display_line_error+0x4e>
    1cdc:	4f c0       	rjmp	.+158    	; 0x1d7c <display_make_display_line_error+0xf6>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1cde:	dc 01       	movw	r26, r24
    1ce0:	c0 e3       	ldi	r28, 0x30	; 48
    1ce2:	d3 e0       	ldi	r29, 0x03	; 3
    1ce4:	84 e1       	ldi	r24, 0x14	; 20
    1ce6:	09 90       	ld	r0, Y+
    1ce8:	0d 92       	st	X+, r0
    1cea:	81 50       	subi	r24, 0x01	; 1
    1cec:	e1 f7       	brne	.-8      	; 0x1ce6 <display_make_display_line_error+0x60>
    1cee:	46 c0       	rjmp	.+140    	; 0x1d7c <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_MASTER:
			memcpy(dpl,display_line_error_pre_master,20);
    1cf0:	dc 01       	movw	r26, r24
    1cf2:	c8 e0       	ldi	r28, 0x08	; 8
    1cf4:	d3 e0       	ldi	r29, 0x03	; 3
    1cf6:	84 e1       	ldi	r24, 0x14	; 20
    1cf8:	09 90       	ld	r0, Y+
    1cfa:	0d 92       	st	X+, r0
    1cfc:	81 50       	subi	r24, 0x01	; 1
    1cfe:	e1 f7       	brne	.-8      	; 0x1cf8 <display_make_display_line_error+0x72>
    1d00:	3d c0       	rjmp	.+122    	; 0x1d7c <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_unknown_code,20);
    1d02:	dc 01       	movw	r26, r24
    1d04:	cc e1       	ldi	r28, 0x1C	; 28
    1d06:	d3 e0       	ldi	r29, 0x03	; 3
    1d08:	84 e1       	ldi	r24, 0x14	; 20
    1d0a:	09 90       	ld	r0, Y+
    1d0c:	0d 92       	st	X+, r0
    1d0e:	81 50       	subi	r24, 0x01	; 1
    1d10:	e1 f7       	brne	.-8      	; 0x1d0a <display_make_display_line_error+0x84>
    1d12:	34 c0       	rjmp	.+104    	; 0x1d7c <display_make_display_line_error+0xf6>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1d14:	dc 01       	movw	r26, r24
    1d16:	c0 ee       	ldi	r28, 0xE0	; 224
    1d18:	d2 e0       	ldi	r29, 0x02	; 2
    1d1a:	84 e1       	ldi	r24, 0x14	; 20
    1d1c:	09 90       	ld	r0, Y+
    1d1e:	0d 92       	st	X+, r0
    1d20:	81 50       	subi	r24, 0x01	; 1
    1d22:	e1 f7       	brne	.-8      	; 0x1d1c <display_make_display_line_error+0x96>
    1d24:	2b c0       	rjmp	.+86     	; 0x1d7c <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1d26:	dc 01       	movw	r26, r24
    1d28:	cc ec       	ldi	r28, 0xCC	; 204
    1d2a:	d2 e0       	ldi	r29, 0x02	; 2
    1d2c:	84 e1       	ldi	r24, 0x14	; 20
    1d2e:	09 90       	ld	r0, Y+
    1d30:	0d 92       	st	X+, r0
    1d32:	81 50       	subi	r24, 0x01	; 1
    1d34:	e1 f7       	brne	.-8      	; 0x1d2e <display_make_display_line_error+0xa8>
    1d36:	22 c0       	rjmp	.+68     	; 0x1d7c <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1d38:	dc 01       	movw	r26, r24
    1d3a:	c8 eb       	ldi	r28, 0xB8	; 184
    1d3c:	d2 e0       	ldi	r29, 0x02	; 2
    1d3e:	84 e1       	ldi	r24, 0x14	; 20
    1d40:	09 90       	ld	r0, Y+
    1d42:	0d 92       	st	X+, r0
    1d44:	81 50       	subi	r24, 0x01	; 1
    1d46:	e1 f7       	brne	.-8      	; 0x1d40 <display_make_display_line_error+0xba>
    1d48:	19 c0       	rjmp	.+50     	; 0x1d7c <display_make_display_line_error+0xf6>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1d4a:	dc 01       	movw	r26, r24
    1d4c:	c4 ea       	ldi	r28, 0xA4	; 164
    1d4e:	d2 e0       	ldi	r29, 0x02	; 2
    1d50:	84 e1       	ldi	r24, 0x14	; 20
    1d52:	09 90       	ld	r0, Y+
    1d54:	0d 92       	st	X+, r0
    1d56:	81 50       	subi	r24, 0x01	; 1
    1d58:	e1 f7       	brne	.-8      	; 0x1d52 <display_make_display_line_error+0xcc>
    1d5a:	10 c0       	rjmp	.+32     	; 0x1d7c <display_make_display_line_error+0xf6>
			break;
		case ERROR_BAD_REQUEST_ID:
			memcpy(dpl,display_line_error_bad_request_id,20);
    1d5c:	dc 01       	movw	r26, r24
    1d5e:	c0 e9       	ldi	r28, 0x90	; 144
    1d60:	d2 e0       	ldi	r29, 0x02	; 2
    1d62:	84 e1       	ldi	r24, 0x14	; 20
    1d64:	09 90       	ld	r0, Y+
    1d66:	0d 92       	st	X+, r0
    1d68:	81 50       	subi	r24, 0x01	; 1
    1d6a:	e1 f7       	brne	.-8      	; 0x1d64 <display_make_display_line_error+0xde>
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    1d6c:	df 01       	movw	r26, r30
    1d6e:	cc e1       	ldi	r28, 0x1C	; 28
    1d70:	d3 e0       	ldi	r29, 0x03	; 3
    1d72:	84 e1       	ldi	r24, 0x14	; 20
    1d74:	09 90       	ld	r0, Y+
    1d76:	0d 92       	st	X+, r0
    1d78:	81 50       	subi	r24, 0x01	; 1
    1d7a:	e1 f7       	brne	.-8      	; 0x1d74 <display_make_display_line_error+0xee>
		break;
	}
	
	dpl[1]=GET_DEC_POS3_ERROR(error_code);
    1d7c:	82 2f       	mov	r24, r18
    1d7e:	64 e6       	ldi	r22, 0x64	; 100
    1d80:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1d84:	80 5d       	subi	r24, 0xD0	; 208
    1d86:	81 83       	std	Z+1, r24	; 0x01
	dpl[2]=GET_DEC_POS2_ERROR(error_code);
    1d88:	3a e0       	ldi	r19, 0x0A	; 10
    1d8a:	82 2f       	mov	r24, r18
    1d8c:	63 2f       	mov	r22, r19
    1d8e:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1d92:	29 2f       	mov	r18, r25
    1d94:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    1d98:	90 5d       	subi	r25, 0xD0	; 208
    1d9a:	92 83       	std	Z+2, r25	; 0x02
	dpl[3]=GET_DEC_POS1_ERROR(error_code);
    1d9c:	20 5d       	subi	r18, 0xD0	; 208
    1d9e:	23 83       	std	Z+3, r18	; 0x03
	
} /*end display_make_display_error*/
    1da0:	df 91       	pop	r29
    1da2:	cf 91       	pop	r28
    1da4:	08 95       	ret

00001da6 <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    1da6:	fc 01       	movw	r30, r24
    1da8:	e6 0f       	add	r30, r22
    1daa:	f1 1d       	adc	r31, r1
    1dac:	40 5d       	subi	r20, 0xD0	; 208
    1dae:	40 83       	st	Z, r20

	
}	
    1db0:	08 95       	ret

00001db2 <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    1db2:	cf 93       	push	r28
    1db4:	df 93       	push	r29
    1db6:	cd b7       	in	r28, 0x3d	; 61
    1db8:	de b7       	in	r29, 0x3e	; 62
    1dba:	64 97       	sbiw	r28, 0x14	; 20
    1dbc:	0f b6       	in	r0, 0x3f	; 63
    1dbe:	f8 94       	cli
    1dc0:	de bf       	out	0x3e, r29	; 62
    1dc2:	0f be       	out	0x3f, r0	; 63
    1dc4:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    1dc6:	de 01       	movw	r26, r28
    1dc8:	11 96       	adiw	r26, 0x01	; 1
    1dca:	e4 e1       	ldi	r30, 0x14	; 20
    1dcc:	f1 e0       	ldi	r31, 0x01	; 1
    1dce:	24 e1       	ldi	r18, 0x14	; 20
    1dd0:	01 90       	ld	r0, Z+
    1dd2:	0d 92       	st	X+, r0
    1dd4:	21 50       	subi	r18, 0x01	; 1
    1dd6:	e1 f7       	brne	.-8      	; 0x1dd0 <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    1dd8:	e8 2f       	mov	r30, r24
    1dda:	f9 2f       	mov	r31, r25
    1ddc:	de 01       	movw	r26, r28
    1dde:	11 96       	adiw	r26, 0x01	; 1
    1de0:	84 e1       	ldi	r24, 0x14	; 20
    1de2:	0d 90       	ld	r0, X+
    1de4:	01 92       	st	Z+, r0
    1de6:	81 50       	subi	r24, 0x01	; 1
    1de8:	e1 f7       	brne	.-8      	; 0x1de2 <display_make_display_line_blank+0x30>
}
    1dea:	64 96       	adiw	r28, 0x14	; 20
    1dec:	0f b6       	in	r0, 0x3f	; 63
    1dee:	f8 94       	cli
    1df0:	de bf       	out	0x3e, r29	; 62
    1df2:	0f be       	out	0x3f, r0	; 63
    1df4:	cd bf       	out	0x3d, r28	; 61
    1df6:	df 91       	pop	r29
    1df8:	cf 91       	pop	r28
    1dfa:	08 95       	ret

00001dfc <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    1dfc:	cf 92       	push	r12
    1dfe:	df 92       	push	r13
    1e00:	ef 92       	push	r14
    1e02:	ff 92       	push	r15
    1e04:	0f 93       	push	r16
    1e06:	1f 93       	push	r17
    1e08:	cf 93       	push	r28
    1e0a:	df 93       	push	r29
    1e0c:	cd b7       	in	r28, 0x3d	; 61
    1e0e:	de b7       	in	r29, 0x3e	; 62
    1e10:	64 97       	sbiw	r28, 0x14	; 20
    1e12:	0f b6       	in	r0, 0x3f	; 63
    1e14:	f8 94       	cli
    1e16:	de bf       	out	0x3e, r29	; 62
    1e18:	0f be       	out	0x3f, r0	; 63
    1e1a:	cd bf       	out	0x3d, r28	; 61
    1e1c:	f8 2e       	mov	r15, r24
    1e1e:	e9 2e       	mov	r14, r25
    1e20:	9b 01       	movw	r18, r22
    1e22:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1e24:	04 e6       	ldi	r16, 0x64	; 100
    1e26:	10 e0       	ldi	r17, 0x00	; 0
    1e28:	cb 01       	movw	r24, r22
    1e2a:	b8 01       	movw	r22, r16
    1e2c:	0e 94 ab 15 	call	0x2b56	; 0x2b56 <__divmodhi4>
    1e30:	46 2f       	mov	r20, r22
    1e32:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    1e34:	ea e0       	ldi	r30, 0x0A	; 10
    1e36:	f0 e0       	ldi	r31, 0x00	; 0
    1e38:	c9 01       	movw	r24, r18
    1e3a:	bf 01       	movw	r22, r30
    1e3c:	0e 94 ab 15 	call	0x2b56	; 0x2b56 <__divmodhi4>
    1e40:	cb 01       	movw	r24, r22
    1e42:	bf 01       	movw	r22, r30
    1e44:	0e 94 ab 15 	call	0x2b56	; 0x2b56 <__divmodhi4>
    1e48:	38 2f       	mov	r19, r24
    1e4a:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    1e4c:	c6 01       	movw	r24, r12
    1e4e:	b8 01       	movw	r22, r16
    1e50:	0e 94 ab 15 	call	0x2b56	; 0x2b56 <__divmodhi4>
    1e54:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    1e56:	40 33       	cpi	r20, 0x30	; 48
    1e58:	21 f4       	brne	.+8      	; 0x1e62 <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    1e5a:	30 33       	cpi	r19, 0x30	; 48
    1e5c:	21 f0       	breq	.+8      	; 0x1e66 <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1e5e:	80 e2       	ldi	r24, 0x20	; 32
    1e60:	04 c0       	rjmp	.+8      	; 0x1e6a <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1e62:	84 2f       	mov	r24, r20
    1e64:	02 c0       	rjmp	.+4      	; 0x1e6a <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    1e66:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1e68:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    1e6a:	60 33       	cpi	r22, 0x30	; 48
    1e6c:	09 f4       	brne	.+2      	; 0x1e70 <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    1e6e:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    1e70:	20 e2       	ldi	r18, 0x20	; 32
    1e72:	29 83       	std	Y+1, r18	; 0x01
    1e74:	8a 83       	std	Y+2, r24	; 0x02
    1e76:	3b 83       	std	Y+3, r19	; 0x03
    1e78:	4c 83       	std	Y+4, r20	; 0x04
    1e7a:	40 eb       	ldi	r20, 0xB0	; 176
    1e7c:	4d 83       	std	Y+5, r20	; 0x05
    1e7e:	33 e4       	ldi	r19, 0x43	; 67
    1e80:	3e 83       	std	Y+6, r19	; 0x06
    1e82:	2f 83       	std	Y+7, r18	; 0x07
    1e84:	28 87       	std	Y+8, r18	; 0x08
    1e86:	29 87       	std	Y+9, r18	; 0x09
    1e88:	2a 87       	std	Y+10, r18	; 0x0a
    1e8a:	2b 87       	std	Y+11, r18	; 0x0b
    1e8c:	2c 87       	std	Y+12, r18	; 0x0c
    1e8e:	2d 87       	std	Y+13, r18	; 0x0d
    1e90:	2e 87       	std	Y+14, r18	; 0x0e
    1e92:	6f 87       	std	Y+15, r22	; 0x0f
    1e94:	68 8b       	std	Y+16, r22	; 0x10
    1e96:	c6 01       	movw	r24, r12
    1e98:	6a e0       	ldi	r22, 0x0A	; 10
    1e9a:	70 e0       	ldi	r23, 0x00	; 0
    1e9c:	0e 94 ab 15 	call	0x2b56	; 0x2b56 <__divmodhi4>
    1ea0:	80 5d       	subi	r24, 0xD0	; 208
    1ea2:	89 8b       	std	Y+17, r24	; 0x11
    1ea4:	4a 8b       	std	Y+18, r20	; 0x12
    1ea6:	3b 8b       	std	Y+19, r19	; 0x13
    1ea8:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    1eaa:	ef 2d       	mov	r30, r15
    1eac:	fe 2d       	mov	r31, r14
    1eae:	de 01       	movw	r26, r28
    1eb0:	11 96       	adiw	r26, 0x01	; 1
    1eb2:	84 e1       	ldi	r24, 0x14	; 20
    1eb4:	0d 90       	ld	r0, X+
    1eb6:	01 92       	st	Z+, r0
    1eb8:	81 50       	subi	r24, 0x01	; 1
    1eba:	e1 f7       	brne	.-8      	; 0x1eb4 <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    1ebc:	64 96       	adiw	r28, 0x14	; 20
    1ebe:	0f b6       	in	r0, 0x3f	; 63
    1ec0:	f8 94       	cli
    1ec2:	de bf       	out	0x3e, r29	; 62
    1ec4:	0f be       	out	0x3f, r0	; 63
    1ec6:	cd bf       	out	0x3d, r28	; 61
    1ec8:	df 91       	pop	r29
    1eca:	cf 91       	pop	r28
    1ecc:	1f 91       	pop	r17
    1ece:	0f 91       	pop	r16
    1ed0:	ff 90       	pop	r15
    1ed2:	ef 90       	pop	r14
    1ed4:	df 90       	pop	r13
    1ed6:	cf 90       	pop	r12
    1ed8:	08 95       	ret

00001eda <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    1eda:	cf 93       	push	r28
    1edc:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1ede:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    1ee0:	8a ef       	ldi	r24, 0xFA	; 250
    1ee2:	0e 94 d0 13 	call	0x27a0	; 0x27a0 <spi_putchar>
	spi_putchar(data);
    1ee6:	8c 2f       	mov	r24, r28
    1ee8:	0e 94 d0 13 	call	0x27a0	; 0x27a0 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1eec:	28 9a       	sbi	0x05, 0	; 5
}
    1eee:	cf 91       	pop	r28
    1ef0:	08 95       	ret

00001ef2 <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    1ef2:	cf 93       	push	r28
    1ef4:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1ef6:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    1ef8:	88 ef       	ldi	r24, 0xF8	; 248
    1efa:	0e 94 d0 13 	call	0x27a0	; 0x27a0 <spi_putchar>
	spi_putchar(inst);
    1efe:	8c 2f       	mov	r24, r28
    1f00:	0e 94 d0 13 	call	0x27a0	; 0x27a0 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1f04:	28 9a       	sbi	0x05, 0	; 5
}
    1f06:	cf 91       	pop	r28
    1f08:	08 95       	ret

00001f0a <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    1f0a:	ef 92       	push	r14
    1f0c:	ff 92       	push	r15
    1f0e:	0f 93       	push	r16
    1f10:	1f 93       	push	r17
    1f12:	cf 93       	push	r28
    1f14:	df 93       	push	r29
    1f16:	d8 2f       	mov	r29, r24
    1f18:	c9 2f       	mov	r28, r25
    1f1a:	f6 2e       	mov	r15, r22
    1f1c:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    1f1e:	82 e0       	ldi	r24, 0x02	; 2
    1f20:	0e 94 79 0f 	call	0x1ef2	; 0x1ef2 <display_write_instruction>
    1f24:	0d 2f       	mov	r16, r29
    1f26:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    1f28:	c0 e0       	ldi	r28, 0x00	; 0
    1f2a:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    1f2c:	f8 01       	movw	r30, r16
    1f2e:	81 91       	ld	r24, Z+
    1f30:	8f 01       	movw	r16, r30
    1f32:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    1f36:	21 96       	adiw	r28, 0x01	; 1
    1f38:	c4 31       	cpi	r28, 0x14	; 20
    1f3a:	d1 05       	cpc	r29, r1
    1f3c:	b9 f7       	brne	.-18     	; 0x1f2c <display_write_display_lines+0x22>
    1f3e:	c4 e1       	ldi	r28, 0x14	; 20
    1f40:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    1f42:	84 e1       	ldi	r24, 0x14	; 20
    1f44:	0e 94 79 0f 	call	0x1ef2	; 0x1ef2 <display_write_instruction>
    1f48:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    1f4a:	d9 f7       	brne	.-10     	; 0x1f42 <display_write_display_lines+0x38>
    1f4c:	0f 2d       	mov	r16, r15
    1f4e:	1e 2d       	mov	r17, r14
    1f50:	c0 e0       	ldi	r28, 0x00	; 0
    1f52:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    1f54:	f8 01       	movw	r30, r16
    1f56:	81 91       	ld	r24, Z+
    1f58:	8f 01       	movw	r16, r30
    1f5a:	0e 94 6d 0f 	call	0x1eda	; 0x1eda <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    1f5e:	21 96       	adiw	r28, 0x01	; 1
    1f60:	c4 31       	cpi	r28, 0x14	; 20
    1f62:	d1 05       	cpc	r29, r1
    1f64:	b9 f7       	brne	.-18     	; 0x1f54 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    1f66:	df 91       	pop	r29
    1f68:	cf 91       	pop	r28
    1f6a:	1f 91       	pop	r17
    1f6c:	0f 91       	pop	r16
    1f6e:	ff 90       	pop	r15
    1f70:	ef 90       	pop	r14
    1f72:	08 95       	ret

00001f74 <display_update>:
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
	
	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5){
    1f74:	cf 93       	push	r28
    1f76:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    1f78:	86 30       	cpi	r24, 0x06	; 6
    1f7a:	09 f4       	brne	.+2      	; 0x1f7e <display_update+0xa>
    1f7c:	75 c0       	rjmp	.+234    	; 0x2068 <display_update+0xf4>
    1f7e:	87 30       	cpi	r24, 0x07	; 7
    1f80:	90 f4       	brcc	.+36     	; 0x1fa6 <display_update+0x32>
    1f82:	82 30       	cpi	r24, 0x02	; 2
    1f84:	09 f4       	brne	.+2      	; 0x1f88 <display_update+0x14>
    1f86:	48 c0       	rjmp	.+144    	; 0x2018 <display_update+0xa4>
    1f88:	83 30       	cpi	r24, 0x03	; 3
    1f8a:	30 f4       	brcc	.+12     	; 0x1f98 <display_update+0x24>
    1f8c:	88 23       	and	r24, r24
    1f8e:	09 f1       	breq	.+66     	; 0x1fd2 <display_update+0x5e>
    1f90:	81 30       	cpi	r24, 0x01	; 1
    1f92:	09 f0       	breq	.+2      	; 0x1f96 <display_update+0x22>
    1f94:	c9 c0       	rjmp	.+402    	; 0x2128 <display_update+0x1b4>
    1f96:	34 c0       	rjmp	.+104    	; 0x2000 <display_update+0x8c>
    1f98:	84 30       	cpi	r24, 0x04	; 4
    1f9a:	09 f4       	brne	.+2      	; 0x1f9e <display_update+0x2a>
    1f9c:	59 c0       	rjmp	.+178    	; 0x2050 <display_update+0xdc>
    1f9e:	85 30       	cpi	r24, 0x05	; 5
    1fa0:	08 f0       	brcs	.+2      	; 0x1fa4 <display_update+0x30>
    1fa2:	6f c0       	rjmp	.+222    	; 0x2082 <display_update+0x10e>
    1fa4:	47 c0       	rjmp	.+142    	; 0x2034 <display_update+0xc0>
    1fa6:	8a 30       	cpi	r24, 0x0A	; 10
    1fa8:	09 f4       	brne	.+2      	; 0x1fac <display_update+0x38>
    1faa:	9c c0       	rjmp	.+312    	; 0x20e4 <display_update+0x170>
    1fac:	8b 30       	cpi	r24, 0x0B	; 11
    1fae:	38 f4       	brcc	.+14     	; 0x1fbe <display_update+0x4a>
    1fb0:	88 30       	cpi	r24, 0x08	; 8
    1fb2:	09 f4       	brne	.+2      	; 0x1fb6 <display_update+0x42>
    1fb4:	73 c0       	rjmp	.+230    	; 0x209c <display_update+0x128>
    1fb6:	89 30       	cpi	r24, 0x09	; 9
    1fb8:	08 f0       	brcs	.+2      	; 0x1fbc <display_update+0x48>
    1fba:	88 c0       	rjmp	.+272    	; 0x20cc <display_update+0x158>
    1fbc:	7b c0       	rjmp	.+246    	; 0x20b4 <display_update+0x140>
    1fbe:	8d 30       	cpi	r24, 0x0D	; 13
    1fc0:	09 f4       	brne	.+2      	; 0x1fc4 <display_update+0x50>
    1fc2:	9c c0       	rjmp	.+312    	; 0x20fc <display_update+0x188>
    1fc4:	8e 30       	cpi	r24, 0x0E	; 14
    1fc6:	09 f4       	brne	.+2      	; 0x1fca <display_update+0x56>
    1fc8:	a5 c0       	rjmp	.+330    	; 0x2114 <display_update+0x1a0>
    1fca:	8c 30       	cpi	r24, 0x0C	; 12
    1fcc:	09 f0       	breq	.+2      	; 0x1fd0 <display_update+0x5c>
    1fce:	ac c0       	rjmp	.+344    	; 0x2128 <display_update+0x1b4>
    1fd0:	0b c0       	rjmp	.+22     	; 0x1fe8 <display_update+0x74>
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    1fd2:	c4 e6       	ldi	r28, 0x64	; 100
    1fd4:	d1 e0       	ldi	r29, 0x01	; 1
    1fd6:	ce 01       	movw	r24, r28
    1fd8:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    1fdc:	8c e7       	ldi	r24, 0x7C	; 124
    1fde:	92 e0       	ldi	r25, 0x02	; 2
    1fe0:	be 01       	movw	r22, r28
    1fe2:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;
    1fe6:	a0 c0       	rjmp	.+320    	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error(dpl,value1);
    1fe8:	c4 e6       	ldi	r28, 0x64	; 100
    1fea:	d1 e0       	ldi	r29, 0x01	; 1
    1fec:	ce 01       	movw	r24, r28
    1fee:	70 e0       	ldi	r23, 0x00	; 0
    1ff0:	0e 94 43 0e 	call	0x1c86	; 0x1c86 <display_make_display_line_error>
				display_write_display_lines(display_line_error,dpl);
    1ff4:	88 e6       	ldi	r24, 0x68	; 104
    1ff6:	92 e0       	ldi	r25, 0x02	; 2
    1ff8:	be 01       	movw	r22, r28
    1ffa:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;
    1ffe:	94 c0       	rjmp	.+296    	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    2000:	c4 e6       	ldi	r28, 0x64	; 100
    2002:	d1 e0       	ldi	r29, 0x01	; 1
    2004:	ce 01       	movw	r24, r28
    2006:	70 e0       	ldi	r23, 0x00	; 0
    2008:	0e 94 e2 0c 	call	0x19c4	; 0x19c4 <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    200c:	84 e5       	ldi	r24, 0x54	; 84
    200e:	92 e0       	ldi	r25, 0x02	; 2
    2010:	be 01       	movw	r22, r28
    2012:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;
    2016:	88 c0       	rjmp	.+272    	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    2018:	c4 e6       	ldi	r28, 0x64	; 100
    201a:	d1 e0       	ldi	r29, 0x01	; 1
    201c:	ce 01       	movw	r24, r28
    201e:	70 e0       	ldi	r23, 0x00	; 0
    2020:	50 e0       	ldi	r21, 0x00	; 0
    2022:	30 e0       	ldi	r19, 0x00	; 0
    2024:	0e 94 16 0d 	call	0x1a2c	; 0x1a2c <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    2028:	80 e4       	ldi	r24, 0x40	; 64
    202a:	92 e0       	ldi	r25, 0x02	; 2
    202c:	be 01       	movw	r22, r28
    202e:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;
    2032:	7a c0       	rjmp	.+244    	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    2034:	c4 e6       	ldi	r28, 0x64	; 100
    2036:	d1 e0       	ldi	r29, 0x01	; 1
    2038:	ce 01       	movw	r24, r28
    203a:	70 e0       	ldi	r23, 0x00	; 0
    203c:	50 e0       	ldi	r21, 0x00	; 0
    203e:	30 e0       	ldi	r19, 0x00	; 0
    2040:	0e 94 d2 0d 	call	0x1ba4	; 0x1ba4 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    2044:	8c e2       	ldi	r24, 0x2C	; 44
    2046:	92 e0       	ldi	r25, 0x02	; 2
    2048:	be 01       	movw	r22, r28
    204a:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;
    204e:	6c c0       	rjmp	.+216    	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    2050:	c4 e6       	ldi	r28, 0x64	; 100
    2052:	d1 e0       	ldi	r29, 0x01	; 1
    2054:	ce 01       	movw	r24, r28
    2056:	70 e0       	ldi	r23, 0x00	; 0
    2058:	0e 94 1a 0e 	call	0x1c34	; 0x1c34 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    205c:	88 e1       	ldi	r24, 0x18	; 24
    205e:	92 e0       	ldi	r25, 0x02	; 2
    2060:	be 01       	movw	r22, r28
    2062:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;
    2066:	60 c0       	rjmp	.+192    	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    2068:	c4 e6       	ldi	r28, 0x64	; 100
    206a:	d1 e0       	ldi	r29, 0x01	; 1
    206c:	ce 01       	movw	r24, r28
    206e:	70 e0       	ldi	r23, 0x00	; 0
    2070:	50 e0       	ldi	r21, 0x00	; 0
    2072:	0e 94 fe 0e 	call	0x1dfc	; 0x1dfc <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    2076:	88 ec       	ldi	r24, 0xC8	; 200
    2078:	91 e0       	ldi	r25, 0x01	; 1
    207a:	be 01       	movw	r22, r28
    207c:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;
    2080:	53 c0       	rjmp	.+166    	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    2082:	c4 e6       	ldi	r28, 0x64	; 100
    2084:	d1 e0       	ldi	r29, 0x01	; 1
    2086:	ce 01       	movw	r24, r28
    2088:	70 e0       	ldi	r23, 0x00	; 0
    208a:	50 e0       	ldi	r21, 0x00	; 0
    208c:	0e 94 fe 0e 	call	0x1dfc	; 0x1dfc <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    2090:	8c ed       	ldi	r24, 0xDC	; 220
    2092:	91 e0       	ldi	r25, 0x01	; 1
    2094:	be 01       	movw	r22, r28
    2096:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;
    209a:	46 c0       	rjmp	.+140    	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    209c:	c4 e6       	ldi	r28, 0x64	; 100
    209e:	d1 e0       	ldi	r29, 0x01	; 1
    20a0:	ce 01       	movw	r24, r28
    20a2:	70 e0       	ldi	r23, 0x00	; 0
    20a4:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    20a8:	80 ef       	ldi	r24, 0xF0	; 240
    20aa:	91 e0       	ldi	r25, 0x01	; 1
    20ac:	be 01       	movw	r22, r28
    20ae:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;	
    20b2:	3a c0       	rjmp	.+116    	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    20b4:	c4 e6       	ldi	r28, 0x64	; 100
    20b6:	d1 e0       	ldi	r29, 0x01	; 1
    20b8:	ce 01       	movw	r24, r28
    20ba:	70 e0       	ldi	r23, 0x00	; 0
    20bc:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    20c0:	84 e0       	ldi	r24, 0x04	; 4
    20c2:	92 e0       	ldi	r25, 0x02	; 2
    20c4:	be 01       	movw	r22, r28
    20c6:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;
    20ca:	2e c0       	rjmp	.+92     	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    20cc:	c4 e6       	ldi	r28, 0x64	; 100
    20ce:	d1 e0       	ldi	r29, 0x01	; 1
    20d0:	ce 01       	movw	r24, r28
    20d2:	70 e0       	ldi	r23, 0x00	; 0
    20d4:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    20d8:	84 eb       	ldi	r24, 0xB4	; 180
    20da:	91 e0       	ldi	r25, 0x01	; 1
    20dc:	be 01       	movw	r22, r28
    20de:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;				
    20e2:	22 c0       	rjmp	.+68     	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    20e4:	c4 e6       	ldi	r28, 0x64	; 100
    20e6:	d1 e0       	ldi	r29, 0x01	; 1
    20e8:	ce 01       	movw	r24, r28
    20ea:	70 e0       	ldi	r23, 0x00	; 0
    20ec:	0e 94 5e 0d 	call	0x1abc	; 0x1abc <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    20f0:	80 ea       	ldi	r24, 0xA0	; 160
    20f2:	91 e0       	ldi	r25, 0x01	; 1
    20f4:	be 01       	movw	r22, r28
    20f6:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
				break;
    20fa:	16 c0       	rjmp	.+44     	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    20fc:	c4 e6       	ldi	r28, 0x64	; 100
    20fe:	d1 e0       	ldi	r29, 0x01	; 1
    2100:	ce 01       	movw	r24, r28
    2102:	70 e0       	ldi	r23, 0x00	; 0
    2104:	0e 94 d3 0e 	call	0x1da6	; 0x1da6 <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    2108:	88 e7       	ldi	r24, 0x78	; 120
    210a:	91 e0       	ldi	r25, 0x01	; 1
    210c:	be 01       	movw	r22, r28
    210e:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;
    2112:	0a c0       	rjmp	.+20     	; 0x2128 <display_update+0x1b4>
		case DISPLAY_MENU_TSAL:
				display_make_display_line_blank(dpl);
    2114:	c4 e6       	ldi	r28, 0x64	; 100
    2116:	d1 e0       	ldi	r29, 0x01	; 1
    2118:	ce 01       	movw	r24, r28
    211a:	0e 94 d9 0e 	call	0x1db2	; 0x1db2 <display_make_display_line_blank>
				display_write_display_lines(display_line_tsal,dpl);
    211e:	80 e5       	ldi	r24, 0x50	; 80
    2120:	91 e0       	ldi	r25, 0x01	; 1
    2122:	be 01       	movw	r22, r28
    2124:	0e 94 85 0f 	call	0x1f0a	; 0x1f0a <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    2128:	df 91       	pop	r29
    212a:	cf 91       	pop	r28
    212c:	08 95       	ret

0000212e <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    212e:	ef 92       	push	r14
    2130:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    2132:	8e e1       	ldi	r24, 0x1E	; 30
    2134:	0e 94 ba 13 	call	0x2774	; 0x2774 <spi_init>
	Spi_disable_it();	
    2138:	8c b5       	in	r24, 0x2c	; 44
    213a:	8f 77       	andi	r24, 0x7F	; 127
    213c:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    213e:	8c b5       	in	r24, 0x2c	; 44
    2140:	80 61       	ori	r24, 0x10	; 16
    2142:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    2144:	10 92 f3 03 	sts	0x03F3, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    2148:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    214a:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    214c:	8c e0       	ldi	r24, 0x0C	; 12
    214e:	0e 94 79 0f 	call	0x1ef2	; 0x1ef2 <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    2152:	88 e3       	ldi	r24, 0x38	; 56
    2154:	0e 94 79 0f 	call	0x1ef2	; 0x1ef2 <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
    2158:	80 e0       	ldi	r24, 0x00	; 0
    215a:	60 e0       	ldi	r22, 0x00	; 0
    215c:	40 e0       	ldi	r20, 0x00	; 0
    215e:	20 e0       	ldi	r18, 0x00	; 0
    2160:	00 e0       	ldi	r16, 0x00	; 0
    2162:	ee 24       	eor	r14, r14
    2164:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <display_update>
	
	
}
    2168:	0f 91       	pop	r16
    216a:	ef 90       	pop	r14
    216c:	08 95       	ret

0000216e <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    216e:	e8 2f       	mov	r30, r24
    2170:	f9 2f       	mov	r31, r25
    2172:	a1 eb       	ldi	r26, 0xB1	; 177
    2174:	b3 e0       	ldi	r27, 0x03	; 3
    2176:	84 e1       	ldi	r24, 0x14	; 20
    2178:	0d 90       	ld	r0, X+
    217a:	01 92       	st	Z+, r0
    217c:	81 50       	subi	r24, 0x01	; 1
    217e:	e1 f7       	brne	.-8      	; 0x2178 <display_set_display_string+0xa>
}/* end display_set_display_string*/
    2180:	08 95       	ret

00002182 <display_up>:
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,blank,20);
}

void display_up( void )
{
    2182:	ef 92       	push	r14
    2184:	0f 93       	push	r16
	selected_menu++;
    2186:	80 91 f3 03 	lds	r24, 0x03F3
    218a:	8f 5f       	subi	r24, 0xFF	; 255
	selected_menu%=(DISPLAY_MENU_NUMBER);
    218c:	6b e0       	ldi	r22, 0x0B	; 11
    218e:	0e 94 9f 15 	call	0x2b3e	; 0x2b3e <__udivmodqi4>
    2192:	89 2f       	mov	r24, r25
    2194:	90 93 f3 03 	sts	0x03F3, r25
	display_update(selected_menu,0,0,0,0,0);
    2198:	60 e0       	ldi	r22, 0x00	; 0
    219a:	40 e0       	ldi	r20, 0x00	; 0
    219c:	20 e0       	ldi	r18, 0x00	; 0
    219e:	00 e0       	ldi	r16, 0x00	; 0
    21a0:	ee 24       	eor	r14, r14
    21a2:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <display_update>

}
    21a6:	0f 91       	pop	r16
    21a8:	ef 90       	pop	r14
    21aa:	08 95       	ret

000021ac <display_down>:

void display_down( void )
{
    21ac:	ef 92       	push	r14
    21ae:	0f 93       	push	r16
	selected_menu--;
    21b0:	80 91 f3 03 	lds	r24, 0x03F3
    21b4:	81 50       	subi	r24, 0x01	; 1
    21b6:	80 93 f3 03 	sts	0x03F3, r24
	if(selected_menu==0||selected_menu>DISPLAY_MENU_NUMBER){
    21ba:	98 2f       	mov	r25, r24
    21bc:	91 50       	subi	r25, 0x01	; 1
    21be:	9b 30       	cpi	r25, 0x0B	; 11
    21c0:	58 f0       	brcs	.+22     	; 0x21d8 <display_down+0x2c>
		display_update(selected_menu,0,0,0,0,0);
    21c2:	60 e0       	ldi	r22, 0x00	; 0
    21c4:	40 e0       	ldi	r20, 0x00	; 0
    21c6:	20 e0       	ldi	r18, 0x00	; 0
    21c8:	00 e0       	ldi	r16, 0x00	; 0
    21ca:	ee 24       	eor	r14, r14
    21cc:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <display_update>
		selected_menu=DISPLAY_MENU_NUMBER;
    21d0:	8b e0       	ldi	r24, 0x0B	; 11
    21d2:	80 93 f3 03 	sts	0x03F3, r24
		return;
    21d6:	07 c0       	rjmp	.+14     	; 0x21e6 <display_down+0x3a>
	}
	display_update(selected_menu,0,0,0,0,0);
    21d8:	60 e0       	ldi	r22, 0x00	; 0
    21da:	40 e0       	ldi	r20, 0x00	; 0
    21dc:	20 e0       	ldi	r18, 0x00	; 0
    21de:	00 e0       	ldi	r16, 0x00	; 0
    21e0:	ee 24       	eor	r14, r14
    21e2:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <display_update>

}
    21e6:	0f 91       	pop	r16
    21e8:	ef 90       	pop	r14
    21ea:	08 95       	ret

000021ec <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    21ec:	90 93 5d 03 	sts	0x035D, r25
    21f0:	80 93 5c 03 	sts	0x035C, r24
	CheckWDT();
    21f4:	0e 94 95 15 	call	0x2b2a	; 0x2b2a <CheckWDT>
}
    21f8:	08 95       	ret

000021fa <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    21fa:	e0 91 5c 03 	lds	r30, 0x035C
    21fe:	f0 91 5d 03 	lds	r31, 0x035D
    2202:	90 81       	ld	r25, Z
    2204:	89 2b       	or	r24, r25
    2206:	80 83       	st	Z, r24
}
    2208:	08 95       	ret

0000220a <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    220a:	e0 91 5c 03 	lds	r30, 0x035C
    220e:	f0 91 5d 03 	lds	r31, 0x035D
    2212:	10 82       	st	Z, r1
    2214:	08 95       	ret

00002216 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    2216:	10 92 72 04 	sts	0x0472, r1
	event_queue_tail=0;
    221a:	10 92 73 04 	sts	0x0473, r1
}
    221e:	08 95       	ret

00002220 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    2220:	cf 93       	push	r28
    2222:	df 93       	push	r29
    2224:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    2226:	c0 91 72 04 	lds	r28, 0x0472
    222a:	d0 e0       	ldi	r29, 0x00	; 0
    222c:	ce 01       	movw	r24, r28
    222e:	01 96       	adiw	r24, 0x01	; 1
    2230:	60 e1       	ldi	r22, 0x10	; 16
    2232:	70 e0       	ldi	r23, 0x00	; 0
    2234:	0e 94 ab 15 	call	0x2b56	; 0x2b56 <__divmodhi4>
    2238:	40 91 73 04 	lds	r20, 0x0473
    223c:	50 e0       	ldi	r21, 0x00	; 0
    223e:	84 17       	cp	r24, r20
    2240:	95 07       	cpc	r25, r21
    2242:	31 f0       	breq	.+12     	; 0x2250 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    2244:	ce 59       	subi	r28, 0x9E	; 158
    2246:	db 4f       	sbci	r29, 0xFB	; 251
    2248:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    224a:	80 93 72 04 	sts	0x0472, r24
    224e:	03 c0       	rjmp	.+6      	; 0x2256 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2250:	88 e0       	ldi	r24, 0x08	; 8
    2252:	0e 94 fd 10 	call	0x21fa	; 0x21fa <AddError>
	}
}
    2256:	df 91       	pop	r29
    2258:	cf 91       	pop	r28
    225a:	08 95       	ret

0000225c <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    225c:	80 91 73 04 	lds	r24, 0x0473
    2260:	90 91 72 04 	lds	r25, 0x0472
    2264:	98 17       	cp	r25, r24
    2266:	31 f0       	breq	.+12     	; 0x2274 <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    2268:	e2 e6       	ldi	r30, 0x62	; 98
    226a:	f4 e0       	ldi	r31, 0x04	; 4
    226c:	e8 0f       	add	r30, r24
    226e:	f1 1d       	adc	r31, r1
    2270:	80 81       	ld	r24, Z
    2272:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    2274:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    2276:	08 95       	ret

00002278 <Dashboard>:


void Dashboard(void){
    2278:	ef 92       	push	r14
    227a:	0f 93       	push	r16
    227c:	cf 93       	push	r28
    227e:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    2280:	80 91 73 04 	lds	r24, 0x0473
    2284:	e2 e6       	ldi	r30, 0x62	; 98
    2286:	f4 e0       	ldi	r31, 0x04	; 4
    2288:	e8 0f       	add	r30, r24
    228a:	f1 1d       	adc	r31, r1
    228c:	80 81       	ld	r24, Z
    228e:	86 30       	cpi	r24, 0x06	; 6
    2290:	e9 f1       	breq	.+122    	; 0x230c <Dashboard+0x94>
    2292:	87 30       	cpi	r24, 0x07	; 7
    2294:	30 f4       	brcc	.+12     	; 0x22a2 <Dashboard+0x2a>
    2296:	88 23       	and	r24, r24
    2298:	71 f0       	breq	.+28     	; 0x22b6 <Dashboard+0x3e>
    229a:	81 30       	cpi	r24, 0x01	; 1
    229c:	09 f0       	breq	.+2      	; 0x22a0 <Dashboard+0x28>
    229e:	d2 c0       	rjmp	.+420    	; 0x2444 <Dashboard+0x1cc>
    22a0:	22 c0       	rjmp	.+68     	; 0x22e6 <Dashboard+0x6e>
    22a2:	88 30       	cpi	r24, 0x08	; 8
    22a4:	09 f4       	brne	.+2      	; 0x22a8 <Dashboard+0x30>
    22a6:	5b c0       	rjmp	.+182    	; 0x235e <Dashboard+0xe6>
    22a8:	88 30       	cpi	r24, 0x08	; 8
    22aa:	08 f4       	brcc	.+2      	; 0x22ae <Dashboard+0x36>
    22ac:	55 c0       	rjmp	.+170    	; 0x2358 <Dashboard+0xe0>
    22ae:	89 30       	cpi	r24, 0x09	; 9
    22b0:	09 f0       	breq	.+2      	; 0x22b4 <Dashboard+0x3c>
    22b2:	c8 c0       	rjmp	.+400    	; 0x2444 <Dashboard+0x1cc>
    22b4:	57 c0       	rjmp	.+174    	; 0x2364 <Dashboard+0xec>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    22b6:	8e e5       	ldi	r24, 0x5E	; 94
    22b8:	93 e0       	ldi	r25, 0x03	; 3
    22ba:	6e e6       	ldi	r22, 0x6E	; 110
    22bc:	73 e0       	ldi	r23, 0x03	; 3
    22be:	42 e0       	ldi	r20, 0x02	; 2
    22c0:	55 e0       	ldi	r21, 0x05	; 5
    22c2:	28 e0       	ldi	r18, 0x08	; 8
    22c4:	0e 94 aa 02 	call	0x554	; 0x554 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    22c8:	c6 e7       	ldi	r28, 0x76	; 118
    22ca:	d3 e0       	ldi	r29, 0x03	; 3
    22cc:	ce 01       	movw	r24, r28
    22ce:	66 e8       	ldi	r22, 0x86	; 134
    22d0:	73 e0       	ldi	r23, 0x03	; 3
    22d2:	41 e0       	ldi	r20, 0x01	; 1
    22d4:	55 e0       	ldi	r21, 0x05	; 5
    22d6:	21 e0       	ldi	r18, 0x01	; 1
    22d8:	0e 94 aa 02 	call	0x554	; 0x554 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    22dc:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    22de:	ce 01       	movw	r24, r28
    22e0:	0e 94 bb 02 	call	0x576	; 0x576 <CANStartRx>
			
			return;
    22e4:	af c0       	rjmp	.+350    	; 0x2444 <Dashboard+0x1cc>
		return;
		break;
		case EVENT_50HZ:
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    22e6:	0e 94 af 01 	call	0x35e	; 0x35e <button_multiplex_cycle>
			#endif	

			
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    22ea:	80 91 f3 03 	lds	r24, 0x03F3
    22ee:	80 93 6e 03 	sts	0x036E, r24
			
			
			dashboard_10_data.dataStruct.KEYS_1=button_key1;
    22f2:	80 91 59 03 	lds	r24, 0x0359
    22f6:	80 93 6f 03 	sts	0x036F, r24

			dashboard_10_data.dataStruct.KEYS_2=button_key2;
    22fa:	80 91 58 03 	lds	r24, 0x0358
    22fe:	80 93 70 03 	sts	0x0370, r24

			
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    2302:	8e e5       	ldi	r24, 0x5E	; 94
    2304:	93 e0       	ldi	r25, 0x03	; 3
    2306:	0e 94 0e 03 	call	0x61c	; 0x61c <CANAddSendData>
			
			
		return;
    230a:	9c c0       	rjmp	.+312    	; 0x2444 <Dashboard+0x1cc>
		break;
		case EVENT_4HZ:
	
		if(buzz_cycles!=0){
    230c:	80 91 5a 03 	lds	r24, 0x035A
    2310:	88 23       	and	r24, r24
    2312:	f9 f0       	breq	.+62     	; 0x2352 <Dashboard+0xda>
			if(buzzer_count<=2){
    2314:	80 91 5b 03 	lds	r24, 0x035B
    2318:	83 30       	cpi	r24, 0x03	; 3
    231a:	40 f4       	brcc	.+16     	; 0x232c <Dashboard+0xb4>
				buzzer_off();
    231c:	0e 94 40 02 	call	0x480	; 0x480 <buzzer_off>
				buzzer_count--;
    2320:	80 91 5b 03 	lds	r24, 0x035B
    2324:	81 50       	subi	r24, 0x01	; 1
    2326:	80 93 5b 03 	sts	0x035B, r24
    232a:	03 c0       	rjmp	.+6      	; 0x2332 <Dashboard+0xba>
			}else{
				buzzer_count--;
    232c:	81 50       	subi	r24, 0x01	; 1
    232e:	80 93 5b 03 	sts	0x035B, r24
			}
			if(buzzer_count==0){
    2332:	80 91 5b 03 	lds	r24, 0x035B
    2336:	88 23       	and	r24, r24
    2338:	09 f0       	breq	.+2      	; 0x233c <Dashboard+0xc4>
    233a:	84 c0       	rjmp	.+264    	; 0x2444 <Dashboard+0x1cc>
				buzzer_count=4;
    233c:	84 e0       	ldi	r24, 0x04	; 4
    233e:	80 93 5b 03 	sts	0x035B, r24
				buzzer_on();
    2342:	0e 94 3e 02 	call	0x47c	; 0x47c <buzzer_on>
				buzz_cycles--;
    2346:	80 91 5a 03 	lds	r24, 0x035A
    234a:	81 50       	subi	r24, 0x01	; 1
    234c:	80 93 5a 03 	sts	0x035A, r24
    2350:	79 c0       	rjmp	.+242    	; 0x2444 <Dashboard+0x1cc>
			}
		}else{
			buzzer_off();
    2352:	0e 94 40 02 	call	0x480	; 0x480 <buzzer_off>
    2356:	76 c0       	rjmp	.+236    	; 0x2444 <Dashboard+0x1cc>
				
		return;
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    2358:	0e 94 5e 03 	call	0x6bc	; 0x6bc <CANAbortCMD>
		return;
    235c:	73 c0       	rjmp	.+230    	; 0x2444 <Dashboard+0x1cc>
		break;
		case EVENT_CANTX:
			CANSendNext();
    235e:	0e 94 3f 03 	call	0x67e	; 0x67e <CANSendNext>
		break;
    2362:	70 c0       	rjmp	.+224    	; 0x2444 <Dashboard+0x1cc>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    2364:	86 e7       	ldi	r24, 0x76	; 118
    2366:	93 e0       	ldi	r25, 0x03	; 3
    2368:	0e 94 c9 02 	call	0x592	; 0x592 <CANGetData>
			// check for communication error
			/*if(selected_menu!=dashboard_rx_general_data.dataStruct.REQUEST_ID){
				display_update(DISPLAY_MENU_ERROR,ERROR_BAD_REQUEST_ID,0,0,0,0);
			}*/
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;
    236c:	d0 91 88 03 	lds	r29, 0x0388
			
			if(id==0xFF){
    2370:	df 3f       	cpi	r29, 0xFF	; 255
    2372:	59 f4       	brne	.+22     	; 0x238a <Dashboard+0x112>
				buzzer_buzz_ready_to_drive();
    2374:	0e 94 42 02 	call	0x484	; 0x484 <buzzer_buzz_ready_to_drive>
				display_update(DISPLAY_MENU_TSAL,0,0,0,0,0);
    2378:	8e e0       	ldi	r24, 0x0E	; 14
    237a:	60 e0       	ldi	r22, 0x00	; 0
    237c:	40 e0       	ldi	r20, 0x00	; 0
    237e:	20 e0       	ldi	r18, 0x00	; 0
    2380:	00 e0       	ldi	r16, 0x00	; 0
    2382:	ee 24       	eor	r14, r14
    2384:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <display_update>
				break;
    2388:	5d c0       	rjmp	.+186    	; 0x2444 <Dashboard+0x1cc>
			}
			
			uint8_t leds=dashboard_rx_general_data.dataStruct.LEDS;
    238a:	c0 91 86 03 	lds	r28, 0x0386
			if(leds&1){
    238e:	c0 ff       	sbrs	r28, 0
    2390:	04 c0       	rjmp	.+8      	; 0x239a <Dashboard+0x122>
				led_set(LED_ID_AMS);
    2392:	80 e0       	ldi	r24, 0x00	; 0
    2394:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
    2398:	03 c0       	rjmp	.+6      	; 0x23a0 <Dashboard+0x128>
			}else{
				led_clear(LED_ID_AMS);
    239a:	80 e0       	ldi	r24, 0x00	; 0
    239c:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
			}
			if((leds>>1)&1){
    23a0:	8c 2f       	mov	r24, r28
    23a2:	86 95       	lsr	r24
    23a4:	80 ff       	sbrs	r24, 0
    23a6:	04 c0       	rjmp	.+8      	; 0x23b0 <Dashboard+0x138>
				led_set(LED_ID_LV_LOW);
    23a8:	81 e0       	ldi	r24, 0x01	; 1
    23aa:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
    23ae:	03 c0       	rjmp	.+6      	; 0x23b6 <Dashboard+0x13e>
			}else{
				led_set(LED_ID_LV_LOW);
    23b0:	81 e0       	ldi	r24, 0x01	; 1
    23b2:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
			}
			if((leds>>2)&1){
    23b6:	8c 2f       	mov	r24, r28
    23b8:	86 95       	lsr	r24
    23ba:	86 95       	lsr	r24
    23bc:	80 ff       	sbrs	r24, 0
    23be:	04 c0       	rjmp	.+8      	; 0x23c8 <Dashboard+0x150>
				led_set(LED_ID_IMD);
    23c0:	82 e0       	ldi	r24, 0x02	; 2
    23c2:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
    23c6:	03 c0       	rjmp	.+6      	; 0x23ce <Dashboard+0x156>
			}else{
				led_clear(LED_ID_IMD);
    23c8:	82 e0       	ldi	r24, 0x02	; 2
    23ca:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
			}	
			if((leds>>3)&1){
    23ce:	8c 2f       	mov	r24, r28
    23d0:	86 95       	lsr	r24
    23d2:	86 95       	lsr	r24
    23d4:	86 95       	lsr	r24
    23d6:	80 ff       	sbrs	r24, 0
    23d8:	04 c0       	rjmp	.+8      	; 0x23e2 <Dashboard+0x16a>
				led_set(LED_ID_OK);
    23da:	83 e0       	ldi	r24, 0x03	; 3
    23dc:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
    23e0:	03 c0       	rjmp	.+6      	; 0x23e8 <Dashboard+0x170>
			}else{
				led_clear(LED_ID_OK);			
    23e2:	83 e0       	ldi	r24, 0x03	; 3
    23e4:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
			}
			if((leds>>4)&1){
    23e8:	8c 2f       	mov	r24, r28
    23ea:	82 95       	swap	r24
    23ec:	8f 70       	andi	r24, 0x0F	; 15
    23ee:	80 ff       	sbrs	r24, 0
    23f0:	04 c0       	rjmp	.+8      	; 0x23fa <Dashboard+0x182>
				led_set(LED_ID_BRAKE);
    23f2:	84 e0       	ldi	r24, 0x04	; 4
    23f4:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
    23f8:	03 c0       	rjmp	.+6      	; 0x2400 <Dashboard+0x188>
			}else{
				led_clear(LED_ID_BRAKE);
    23fa:	84 e0       	ldi	r24, 0x04	; 4
    23fc:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
			}
			if((leds>>5)&1){
    2400:	8c 2f       	mov	r24, r28
    2402:	82 95       	swap	r24
    2404:	86 95       	lsr	r24
    2406:	87 70       	andi	r24, 0x07	; 7
    2408:	80 ff       	sbrs	r24, 0
    240a:	02 c0       	rjmp	.+4      	; 0x2410 <Dashboard+0x198>
				buzzer_buzz_ready_to_drive();
    240c:	0e 94 42 02 	call	0x484	; 0x484 <buzzer_buzz_ready_to_drive>
			}
			if((leds>>6)&1){
    2410:	c2 95       	swap	r28
    2412:	c6 95       	lsr	r28
    2414:	c6 95       	lsr	r28
    2416:	c3 70       	andi	r28, 0x03	; 3
    2418:	c0 ff       	sbrs	r28, 0
    241a:	04 c0       	rjmp	.+8      	; 0x2424 <Dashboard+0x1ac>
				led_set(LED_ID_START);
    241c:	8a e0       	ldi	r24, 0x0A	; 10
    241e:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
    2422:	03 c0       	rjmp	.+6      	; 0x242a <Dashboard+0x1b2>
			}else{
				led_clear(LED_ID_START);							
    2424:	8a e0       	ldi	r24, 0x0A	; 10
    2426:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
			}
				
			display_update(id,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5);
    242a:	8d 2f       	mov	r24, r29
    242c:	60 91 89 03 	lds	r22, 0x0389
    2430:	40 91 8a 03 	lds	r20, 0x038A
    2434:	20 91 8b 03 	lds	r18, 0x038B
    2438:	00 91 8c 03 	lds	r16, 0x038C
    243c:	e0 90 8d 03 	lds	r14, 0x038D
    2440:	0e 94 ba 0f 	call	0x1f74	; 0x1f74 <display_update>
		return;
		break;
		default:
		break;
	}
}
    2444:	df 91       	pop	r29
    2446:	cf 91       	pop	r28
    2448:	0f 91       	pop	r16
    244a:	ef 90       	pop	r14
    244c:	08 95       	ret

0000244e <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    244e:	90 91 72 04 	lds	r25, 0x0472
    2452:	80 91 73 04 	lds	r24, 0x0473
    2456:	98 17       	cp	r25, r24
    2458:	61 f0       	breq	.+24     	; 0x2472 <EventHandleEvent+0x24>
		Dashboard();		
    245a:	0e 94 3c 11 	call	0x2278	; 0x2278 <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    245e:	80 91 73 04 	lds	r24, 0x0473
    2462:	90 e0       	ldi	r25, 0x00	; 0
    2464:	01 96       	adiw	r24, 0x01	; 1
    2466:	60 e1       	ldi	r22, 0x10	; 16
    2468:	70 e0       	ldi	r23, 0x00	; 0
    246a:	0e 94 ab 15 	call	0x2b56	; 0x2b56 <__divmodhi4>
    246e:	80 93 73 04 	sts	0x0473, r24
    2472:	08 95       	ret

00002474 <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    2474:	8c 30       	cpi	r24, 0x0C	; 12
    2476:	70 f5       	brcc	.+92     	; 0x24d4 <led_set+0x60>
	
	switch(led_id){
    2478:	84 30       	cpi	r24, 0x04	; 4
    247a:	39 f1       	breq	.+78     	; 0x24ca <led_set+0x56>
    247c:	85 30       	cpi	r24, 0x05	; 5
    247e:	48 f4       	brcc	.+18     	; 0x2492 <led_set+0x1e>
    2480:	81 30       	cpi	r24, 0x01	; 1
    2482:	f9 f0       	breq	.+62     	; 0x24c2 <led_set+0x4e>
    2484:	81 30       	cpi	r24, 0x01	; 1
    2486:	98 f0       	brcs	.+38     	; 0x24ae <led_set+0x3a>
    2488:	82 30       	cpi	r24, 0x02	; 2
    248a:	e9 f0       	breq	.+58     	; 0x24c6 <led_set+0x52>
    248c:	83 30       	cpi	r24, 0x03	; 3
    248e:	11 f5       	brne	.+68     	; 0x24d4 <led_set+0x60>
    2490:	1e c0       	rjmp	.+60     	; 0x24ce <led_set+0x5a>
    2492:	88 30       	cpi	r24, 0x08	; 8
    2494:	91 f0       	breq	.+36     	; 0x24ba <led_set+0x46>
    2496:	89 30       	cpi	r24, 0x09	; 9
    2498:	28 f4       	brcc	.+10     	; 0x24a4 <led_set+0x30>
    249a:	85 30       	cpi	r24, 0x05	; 5
    249c:	51 f0       	breq	.+20     	; 0x24b2 <led_set+0x3e>
    249e:	87 30       	cpi	r24, 0x07	; 7
    24a0:	c9 f4       	brne	.+50     	; 0x24d4 <led_set+0x60>
    24a2:	09 c0       	rjmp	.+18     	; 0x24b6 <led_set+0x42>
    24a4:	89 30       	cpi	r24, 0x09	; 9
    24a6:	59 f0       	breq	.+22     	; 0x24be <led_set+0x4a>
    24a8:	8a 30       	cpi	r24, 0x0A	; 10
    24aa:	a1 f4       	brne	.+40     	; 0x24d4 <led_set+0x60>
    24ac:	12 c0       	rjmp	.+36     	; 0x24d2 <led_set+0x5e>
		case LED_ID_AMS:
				PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    24ae:	47 9a       	sbi	0x08, 7	; 8
			break;
    24b0:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    24b2:	11 9a       	sbi	0x02, 1	; 2
			break;
    24b4:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    24b6:	13 9a       	sbi	0x02, 3	; 2
			break;
    24b8:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    24ba:	14 9a       	sbi	0x02, 4	; 2
				break;
    24bc:	08 95       	ret
		case LED_ID_AD:
				PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    24be:	12 9a       	sbi	0x02, 2	; 2
				break;
    24c0:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    24c2:	a4 9a       	sbi	0x14, 4	; 20
				break;
    24c4:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    24c6:	40 9a       	sbi	0x08, 0	; 8
				break;
    24c8:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    24ca:	a1 9a       	sbi	0x14, 1	; 20
				break;
    24cc:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    24ce:	a0 9a       	sbi	0x14, 0	; 20
				break;
    24d0:	08 95       	ret
		case LED_ID_START:
				PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    24d2:	59 9a       	sbi	0x0b, 1	; 11
    24d4:	08 95       	ret

000024d6 <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    24d6:	8c 30       	cpi	r24, 0x0C	; 12
    24d8:	90 f5       	brcc	.+100    	; 0x253e <led_clear+0x68>
	
	switch(led_id){
    24da:	84 30       	cpi	r24, 0x04	; 4
    24dc:	49 f1       	breq	.+82     	; 0x2530 <led_clear+0x5a>
    24de:	85 30       	cpi	r24, 0x05	; 5
    24e0:	48 f4       	brcc	.+18     	; 0x24f4 <led_clear+0x1e>
    24e2:	81 30       	cpi	r24, 0x01	; 1
    24e4:	f9 f0       	breq	.+62     	; 0x2524 <led_clear+0x4e>
    24e6:	81 30       	cpi	r24, 0x01	; 1
    24e8:	98 f0       	brcs	.+38     	; 0x2510 <led_clear+0x3a>
    24ea:	82 30       	cpi	r24, 0x02	; 2
    24ec:	f9 f0       	breq	.+62     	; 0x252c <led_clear+0x56>
    24ee:	83 30       	cpi	r24, 0x03	; 3
    24f0:	31 f5       	brne	.+76     	; 0x253e <led_clear+0x68>
    24f2:	22 c0       	rjmp	.+68     	; 0x2538 <led_clear+0x62>
    24f4:	88 30       	cpi	r24, 0x08	; 8
    24f6:	91 f0       	breq	.+36     	; 0x251c <led_clear+0x46>
    24f8:	89 30       	cpi	r24, 0x09	; 9
    24fa:	28 f4       	brcc	.+10     	; 0x2506 <led_clear+0x30>
    24fc:	85 30       	cpi	r24, 0x05	; 5
    24fe:	51 f0       	breq	.+20     	; 0x2514 <led_clear+0x3e>
    2500:	87 30       	cpi	r24, 0x07	; 7
    2502:	e9 f4       	brne	.+58     	; 0x253e <led_clear+0x68>
    2504:	09 c0       	rjmp	.+18     	; 0x2518 <led_clear+0x42>
    2506:	89 30       	cpi	r24, 0x09	; 9
    2508:	59 f0       	breq	.+22     	; 0x2520 <led_clear+0x4a>
    250a:	8a 30       	cpi	r24, 0x0A	; 10
    250c:	c1 f4       	brne	.+48     	; 0x253e <led_clear+0x68>
    250e:	16 c0       	rjmp	.+44     	; 0x253c <led_clear+0x66>
		case LED_ID_AMS:
				PORTC&=~(1<<LED_PIN_AMS);	/* turn off led */
    2510:	47 98       	cbi	0x08, 7	; 8
				break;
    2512:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<LED_PIN_TV);/* turn off led */
    2514:	11 98       	cbi	0x02, 1	; 2
				break;
    2516:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<LED_PIN_RECUP);/* turn off led */
    2518:	13 98       	cbi	0x02, 3	; 2
				break;
    251a:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<LED_PIN_KOBI);/* turn off led */
    251c:	14 98       	cbi	0x02, 4	; 2
				break;
    251e:	08 95       	ret
		case LED_ID_AD:
				PORTA&=~(1<<LED_PIN_AD);/* turn off led */
    2520:	12 98       	cbi	0x02, 2	; 2
				break;
    2522:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG&=~(0x01)<<LED_PIN_LV_LOW;/* turn off led */
    2524:	84 b3       	in	r24, 0x14	; 20
    2526:	80 7e       	andi	r24, 0xE0	; 224
    2528:	84 bb       	out	0x14, r24	; 20
				break;
    252a:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<LED_PIN_IMD);/* turn off led */
    252c:	40 98       	cbi	0x08, 0	; 8
				break;
    252e:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(0x01)<<LED_PIN_BRAKE;/* turn off led */
    2530:	84 b3       	in	r24, 0x14	; 20
    2532:	8c 7f       	andi	r24, 0xFC	; 252
    2534:	84 bb       	out	0x14, r24	; 20
				break;
    2536:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<LED_PIN_OK);/* turn off led */
    2538:	a0 98       	cbi	0x14, 0	; 20
				break;
    253a:	08 95       	ret
		case LED_ID_START:
				PORTD&=~(1<<LED_PIN_START);/* turn off led */
    253c:	59 98       	cbi	0x0b, 1	; 11
    253e:	08 95       	ret

00002540 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2540:	8c 30       	cpi	r24, 0x0C	; 12
    2542:	08 f0       	brcs	.+2      	; 0x2546 <led_is_set+0x6>
    2544:	68 c0       	rjmp	.+208    	; 0x2616 <led_is_set+0xd6>
	
	switch(led_id){
    2546:	84 30       	cpi	r24, 0x04	; 4
    2548:	09 f4       	brne	.+2      	; 0x254c <led_is_set+0xc>
    254a:	50 c0       	rjmp	.+160    	; 0x25ec <led_is_set+0xac>
    254c:	85 30       	cpi	r24, 0x05	; 5
    254e:	58 f4       	brcc	.+22     	; 0x2566 <led_is_set+0x26>
    2550:	81 30       	cpi	r24, 0x01	; 1
    2552:	f1 f1       	breq	.+124    	; 0x25d0 <led_is_set+0x90>
    2554:	81 30       	cpi	r24, 0x01	; 1
    2556:	b8 f0       	brcs	.+46     	; 0x2586 <led_is_set+0x46>
    2558:	82 30       	cpi	r24, 0x02	; 2
    255a:	09 f4       	brne	.+2      	; 0x255e <led_is_set+0x1e>
    255c:	41 c0       	rjmp	.+130    	; 0x25e0 <led_is_set+0xa0>
    255e:	83 30       	cpi	r24, 0x03	; 3
    2560:	09 f0       	breq	.+2      	; 0x2564 <led_is_set+0x24>
    2562:	58 c0       	rjmp	.+176    	; 0x2614 <led_is_set+0xd4>
    2564:	4a c0       	rjmp	.+148    	; 0x25fa <led_is_set+0xba>
    2566:	88 30       	cpi	r24, 0x08	; 8
    2568:	19 f1       	breq	.+70     	; 0x25b0 <led_is_set+0x70>
    256a:	89 30       	cpi	r24, 0x09	; 9
    256c:	30 f4       	brcc	.+12     	; 0x257a <led_is_set+0x3a>
    256e:	85 30       	cpi	r24, 0x05	; 5
    2570:	79 f0       	breq	.+30     	; 0x2590 <led_is_set+0x50>
    2572:	87 30       	cpi	r24, 0x07	; 7
    2574:	09 f0       	breq	.+2      	; 0x2578 <led_is_set+0x38>
    2576:	4e c0       	rjmp	.+156    	; 0x2614 <led_is_set+0xd4>
    2578:	12 c0       	rjmp	.+36     	; 0x259e <led_is_set+0x5e>
    257a:	89 30       	cpi	r24, 0x09	; 9
    257c:	09 f1       	breq	.+66     	; 0x25c0 <led_is_set+0x80>
    257e:	8a 30       	cpi	r24, 0x0A	; 10
    2580:	09 f0       	breq	.+2      	; 0x2584 <led_is_set+0x44>
    2582:	48 c0       	rjmp	.+144    	; 0x2614 <led_is_set+0xd4>
    2584:	40 c0       	rjmp	.+128    	; 0x2606 <led_is_set+0xc6>
		case LED_ID_AMS:
			return 0x01==(PORTC>>LED_PIN_AMS);	
    2586:	81 e0       	ldi	r24, 0x01	; 1
    2588:	47 99       	sbic	0x08, 7	; 8
    258a:	45 c0       	rjmp	.+138    	; 0x2616 <led_is_set+0xd6>
    258c:	80 e0       	ldi	r24, 0x00	; 0
    258e:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>LED_PIN_TV);
    2590:	92 b1       	in	r25, 0x02	; 2
    2592:	96 95       	lsr	r25
    2594:	81 e0       	ldi	r24, 0x01	; 1
    2596:	91 30       	cpi	r25, 0x01	; 1
    2598:	f1 f1       	breq	.+124    	; 0x2616 <led_is_set+0xd6>
    259a:	80 e0       	ldi	r24, 0x00	; 0
    259c:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>LED_PIN_RECUP);
    259e:	92 b1       	in	r25, 0x02	; 2
    25a0:	96 95       	lsr	r25
    25a2:	96 95       	lsr	r25
    25a4:	96 95       	lsr	r25
    25a6:	81 e0       	ldi	r24, 0x01	; 1
    25a8:	91 30       	cpi	r25, 0x01	; 1
    25aa:	a9 f1       	breq	.+106    	; 0x2616 <led_is_set+0xd6>
    25ac:	80 e0       	ldi	r24, 0x00	; 0
    25ae:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTA>>LED_PIN_KOBI);
    25b0:	92 b1       	in	r25, 0x02	; 2
    25b2:	92 95       	swap	r25
    25b4:	9f 70       	andi	r25, 0x0F	; 15
    25b6:	81 e0       	ldi	r24, 0x01	; 1
    25b8:	91 30       	cpi	r25, 0x01	; 1
    25ba:	69 f1       	breq	.+90     	; 0x2616 <led_is_set+0xd6>
    25bc:	80 e0       	ldi	r24, 0x00	; 0
    25be:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>LED_PIN_AD);
    25c0:	92 b1       	in	r25, 0x02	; 2
    25c2:	96 95       	lsr	r25
    25c4:	96 95       	lsr	r25
    25c6:	81 e0       	ldi	r24, 0x01	; 1
    25c8:	91 30       	cpi	r25, 0x01	; 1
    25ca:	29 f1       	breq	.+74     	; 0x2616 <led_is_set+0xd6>
    25cc:	80 e0       	ldi	r24, 0x00	; 0
    25ce:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTG>>LED_PIN_LV_LOW);
    25d0:	94 b3       	in	r25, 0x14	; 20
    25d2:	92 95       	swap	r25
    25d4:	9f 70       	andi	r25, 0x0F	; 15
    25d6:	81 e0       	ldi	r24, 0x01	; 1
    25d8:	91 30       	cpi	r25, 0x01	; 1
    25da:	e9 f0       	breq	.+58     	; 0x2616 <led_is_set+0xd6>
    25dc:	80 e0       	ldi	r24, 0x00	; 0
    25de:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>LED_PIN_IMD);
    25e0:	98 b1       	in	r25, 0x08	; 8
    25e2:	81 e0       	ldi	r24, 0x01	; 1
    25e4:	91 30       	cpi	r25, 0x01	; 1
    25e6:	b9 f0       	breq	.+46     	; 0x2616 <led_is_set+0xd6>
    25e8:	80 e0       	ldi	r24, 0x00	; 0
    25ea:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>LED_PIN_BRAKE);
    25ec:	94 b3       	in	r25, 0x14	; 20
    25ee:	96 95       	lsr	r25
    25f0:	81 e0       	ldi	r24, 0x01	; 1
    25f2:	91 30       	cpi	r25, 0x01	; 1
    25f4:	81 f0       	breq	.+32     	; 0x2616 <led_is_set+0xd6>
    25f6:	80 e0       	ldi	r24, 0x00	; 0
    25f8:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>LED_PIN_OK);
    25fa:	94 b3       	in	r25, 0x14	; 20
    25fc:	81 e0       	ldi	r24, 0x01	; 1
    25fe:	91 30       	cpi	r25, 0x01	; 1
    2600:	51 f0       	breq	.+20     	; 0x2616 <led_is_set+0xd6>
    2602:	80 e0       	ldi	r24, 0x00	; 0
    2604:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTD>>LED_PIN_START);
    2606:	9b b1       	in	r25, 0x0b	; 11
    2608:	96 95       	lsr	r25
    260a:	81 e0       	ldi	r24, 0x01	; 1
    260c:	91 30       	cpi	r25, 0x01	; 1
    260e:	19 f0       	breq	.+6      	; 0x2616 <led_is_set+0xd6>
    2610:	80 e0       	ldi	r24, 0x00	; 0
    2612:	08 95       	ret
    2614:	08 95       	ret
			break;
		default:
		break;
	}
}
    2616:	08 95       	ret

00002618 <led_toggle>:



void led_toggle(uint8_t led_id){
    2618:	cf 93       	push	r28
    261a:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    261c:	0e 94 a0 12 	call	0x2540	; 0x2540 <led_is_set>
    2620:	88 23       	and	r24, r24
    2622:	21 f0       	breq	.+8      	; 0x262c <led_toggle+0x14>
		led_clear(led_id);
    2624:	8c 2f       	mov	r24, r28
    2626:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <led_clear>
    262a:	03 c0       	rjmp	.+6      	; 0x2632 <led_toggle+0x1a>
	}else{
		led_set(led_id);
    262c:	8c 2f       	mov	r24, r28
    262e:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
	}
}
    2632:	cf 91       	pop	r28
    2634:	08 95       	ret

00002636 <led_state_set>:


void led_state_set(uint16_t led_new_state){
    2636:	ef 92       	push	r14
    2638:	ff 92       	push	r15
    263a:	0f 93       	push	r16
    263c:	1f 93       	push	r17
    263e:	cf 93       	push	r28
    2640:	df 93       	push	r29
    2642:	7c 01       	movw	r14, r24
    2644:	c0 e0       	ldi	r28, 0x00	; 0
    2646:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2648:	01 e0       	ldi	r16, 0x01	; 1
    264a:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    264c:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    264e:	98 01       	movw	r18, r16
    2650:	0c 2e       	mov	r0, r28
    2652:	02 c0       	rjmp	.+4      	; 0x2658 <led_state_set+0x22>
    2654:	22 0f       	add	r18, r18
    2656:	33 1f       	adc	r19, r19
    2658:	0a 94       	dec	r0
    265a:	e2 f7       	brpl	.-8      	; 0x2654 <led_state_set+0x1e>
    265c:	2e 21       	and	r18, r14
    265e:	3f 21       	and	r19, r15
    2660:	21 15       	cp	r18, r1
    2662:	31 05       	cpc	r19, r1
    2664:	11 f0       	breq	.+4      	; 0x266a <led_state_set+0x34>
			led_set(i);
    2666:	0e 94 3a 12 	call	0x2474	; 0x2474 <led_set>
    266a:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    266c:	cb 30       	cpi	r28, 0x0B	; 11
    266e:	d1 05       	cpc	r29, r1
    2670:	69 f7       	brne	.-38     	; 0x264c <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    2672:	df 91       	pop	r29
    2674:	cf 91       	pop	r28
    2676:	1f 91       	pop	r17
    2678:	0f 91       	pop	r16
    267a:	ff 90       	pop	r15
    267c:	ef 90       	pop	r14
    267e:	08 95       	ret

00002680 <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRD|=(0x01)<<LED_PIN_AMS;/* set data direction to output*/
    2680:	57 9a       	sbi	0x0a, 7	; 10
	DDRA|=(0x01)<<LED_PIN_TV;/* set data direction to output*/
    2682:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<LED_PIN_RECUP;/* set data direction to output*/
    2684:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<LED_PIN_KOBI;/* set data direction to output*/
    2686:	0c 9a       	sbi	0x01, 4	; 1
	DDRA|=(0x01)<<LED_PIN_AD;/* set data direction to output*/
    2688:	0a 9a       	sbi	0x01, 2	; 1
	DDRC|=(0x01)<<LED_PIN_LV_LOW;/* set data direction to output*/
    268a:	3c 9a       	sbi	0x07, 4	; 7
	DDRC|=(0x01)<<LED_PIN_IMD;/* set data direction to output*/
    268c:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<LED_PIN_BRAKE;/* set data direction to output*/
    268e:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<LED_PIN_OK;/* set data direction to output*/
    2690:	98 9a       	sbi	0x13, 0	; 19
	DDRC|=(0x01)<<LED_PIN_START;/* set data direction to output*/
    2692:	39 9a       	sbi	0x07, 1	; 7
	
	// Set I/O Pins High (all leds on)	
	PORTD|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    2694:	5f 9a       	sbi	0x0b, 7	; 11
	PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    2696:	11 9a       	sbi	0x02, 1	; 2
	PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    2698:	13 9a       	sbi	0x02, 3	; 2
	PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    269a:	14 9a       	sbi	0x02, 4	; 2
	PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    269c:	12 9a       	sbi	0x02, 2	; 2
	PORTC|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    269e:	44 9a       	sbi	0x08, 4	; 8
	PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    26a0:	40 9a       	sbi	0x08, 0	; 8
	PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    26a2:	a1 9a       	sbi	0x14, 1	; 20
	PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    26a4:	a0 9a       	sbi	0x14, 0	; 20
	PORTC|=(0x01)<<LED_PIN_START;/* turn on led */
    26a6:	41 9a       	sbi	0x08, 1	; 8
	
	
	
	led_state=0xFFFF;
    26a8:	8f ef       	ldi	r24, 0xFF	; 255
    26aa:	9f ef       	ldi	r25, 0xFF	; 255
    26ac:	90 93 9a 03 	sts	0x039A, r25
    26b0:	80 93 99 03 	sts	0x0399, r24
	led_state_set(led_state);
    26b4:	0e 94 1b 13 	call	0x2636	; 0x2636 <led_state_set>
	
}
    26b8:	08 95       	ret

000026ba <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    26ba:	0f 93       	push	r16
    26bc:	1f 93       	push	r17
    26be:	cf 93       	push	r28
    26c0:	df 93       	push	r29
    26c2:	c0 e0       	ldi	r28, 0x00	; 0
    26c4:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    26c6:	8c 2f       	mov	r24, r28
    26c8:	0e 94 a0 12 	call	0x2540	; 0x2540 <led_is_set>
    26cc:	90 e0       	ldi	r25, 0x00	; 0
    26ce:	0c 2e       	mov	r0, r28
    26d0:	02 c0       	rjmp	.+4      	; 0x26d6 <led_state_return+0x1c>
    26d2:	88 0f       	add	r24, r24
    26d4:	99 1f       	adc	r25, r25
    26d6:	0a 94       	dec	r0
    26d8:	e2 f7       	brpl	.-8      	; 0x26d2 <led_state_return+0x18>
    26da:	08 2b       	or	r16, r24
    26dc:	19 2b       	or	r17, r25
    26de:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    26e0:	cb 30       	cpi	r28, 0x0B	; 11
    26e2:	d1 05       	cpc	r29, r1
    26e4:	81 f7       	brne	.-32     	; 0x26c6 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    26e6:	80 2f       	mov	r24, r16
    26e8:	91 2f       	mov	r25, r17
    26ea:	df 91       	pop	r29
    26ec:	cf 91       	pop	r28
    26ee:	1f 91       	pop	r17
    26f0:	0f 91       	pop	r16
    26f2:	08 95       	ret

000026f4 <main_deinit>:
		
}

void main_deinit(){
	
}
    26f4:	08 95       	ret

000026f6 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    26f6:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    26f8:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    26fa:	87 b1       	in	r24, 0x07	; 7
    26fc:	80 76       	andi	r24, 0x60	; 96
    26fe:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    2700:	8f ef       	ldi	r24, 0xFF	; 255
    2702:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    2704:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    2706:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    2708:	93 b3       	in	r25, 0x13	; 19
    270a:	90 7e       	andi	r25, 0xE0	; 224
    270c:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    270e:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    2710:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    2712:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    2714:	9b b1       	in	r25, 0x0b	; 11
    2716:	9f 69       	ori	r25, 0x9F	; 159
    2718:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    271a:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    271c:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    271e:	84 b3       	in	r24, 0x14	; 20
    2720:	8f 61       	ori	r24, 0x1F	; 31
    2722:	84 bb       	out	0x14, r24	; 20
	
}
    2724:	08 95       	ret

00002726 <main_init>:


void main_init(){


	ports_init();
    2726:	0e 94 7b 13 	call	0x26f6	; 0x26f6 <ports_init>
	
	CANInit();
    272a:	0e 94 8f 02 	call	0x51e	; 0x51e <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    272e:	82 e0       	ldi	r24, 0x02	; 2
    2730:	60 e0       	ldi	r22, 0x00	; 0
    2732:	0e 94 1f 15 	call	0x2a3e	; 0x2a3e <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    2736:	83 e0       	ldi	r24, 0x03	; 3
    2738:	60 e0       	ldi	r22, 0x00	; 0
    273a:	0e 94 24 15 	call	0x2a48	; 0x2a48 <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    273e:	0e 94 29 15 	call	0x2a52	; 0x2a52 <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    2742:	0e 94 59 15 	call	0x2ab2	; 0x2ab2 <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    2746:	0e 94 3b 02 	call	0x476	; 0x476 <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    274a:	0e 94 79 15 	call	0x2af2	; 0x2af2 <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    274e:	0e 94 40 13 	call	0x2680	; 0x2680 <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    2752:	0e 94 8e 01 	call	0x31c	; 0x31c <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    2756:	0e 94 97 10 	call	0x212e	; 0x212e <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    275a:	0e 94 89 15 	call	0x2b12	; 0x2b12 <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    275e:	80 e0       	ldi	r24, 0x00	; 0
    2760:	0e 94 10 11 	call	0x2220	; 0x2220 <EventAddEvent>
	
		
}
    2764:	08 95       	ret

00002766 <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    2766:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    2768:	5a 98       	cbi	0x0b, 2	; 11
}
    276a:	08 95       	ret

0000276c <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    276c:	5a 9a       	sbi	0x0b, 2	; 11
}
    276e:	08 95       	ret

00002770 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    2770:	5a 98       	cbi	0x0b, 2	; 11
}
    2772:	08 95       	ret

00002774 <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    2774:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    2776:	20 9a       	sbi	0x04, 0	; 4
    2778:	94 b1       	in	r25, 0x04	; 4
    277a:	96 60       	ori	r25, 0x06	; 6
    277c:	94 b9       	out	0x04, r25	; 4
    277e:	9c b5       	in	r25, 0x2c	; 44
    2780:	90 7c       	andi	r25, 0xC0	; 192
    2782:	9c bd       	out	0x2c, r25	; 44
    2784:	9c b5       	in	r25, 0x2c	; 44
    2786:	8f 73       	andi	r24, 0x3F	; 63
    2788:	89 2b       	or	r24, r25
    278a:	8c bd       	out	0x2c, r24	; 44
    278c:	8d b5       	in	r24, 0x2d	; 45
    278e:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    2790:	8c b5       	in	r24, 0x2c	; 44
    2792:	80 64       	ori	r24, 0x40	; 64
    2794:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    2796:	81 e0       	ldi	r24, 0x01	; 1
    2798:	08 95       	ret

0000279a <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    279a:	8d b5       	in	r24, 0x2d	; 45
}
    279c:	80 78       	andi	r24, 0x80	; 128
    279e:	08 95       	ret

000027a0 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    27a0:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    27a2:	0d b4       	in	r0, 0x2d	; 45
    27a4:	07 fe       	sbrs	r0, 7
    27a6:	fd cf       	rjmp	.-6      	; 0x27a2 <spi_putchar+0x2>
    return ch;
}
    27a8:	08 95       	ret

000027aa <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    27aa:	0d b4       	in	r0, 0x2d	; 45
    27ac:	07 fe       	sbrs	r0, 7
    27ae:	fd cf       	rjmp	.-6      	; 0x27aa <spi_getchar>
    ch = Spi_get_byte();
    27b0:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    27b2:	08 95       	ret

000027b4 <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    27b4:	0d b4       	in	r0, 0x2d	; 45
    27b6:	07 fe       	sbrs	r0, 7
    27b8:	fd cf       	rjmp	.-6      	; 0x27b4 <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    27ba:	8e bd       	out	0x2e, r24	; 46
}
    27bc:	08 95       	ret

000027be <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    27be:	1f 92       	push	r1
    27c0:	0f 92       	push	r0
    27c2:	0f b6       	in	r0, 0x3f	; 63
    27c4:	0f 92       	push	r0
    27c6:	11 24       	eor	r1, r1
}
    27c8:	0f 90       	pop	r0
    27ca:	0f be       	out	0x3f, r0	; 63
    27cc:	0f 90       	pop	r0
    27ce:	1f 90       	pop	r1
    27d0:	18 95       	reti

000027d2 <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    27d2:	1f 92       	push	r1
    27d4:	0f 92       	push	r0
    27d6:	0f b6       	in	r0, 0x3f	; 63
    27d8:	0f 92       	push	r0
    27da:	11 24       	eor	r1, r1
	return;
}
    27dc:	0f 90       	pop	r0
    27de:	0f be       	out	0x3f, r0	; 63
    27e0:	0f 90       	pop	r0
    27e2:	1f 90       	pop	r1
    27e4:	18 95       	reti

000027e6 <__vector_17>:

ISR(TIMER0_OVF_vect){
    27e6:	1f 92       	push	r1
    27e8:	0f 92       	push	r0
    27ea:	0f b6       	in	r0, 0x3f	; 63
    27ec:	0f 92       	push	r0
    27ee:	11 24       	eor	r1, r1
	return;
}
    27f0:	0f 90       	pop	r0
    27f2:	0f be       	out	0x3f, r0	; 63
    27f4:	0f 90       	pop	r0
    27f6:	1f 90       	pop	r1
    27f8:	18 95       	reti

000027fa <__vector_12>:

ISR(TIMER1_COMPA_vect){
    27fa:	1f 92       	push	r1
    27fc:	0f 92       	push	r0
    27fe:	0f b6       	in	r0, 0x3f	; 63
    2800:	0f 92       	push	r0
    2802:	11 24       	eor	r1, r1
    2804:	2f 93       	push	r18
    2806:	3f 93       	push	r19
    2808:	4f 93       	push	r20
    280a:	5f 93       	push	r21
    280c:	6f 93       	push	r22
    280e:	7f 93       	push	r23
    2810:	8f 93       	push	r24
    2812:	9f 93       	push	r25
    2814:	af 93       	push	r26
    2816:	bf 93       	push	r27
    2818:	ef 93       	push	r30
    281a:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    281c:	e8 e8       	ldi	r30, 0x88	; 136
    281e:	f0 e0       	ldi	r31, 0x00	; 0
    2820:	80 81       	ld	r24, Z
    2822:	91 81       	ldd	r25, Z+1	; 0x01
    2824:	80 5d       	subi	r24, 0xD0	; 208
    2826:	9a 48       	sbci	r25, 0x8A	; 138
    2828:	91 83       	std	Z+1, r25	; 0x01
    282a:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    282c:	81 e0       	ldi	r24, 0x01	; 1
    282e:	0e 94 10 11 	call	0x2220	; 0x2220 <EventAddEvent>
	return;
}
    2832:	ff 91       	pop	r31
    2834:	ef 91       	pop	r30
    2836:	bf 91       	pop	r27
    2838:	af 91       	pop	r26
    283a:	9f 91       	pop	r25
    283c:	8f 91       	pop	r24
    283e:	7f 91       	pop	r23
    2840:	6f 91       	pop	r22
    2842:	5f 91       	pop	r21
    2844:	4f 91       	pop	r20
    2846:	3f 91       	pop	r19
    2848:	2f 91       	pop	r18
    284a:	0f 90       	pop	r0
    284c:	0f be       	out	0x3f, r0	; 63
    284e:	0f 90       	pop	r0
    2850:	1f 90       	pop	r1
    2852:	18 95       	reti

00002854 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    2854:	1f 92       	push	r1
    2856:	0f 92       	push	r0
    2858:	0f b6       	in	r0, 0x3f	; 63
    285a:	0f 92       	push	r0
    285c:	11 24       	eor	r1, r1
    285e:	2f 93       	push	r18
    2860:	3f 93       	push	r19
    2862:	4f 93       	push	r20
    2864:	5f 93       	push	r21
    2866:	6f 93       	push	r22
    2868:	7f 93       	push	r23
    286a:	8f 93       	push	r24
    286c:	9f 93       	push	r25
    286e:	af 93       	push	r26
    2870:	bf 93       	push	r27
    2872:	ef 93       	push	r30
    2874:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    2876:	ea e8       	ldi	r30, 0x8A	; 138
    2878:	f0 e0       	ldi	r31, 0x00	; 0
    287a:	80 81       	ld	r24, Z
    287c:	91 81       	ldd	r25, Z+1	; 0x01
    287e:	80 5a       	subi	r24, 0xA0	; 160
    2880:	95 41       	sbci	r25, 0x15	; 21
    2882:	91 83       	std	Z+1, r25	; 0x01
    2884:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    2886:	82 e0       	ldi	r24, 0x02	; 2
    2888:	0e 94 10 11 	call	0x2220	; 0x2220 <EventAddEvent>
	return;
}
    288c:	ff 91       	pop	r31
    288e:	ef 91       	pop	r30
    2890:	bf 91       	pop	r27
    2892:	af 91       	pop	r26
    2894:	9f 91       	pop	r25
    2896:	8f 91       	pop	r24
    2898:	7f 91       	pop	r23
    289a:	6f 91       	pop	r22
    289c:	5f 91       	pop	r21
    289e:	4f 91       	pop	r20
    28a0:	3f 91       	pop	r19
    28a2:	2f 91       	pop	r18
    28a4:	0f 90       	pop	r0
    28a6:	0f be       	out	0x3f, r0	; 63
    28a8:	0f 90       	pop	r0
    28aa:	1f 90       	pop	r1
    28ac:	18 95       	reti

000028ae <__vector_14>:

ISR(TIMER1_COMPC_vect){
    28ae:	1f 92       	push	r1
    28b0:	0f 92       	push	r0
    28b2:	0f b6       	in	r0, 0x3f	; 63
    28b4:	0f 92       	push	r0
    28b6:	11 24       	eor	r1, r1
    28b8:	2f 93       	push	r18
    28ba:	3f 93       	push	r19
    28bc:	4f 93       	push	r20
    28be:	5f 93       	push	r21
    28c0:	6f 93       	push	r22
    28c2:	7f 93       	push	r23
    28c4:	8f 93       	push	r24
    28c6:	9f 93       	push	r25
    28c8:	af 93       	push	r26
    28ca:	bf 93       	push	r27
    28cc:	ef 93       	push	r30
    28ce:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    28d0:	ec e8       	ldi	r30, 0x8C	; 140
    28d2:	f0 e0       	ldi	r31, 0x00	; 0
    28d4:	80 81       	ld	r24, Z
    28d6:	91 81       	ldd	r25, Z+1	; 0x01
    28d8:	88 56       	subi	r24, 0x68	; 104
    28da:	95 4c       	sbci	r25, 0xC5	; 197
    28dc:	91 83       	std	Z+1, r25	; 0x01
    28de:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    28e0:	83 e0       	ldi	r24, 0x03	; 3
    28e2:	0e 94 10 11 	call	0x2220	; 0x2220 <EventAddEvent>
	return;
}
    28e6:	ff 91       	pop	r31
    28e8:	ef 91       	pop	r30
    28ea:	bf 91       	pop	r27
    28ec:	af 91       	pop	r26
    28ee:	9f 91       	pop	r25
    28f0:	8f 91       	pop	r24
    28f2:	7f 91       	pop	r23
    28f4:	6f 91       	pop	r22
    28f6:	5f 91       	pop	r21
    28f8:	4f 91       	pop	r20
    28fa:	3f 91       	pop	r19
    28fc:	2f 91       	pop	r18
    28fe:	0f 90       	pop	r0
    2900:	0f be       	out	0x3f, r0	; 63
    2902:	0f 90       	pop	r0
    2904:	1f 90       	pop	r1
    2906:	18 95       	reti

00002908 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    2908:	1f 92       	push	r1
    290a:	0f 92       	push	r0
    290c:	0f b6       	in	r0, 0x3f	; 63
    290e:	0f 92       	push	r0
    2910:	11 24       	eor	r1, r1
    2912:	2f 93       	push	r18
    2914:	3f 93       	push	r19
    2916:	4f 93       	push	r20
    2918:	5f 93       	push	r21
    291a:	6f 93       	push	r22
    291c:	7f 93       	push	r23
    291e:	8f 93       	push	r24
    2920:	9f 93       	push	r25
    2922:	af 93       	push	r26
    2924:	bf 93       	push	r27
    2926:	ef 93       	push	r30
    2928:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    292a:	e8 e9       	ldi	r30, 0x98	; 152
    292c:	f0 e0       	ldi	r31, 0x00	; 0
    292e:	80 81       	ld	r24, Z
    2930:	91 81       	ldd	r25, Z+1	; 0x01
    2932:	80 59       	subi	r24, 0x90	; 144
    2934:	96 4b       	sbci	r25, 0xB6	; 182
    2936:	91 83       	std	Z+1, r25	; 0x01
    2938:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    293a:	84 e0       	ldi	r24, 0x04	; 4
    293c:	0e 94 10 11 	call	0x2220	; 0x2220 <EventAddEvent>
	return;
}
    2940:	ff 91       	pop	r31
    2942:	ef 91       	pop	r30
    2944:	bf 91       	pop	r27
    2946:	af 91       	pop	r26
    2948:	9f 91       	pop	r25
    294a:	8f 91       	pop	r24
    294c:	7f 91       	pop	r23
    294e:	6f 91       	pop	r22
    2950:	5f 91       	pop	r21
    2952:	4f 91       	pop	r20
    2954:	3f 91       	pop	r19
    2956:	2f 91       	pop	r18
    2958:	0f 90       	pop	r0
    295a:	0f be       	out	0x3f, r0	; 63
    295c:	0f 90       	pop	r0
    295e:	1f 90       	pop	r1
    2960:	18 95       	reti

00002962 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    2962:	1f 92       	push	r1
    2964:	0f 92       	push	r0
    2966:	0f b6       	in	r0, 0x3f	; 63
    2968:	0f 92       	push	r0
    296a:	11 24       	eor	r1, r1
    296c:	2f 93       	push	r18
    296e:	3f 93       	push	r19
    2970:	4f 93       	push	r20
    2972:	5f 93       	push	r21
    2974:	6f 93       	push	r22
    2976:	7f 93       	push	r23
    2978:	8f 93       	push	r24
    297a:	9f 93       	push	r25
    297c:	af 93       	push	r26
    297e:	bf 93       	push	r27
    2980:	ef 93       	push	r30
    2982:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    2984:	ea e9       	ldi	r30, 0x9A	; 154
    2986:	f0 e0       	ldi	r31, 0x00	; 0
    2988:	80 81       	ld	r24, Z
    298a:	91 81       	ldd	r25, Z+1	; 0x01
    298c:	80 52       	subi	r24, 0x20	; 32
    298e:	9d 46       	sbci	r25, 0x6D	; 109
    2990:	91 83       	std	Z+1, r25	; 0x01
    2992:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    2994:	85 e0       	ldi	r24, 0x05	; 5
    2996:	0e 94 10 11 	call	0x2220	; 0x2220 <EventAddEvent>
	return;
}
    299a:	ff 91       	pop	r31
    299c:	ef 91       	pop	r30
    299e:	bf 91       	pop	r27
    29a0:	af 91       	pop	r26
    29a2:	9f 91       	pop	r25
    29a4:	8f 91       	pop	r24
    29a6:	7f 91       	pop	r23
    29a8:	6f 91       	pop	r22
    29aa:	5f 91       	pop	r21
    29ac:	4f 91       	pop	r20
    29ae:	3f 91       	pop	r19
    29b0:	2f 91       	pop	r18
    29b2:	0f 90       	pop	r0
    29b4:	0f be       	out	0x3f, r0	; 63
    29b6:	0f 90       	pop	r0
    29b8:	1f 90       	pop	r1
    29ba:	18 95       	reti

000029bc <__vector_30>:

ISR(TIMER3_COMPC_vect){
    29bc:	1f 92       	push	r1
    29be:	0f 92       	push	r0
    29c0:	0f b6       	in	r0, 0x3f	; 63
    29c2:	0f 92       	push	r0
    29c4:	11 24       	eor	r1, r1
    29c6:	2f 93       	push	r18
    29c8:	3f 93       	push	r19
    29ca:	4f 93       	push	r20
    29cc:	5f 93       	push	r21
    29ce:	6f 93       	push	r22
    29d0:	7f 93       	push	r23
    29d2:	8f 93       	push	r24
    29d4:	9f 93       	push	r25
    29d6:	af 93       	push	r26
    29d8:	bf 93       	push	r27
    29da:	ef 93       	push	r30
    29dc:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    29de:	ec e9       	ldi	r30, 0x9C	; 156
    29e0:	f0 e0       	ldi	r31, 0x00	; 0
    29e2:	80 81       	ld	r24, Z
    29e4:	91 81       	ldd	r25, Z+1	; 0x01
    29e6:	80 59       	subi	r24, 0x90	; 144
    29e8:	9c 4e       	sbci	r25, 0xEC	; 236
    29ea:	91 83       	std	Z+1, r25	; 0x01
    29ec:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    29ee:	86 e0       	ldi	r24, 0x06	; 6
    29f0:	0e 94 10 11 	call	0x2220	; 0x2220 <EventAddEvent>
	return;
}
    29f4:	ff 91       	pop	r31
    29f6:	ef 91       	pop	r30
    29f8:	bf 91       	pop	r27
    29fa:	af 91       	pop	r26
    29fc:	9f 91       	pop	r25
    29fe:	8f 91       	pop	r24
    2a00:	7f 91       	pop	r23
    2a02:	6f 91       	pop	r22
    2a04:	5f 91       	pop	r21
    2a06:	4f 91       	pop	r20
    2a08:	3f 91       	pop	r19
    2a0a:	2f 91       	pop	r18
    2a0c:	0f 90       	pop	r0
    2a0e:	0f be       	out	0x3f, r0	; 63
    2a10:	0f 90       	pop	r0
    2a12:	1f 90       	pop	r1
    2a14:	18 95       	reti

00002a16 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    2a16:	1f 92       	push	r1
    2a18:	0f 92       	push	r0
    2a1a:	0f b6       	in	r0, 0x3f	; 63
    2a1c:	0f 92       	push	r0
    2a1e:	11 24       	eor	r1, r1
    2a20:	0f 90       	pop	r0
    2a22:	0f be       	out	0x3f, r0	; 63
    2a24:	0f 90       	pop	r0
    2a26:	1f 90       	pop	r1
    2a28:	18 95       	reti

00002a2a <__vector_31>:

ISR(TIMER3_OVF_vect){}
    2a2a:	1f 92       	push	r1
    2a2c:	0f 92       	push	r0
    2a2e:	0f b6       	in	r0, 0x3f	; 63
    2a30:	0f 92       	push	r0
    2a32:	11 24       	eor	r1, r1
    2a34:	0f 90       	pop	r0
    2a36:	0f be       	out	0x3f, r0	; 63
    2a38:	0f 90       	pop	r0
    2a3a:	1f 90       	pop	r1
    2a3c:	18 95       	reti

00002a3e <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    2a3e:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    2a42:	60 93 6f 00 	sts	0x006F, r22
}
    2a46:	08 95       	ret

00002a48 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    2a48:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2a4c:	60 93 71 00 	sts	0x0071, r22
}
    2a50:	08 95       	ret

00002a52 <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    2a52:	80 91 84 00 	lds	r24, 0x0084
    2a56:	90 91 85 00 	lds	r25, 0x0085
    2a5a:	80 5d       	subi	r24, 0xD0	; 208
    2a5c:	9a 48       	sbci	r25, 0x8A	; 138
    2a5e:	90 93 89 00 	sts	0x0089, r25
    2a62:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    2a66:	ef e6       	ldi	r30, 0x6F	; 111
    2a68:	f0 e0       	ldi	r31, 0x00	; 0
    2a6a:	80 81       	ld	r24, Z
    2a6c:	82 60       	ori	r24, 0x02	; 2
    2a6e:	80 83       	st	Z, r24
}
    2a70:	08 95       	ret

00002a72 <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    2a72:	80 91 84 00 	lds	r24, 0x0084
    2a76:	90 91 85 00 	lds	r25, 0x0085
    2a7a:	80 5a       	subi	r24, 0xA0	; 160
    2a7c:	95 41       	sbci	r25, 0x15	; 21
    2a7e:	90 93 8b 00 	sts	0x008B, r25
    2a82:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    2a86:	ef e6       	ldi	r30, 0x6F	; 111
    2a88:	f0 e0       	ldi	r31, 0x00	; 0
    2a8a:	80 81       	ld	r24, Z
    2a8c:	84 60       	ori	r24, 0x04	; 4
    2a8e:	80 83       	st	Z, r24
}
    2a90:	08 95       	ret

00002a92 <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    2a92:	80 91 84 00 	lds	r24, 0x0084
    2a96:	90 91 85 00 	lds	r25, 0x0085
    2a9a:	88 56       	subi	r24, 0x68	; 104
    2a9c:	95 4c       	sbci	r25, 0xC5	; 197
    2a9e:	90 93 8d 00 	sts	0x008D, r25
    2aa2:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    2aa6:	ef e6       	ldi	r30, 0x6F	; 111
    2aa8:	f0 e0       	ldi	r31, 0x00	; 0
    2aaa:	80 81       	ld	r24, Z
    2aac:	88 60       	ori	r24, 0x08	; 8
    2aae:	80 83       	st	Z, r24
}
    2ab0:	08 95       	ret

00002ab2 <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    2ab2:	80 91 94 00 	lds	r24, 0x0094
    2ab6:	90 91 95 00 	lds	r25, 0x0095
    2aba:	80 59       	subi	r24, 0x90	; 144
    2abc:	96 4b       	sbci	r25, 0xB6	; 182
    2abe:	90 93 99 00 	sts	0x0099, r25
    2ac2:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    2ac6:	e1 e7       	ldi	r30, 0x71	; 113
    2ac8:	f0 e0       	ldi	r31, 0x00	; 0
    2aca:	80 81       	ld	r24, Z
    2acc:	82 60       	ori	r24, 0x02	; 2
    2ace:	80 83       	st	Z, r24
}
    2ad0:	08 95       	ret

00002ad2 <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    2ad2:	80 91 94 00 	lds	r24, 0x0094
    2ad6:	90 91 95 00 	lds	r25, 0x0095
    2ada:	80 52       	subi	r24, 0x20	; 32
    2adc:	9d 46       	sbci	r25, 0x6D	; 109
    2ade:	90 93 9b 00 	sts	0x009B, r25
    2ae2:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    2ae6:	e1 e7       	ldi	r30, 0x71	; 113
    2ae8:	f0 e0       	ldi	r31, 0x00	; 0
    2aea:	80 81       	ld	r24, Z
    2aec:	84 60       	ori	r24, 0x04	; 4
    2aee:	80 83       	st	Z, r24
}
    2af0:	08 95       	ret

00002af2 <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    2af2:	80 91 94 00 	lds	r24, 0x0094
    2af6:	90 91 95 00 	lds	r25, 0x0095
    2afa:	80 59       	subi	r24, 0x90	; 144
    2afc:	9c 4e       	sbci	r25, 0xEC	; 236
    2afe:	90 93 9d 00 	sts	0x009D, r25
    2b02:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    2b06:	e1 e7       	ldi	r30, 0x71	; 113
    2b08:	f0 e0       	ldi	r31, 0x00	; 0
    2b0a:	80 81       	ld	r24, Z
    2b0c:	88 60       	ori	r24, 0x08	; 8
    2b0e:	80 83       	st	Z, r24
}
    2b10:	08 95       	ret

00002b12 <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    2b12:	2b e0       	ldi	r18, 0x0B	; 11
    2b14:	88 e1       	ldi	r24, 0x18	; 24
    2b16:	90 e0       	ldi	r25, 0x00	; 0
    2b18:	0f b6       	in	r0, 0x3f	; 63
    2b1a:	f8 94       	cli
    2b1c:	a8 95       	wdr
    2b1e:	80 93 60 00 	sts	0x0060, r24
    2b22:	0f be       	out	0x3f, r0	; 63
    2b24:	20 93 60 00 	sts	0x0060, r18
}
    2b28:	08 95       	ret

00002b2a <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    2b2a:	04 b6       	in	r0, 0x34	; 52
    2b2c:	03 fe       	sbrs	r0, 3
    2b2e:	06 c0       	rjmp	.+12     	; 0x2b3c <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    2b30:	84 b7       	in	r24, 0x34	; 52
    2b32:	87 7f       	andi	r24, 0xF7	; 247
    2b34:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    2b36:	80 e1       	ldi	r24, 0x10	; 16
    2b38:	0e 94 fd 10 	call	0x21fa	; 0x21fa <AddError>
	}
}
    2b3c:	08 95       	ret

00002b3e <__udivmodqi4>:
    2b3e:	99 1b       	sub	r25, r25
    2b40:	79 e0       	ldi	r23, 0x09	; 9
    2b42:	04 c0       	rjmp	.+8      	; 0x2b4c <__udivmodqi4_ep>

00002b44 <__udivmodqi4_loop>:
    2b44:	99 1f       	adc	r25, r25
    2b46:	96 17       	cp	r25, r22
    2b48:	08 f0       	brcs	.+2      	; 0x2b4c <__udivmodqi4_ep>
    2b4a:	96 1b       	sub	r25, r22

00002b4c <__udivmodqi4_ep>:
    2b4c:	88 1f       	adc	r24, r24
    2b4e:	7a 95       	dec	r23
    2b50:	c9 f7       	brne	.-14     	; 0x2b44 <__udivmodqi4_loop>
    2b52:	80 95       	com	r24
    2b54:	08 95       	ret

00002b56 <__divmodhi4>:
    2b56:	97 fb       	bst	r25, 7
    2b58:	09 2e       	mov	r0, r25
    2b5a:	07 26       	eor	r0, r23
    2b5c:	0a d0       	rcall	.+20     	; 0x2b72 <__divmodhi4_neg1>
    2b5e:	77 fd       	sbrc	r23, 7
    2b60:	04 d0       	rcall	.+8      	; 0x2b6a <__divmodhi4_neg2>
    2b62:	0c d0       	rcall	.+24     	; 0x2b7c <__udivmodhi4>
    2b64:	06 d0       	rcall	.+12     	; 0x2b72 <__divmodhi4_neg1>
    2b66:	00 20       	and	r0, r0
    2b68:	1a f4       	brpl	.+6      	; 0x2b70 <__divmodhi4_exit>

00002b6a <__divmodhi4_neg2>:
    2b6a:	70 95       	com	r23
    2b6c:	61 95       	neg	r22
    2b6e:	7f 4f       	sbci	r23, 0xFF	; 255

00002b70 <__divmodhi4_exit>:
    2b70:	08 95       	ret

00002b72 <__divmodhi4_neg1>:
    2b72:	f6 f7       	brtc	.-4      	; 0x2b70 <__divmodhi4_exit>
    2b74:	90 95       	com	r25
    2b76:	81 95       	neg	r24
    2b78:	9f 4f       	sbci	r25, 0xFF	; 255
    2b7a:	08 95       	ret

00002b7c <__udivmodhi4>:
    2b7c:	aa 1b       	sub	r26, r26
    2b7e:	bb 1b       	sub	r27, r27
    2b80:	51 e1       	ldi	r21, 0x11	; 17
    2b82:	07 c0       	rjmp	.+14     	; 0x2b92 <__udivmodhi4_ep>

00002b84 <__udivmodhi4_loop>:
    2b84:	aa 1f       	adc	r26, r26
    2b86:	bb 1f       	adc	r27, r27
    2b88:	a6 17       	cp	r26, r22
    2b8a:	b7 07       	cpc	r27, r23
    2b8c:	10 f0       	brcs	.+4      	; 0x2b92 <__udivmodhi4_ep>
    2b8e:	a6 1b       	sub	r26, r22
    2b90:	b7 0b       	sbc	r27, r23

00002b92 <__udivmodhi4_ep>:
    2b92:	88 1f       	adc	r24, r24
    2b94:	99 1f       	adc	r25, r25
    2b96:	5a 95       	dec	r21
    2b98:	a9 f7       	brne	.-22     	; 0x2b84 <__udivmodhi4_loop>
    2b9a:	80 95       	com	r24
    2b9c:	90 95       	com	r25
    2b9e:	bc 01       	movw	r22, r24
    2ba0:	cd 01       	movw	r24, r26
    2ba2:	08 95       	ret

00002ba4 <_exit>:
    2ba4:	f8 94       	cli

00002ba6 <__stop_program>:
    2ba6:	ff cf       	rjmp	.-2      	; 0x2ba6 <__stop_program>
