
OAGP_MKU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006864  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08006a48  08006a48  00007a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a74  08006a74  0000800c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006a74  08006a74  0000800c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006a74  08006a74  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08006a74  08006a74  00007a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a7c  08006a7c  00007a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08006a80  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000538  2000000c  08006a8c  0000800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000544  08006a8c  00008544  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f38b  00000000  00000000  00008035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027e5  00000000  00000000  000173c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d80  00000000  00000000  00019ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a7f  00000000  00000000  0001a928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bc65  00000000  00000000  0001b3a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001127b  00000000  00000000  0003700c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099475  00000000  00000000  00048287  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e16fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003894  00000000  00000000  000e1740  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000e4fd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	08006a30 	.word	0x08006a30

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	08006a30 	.word	0x08006a30

08000224 <__aeabi_frsub>:
 8000224:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000228:	e002      	b.n	8000230 <__addsf3>
 800022a:	bf00      	nop

0800022c <__aeabi_fsub>:
 800022c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000230 <__addsf3>:
 8000230:	0042      	lsls	r2, r0, #1
 8000232:	bf1f      	itttt	ne
 8000234:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000238:	ea92 0f03 	teqne	r2, r3
 800023c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000240:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000244:	d06a      	beq.n	800031c <__addsf3+0xec>
 8000246:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800024a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800024e:	bfc1      	itttt	gt
 8000250:	18d2      	addgt	r2, r2, r3
 8000252:	4041      	eorgt	r1, r0
 8000254:	4048      	eorgt	r0, r1
 8000256:	4041      	eorgt	r1, r0
 8000258:	bfb8      	it	lt
 800025a:	425b      	neglt	r3, r3
 800025c:	2b19      	cmp	r3, #25
 800025e:	bf88      	it	hi
 8000260:	4770      	bxhi	lr
 8000262:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000266:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800026a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 800026e:	bf18      	it	ne
 8000270:	4240      	negne	r0, r0
 8000272:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000276:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800027a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4249      	negne	r1, r1
 8000282:	ea92 0f03 	teq	r2, r3
 8000286:	d03f      	beq.n	8000308 <__addsf3+0xd8>
 8000288:	f1a2 0201 	sub.w	r2, r2, #1
 800028c:	fa41 fc03 	asr.w	ip, r1, r3
 8000290:	eb10 000c 	adds.w	r0, r0, ip
 8000294:	f1c3 0320 	rsb	r3, r3, #32
 8000298:	fa01 f103 	lsl.w	r1, r1, r3
 800029c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002a0:	d502      	bpl.n	80002a8 <__addsf3+0x78>
 80002a2:	4249      	negs	r1, r1
 80002a4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002a8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80002ac:	d313      	bcc.n	80002d6 <__addsf3+0xa6>
 80002ae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80002b2:	d306      	bcc.n	80002c2 <__addsf3+0x92>
 80002b4:	0840      	lsrs	r0, r0, #1
 80002b6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ba:	f102 0201 	add.w	r2, r2, #1
 80002be:	2afe      	cmp	r2, #254	@ 0xfe
 80002c0:	d251      	bcs.n	8000366 <__addsf3+0x136>
 80002c2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80002c6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002ca:	bf08      	it	eq
 80002cc:	f020 0001 	biceq.w	r0, r0, #1
 80002d0:	ea40 0003 	orr.w	r0, r0, r3
 80002d4:	4770      	bx	lr
 80002d6:	0049      	lsls	r1, r1, #1
 80002d8:	eb40 0000 	adc.w	r0, r0, r0
 80002dc:	3a01      	subs	r2, #1
 80002de:	bf28      	it	cs
 80002e0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 80002e4:	d2ed      	bcs.n	80002c2 <__addsf3+0x92>
 80002e6:	fab0 fc80 	clz	ip, r0
 80002ea:	f1ac 0c08 	sub.w	ip, ip, #8
 80002ee:	ebb2 020c 	subs.w	r2, r2, ip
 80002f2:	fa00 f00c 	lsl.w	r0, r0, ip
 80002f6:	bfaa      	itet	ge
 80002f8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002fc:	4252      	neglt	r2, r2
 80002fe:	4318      	orrge	r0, r3
 8000300:	bfbc      	itt	lt
 8000302:	40d0      	lsrlt	r0, r2
 8000304:	4318      	orrlt	r0, r3
 8000306:	4770      	bx	lr
 8000308:	f092 0f00 	teq	r2, #0
 800030c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000310:	bf06      	itte	eq
 8000312:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000316:	3201      	addeq	r2, #1
 8000318:	3b01      	subne	r3, #1
 800031a:	e7b5      	b.n	8000288 <__addsf3+0x58>
 800031c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000320:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000324:	bf18      	it	ne
 8000326:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800032a:	d021      	beq.n	8000370 <__addsf3+0x140>
 800032c:	ea92 0f03 	teq	r2, r3
 8000330:	d004      	beq.n	800033c <__addsf3+0x10c>
 8000332:	f092 0f00 	teq	r2, #0
 8000336:	bf08      	it	eq
 8000338:	4608      	moveq	r0, r1
 800033a:	4770      	bx	lr
 800033c:	ea90 0f01 	teq	r0, r1
 8000340:	bf1c      	itt	ne
 8000342:	2000      	movne	r0, #0
 8000344:	4770      	bxne	lr
 8000346:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800034a:	d104      	bne.n	8000356 <__addsf3+0x126>
 800034c:	0040      	lsls	r0, r0, #1
 800034e:	bf28      	it	cs
 8000350:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800035a:	bf3c      	itt	cc
 800035c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000360:	4770      	bxcc	lr
 8000362:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000366:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800036a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800036e:	4770      	bx	lr
 8000370:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000374:	bf16      	itet	ne
 8000376:	4608      	movne	r0, r1
 8000378:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800037c:	4601      	movne	r1, r0
 800037e:	0242      	lsls	r2, r0, #9
 8000380:	bf06      	itte	eq
 8000382:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000386:	ea90 0f01 	teqeq	r0, r1
 800038a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 800038e:	4770      	bx	lr

08000390 <__aeabi_ui2f>:
 8000390:	f04f 0300 	mov.w	r3, #0
 8000394:	e004      	b.n	80003a0 <__aeabi_i2f+0x8>
 8000396:	bf00      	nop

08000398 <__aeabi_i2f>:
 8000398:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 800039c:	bf48      	it	mi
 800039e:	4240      	negmi	r0, r0
 80003a0:	ea5f 0c00 	movs.w	ip, r0
 80003a4:	bf08      	it	eq
 80003a6:	4770      	bxeq	lr
 80003a8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80003ac:	4601      	mov	r1, r0
 80003ae:	f04f 0000 	mov.w	r0, #0
 80003b2:	e01c      	b.n	80003ee <__aeabi_l2f+0x2a>

080003b4 <__aeabi_ul2f>:
 80003b4:	ea50 0201 	orrs.w	r2, r0, r1
 80003b8:	bf08      	it	eq
 80003ba:	4770      	bxeq	lr
 80003bc:	f04f 0300 	mov.w	r3, #0
 80003c0:	e00a      	b.n	80003d8 <__aeabi_l2f+0x14>
 80003c2:	bf00      	nop

080003c4 <__aeabi_l2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80003d0:	d502      	bpl.n	80003d8 <__aeabi_l2f+0x14>
 80003d2:	4240      	negs	r0, r0
 80003d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003d8:	ea5f 0c01 	movs.w	ip, r1
 80003dc:	bf02      	ittt	eq
 80003de:	4684      	moveq	ip, r0
 80003e0:	4601      	moveq	r1, r0
 80003e2:	2000      	moveq	r0, #0
 80003e4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 80003e8:	bf08      	it	eq
 80003ea:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 80003ee:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 80003f2:	fabc f28c 	clz	r2, ip
 80003f6:	3a08      	subs	r2, #8
 80003f8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003fc:	db10      	blt.n	8000420 <__aeabi_l2f+0x5c>
 80003fe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000402:	4463      	add	r3, ip
 8000404:	fa00 fc02 	lsl.w	ip, r0, r2
 8000408:	f1c2 0220 	rsb	r2, r2, #32
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000410:	fa20 f202 	lsr.w	r2, r0, r2
 8000414:	eb43 0002 	adc.w	r0, r3, r2
 8000418:	bf08      	it	eq
 800041a:	f020 0001 	biceq.w	r0, r0, #1
 800041e:	4770      	bx	lr
 8000420:	f102 0220 	add.w	r2, r2, #32
 8000424:	fa01 fc02 	lsl.w	ip, r1, r2
 8000428:	f1c2 0220 	rsb	r2, r2, #32
 800042c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000430:	fa21 f202 	lsr.w	r2, r1, r2
 8000434:	eb43 0002 	adc.w	r0, r3, r2
 8000438:	bf08      	it	eq
 800043a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043e:	4770      	bx	lr

08000440 <__aeabi_fmul>:
 8000440:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000444:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000448:	bf1e      	ittt	ne
 800044a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800044e:	ea92 0f0c 	teqne	r2, ip
 8000452:	ea93 0f0c 	teqne	r3, ip
 8000456:	d06f      	beq.n	8000538 <__aeabi_fmul+0xf8>
 8000458:	441a      	add	r2, r3
 800045a:	ea80 0c01 	eor.w	ip, r0, r1
 800045e:	0240      	lsls	r0, r0, #9
 8000460:	bf18      	it	ne
 8000462:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000466:	d01e      	beq.n	80004a6 <__aeabi_fmul+0x66>
 8000468:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800046c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000470:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000474:	fba0 3101 	umull	r3, r1, r0, r1
 8000478:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800047c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000480:	bf3e      	ittt	cc
 8000482:	0049      	lslcc	r1, r1, #1
 8000484:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000488:	005b      	lslcc	r3, r3, #1
 800048a:	ea40 0001 	orr.w	r0, r0, r1
 800048e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000492:	2afd      	cmp	r2, #253	@ 0xfd
 8000494:	d81d      	bhi.n	80004d2 <__aeabi_fmul+0x92>
 8000496:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800049a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800049e:	bf08      	it	eq
 80004a0:	f020 0001 	biceq.w	r0, r0, #1
 80004a4:	4770      	bx	lr
 80004a6:	f090 0f00 	teq	r0, #0
 80004aa:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80004ae:	bf08      	it	eq
 80004b0:	0249      	lsleq	r1, r1, #9
 80004b2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004b6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ba:	3a7f      	subs	r2, #127	@ 0x7f
 80004bc:	bfc2      	ittt	gt
 80004be:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80004c2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004c6:	4770      	bxgt	lr
 80004c8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004cc:	f04f 0300 	mov.w	r3, #0
 80004d0:	3a01      	subs	r2, #1
 80004d2:	dc5d      	bgt.n	8000590 <__aeabi_fmul+0x150>
 80004d4:	f112 0f19 	cmn.w	r2, #25
 80004d8:	bfdc      	itt	le
 80004da:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80004de:	4770      	bxle	lr
 80004e0:	f1c2 0200 	rsb	r2, r2, #0
 80004e4:	0041      	lsls	r1, r0, #1
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	f1c2 0220 	rsb	r2, r2, #32
 80004ee:	fa00 fc02 	lsl.w	ip, r0, r2
 80004f2:	ea5f 0031 	movs.w	r0, r1, rrx
 80004f6:	f140 0000 	adc.w	r0, r0, #0
 80004fa:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80004fe:	bf08      	it	eq
 8000500:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000504:	4770      	bx	lr
 8000506:	f092 0f00 	teq	r2, #0
 800050a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800050e:	bf02      	ittt	eq
 8000510:	0040      	lsleq	r0, r0, #1
 8000512:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000516:	3a01      	subeq	r2, #1
 8000518:	d0f9      	beq.n	800050e <__aeabi_fmul+0xce>
 800051a:	ea40 000c 	orr.w	r0, r0, ip
 800051e:	f093 0f00 	teq	r3, #0
 8000522:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000526:	bf02      	ittt	eq
 8000528:	0049      	lsleq	r1, r1, #1
 800052a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800052e:	3b01      	subeq	r3, #1
 8000530:	d0f9      	beq.n	8000526 <__aeabi_fmul+0xe6>
 8000532:	ea41 010c 	orr.w	r1, r1, ip
 8000536:	e78f      	b.n	8000458 <__aeabi_fmul+0x18>
 8000538:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800053c:	ea92 0f0c 	teq	r2, ip
 8000540:	bf18      	it	ne
 8000542:	ea93 0f0c 	teqne	r3, ip
 8000546:	d00a      	beq.n	800055e <__aeabi_fmul+0x11e>
 8000548:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800054c:	bf18      	it	ne
 800054e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000552:	d1d8      	bne.n	8000506 <__aeabi_fmul+0xc6>
 8000554:	ea80 0001 	eor.w	r0, r0, r1
 8000558:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800055c:	4770      	bx	lr
 800055e:	f090 0f00 	teq	r0, #0
 8000562:	bf17      	itett	ne
 8000564:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000568:	4608      	moveq	r0, r1
 800056a:	f091 0f00 	teqne	r1, #0
 800056e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000572:	d014      	beq.n	800059e <__aeabi_fmul+0x15e>
 8000574:	ea92 0f0c 	teq	r2, ip
 8000578:	d101      	bne.n	800057e <__aeabi_fmul+0x13e>
 800057a:	0242      	lsls	r2, r0, #9
 800057c:	d10f      	bne.n	800059e <__aeabi_fmul+0x15e>
 800057e:	ea93 0f0c 	teq	r3, ip
 8000582:	d103      	bne.n	800058c <__aeabi_fmul+0x14c>
 8000584:	024b      	lsls	r3, r1, #9
 8000586:	bf18      	it	ne
 8000588:	4608      	movne	r0, r1
 800058a:	d108      	bne.n	800059e <__aeabi_fmul+0x15e>
 800058c:	ea80 0001 	eor.w	r0, r0, r1
 8000590:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000594:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000598:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800059c:	4770      	bx	lr
 800059e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005a2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80005a6:	4770      	bx	lr

080005a8 <__aeabi_fdiv>:
 80005a8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005b0:	bf1e      	ittt	ne
 80005b2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005b6:	ea92 0f0c 	teqne	r2, ip
 80005ba:	ea93 0f0c 	teqne	r3, ip
 80005be:	d069      	beq.n	8000694 <__aeabi_fdiv+0xec>
 80005c0:	eba2 0203 	sub.w	r2, r2, r3
 80005c4:	ea80 0c01 	eor.w	ip, r0, r1
 80005c8:	0249      	lsls	r1, r1, #9
 80005ca:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005ce:	d037      	beq.n	8000640 <__aeabi_fdiv+0x98>
 80005d0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80005d4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005d8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005dc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80005e0:	428b      	cmp	r3, r1
 80005e2:	bf38      	it	cc
 80005e4:	005b      	lslcc	r3, r3, #1
 80005e6:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 80005ea:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 80005ee:	428b      	cmp	r3, r1
 80005f0:	bf24      	itt	cs
 80005f2:	1a5b      	subcs	r3, r3, r1
 80005f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80005f8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80005fc:	bf24      	itt	cs
 80005fe:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000602:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000606:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800060a:	bf24      	itt	cs
 800060c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000610:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000614:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000618:	bf24      	itt	cs
 800061a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800061e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	bf18      	it	ne
 8000626:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800062a:	d1e0      	bne.n	80005ee <__aeabi_fdiv+0x46>
 800062c:	2afd      	cmp	r2, #253	@ 0xfd
 800062e:	f63f af50 	bhi.w	80004d2 <__aeabi_fmul+0x92>
 8000632:	428b      	cmp	r3, r1
 8000634:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000638:	bf08      	it	eq
 800063a:	f020 0001 	biceq.w	r0, r0, #1
 800063e:	4770      	bx	lr
 8000640:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000644:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000648:	327f      	adds	r2, #127	@ 0x7f
 800064a:	bfc2      	ittt	gt
 800064c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000650:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000654:	4770      	bxgt	lr
 8000656:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	3a01      	subs	r2, #1
 8000660:	e737      	b.n	80004d2 <__aeabi_fmul+0x92>
 8000662:	f092 0f00 	teq	r2, #0
 8000666:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800066a:	bf02      	ittt	eq
 800066c:	0040      	lsleq	r0, r0, #1
 800066e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000672:	3a01      	subeq	r2, #1
 8000674:	d0f9      	beq.n	800066a <__aeabi_fdiv+0xc2>
 8000676:	ea40 000c 	orr.w	r0, r0, ip
 800067a:	f093 0f00 	teq	r3, #0
 800067e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000682:	bf02      	ittt	eq
 8000684:	0049      	lsleq	r1, r1, #1
 8000686:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800068a:	3b01      	subeq	r3, #1
 800068c:	d0f9      	beq.n	8000682 <__aeabi_fdiv+0xda>
 800068e:	ea41 010c 	orr.w	r1, r1, ip
 8000692:	e795      	b.n	80005c0 <__aeabi_fdiv+0x18>
 8000694:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000698:	ea92 0f0c 	teq	r2, ip
 800069c:	d108      	bne.n	80006b0 <__aeabi_fdiv+0x108>
 800069e:	0242      	lsls	r2, r0, #9
 80006a0:	f47f af7d 	bne.w	800059e <__aeabi_fmul+0x15e>
 80006a4:	ea93 0f0c 	teq	r3, ip
 80006a8:	f47f af70 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006ac:	4608      	mov	r0, r1
 80006ae:	e776      	b.n	800059e <__aeabi_fmul+0x15e>
 80006b0:	ea93 0f0c 	teq	r3, ip
 80006b4:	d104      	bne.n	80006c0 <__aeabi_fdiv+0x118>
 80006b6:	024b      	lsls	r3, r1, #9
 80006b8:	f43f af4c 	beq.w	8000554 <__aeabi_fmul+0x114>
 80006bc:	4608      	mov	r0, r1
 80006be:	e76e      	b.n	800059e <__aeabi_fmul+0x15e>
 80006c0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80006c4:	bf18      	it	ne
 80006c6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80006ca:	d1ca      	bne.n	8000662 <__aeabi_fdiv+0xba>
 80006cc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80006d0:	f47f af5c 	bne.w	800058c <__aeabi_fmul+0x14c>
 80006d4:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80006d8:	f47f af3c 	bne.w	8000554 <__aeabi_fmul+0x114>
 80006dc:	e75f      	b.n	800059e <__aeabi_fmul+0x15e>
 80006de:	bf00      	nop

080006e0 <__gesf2>:
 80006e0:	f04f 3cff 	mov.w	ip, #4294967295
 80006e4:	e006      	b.n	80006f4 <__cmpsf2+0x4>
 80006e6:	bf00      	nop

080006e8 <__lesf2>:
 80006e8:	f04f 0c01 	mov.w	ip, #1
 80006ec:	e002      	b.n	80006f4 <__cmpsf2+0x4>
 80006ee:	bf00      	nop

080006f0 <__cmpsf2>:
 80006f0:	f04f 0c01 	mov.w	ip, #1
 80006f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80006f8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006fc:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000700:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000704:	bf18      	it	ne
 8000706:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800070a:	d011      	beq.n	8000730 <__cmpsf2+0x40>
 800070c:	b001      	add	sp, #4
 800070e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000712:	bf18      	it	ne
 8000714:	ea90 0f01 	teqne	r0, r1
 8000718:	bf58      	it	pl
 800071a:	ebb2 0003 	subspl.w	r0, r2, r3
 800071e:	bf88      	it	hi
 8000720:	17c8      	asrhi	r0, r1, #31
 8000722:	bf38      	it	cc
 8000724:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000728:	bf18      	it	ne
 800072a:	f040 0001 	orrne.w	r0, r0, #1
 800072e:	4770      	bx	lr
 8000730:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000734:	d102      	bne.n	800073c <__cmpsf2+0x4c>
 8000736:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800073a:	d105      	bne.n	8000748 <__cmpsf2+0x58>
 800073c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000740:	d1e4      	bne.n	800070c <__cmpsf2+0x1c>
 8000742:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000746:	d0e1      	beq.n	800070c <__cmpsf2+0x1c>
 8000748:	f85d 0b04 	ldr.w	r0, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop

08000750 <__aeabi_cfrcmple>:
 8000750:	4684      	mov	ip, r0
 8000752:	4608      	mov	r0, r1
 8000754:	4661      	mov	r1, ip
 8000756:	e7ff      	b.n	8000758 <__aeabi_cfcmpeq>

08000758 <__aeabi_cfcmpeq>:
 8000758:	b50f      	push	{r0, r1, r2, r3, lr}
 800075a:	f7ff ffc9 	bl	80006f0 <__cmpsf2>
 800075e:	2800      	cmp	r0, #0
 8000760:	bf48      	it	mi
 8000762:	f110 0f00 	cmnmi.w	r0, #0
 8000766:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000768 <__aeabi_fcmpeq>:
 8000768:	f84d ed08 	str.w	lr, [sp, #-8]!
 800076c:	f7ff fff4 	bl	8000758 <__aeabi_cfcmpeq>
 8000770:	bf0c      	ite	eq
 8000772:	2001      	moveq	r0, #1
 8000774:	2000      	movne	r0, #0
 8000776:	f85d fb08 	ldr.w	pc, [sp], #8
 800077a:	bf00      	nop

0800077c <__aeabi_fcmplt>:
 800077c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000780:	f7ff ffea 	bl	8000758 <__aeabi_cfcmpeq>
 8000784:	bf34      	ite	cc
 8000786:	2001      	movcc	r0, #1
 8000788:	2000      	movcs	r0, #0
 800078a:	f85d fb08 	ldr.w	pc, [sp], #8
 800078e:	bf00      	nop

08000790 <__aeabi_fcmple>:
 8000790:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000794:	f7ff ffe0 	bl	8000758 <__aeabi_cfcmpeq>
 8000798:	bf94      	ite	ls
 800079a:	2001      	movls	r0, #1
 800079c:	2000      	movhi	r0, #0
 800079e:	f85d fb08 	ldr.w	pc, [sp], #8
 80007a2:	bf00      	nop

080007a4 <__aeabi_fcmpge>:
 80007a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007a8:	f7ff ffd2 	bl	8000750 <__aeabi_cfrcmple>
 80007ac:	bf94      	ite	ls
 80007ae:	2001      	movls	r0, #1
 80007b0:	2000      	movhi	r0, #0
 80007b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80007b6:	bf00      	nop

080007b8 <__aeabi_fcmpgt>:
 80007b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007bc:	f7ff ffc8 	bl	8000750 <__aeabi_cfrcmple>
 80007c0:	bf34      	ite	cc
 80007c2:	2001      	movcc	r0, #1
 80007c4:	2000      	movcs	r0, #0
 80007c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007ca:	bf00      	nop

080007cc <__aeabi_f2iz>:
 80007cc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80007d0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80007d4:	d30f      	bcc.n	80007f6 <__aeabi_f2iz+0x2a>
 80007d6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80007da:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80007de:	d90d      	bls.n	80007fc <__aeabi_f2iz+0x30>
 80007e0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80007e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007e8:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80007ec:	fa23 f002 	lsr.w	r0, r3, r2
 80007f0:	bf18      	it	ne
 80007f2:	4240      	negne	r0, r0
 80007f4:	4770      	bx	lr
 80007f6:	f04f 0000 	mov.w	r0, #0
 80007fa:	4770      	bx	lr
 80007fc:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000800:	d101      	bne.n	8000806 <__aeabi_f2iz+0x3a>
 8000802:	0242      	lsls	r2, r0, #9
 8000804:	d105      	bne.n	8000812 <__aeabi_f2iz+0x46>
 8000806:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800080a:	bf08      	it	eq
 800080c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000810:	4770      	bx	lr
 8000812:	f04f 0000 	mov.w	r0, #0
 8000816:	4770      	bx	lr

08000818 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800081e:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <MX_DMA_Init+0x48>)
 8000820:	695b      	ldr	r3, [r3, #20]
 8000822:	4a0f      	ldr	r2, [pc, #60]	@ (8000860 <MX_DMA_Init+0x48>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	6153      	str	r3, [r2, #20]
 800082a:	4b0d      	ldr	r3, [pc, #52]	@ (8000860 <MX_DMA_Init+0x48>)
 800082c:	695b      	ldr	r3, [r3, #20]
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2100      	movs	r1, #0
 800083a:	200c      	movs	r0, #12
 800083c:	f001 f90f 	bl	8001a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000840:	200c      	movs	r0, #12
 8000842:	f001 f928 	bl	8001a96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2100      	movs	r1, #0
 800084a:	200d      	movs	r0, #13
 800084c:	f001 f907 	bl	8001a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000850:	200d      	movs	r0, #13
 8000852:	f001 f920 	bl	8001a96 <HAL_NVIC_EnableIRQ>

}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40021000 	.word	0x40021000

08000864 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b088      	sub	sp, #32
 8000868:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086a:	f107 0310 	add.w	r3, r7, #16
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	609a      	str	r2, [r3, #8]
 8000876:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000878:	4b42      	ldr	r3, [pc, #264]	@ (8000984 <MX_GPIO_Init+0x120>)
 800087a:	699b      	ldr	r3, [r3, #24]
 800087c:	4a41      	ldr	r2, [pc, #260]	@ (8000984 <MX_GPIO_Init+0x120>)
 800087e:	f043 0320 	orr.w	r3, r3, #32
 8000882:	6193      	str	r3, [r2, #24]
 8000884:	4b3f      	ldr	r3, [pc, #252]	@ (8000984 <MX_GPIO_Init+0x120>)
 8000886:	699b      	ldr	r3, [r3, #24]
 8000888:	f003 0320 	and.w	r3, r3, #32
 800088c:	60fb      	str	r3, [r7, #12]
 800088e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000890:	4b3c      	ldr	r3, [pc, #240]	@ (8000984 <MX_GPIO_Init+0x120>)
 8000892:	699b      	ldr	r3, [r3, #24]
 8000894:	4a3b      	ldr	r2, [pc, #236]	@ (8000984 <MX_GPIO_Init+0x120>)
 8000896:	f043 0304 	orr.w	r3, r3, #4
 800089a:	6193      	str	r3, [r2, #24]
 800089c:	4b39      	ldr	r3, [pc, #228]	@ (8000984 <MX_GPIO_Init+0x120>)
 800089e:	699b      	ldr	r3, [r3, #24]
 80008a0:	f003 0304 	and.w	r3, r3, #4
 80008a4:	60bb      	str	r3, [r7, #8]
 80008a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a8:	4b36      	ldr	r3, [pc, #216]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008aa:	699b      	ldr	r3, [r3, #24]
 80008ac:	4a35      	ldr	r2, [pc, #212]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008ae:	f043 0308 	orr.w	r3, r3, #8
 80008b2:	6193      	str	r3, [r2, #24]
 80008b4:	4b33      	ldr	r3, [pc, #204]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008b6:	699b      	ldr	r3, [r3, #24]
 80008b8:	f003 0308 	and.w	r3, r3, #8
 80008bc:	607b      	str	r3, [r7, #4]
 80008be:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c0:	4b30      	ldr	r3, [pc, #192]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008c2:	699b      	ldr	r3, [r3, #24]
 80008c4:	4a2f      	ldr	r2, [pc, #188]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008c6:	f043 0310 	orr.w	r3, r3, #16
 80008ca:	6193      	str	r3, [r2, #24]
 80008cc:	4b2d      	ldr	r3, [pc, #180]	@ (8000984 <MX_GPIO_Init+0x120>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	f003 0310 	and.w	r3, r3, #16
 80008d4:	603b      	str	r3, [r7, #0]
 80008d6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M2_AL_GPIO_Port, M2_AL_Pin, GPIO_PIN_RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	2180      	movs	r1, #128	@ 0x80
 80008dc:	482a      	ldr	r0, [pc, #168]	@ (8000988 <MX_GPIO_Init+0x124>)
 80008de:	f001 ff24 	bl	800272a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M2_CL_Pin|M2_BL_Pin|LED_Pin|M1_AL_Pin
 80008e2:	2200      	movs	r2, #0
 80008e4:	f24e 0107 	movw	r1, #57351	@ 0xe007
 80008e8:	4828      	ldr	r0, [pc, #160]	@ (800098c <MX_GPIO_Init+0x128>)
 80008ea:	f001 ff1e 	bl	800272a <HAL_GPIO_WritePin>
                          |M1_BL_Pin|M1_CL_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : M2_AL_Pin */
  GPIO_InitStruct.Pin = M2_AL_Pin;
 80008ee:	2380      	movs	r3, #128	@ 0x80
 80008f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f2:	2301      	movs	r3, #1
 80008f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2302      	movs	r3, #2
 80008fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M2_AL_GPIO_Port, &GPIO_InitStruct);
 80008fe:	f107 0310 	add.w	r3, r7, #16
 8000902:	4619      	mov	r1, r3
 8000904:	4820      	ldr	r0, [pc, #128]	@ (8000988 <MX_GPIO_Init+0x124>)
 8000906:	f001 fd65 	bl	80023d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : M2_CL_Pin M2_BL_Pin LED_Pin M1_AL_Pin
                           M1_BL_Pin M1_CL_Pin */
  GPIO_InitStruct.Pin = M2_CL_Pin|M2_BL_Pin|LED_Pin|M1_AL_Pin
 800090a:	f24e 0307 	movw	r3, #57351	@ 0xe007
 800090e:	613b      	str	r3, [r7, #16]
                          |M1_BL_Pin|M1_CL_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000910:	2301      	movs	r3, #1
 8000912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000918:	2302      	movs	r3, #2
 800091a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800091c:	f107 0310 	add.w	r3, r7, #16
 8000920:	4619      	mov	r1, r3
 8000922:	481a      	ldr	r0, [pc, #104]	@ (800098c <MX_GPIO_Init+0x128>)
 8000924:	f001 fd56 	bl	80023d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_HALL_C_Pin M1_HALL_B_Pin M1_HALL_A_Pin */
  GPIO_InitStruct.Pin = M1_HALL_C_Pin|M1_HALL_B_Pin|M1_HALL_A_Pin;
 8000928:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800092c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800092e:	4b18      	ldr	r3, [pc, #96]	@ (8000990 <MX_GPIO_Init+0x12c>)
 8000930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000932:	2300      	movs	r3, #0
 8000934:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000936:	f107 0310 	add.w	r3, r7, #16
 800093a:	4619      	mov	r1, r3
 800093c:	4815      	ldr	r0, [pc, #84]	@ (8000994 <MX_GPIO_Init+0x130>)
 800093e:	f001 fd49 	bl	80023d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : M2_HALL_B_Pin M2_HALL_C_Pin M2_HALL_A_Pin */
  GPIO_InitStruct.Pin = M2_HALL_B_Pin|M2_HALL_C_Pin|M2_HALL_A_Pin;
 8000942:	23e0      	movs	r3, #224	@ 0xe0
 8000944:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000946:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <MX_GPIO_Init+0x12c>)
 8000948:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800094e:	f107 0310 	add.w	r3, r7, #16
 8000952:	4619      	mov	r1, r3
 8000954:	480d      	ldr	r0, [pc, #52]	@ (800098c <MX_GPIO_Init+0x128>)
 8000956:	f001 fd3d 	bl	80023d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800095a:	2200      	movs	r2, #0
 800095c:	2100      	movs	r1, #0
 800095e:	2017      	movs	r0, #23
 8000960:	f001 f87d 	bl	8001a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000964:	2017      	movs	r0, #23
 8000966:	f001 f896 	bl	8001a96 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800096a:	2200      	movs	r2, #0
 800096c:	2100      	movs	r1, #0
 800096e:	2028      	movs	r0, #40	@ 0x28
 8000970:	f001 f875 	bl	8001a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000974:	2028      	movs	r0, #40	@ 0x28
 8000976:	f001 f88e 	bl	8001a96 <HAL_NVIC_EnableIRQ>

}
 800097a:	bf00      	nop
 800097c:	3720      	adds	r7, #32
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40021000 	.word	0x40021000
 8000988:	40010800 	.word	0x40010800
 800098c:	40010c00 	.word	0x40010c00
 8000990:	10310000 	.word	0x10310000
 8000994:	40011000 	.word	0x40011000

08000998 <_ZNK5Motor12getDirectionEv>:

    // Motor yönünü ayarla
    void setDirection(MotorDirection dir);

    // Motor yönünü al
    MotorDirection getDirection() const { return direction; }
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 80009a6:	4618      	mov	r0, r3
 80009a8:	370c      	adds	r7, #12
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bc80      	pop	{r7}
 80009ae:	4770      	bx	lr

080009b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80009b4:	f000 ff1a 	bl	80017ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009b8:	f000 f9b2 	bl	8000d20 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009bc:	f7ff ff52 	bl	8000864 <MX_GPIO_Init>
  MX_TIM1_Init();
 80009c0:	f000 fbea 	bl	8001198 <MX_TIM1_Init>
  MX_TIM8_Init();
 80009c4:	f000 fcd0 	bl	8001368 <MX_TIM8_Init>
  MX_TIM2_Init();
 80009c8:	f000 fc82 	bl	80012d0 <MX_TIM2_Init>
  MX_DMA_Init();
 80009cc:	f7ff ff24 	bl	8000818 <MX_DMA_Init>
  MX_USART3_UART_Init();
 80009d0:	f000 fe12 	bl	80015f8 <MX_USART3_UART_Init>

  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80009d4:	4861      	ldr	r0, [pc, #388]	@ (8000b5c <main+0x1ac>)
 80009d6:	f002 fb51 	bl	800307c <HAL_TIM_Base_Start_IT>
  ANKUPaket.PaketKesmeYapilandir();
 80009da:	4861      	ldr	r0, [pc, #388]	@ (8000b60 <main+0x1b0>)
 80009dc:	f005 fe36 	bl	800664c <_ZN5Paket20PaketKesmeYapilandirEv>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80009e0:	2100      	movs	r1, #0
 80009e2:	4860      	ldr	r0, [pc, #384]	@ (8000b64 <main+0x1b4>)
 80009e4:	f002 fbfa 	bl	80031dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80009e8:	2104      	movs	r1, #4
 80009ea:	485e      	ldr	r0, [pc, #376]	@ (8000b64 <main+0x1b4>)
 80009ec:	f002 fbf6 	bl	80031dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80009f0:	2108      	movs	r1, #8
 80009f2:	485c      	ldr	r0, [pc, #368]	@ (8000b64 <main+0x1b4>)
 80009f4:	f002 fbf2 	bl	80031dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80009f8:	2100      	movs	r1, #0
 80009fa:	485b      	ldr	r0, [pc, #364]	@ (8000b68 <main+0x1b8>)
 80009fc:	f002 fbee 	bl	80031dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8000a00:	2104      	movs	r1, #4
 8000a02:	4859      	ldr	r0, [pc, #356]	@ (8000b68 <main+0x1b8>)
 8000a04:	f002 fbea 	bl	80031dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8000a08:	2108      	movs	r1, #8
 8000a0a:	4857      	ldr	r0, [pc, #348]	@ (8000b68 <main+0x1b8>)
 8000a0c:	f002 fbe6 	bl	80031dc <HAL_TIM_PWM_Start>

  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000a10:	4b54      	ldr	r3, [pc, #336]	@ (8000b64 <main+0x1b4>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2200      	movs	r2, #0
 8000a16:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000a18:	4b52      	ldr	r3, [pc, #328]	@ (8000b64 <main+0x1b4>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8000a20:	4b50      	ldr	r3, [pc, #320]	@ (8000b64 <main+0x1b4>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	2200      	movs	r2, #0
 8000a26:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 0);
 8000a28:	4b4f      	ldr	r3, [pc, #316]	@ (8000b68 <main+0x1b8>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 0);
 8000a30:	4b4d      	ldr	r3, [pc, #308]	@ (8000b68 <main+0x1b8>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	2200      	movs	r2, #0
 8000a36:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8000a38:	4b4b      	ldr	r3, [pc, #300]	@ (8000b68 <main+0x1b8>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	63da      	str	r2, [r3, #60]	@ 0x3c

  HAL_GPIO_WritePin(M1_AL_GPIO_Port, M1_AL_Pin, GPIO_PIN_SET);
 8000a40:	2201      	movs	r2, #1
 8000a42:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a46:	4849      	ldr	r0, [pc, #292]	@ (8000b6c <main+0x1bc>)
 8000a48:	f001 fe6f 	bl	800272a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M1_BL_GPIO_Port, M1_BL_Pin, GPIO_PIN_SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a52:	4846      	ldr	r0, [pc, #280]	@ (8000b6c <main+0x1bc>)
 8000a54:	f001 fe69 	bl	800272a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M1_CL_GPIO_Port, M1_CL_Pin, GPIO_PIN_SET);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a5e:	4843      	ldr	r0, [pc, #268]	@ (8000b6c <main+0x1bc>)
 8000a60:	f001 fe63 	bl	800272a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M2_AL_GPIO_Port, M2_AL_Pin, GPIO_PIN_SET);
 8000a64:	2201      	movs	r2, #1
 8000a66:	2180      	movs	r1, #128	@ 0x80
 8000a68:	4841      	ldr	r0, [pc, #260]	@ (8000b70 <main+0x1c0>)
 8000a6a:	f001 fe5e 	bl	800272a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M2_BL_GPIO_Port, M2_BL_Pin, GPIO_PIN_SET);
 8000a6e:	2201      	movs	r2, #1
 8000a70:	2102      	movs	r1, #2
 8000a72:	483e      	ldr	r0, [pc, #248]	@ (8000b6c <main+0x1bc>)
 8000a74:	f001 fe59 	bl	800272a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(M2_CL_GPIO_Port, M2_CL_Pin, GPIO_PIN_SET);
 8000a78:	2201      	movs	r2, #1
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	483b      	ldr	r0, [pc, #236]	@ (8000b6c <main+0x1bc>)
 8000a7e:	f001 fe54 	bl	800272a <HAL_GPIO_WritePin>

  motor1.init();
 8000a82:	483c      	ldr	r0, [pc, #240]	@ (8000b74 <main+0x1c4>)
 8000a84:	f004 fb30 	bl	80050e8 <_ZN5Motor4initEv>
  motor2.init();
 8000a88:	483b      	ldr	r0, [pc, #236]	@ (8000b78 <main+0x1c8>)
 8000a8a:	f004 fb2d 	bl	80050e8 <_ZN5Motor4initEv>
  motor1.aktif = true;
 8000a8e:	4b39      	ldr	r3, [pc, #228]	@ (8000b74 <main+0x1c4>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  motor2.aktif = true;
 8000a96:	4b38      	ldr	r3, [pc, #224]	@ (8000b78 <main+0x1c8>)
 8000a98:	2201      	movs	r2, #1
 8000a9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  motor1.setDirection(ILERI);
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	4834      	ldr	r0, [pc, #208]	@ (8000b74 <main+0x1c4>)
 8000aa2:	f004 fc9f 	bl	80053e4 <_ZN5Motor12setDirectionE14MotorDirection>
  motor2.setDirection(ILERI);
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4833      	ldr	r0, [pc, #204]	@ (8000b78 <main+0x1c8>)
 8000aaa:	f004 fc9b 	bl	80053e4 <_ZN5Motor12setDirectionE14MotorDirection>
  motor1.updateHall();
 8000aae:	4831      	ldr	r0, [pc, #196]	@ (8000b74 <main+0x1c4>)
 8000ab0:	f004 fba3 	bl	80051fa <_ZN5Motor10updateHallEv>
  motor2.updateHall();
 8000ab4:	4830      	ldr	r0, [pc, #192]	@ (8000b78 <main+0x1c8>)
 8000ab6:	f004 fba0 	bl	80051fa <_ZN5Motor10updateHallEv>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  motor1.komutasyon(motor1pwm);
 8000aba:	4b30      	ldr	r3, [pc, #192]	@ (8000b7c <main+0x1cc>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	482c      	ldr	r0, [pc, #176]	@ (8000b74 <main+0x1c4>)
 8000ac4:	f004 fd22 	bl	800550c <_ZN5Motor10komutasyonEt>
	  motor2.komutasyon(motor2pwm);
 8000ac8:	4b2d      	ldr	r3, [pc, #180]	@ (8000b80 <main+0x1d0>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	b29b      	uxth	r3, r3
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4829      	ldr	r0, [pc, #164]	@ (8000b78 <main+0x1c8>)
 8000ad2:	f004 fd1b 	bl	800550c <_ZN5Motor10komutasyonEt>

	  if(flag_10ms)
 8000ad6:	4b2b      	ldr	r3, [pc, #172]	@ (8000b84 <main+0x1d4>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	bf14      	ite	ne
 8000ae0:	2301      	movne	r3, #1
 8000ae2:	2300      	moveq	r3, #0
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d005      	beq.n	8000af6 <main+0x146>
	  {
		flag_10ms = 0;
 8000aea:	4b26      	ldr	r3, [pc, #152]	@ (8000b84 <main+0x1d4>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	701a      	strb	r2, [r3, #0]
		// 10 ms işlemleri
		ANKUPaket.PaketCoz();
 8000af0:	481b      	ldr	r0, [pc, #108]	@ (8000b60 <main+0x1b0>)
 8000af2:	f005 fdeb 	bl	80066cc <_ZN5Paket8PaketCozEv>

	  }

	  if (flag_20ms)
 8000af6:	4b24      	ldr	r3, [pc, #144]	@ (8000b88 <main+0x1d8>)
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	bf14      	ite	ne
 8000b00:	2301      	movne	r3, #1
 8000b02:	2300      	moveq	r3, #0
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	f000 80ba 	beq.w	8000c80 <main+0x2d0>
	  {
	      flag_20ms = 0;
 8000b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b88 <main+0x1d8>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	701a      	strb	r2, [r3, #0]
		  yon_f = ANKUPaket.gelenYonAl();
 8000b12:	4813      	ldr	r0, [pc, #76]	@ (8000b60 <main+0x1b0>)
 8000b14:	f005 fe96 	bl	8006844 <_ZN5Paket10gelenYonAlEv>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8000b8c <main+0x1dc>)
 8000b1c:	6013      	str	r3, [r2, #0]
		  sagRpm_f = ANKUPaket.gelenSagRpmAl();
 8000b1e:	4810      	ldr	r0, [pc, #64]	@ (8000b60 <main+0x1b0>)
 8000b20:	f005 fe9c 	bl	800685c <_ZN5Paket13gelenSagRpmAlEv>
 8000b24:	4603      	mov	r3, r0
 8000b26:	4a1a      	ldr	r2, [pc, #104]	@ (8000b90 <main+0x1e0>)
 8000b28:	6013      	str	r3, [r2, #0]
		  solRpm_f = ANKUPaket.gelenSolRpmAl();
 8000b2a:	480d      	ldr	r0, [pc, #52]	@ (8000b60 <main+0x1b0>)
 8000b2c:	f005 fea2 	bl	8006874 <_ZN5Paket13gelenSolRpmAlEv>
 8000b30:	4603      	mov	r3, r0
 8000b32:	4a18      	ldr	r2, [pc, #96]	@ (8000b94 <main+0x1e4>)
 8000b34:	6013      	str	r3, [r2, #0]

		  if (yon_f == 1) { motor1.setDirection(ILERI); motor2.setDirection(ILERI); }
 8000b36:	4b15      	ldr	r3, [pc, #84]	@ (8000b8c <main+0x1dc>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff fe12 	bl	8000768 <__aeabi_fcmpeq>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d026      	beq.n	8000b98 <main+0x1e8>
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	4809      	ldr	r0, [pc, #36]	@ (8000b74 <main+0x1c4>)
 8000b4e:	f004 fc49 	bl	80053e4 <_ZN5Motor12setDirectionE14MotorDirection>
 8000b52:	2100      	movs	r1, #0
 8000b54:	4808      	ldr	r0, [pc, #32]	@ (8000b78 <main+0x1c8>)
 8000b56:	f004 fc45 	bl	80053e4 <_ZN5Motor12setDirectionE14MotorDirection>
 8000b5a:	e02f      	b.n	8000bbc <main+0x20c>
 8000b5c:	200003c4 	.word	0x200003c4
 8000b60:	200001a8 	.word	0x200001a8
 8000b64:	2000037c 	.word	0x2000037c
 8000b68:	2000040c 	.word	0x2000040c
 8000b6c:	40010c00 	.word	0x40010c00
 8000b70:	40010800 	.word	0x40010800
 8000b74:	20000028 	.word	0x20000028
 8000b78:	200000e8 	.word	0x200000e8
 8000b7c:	20000358 	.word	0x20000358
 8000b80:	2000035c 	.word	0x2000035c
 8000b84:	20000375 	.word	0x20000375
 8000b88:	20000376 	.word	0x20000376
 8000b8c:	20000348 	.word	0x20000348
 8000b90:	2000034c 	.word	0x2000034c
 8000b94:	20000350 	.word	0x20000350
		  else if (yon_f == 2) { motor1.setDirection(GERI); motor2.setDirection(GERI); }
 8000b98:	4b50      	ldr	r3, [pc, #320]	@ (8000cdc <main+0x32c>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f7ff fde1 	bl	8000768 <__aeabi_fcmpeq>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d007      	beq.n	8000bbc <main+0x20c>
 8000bac:	2101      	movs	r1, #1
 8000bae:	484c      	ldr	r0, [pc, #304]	@ (8000ce0 <main+0x330>)
 8000bb0:	f004 fc18 	bl	80053e4 <_ZN5Motor12setDirectionE14MotorDirection>
 8000bb4:	2101      	movs	r1, #1
 8000bb6:	484b      	ldr	r0, [pc, #300]	@ (8000ce4 <main+0x334>)
 8000bb8:	f004 fc14 	bl	80053e4 <_ZN5Motor12setDirectionE14MotorDirection>

//		  // --- PI Kontrol Önce Anlık RPM Değeri ---
		  motor1.hizHesaplaFiltered(0.02f);
 8000bbc:	494a      	ldr	r1, [pc, #296]	@ (8000ce8 <main+0x338>)
 8000bbe:	4848      	ldr	r0, [pc, #288]	@ (8000ce0 <main+0x330>)
 8000bc0:	f004 fb5c 	bl	800527c <_ZN5Motor18hizHesaplaFilteredEf>
		  motor2.hizHesaplaFiltered(0.02f);
 8000bc4:	4948      	ldr	r1, [pc, #288]	@ (8000ce8 <main+0x338>)
 8000bc6:	4847      	ldr	r0, [pc, #284]	@ (8000ce4 <main+0x334>)
 8000bc8:	f004 fb58 	bl	800527c <_ZN5Motor18hizHesaplaFilteredEf>

		  // PWM hesapla
		  motor1pwm = motor1.updatePWM(sagRpm_f, 0.02f);
 8000bcc:	4b47      	ldr	r3, [pc, #284]	@ (8000cec <main+0x33c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff fdfb 	bl	80007cc <__aeabi_f2iz>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	4a43      	ldr	r2, [pc, #268]	@ (8000ce8 <main+0x338>)
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4840      	ldr	r0, [pc, #256]	@ (8000ce0 <main+0x330>)
 8000bde:	f004 fc10 	bl	8005402 <_ZN5Motor9updatePWMEif>
 8000be2:	4603      	mov	r3, r0
 8000be4:	4a42      	ldr	r2, [pc, #264]	@ (8000cf0 <main+0x340>)
 8000be6:	6013      	str	r3, [r2, #0]
		  motor2pwm = motor2.updatePWM(solRpm_f, 0.02f);
 8000be8:	4b42      	ldr	r3, [pc, #264]	@ (8000cf4 <main+0x344>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4618      	mov	r0, r3
 8000bee:	f7ff fded 	bl	80007cc <__aeabi_f2iz>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	4a3c      	ldr	r2, [pc, #240]	@ (8000ce8 <main+0x338>)
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	483a      	ldr	r0, [pc, #232]	@ (8000ce4 <main+0x334>)
 8000bfa:	f004 fc02 	bl	8005402 <_ZN5Motor9updatePWMEif>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	4a3d      	ldr	r2, [pc, #244]	@ (8000cf8 <main+0x348>)
 8000c02:	6013      	str	r3, [r2, #0]

		  // Komutasyonu ayrı çağır
		  motor1.komutasyon(motor1pwm);
 8000c04:	4b3a      	ldr	r3, [pc, #232]	@ (8000cf0 <main+0x340>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	b29b      	uxth	r3, r3
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4834      	ldr	r0, [pc, #208]	@ (8000ce0 <main+0x330>)
 8000c0e:	f004 fc7d 	bl	800550c <_ZN5Motor10komutasyonEt>
		  motor2.komutasyon(motor2pwm);
 8000c12:	4b39      	ldr	r3, [pc, #228]	@ (8000cf8 <main+0x348>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	b29b      	uxth	r3, r3
 8000c18:	4619      	mov	r1, r3
 8000c1a:	4832      	ldr	r0, [pc, #200]	@ (8000ce4 <main+0x334>)
 8000c1c:	f004 fc76 	bl	800550c <_ZN5Motor10komutasyonEt>


		  sag_hiz = motor1.m_speed_ms;
 8000c20:	4b2f      	ldr	r3, [pc, #188]	@ (8000ce0 <main+0x330>)
 8000c22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000c24:	4a35      	ldr	r2, [pc, #212]	@ (8000cfc <main+0x34c>)
 8000c26:	6013      	str	r3, [r2, #0]
		  sol_hiz = motor2.m_speed_ms;
 8000c28:	4b2e      	ldr	r3, [pc, #184]	@ (8000ce4 <main+0x334>)
 8000c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000c2c:	4a34      	ldr	r2, [pc, #208]	@ (8000d00 <main+0x350>)
 8000c2e:	6013      	str	r3, [r2, #0]

		  if (motor1.getDirection() == GERI)
 8000c30:	482b      	ldr	r0, [pc, #172]	@ (8000ce0 <main+0x330>)
 8000c32:	f7ff feb1 	bl	8000998 <_ZNK5Motor12getDirectionEv>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	bf0c      	ite	eq
 8000c3c:	2301      	moveq	r3, #1
 8000c3e:	2300      	movne	r3, #0
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d00b      	beq.n	8000c5e <main+0x2ae>
		  {
		      sag_hiz = -sag_hiz;
 8000c46:	4b2d      	ldr	r3, [pc, #180]	@ (8000cfc <main+0x34c>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8000c4e:	4a2b      	ldr	r2, [pc, #172]	@ (8000cfc <main+0x34c>)
 8000c50:	6013      	str	r3, [r2, #0]
		      sol_hiz = -sol_hiz;
 8000c52:	4b2b      	ldr	r3, [pc, #172]	@ (8000d00 <main+0x350>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8000c5a:	4a29      	ldr	r2, [pc, #164]	@ (8000d00 <main+0x350>)
 8000c5c:	6013      	str	r3, [r2, #0]
		  }

		  TekerPaket.TekerPaketOlustur(sag_hiz, sol_hiz);
 8000c5e:	4b27      	ldr	r3, [pc, #156]	@ (8000cfc <main+0x34c>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4a27      	ldr	r2, [pc, #156]	@ (8000d00 <main+0x350>)
 8000c64:	6812      	ldr	r2, [r2, #0]
 8000c66:	4619      	mov	r1, r3
 8000c68:	4826      	ldr	r0, [pc, #152]	@ (8000d04 <main+0x354>)
 8000c6a:	f005 fcaa 	bl	80065c2 <_ZN5Paket17TekerPaketOlusturEff>
		  TekerPaket.tekerPaketCagir(tekerBuffer);
 8000c6e:	4926      	ldr	r1, [pc, #152]	@ (8000d08 <main+0x358>)
 8000c70:	4824      	ldr	r0, [pc, #144]	@ (8000d04 <main+0x354>)
 8000c72:	f005 fe0b 	bl	800688c <_ZN5Paket15tekerPaketCagirEPh>
		  HAL_UART_Transmit_DMA(&huart3, tekerBuffer, sizeof(tekerBuffer));
 8000c76:	220d      	movs	r2, #13
 8000c78:	4923      	ldr	r1, [pc, #140]	@ (8000d08 <main+0x358>)
 8000c7a:	4824      	ldr	r0, [pc, #144]	@ (8000d0c <main+0x35c>)
 8000c7c:	f003 fa12 	bl	80040a4 <HAL_UART_Transmit_DMA>
	  }

	  if(flag_100ms)
 8000c80:	4b23      	ldr	r3, [pc, #140]	@ (8000d10 <main+0x360>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	b2db      	uxtb	r3, r3
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	bf14      	ite	ne
 8000c8a:	2301      	movne	r3, #1
 8000c8c:	2300      	moveq	r3, #0
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d002      	beq.n	8000c9a <main+0x2ea>
	  {
		  flag_100ms = 0;
 8000c94:	4b1e      	ldr	r3, [pc, #120]	@ (8000d10 <main+0x360>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]
		  // 100 ms işlemleri
//		  		  motor1.hizHesaplaFiltered(0.1f);
//		  		  motor2.hizHesaplaFiltered(0.1f);
	  }

	  if(flag_500ms)
 8000c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8000d14 <main+0x364>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	bf14      	ite	ne
 8000ca4:	2301      	movne	r3, #1
 8000ca6:	2300      	moveq	r3, #0
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d002      	beq.n	8000cb4 <main+0x304>
	  {
		  flag_500ms = 0;
 8000cae:	4b19      	ldr	r3, [pc, #100]	@ (8000d14 <main+0x364>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	701a      	strb	r2, [r3, #0]
		  // 500 ms işlemleri
		  // --- PI Kontrol Önce Anlık RPM Değeri ---

	  }

	  if(flag_1000ms)
 8000cb4:	4b18      	ldr	r3, [pc, #96]	@ (8000d18 <main+0x368>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	b2db      	uxtb	r3, r3
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	bf14      	ite	ne
 8000cbe:	2301      	movne	r3, #1
 8000cc0:	2300      	moveq	r3, #0
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	f43f aef8 	beq.w	8000aba <main+0x10a>
	  {
		  flag_1000ms = 0;
 8000cca:	4b13      	ldr	r3, [pc, #76]	@ (8000d18 <main+0x368>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	701a      	strb	r2, [r3, #0]
		  // 1 saniyelik işlemler
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 8000cd0:	2104      	movs	r1, #4
 8000cd2:	4812      	ldr	r0, [pc, #72]	@ (8000d1c <main+0x36c>)
 8000cd4:	f001 fd41 	bl	800275a <HAL_GPIO_TogglePin>
	  motor1.komutasyon(motor1pwm);
 8000cd8:	e6ef      	b.n	8000aba <main+0x10a>
 8000cda:	bf00      	nop
 8000cdc:	20000348 	.word	0x20000348
 8000ce0:	20000028 	.word	0x20000028
 8000ce4:	200000e8 	.word	0x200000e8
 8000ce8:	3ca3d70a 	.word	0x3ca3d70a
 8000cec:	2000034c 	.word	0x2000034c
 8000cf0:	20000358 	.word	0x20000358
 8000cf4:	20000350 	.word	0x20000350
 8000cf8:	2000035c 	.word	0x2000035c
 8000cfc:	20000360 	.word	0x20000360
 8000d00:	20000364 	.word	0x20000364
 8000d04:	20000278 	.word	0x20000278
 8000d08:	20000368 	.word	0x20000368
 8000d0c:	20000454 	.word	0x20000454
 8000d10:	20000377 	.word	0x20000377
 8000d14:	20000378 	.word	0x20000378
 8000d18:	20000379 	.word	0x20000379
 8000d1c:	40010c00 	.word	0x40010c00

08000d20 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b090      	sub	sp, #64	@ 0x40
 8000d24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d26:	f107 0318 	add.w	r3, r7, #24
 8000d2a:	2228      	movs	r2, #40	@ 0x28
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f005 fe43 	bl	80069ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
 8000d3a:	605a      	str	r2, [r3, #4]
 8000d3c:	609a      	str	r2, [r3, #8]
 8000d3e:	60da      	str	r2, [r3, #12]
 8000d40:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d42:	2302      	movs	r3, #2
 8000d44:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d46:	2301      	movs	r3, #1
 8000d48:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d4a:	2310      	movs	r3, #16
 8000d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d52:	f107 0318 	add.w	r3, r7, #24
 8000d56:	4618      	mov	r0, r3
 8000d58:	f001 fd30 	bl	80027bc <HAL_RCC_OscConfig>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	bf14      	ite	ne
 8000d62:	2301      	movne	r3, #1
 8000d64:	2300      	moveq	r3, #0
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d001      	beq.n	8000d70 <_Z18SystemClock_Configv+0x50>
  {
    Error_Handler();
 8000d6c:	f000 f8ec 	bl	8000f48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d70:	230f      	movs	r3, #15
 8000d72:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d74:	2300      	movs	r3, #0
 8000d76:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d82:	2300      	movs	r3, #0
 8000d84:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	2100      	movs	r1, #0
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f001 ff98 	bl	8002cc0 <HAL_RCC_ClockConfig>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	bf14      	ite	ne
 8000d96:	2301      	movne	r3, #1
 8000d98:	2300      	moveq	r3, #0
 8000d9a:	b2db      	uxtb	r3, r3
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <_Z18SystemClock_Configv+0x84>
  {
    Error_Handler();
 8000da0:	f000 f8d2 	bl	8000f48 <Error_Handler>
  }
}
 8000da4:	bf00      	nop
 8000da6:	3740      	adds	r7, #64	@ 0x40
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == M1_HALL_A_Pin || GPIO_Pin == M1_HALL_B_Pin || GPIO_Pin == M1_HALL_C_Pin)
 8000db6:	88fb      	ldrh	r3, [r7, #6]
 8000db8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000dbc:	d007      	beq.n	8000dce <HAL_GPIO_EXTI_Callback+0x22>
 8000dbe:	88fb      	ldrh	r3, [r7, #6]
 8000dc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000dc4:	d003      	beq.n	8000dce <HAL_GPIO_EXTI_Callback+0x22>
 8000dc6:	88fb      	ldrh	r3, [r7, #6]
 8000dc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000dcc:	d102      	bne.n	8000dd4 <HAL_GPIO_EXTI_Callback+0x28>
	{
		motor1.updateHall();
 8000dce:	4809      	ldr	r0, [pc, #36]	@ (8000df4 <HAL_GPIO_EXTI_Callback+0x48>)
 8000dd0:	f004 fa13 	bl	80051fa <_ZN5Motor10updateHallEv>
	}

	if (GPIO_Pin == M2_HALL_A_Pin || GPIO_Pin == M2_HALL_B_Pin || GPIO_Pin == M2_HALL_C_Pin)
 8000dd4:	88fb      	ldrh	r3, [r7, #6]
 8000dd6:	2b80      	cmp	r3, #128	@ 0x80
 8000dd8:	d005      	beq.n	8000de6 <HAL_GPIO_EXTI_Callback+0x3a>
 8000dda:	88fb      	ldrh	r3, [r7, #6]
 8000ddc:	2b20      	cmp	r3, #32
 8000dde:	d002      	beq.n	8000de6 <HAL_GPIO_EXTI_Callback+0x3a>
 8000de0:	88fb      	ldrh	r3, [r7, #6]
 8000de2:	2b40      	cmp	r3, #64	@ 0x40
 8000de4:	d102      	bne.n	8000dec <HAL_GPIO_EXTI_Callback+0x40>
	{
		motor2.updateHall();
 8000de6:	4804      	ldr	r0, [pc, #16]	@ (8000df8 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000de8:	f004 fa07 	bl	80051fa <_ZN5Motor10updateHallEv>
	}
}
 8000dec:	bf00      	nop
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000028 	.word	0x20000028
 8000df8:	200000e8 	.word	0x200000e8

08000dfc <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM2)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e0c:	d16a      	bne.n	8000ee4 <HAL_TIM_PeriodElapsedCallback+0xe8>
    {
       tickCounter++;  // 5 ms sayacı
 8000e0e:	4b38      	ldr	r3, [pc, #224]	@ (8000ef0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000e10:	881b      	ldrh	r3, [r3, #0]
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	3301      	adds	r3, #1
 8000e16:	b29a      	uxth	r2, r3
 8000e18:	4b35      	ldr	r3, [pc, #212]	@ (8000ef0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000e1a:	801a      	strh	r2, [r3, #0]
       if(tickCounter % 2 == 0)    // 10 ms (2 * 5 ms)
 8000e1c:	4b34      	ldr	r3, [pc, #208]	@ (8000ef0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000e1e:	881b      	ldrh	r3, [r3, #0]
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	bf0c      	ite	eq
 8000e2a:	2301      	moveq	r3, #1
 8000e2c:	2300      	movne	r3, #0
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d002      	beq.n	8000e3a <HAL_TIM_PeriodElapsedCallback+0x3e>
      		   flag_10ms = 1;
 8000e34:	4b2f      	ldr	r3, [pc, #188]	@ (8000ef4 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000e36:	2201      	movs	r2, #1
 8000e38:	701a      	strb	r2, [r3, #0]

	   if(tickCounter % 4 == 0)    // 20 ms (4 * 5 ms)
 8000e3a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ef0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000e3c:	881b      	ldrh	r3, [r3, #0]
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	f003 0303 	and.w	r3, r3, #3
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	bf0c      	ite	eq
 8000e48:	2301      	moveq	r3, #1
 8000e4a:	2300      	movne	r3, #0
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d002      	beq.n	8000e58 <HAL_TIM_PeriodElapsedCallback+0x5c>
		   flag_20ms = 1;
 8000e52:	4b29      	ldr	r3, [pc, #164]	@ (8000ef8 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000e54:	2201      	movs	r2, #1
 8000e56:	701a      	strb	r2, [r3, #0]

	   if(tickCounter % 20 == 0)   // 100 ms (20 * 5 ms)
 8000e58:	4b25      	ldr	r3, [pc, #148]	@ (8000ef0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	b29a      	uxth	r2, r3
 8000e5e:	4b27      	ldr	r3, [pc, #156]	@ (8000efc <HAL_TIM_PeriodElapsedCallback+0x100>)
 8000e60:	fba3 1302 	umull	r1, r3, r3, r2
 8000e64:	0919      	lsrs	r1, r3, #4
 8000e66:	460b      	mov	r3, r1
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	440b      	add	r3, r1
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	b29b      	uxth	r3, r3
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	bf0c      	ite	eq
 8000e76:	2301      	moveq	r3, #1
 8000e78:	2300      	movne	r3, #0
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d002      	beq.n	8000e86 <HAL_TIM_PeriodElapsedCallback+0x8a>
		   flag_100ms = 1;
 8000e80:	4b1f      	ldr	r3, [pc, #124]	@ (8000f00 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8000e82:	2201      	movs	r2, #1
 8000e84:	701a      	strb	r2, [r3, #0]

	   if(tickCounter % 100 == 0)  // 500 ms (100 * 5 ms)
 8000e86:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000e88:	881b      	ldrh	r3, [r3, #0]
 8000e8a:	b29b      	uxth	r3, r3
 8000e8c:	4a1d      	ldr	r2, [pc, #116]	@ (8000f04 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000e8e:	fba2 1203 	umull	r1, r2, r2, r3
 8000e92:	0952      	lsrs	r2, r2, #5
 8000e94:	2164      	movs	r1, #100	@ 0x64
 8000e96:	fb01 f202 	mul.w	r2, r1, r2
 8000e9a:	1a9b      	subs	r3, r3, r2
 8000e9c:	b29b      	uxth	r3, r3
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	bf0c      	ite	eq
 8000ea2:	2301      	moveq	r3, #1
 8000ea4:	2300      	movne	r3, #0
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d002      	beq.n	8000eb2 <HAL_TIM_PeriodElapsedCallback+0xb6>
		   flag_500ms = 1;
 8000eac:	4b16      	ldr	r3, [pc, #88]	@ (8000f08 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8000eae:	2201      	movs	r2, #1
 8000eb0:	701a      	strb	r2, [r3, #0]

	   if(tickCounter % 200 == 0)  // 1000 ms (200 * 5 ms = 1 sn)
 8000eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ef0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000eb4:	881b      	ldrh	r3, [r3, #0]
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	4a12      	ldr	r2, [pc, #72]	@ (8000f04 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8000eba:	fba2 1203 	umull	r1, r2, r2, r3
 8000ebe:	0992      	lsrs	r2, r2, #6
 8000ec0:	21c8      	movs	r1, #200	@ 0xc8
 8000ec2:	fb01 f202 	mul.w	r2, r1, r2
 8000ec6:	1a9b      	subs	r3, r3, r2
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	bf0c      	ite	eq
 8000ece:	2301      	moveq	r3, #1
 8000ed0:	2300      	movne	r3, #0
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d005      	beq.n	8000ee4 <HAL_TIM_PeriodElapsedCallback+0xe8>
	   {
		   flag_1000ms = 1;
 8000ed8:	4b0c      	ldr	r3, [pc, #48]	@ (8000f0c <HAL_TIM_PeriodElapsedCallback+0x110>)
 8000eda:	2201      	movs	r2, #1
 8000edc:	701a      	strb	r2, [r3, #0]
		   tickCounter = 0; // Sayaç sıfırla (overflow olmasın)
 8000ede:	4b04      	ldr	r3, [pc, #16]	@ (8000ef0 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	801a      	strh	r2, [r3, #0]
	   }

    }
}
 8000ee4:	bf00      	nop
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bc80      	pop	{r7}
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	2000037a 	.word	0x2000037a
 8000ef4:	20000375 	.word	0x20000375
 8000ef8:	20000376 	.word	0x20000376
 8000efc:	cccccccd 	.word	0xcccccccd
 8000f00:	20000377 	.word	0x20000377
 8000f04:	51eb851f 	.word	0x51eb851f
 8000f08:	20000378 	.word	0x20000378
 8000f0c:	20000379 	.word	0x20000379

08000f10 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART3)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a07      	ldr	r2, [pc, #28]	@ (8000f3c <HAL_UART_RxCpltCallback+0x2c>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d107      	bne.n	8000f32 <HAL_UART_RxCpltCallback+0x22>
    {
    	ANKUPaket.DataAlveBayrakKaldir();
 8000f22:	4807      	ldr	r0, [pc, #28]	@ (8000f40 <HAL_UART_RxCpltCallback+0x30>)
 8000f24:	f005 fba2 	bl	800666c <_ZN5Paket20DataAlveBayrakKaldirEv>
    	counterrr++;
 8000f28:	4b06      	ldr	r3, [pc, #24]	@ (8000f44 <HAL_UART_RxCpltCallback+0x34>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	4a05      	ldr	r2, [pc, #20]	@ (8000f44 <HAL_UART_RxCpltCallback+0x34>)
 8000f30:	6013      	str	r3, [r2, #0]
    }
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40004800 	.word	0x40004800
 8000f40:	200001a8 	.word	0x200001a8
 8000f44:	20000354 	.word	0x20000354

08000f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f4c:	b672      	cpsid	i
}
 8000f4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <Error_Handler+0x8>

08000f54 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b08e      	sub	sp, #56	@ 0x38
 8000f58:	af0e      	add	r7, sp, #56	@ 0x38
             M1_HALL_C_GPIO_Port, M1_HALL_C_Pin);
 8000f5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f5e:	930d      	str	r3, [sp, #52]	@ 0x34
 8000f60:	4b2a      	ldr	r3, [pc, #168]	@ (800100c <_Z41__static_initialization_and_destruction_0v+0xb8>)
 8000f62:	930c      	str	r3, [sp, #48]	@ 0x30
 8000f64:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000f68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000f6a:	4b28      	ldr	r3, [pc, #160]	@ (800100c <_Z41__static_initialization_and_destruction_0v+0xb8>)
 8000f6c:	930a      	str	r3, [sp, #40]	@ 0x28
 8000f6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f72:	9309      	str	r3, [sp, #36]	@ 0x24
 8000f74:	4b25      	ldr	r3, [pc, #148]	@ (800100c <_Z41__static_initialization_and_destruction_0v+0xb8>)
 8000f76:	9308      	str	r3, [sp, #32]
 8000f78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f7c:	9307      	str	r3, [sp, #28]
 8000f7e:	4b24      	ldr	r3, [pc, #144]	@ (8001010 <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8000f80:	9306      	str	r3, [sp, #24]
 8000f82:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f86:	9305      	str	r3, [sp, #20]
 8000f88:	4b21      	ldr	r3, [pc, #132]	@ (8001010 <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8000f8a:	9304      	str	r3, [sp, #16]
 8000f8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f90:	9303      	str	r3, [sp, #12]
 8000f92:	4b1f      	ldr	r3, [pc, #124]	@ (8001010 <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8000f94:	9302      	str	r3, [sp, #8]
 8000f96:	2308      	movs	r3, #8
 8000f98:	9301      	str	r3, [sp, #4]
 8000f9a:	2304      	movs	r3, #4
 8000f9c:	9300      	str	r3, [sp, #0]
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	4a1c      	ldr	r2, [pc, #112]	@ (8001014 <_Z41__static_initialization_and_destruction_0v+0xc0>)
 8000fa2:	491d      	ldr	r1, [pc, #116]	@ (8001018 <_Z41__static_initialization_and_destruction_0v+0xc4>)
 8000fa4:	481d      	ldr	r0, [pc, #116]	@ (800101c <_Z41__static_initialization_and_destruction_0v+0xc8>)
 8000fa6:	f004 f817 	bl	8004fd8 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_mmmP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_t>
             M2_HALL_C_GPIO_Port, M2_HALL_C_Pin);
 8000faa:	2340      	movs	r3, #64	@ 0x40
 8000fac:	930d      	str	r3, [sp, #52]	@ 0x34
 8000fae:	4b18      	ldr	r3, [pc, #96]	@ (8001010 <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8000fb0:	930c      	str	r3, [sp, #48]	@ 0x30
 8000fb2:	2320      	movs	r3, #32
 8000fb4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8000fb6:	4b16      	ldr	r3, [pc, #88]	@ (8001010 <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8000fb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8000fba:	2380      	movs	r3, #128	@ 0x80
 8000fbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8000fbe:	4b14      	ldr	r3, [pc, #80]	@ (8001010 <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8000fc0:	9308      	str	r3, [sp, #32]
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	9307      	str	r3, [sp, #28]
 8000fc6:	4b12      	ldr	r3, [pc, #72]	@ (8001010 <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8000fc8:	9306      	str	r3, [sp, #24]
 8000fca:	2302      	movs	r3, #2
 8000fcc:	9305      	str	r3, [sp, #20]
 8000fce:	4b10      	ldr	r3, [pc, #64]	@ (8001010 <_Z41__static_initialization_and_destruction_0v+0xbc>)
 8000fd0:	9304      	str	r3, [sp, #16]
 8000fd2:	2380      	movs	r3, #128	@ 0x80
 8000fd4:	9303      	str	r3, [sp, #12]
 8000fd6:	4b12      	ldr	r3, [pc, #72]	@ (8001020 <_Z41__static_initialization_and_destruction_0v+0xcc>)
 8000fd8:	9302      	str	r3, [sp, #8]
 8000fda:	2304      	movs	r3, #4
 8000fdc:	9301      	str	r3, [sp, #4]
 8000fde:	2308      	movs	r3, #8
 8000fe0:	9300      	str	r3, [sp, #0]
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	4a0b      	ldr	r2, [pc, #44]	@ (8001014 <_Z41__static_initialization_and_destruction_0v+0xc0>)
 8000fe6:	490f      	ldr	r1, [pc, #60]	@ (8001024 <_Z41__static_initialization_and_destruction_0v+0xd0>)
 8000fe8:	480f      	ldr	r0, [pc, #60]	@ (8001028 <_Z41__static_initialization_and_destruction_0v+0xd4>)
 8000fea:	f003 fff5 	bl	8004fd8 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_mmmP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_t>
Paket ANKUPaket(&huart3);
 8000fee:	490f      	ldr	r1, [pc, #60]	@ (800102c <_Z41__static_initialization_and_destruction_0v+0xd8>)
 8000ff0:	480f      	ldr	r0, [pc, #60]	@ (8001030 <_Z41__static_initialization_and_destruction_0v+0xdc>)
 8000ff2:	f005 fa75 	bl	80064e0 <_ZN5PaketC1EP20__UART_HandleTypeDef>
Paket TekerPaket(0x12, 0x34, 0x06, 0x09);
 8000ff6:	2309      	movs	r3, #9
 8000ff8:	9300      	str	r3, [sp, #0]
 8000ffa:	2306      	movs	r3, #6
 8000ffc:	2234      	movs	r2, #52	@ 0x34
 8000ffe:	2112      	movs	r1, #18
 8001000:	480c      	ldr	r0, [pc, #48]	@ (8001034 <_Z41__static_initialization_and_destruction_0v+0xe0>)
 8001002:	f005 fa9b 	bl	800653c <_ZN5PaketC1Ehhhh>
}
 8001006:	bf00      	nop
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	40011000 	.word	0x40011000
 8001010:	40010c00 	.word	0x40010c00
 8001014:	200003c4 	.word	0x200003c4
 8001018:	2000037c 	.word	0x2000037c
 800101c:	20000028 	.word	0x20000028
 8001020:	40010800 	.word	0x40010800
 8001024:	2000040c 	.word	0x2000040c
 8001028:	200000e8 	.word	0x200000e8
 800102c:	20000454 	.word	0x20000454
 8001030:	200001a8 	.word	0x200001a8
 8001034:	20000278 	.word	0x20000278

08001038 <_GLOBAL__sub_I_motor1>:
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
 800103c:	f7ff ff8a 	bl	8000f54 <_Z41__static_initialization_and_destruction_0v>
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001044:	b480      	push	{r7}
 8001046:	b085      	sub	sp, #20
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800104a:	4b15      	ldr	r3, [pc, #84]	@ (80010a0 <HAL_MspInit+0x5c>)
 800104c:	699b      	ldr	r3, [r3, #24]
 800104e:	4a14      	ldr	r2, [pc, #80]	@ (80010a0 <HAL_MspInit+0x5c>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6193      	str	r3, [r2, #24]
 8001056:	4b12      	ldr	r3, [pc, #72]	@ (80010a0 <HAL_MspInit+0x5c>)
 8001058:	699b      	ldr	r3, [r3, #24]
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	60bb      	str	r3, [r7, #8]
 8001060:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001062:	4b0f      	ldr	r3, [pc, #60]	@ (80010a0 <HAL_MspInit+0x5c>)
 8001064:	69db      	ldr	r3, [r3, #28]
 8001066:	4a0e      	ldr	r2, [pc, #56]	@ (80010a0 <HAL_MspInit+0x5c>)
 8001068:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800106c:	61d3      	str	r3, [r2, #28]
 800106e:	4b0c      	ldr	r3, [pc, #48]	@ (80010a0 <HAL_MspInit+0x5c>)
 8001070:	69db      	ldr	r3, [r3, #28]
 8001072:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800107a:	4b0a      	ldr	r3, [pc, #40]	@ (80010a4 <HAL_MspInit+0x60>)
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800108e:	60fb      	str	r3, [r7, #12]
 8001090:	4a04      	ldr	r2, [pc, #16]	@ (80010a4 <HAL_MspInit+0x60>)
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001096:	bf00      	nop
 8001098:	3714      	adds	r7, #20
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr
 80010a0:	40021000 	.word	0x40021000
 80010a4:	40010000 	.word	0x40010000

080010a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <NMI_Handler+0x4>

080010b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <HardFault_Handler+0x4>

080010b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <MemManage_Handler+0x4>

080010c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <BusFault_Handler+0x4>

080010c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010cc:	bf00      	nop
 80010ce:	e7fd      	b.n	80010cc <UsageFault_Handler+0x4>

080010d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010d4:	bf00      	nop
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr

080010dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bc80      	pop	{r7}
 80010e6:	4770      	bx	lr

080010e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ec:	bf00      	nop
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bc80      	pop	{r7}
 80010f2:	4770      	bx	lr

080010f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f8:	f000 fbbe 	bl	8001878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}

08001100 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001104:	4802      	ldr	r0, [pc, #8]	@ (8001110 <DMA1_Channel2_IRQHandler+0x10>)
 8001106:	f000 fefb 	bl	8001f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	200004e0 	.word	0x200004e0

08001114 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001118:	4802      	ldr	r0, [pc, #8]	@ (8001124 <DMA1_Channel3_IRQHandler+0x10>)
 800111a:	f000 fef1 	bl	8001f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	2000049c 	.word	0x2000049c

08001128 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M2_HALL_B_Pin);
 800112c:	2020      	movs	r0, #32
 800112e:	f001 fb2d 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M2_HALL_C_Pin);
 8001132:	2040      	movs	r0, #64	@ 0x40
 8001134:	f001 fb2a 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M2_HALL_A_Pin);
 8001138:	2080      	movs	r0, #128	@ 0x80
 800113a:	f001 fb27 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
	...

08001144 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001148:	4802      	ldr	r0, [pc, #8]	@ (8001154 <TIM2_IRQHandler+0x10>)
 800114a:	f002 f901 	bl	8003350 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	200003c4 	.word	0x200003c4

08001158 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800115c:	4802      	ldr	r0, [pc, #8]	@ (8001168 <USART3_IRQHandler+0x10>)
 800115e:	f003 f837 	bl	80041d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000454 	.word	0x20000454

0800116c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(M1_HALL_C_Pin);
 8001170:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001174:	f001 fb0a 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M1_HALL_B_Pin);
 8001178:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800117c:	f001 fb06 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(M1_HALL_A_Pin);
 8001180:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001184:	f001 fb02 	bl	800278c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}

0800118c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001190:	bf00      	nop
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr

08001198 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b092      	sub	sp, #72	@ 0x48
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800119e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
 80011b8:	615a      	str	r2, [r3, #20]
 80011ba:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011bc:	1d3b      	adds	r3, r7, #4
 80011be:	2220      	movs	r2, #32
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f005 fbf9 	bl	80069ba <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011c8:	4b3f      	ldr	r3, [pc, #252]	@ (80012c8 <MX_TIM1_Init+0x130>)
 80011ca:	4a40      	ldr	r2, [pc, #256]	@ (80012cc <MX_TIM1_Init+0x134>)
 80011cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;
 80011ce:	4b3e      	ldr	r3, [pc, #248]	@ (80012c8 <MX_TIM1_Init+0x130>)
 80011d0:	2207      	movs	r2, #7
 80011d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011d4:	4b3c      	ldr	r3, [pc, #240]	@ (80012c8 <MX_TIM1_Init+0x130>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80011da:	4b3b      	ldr	r3, [pc, #236]	@ (80012c8 <MX_TIM1_Init+0x130>)
 80011dc:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011e2:	4b39      	ldr	r3, [pc, #228]	@ (80012c8 <MX_TIM1_Init+0x130>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011e8:	4b37      	ldr	r3, [pc, #220]	@ (80012c8 <MX_TIM1_Init+0x130>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ee:	4b36      	ldr	r3, [pc, #216]	@ (80012c8 <MX_TIM1_Init+0x130>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011f4:	4834      	ldr	r0, [pc, #208]	@ (80012c8 <MX_TIM1_Init+0x130>)
 80011f6:	f001 ffa1 	bl	800313c <HAL_TIM_PWM_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001200:	f7ff fea2 	bl	8000f48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001204:	2300      	movs	r3, #0
 8001206:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001208:	2300      	movs	r3, #0
 800120a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800120c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001210:	4619      	mov	r1, r3
 8001212:	482d      	ldr	r0, [pc, #180]	@ (80012c8 <MX_TIM1_Init+0x130>)
 8001214:	f002 fe26 	bl	8003e64 <HAL_TIMEx_MasterConfigSynchronization>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800121e:	f7ff fe93 	bl	8000f48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001222:	2360      	movs	r3, #96	@ 0x60
 8001224:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800122a:	2300      	movs	r3, #0
 800122c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800122e:	2300      	movs	r3, #0
 8001230:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001232:	2300      	movs	r3, #0
 8001234:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001236:	2300      	movs	r3, #0
 8001238:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800123a:	2300      	movs	r3, #0
 800123c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800123e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001242:	2200      	movs	r2, #0
 8001244:	4619      	mov	r1, r3
 8001246:	4820      	ldr	r0, [pc, #128]	@ (80012c8 <MX_TIM1_Init+0x130>)
 8001248:	f002 f972 	bl	8003530 <HAL_TIM_PWM_ConfigChannel>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001252:	f7ff fe79 	bl	8000f48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001256:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800125a:	2204      	movs	r2, #4
 800125c:	4619      	mov	r1, r3
 800125e:	481a      	ldr	r0, [pc, #104]	@ (80012c8 <MX_TIM1_Init+0x130>)
 8001260:	f002 f966 	bl	8003530 <HAL_TIM_PWM_ConfigChannel>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800126a:	f7ff fe6d 	bl	8000f48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800126e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001272:	2208      	movs	r2, #8
 8001274:	4619      	mov	r1, r3
 8001276:	4814      	ldr	r0, [pc, #80]	@ (80012c8 <MX_TIM1_Init+0x130>)
 8001278:	f002 f95a 	bl	8003530 <HAL_TIM_PWM_ConfigChannel>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001282:	f7ff fe61 	bl	8000f48 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001286:	2300      	movs	r3, #0
 8001288:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800128a:	2300      	movs	r3, #0
 800128c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001296:	2300      	movs	r3, #0
 8001298:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800129a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800129e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012a0:	2300      	movs	r3, #0
 80012a2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012a4:	1d3b      	adds	r3, r7, #4
 80012a6:	4619      	mov	r1, r3
 80012a8:	4807      	ldr	r0, [pc, #28]	@ (80012c8 <MX_TIM1_Init+0x130>)
 80012aa:	f002 fe47 	bl	8003f3c <HAL_TIMEx_ConfigBreakDeadTime>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 80012b4:	f7ff fe48 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012b8:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <MX_TIM1_Init+0x130>)
 80012ba:	f000 f947 	bl	800154c <HAL_TIM_MspPostInit>

}
 80012be:	bf00      	nop
 80012c0:	3748      	adds	r7, #72	@ 0x48
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	2000037c 	.word	0x2000037c
 80012cc:	40012c00 	.word	0x40012c00

080012d0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012d6:	f107 0308 	add.w	r3, r7, #8
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e4:	463b      	mov	r3, r7
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001364 <MX_TIM2_Init+0x94>)
 80012ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 39;
 80012f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001364 <MX_TIM2_Init+0x94>)
 80012f6:	2227      	movs	r2, #39	@ 0x27
 80012f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001364 <MX_TIM2_Init+0x94>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001300:	4b18      	ldr	r3, [pc, #96]	@ (8001364 <MX_TIM2_Init+0x94>)
 8001302:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001306:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001308:	4b16      	ldr	r3, [pc, #88]	@ (8001364 <MX_TIM2_Init+0x94>)
 800130a:	2200      	movs	r2, #0
 800130c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800130e:	4b15      	ldr	r3, [pc, #84]	@ (8001364 <MX_TIM2_Init+0x94>)
 8001310:	2200      	movs	r2, #0
 8001312:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001314:	4813      	ldr	r0, [pc, #76]	@ (8001364 <MX_TIM2_Init+0x94>)
 8001316:	f001 fe61 	bl	8002fdc <HAL_TIM_Base_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001320:	f7ff fe12 	bl	8000f48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001324:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001328:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800132a:	f107 0308 	add.w	r3, r7, #8
 800132e:	4619      	mov	r1, r3
 8001330:	480c      	ldr	r0, [pc, #48]	@ (8001364 <MX_TIM2_Init+0x94>)
 8001332:	f002 f9bf 	bl	80036b4 <HAL_TIM_ConfigClockSource>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800133c:	f7ff fe04 	bl	8000f48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001340:	2300      	movs	r3, #0
 8001342:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001344:	2300      	movs	r3, #0
 8001346:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001348:	463b      	mov	r3, r7
 800134a:	4619      	mov	r1, r3
 800134c:	4805      	ldr	r0, [pc, #20]	@ (8001364 <MX_TIM2_Init+0x94>)
 800134e:	f002 fd89 	bl	8003e64 <HAL_TIMEx_MasterConfigSynchronization>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001358:	f7ff fdf6 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800135c:	bf00      	nop
 800135e:	3718      	adds	r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	200003c4 	.word	0x200003c4

08001368 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b092      	sub	sp, #72	@ 0x48
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001378:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
 8001386:	611a      	str	r2, [r3, #16]
 8001388:	615a      	str	r2, [r3, #20]
 800138a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800138c:	1d3b      	adds	r3, r7, #4
 800138e:	2220      	movs	r2, #32
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f005 fb11 	bl	80069ba <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001398:	4b3f      	ldr	r3, [pc, #252]	@ (8001498 <MX_TIM8_Init+0x130>)
 800139a:	4a40      	ldr	r2, [pc, #256]	@ (800149c <MX_TIM8_Init+0x134>)
 800139c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 8-1;
 800139e:	4b3e      	ldr	r3, [pc, #248]	@ (8001498 <MX_TIM8_Init+0x130>)
 80013a0:	2207      	movs	r2, #7
 80013a2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a4:	4b3c      	ldr	r3, [pc, #240]	@ (8001498 <MX_TIM8_Init+0x130>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1000-1;
 80013aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001498 <MX_TIM8_Init+0x130>)
 80013ac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80013b0:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013b2:	4b39      	ldr	r3, [pc, #228]	@ (8001498 <MX_TIM8_Init+0x130>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80013b8:	4b37      	ldr	r3, [pc, #220]	@ (8001498 <MX_TIM8_Init+0x130>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013be:	4b36      	ldr	r3, [pc, #216]	@ (8001498 <MX_TIM8_Init+0x130>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80013c4:	4834      	ldr	r0, [pc, #208]	@ (8001498 <MX_TIM8_Init+0x130>)
 80013c6:	f001 feb9 	bl	800313c <HAL_TIM_PWM_Init>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80013d0:	f7ff fdba 	bl	8000f48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d4:	2300      	movs	r3, #0
 80013d6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d8:	2300      	movs	r3, #0
 80013da:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80013dc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013e0:	4619      	mov	r1, r3
 80013e2:	482d      	ldr	r0, [pc, #180]	@ (8001498 <MX_TIM8_Init+0x130>)
 80013e4:	f002 fd3e 	bl	8003e64 <HAL_TIMEx_MasterConfigSynchronization>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80013ee:	f7ff fdab 	bl	8000f48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013f2:	2360      	movs	r3, #96	@ 0x60
 80013f4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013fa:	2300      	movs	r3, #0
 80013fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013fe:	2300      	movs	r3, #0
 8001400:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001402:	2300      	movs	r3, #0
 8001404:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001406:	2300      	movs	r3, #0
 8001408:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800140a:	2300      	movs	r3, #0
 800140c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800140e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001412:	2200      	movs	r2, #0
 8001414:	4619      	mov	r1, r3
 8001416:	4820      	ldr	r0, [pc, #128]	@ (8001498 <MX_TIM8_Init+0x130>)
 8001418:	f002 f88a 	bl	8003530 <HAL_TIM_PWM_ConfigChannel>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 8001422:	f7ff fd91 	bl	8000f48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001426:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800142a:	2204      	movs	r2, #4
 800142c:	4619      	mov	r1, r3
 800142e:	481a      	ldr	r0, [pc, #104]	@ (8001498 <MX_TIM8_Init+0x130>)
 8001430:	f002 f87e 	bl	8003530 <HAL_TIM_PWM_ConfigChannel>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 800143a:	f7ff fd85 	bl	8000f48 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800143e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001442:	2208      	movs	r2, #8
 8001444:	4619      	mov	r1, r3
 8001446:	4814      	ldr	r0, [pc, #80]	@ (8001498 <MX_TIM8_Init+0x130>)
 8001448:	f002 f872 	bl	8003530 <HAL_TIM_PWM_ConfigChannel>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM8_Init+0xee>
  {
    Error_Handler();
 8001452:	f7ff fd79 	bl	8000f48 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001456:	2300      	movs	r3, #0
 8001458:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800145a:	2300      	movs	r3, #0
 800145c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800146a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800146e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001470:	2300      	movs	r3, #0
 8001472:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	4619      	mov	r1, r3
 8001478:	4807      	ldr	r0, [pc, #28]	@ (8001498 <MX_TIM8_Init+0x130>)
 800147a:	f002 fd5f 	bl	8003f3c <HAL_TIMEx_ConfigBreakDeadTime>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_TIM8_Init+0x120>
  {
    Error_Handler();
 8001484:	f7ff fd60 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001488:	4803      	ldr	r0, [pc, #12]	@ (8001498 <MX_TIM8_Init+0x130>)
 800148a:	f000 f85f 	bl	800154c <HAL_TIM_MspPostInit>

}
 800148e:	bf00      	nop
 8001490:	3748      	adds	r7, #72	@ 0x48
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	2000040c 	.word	0x2000040c
 800149c:	40013400 	.word	0x40013400

080014a0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a12      	ldr	r2, [pc, #72]	@ (80014f8 <HAL_TIM_PWM_MspInit+0x58>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d10c      	bne.n	80014cc <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014b2:	4b12      	ldr	r3, [pc, #72]	@ (80014fc <HAL_TIM_PWM_MspInit+0x5c>)
 80014b4:	699b      	ldr	r3, [r3, #24]
 80014b6:	4a11      	ldr	r2, [pc, #68]	@ (80014fc <HAL_TIM_PWM_MspInit+0x5c>)
 80014b8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80014bc:	6193      	str	r3, [r2, #24]
 80014be:	4b0f      	ldr	r3, [pc, #60]	@ (80014fc <HAL_TIM_PWM_MspInit+0x5c>)
 80014c0:	699b      	ldr	r3, [r3, #24]
 80014c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80014c6:	60fb      	str	r3, [r7, #12]
 80014c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80014ca:	e010      	b.n	80014ee <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM8)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001500 <HAL_TIM_PWM_MspInit+0x60>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d10b      	bne.n	80014ee <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80014d6:	4b09      	ldr	r3, [pc, #36]	@ (80014fc <HAL_TIM_PWM_MspInit+0x5c>)
 80014d8:	699b      	ldr	r3, [r3, #24]
 80014da:	4a08      	ldr	r2, [pc, #32]	@ (80014fc <HAL_TIM_PWM_MspInit+0x5c>)
 80014dc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014e0:	6193      	str	r3, [r2, #24]
 80014e2:	4b06      	ldr	r3, [pc, #24]	@ (80014fc <HAL_TIM_PWM_MspInit+0x5c>)
 80014e4:	699b      	ldr	r3, [r3, #24]
 80014e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014ea:	60bb      	str	r3, [r7, #8]
 80014ec:	68bb      	ldr	r3, [r7, #8]
}
 80014ee:	bf00      	nop
 80014f0:	3714      	adds	r7, #20
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bc80      	pop	{r7}
 80014f6:	4770      	bx	lr
 80014f8:	40012c00 	.word	0x40012c00
 80014fc:	40021000 	.word	0x40021000
 8001500:	40013400 	.word	0x40013400

08001504 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001514:	d113      	bne.n	800153e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001516:	4b0c      	ldr	r3, [pc, #48]	@ (8001548 <HAL_TIM_Base_MspInit+0x44>)
 8001518:	69db      	ldr	r3, [r3, #28]
 800151a:	4a0b      	ldr	r2, [pc, #44]	@ (8001548 <HAL_TIM_Base_MspInit+0x44>)
 800151c:	f043 0301 	orr.w	r3, r3, #1
 8001520:	61d3      	str	r3, [r2, #28]
 8001522:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <HAL_TIM_Base_MspInit+0x44>)
 8001524:	69db      	ldr	r3, [r3, #28]
 8001526:	f003 0301 	and.w	r3, r3, #1
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800152e:	2200      	movs	r2, #0
 8001530:	2100      	movs	r1, #0
 8001532:	201c      	movs	r0, #28
 8001534:	f000 fa93 	bl	8001a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001538:	201c      	movs	r0, #28
 800153a:	f000 faac 	bl	8001a96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800153e:	bf00      	nop
 8001540:	3710      	adds	r7, #16
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40021000 	.word	0x40021000

0800154c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b088      	sub	sp, #32
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001554:	f107 0310 	add.w	r3, r7, #16
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a1f      	ldr	r2, [pc, #124]	@ (80015e4 <HAL_TIM_MspPostInit+0x98>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d119      	bne.n	80015a0 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800156c:	4b1e      	ldr	r3, [pc, #120]	@ (80015e8 <HAL_TIM_MspPostInit+0x9c>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	4a1d      	ldr	r2, [pc, #116]	@ (80015e8 <HAL_TIM_MspPostInit+0x9c>)
 8001572:	f043 0304 	orr.w	r3, r3, #4
 8001576:	6193      	str	r3, [r2, #24]
 8001578:	4b1b      	ldr	r3, [pc, #108]	@ (80015e8 <HAL_TIM_MspPostInit+0x9c>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	f003 0304 	and.w	r3, r3, #4
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = M1_AH_Pin|M1_BH_Pin|M1_CH_Pin;
 8001584:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001588:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158a:	2302      	movs	r3, #2
 800158c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158e:	2302      	movs	r3, #2
 8001590:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001592:	f107 0310 	add.w	r3, r7, #16
 8001596:	4619      	mov	r1, r3
 8001598:	4814      	ldr	r0, [pc, #80]	@ (80015ec <HAL_TIM_MspPostInit+0xa0>)
 800159a:	f000 ff1b 	bl	80023d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800159e:	e01d      	b.n	80015dc <HAL_TIM_MspPostInit+0x90>
  else if(timHandle->Instance==TIM8)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	4a12      	ldr	r2, [pc, #72]	@ (80015f0 <HAL_TIM_MspPostInit+0xa4>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d118      	bne.n	80015dc <HAL_TIM_MspPostInit+0x90>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015aa:	4b0f      	ldr	r3, [pc, #60]	@ (80015e8 <HAL_TIM_MspPostInit+0x9c>)
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	4a0e      	ldr	r2, [pc, #56]	@ (80015e8 <HAL_TIM_MspPostInit+0x9c>)
 80015b0:	f043 0310 	orr.w	r3, r3, #16
 80015b4:	6193      	str	r3, [r2, #24]
 80015b6:	4b0c      	ldr	r3, [pc, #48]	@ (80015e8 <HAL_TIM_MspPostInit+0x9c>)
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	f003 0310 	and.w	r3, r3, #16
 80015be:	60bb      	str	r3, [r7, #8]
 80015c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = M2_AH_Pin|M2_CH_Pin|M2_BH_Pin;
 80015c2:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80015c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015c8:	2302      	movs	r3, #2
 80015ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015cc:	2302      	movs	r3, #2
 80015ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015d0:	f107 0310 	add.w	r3, r7, #16
 80015d4:	4619      	mov	r1, r3
 80015d6:	4807      	ldr	r0, [pc, #28]	@ (80015f4 <HAL_TIM_MspPostInit+0xa8>)
 80015d8:	f000 fefc 	bl	80023d4 <HAL_GPIO_Init>
}
 80015dc:	bf00      	nop
 80015de:	3720      	adds	r7, #32
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40012c00 	.word	0x40012c00
 80015e8:	40021000 	.word	0x40021000
 80015ec:	40010800 	.word	0x40010800
 80015f0:	40013400 	.word	0x40013400
 80015f4:	40011000 	.word	0x40011000

080015f8 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015fc:	4b11      	ldr	r3, [pc, #68]	@ (8001644 <MX_USART3_UART_Init+0x4c>)
 80015fe:	4a12      	ldr	r2, [pc, #72]	@ (8001648 <MX_USART3_UART_Init+0x50>)
 8001600:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001602:	4b10      	ldr	r3, [pc, #64]	@ (8001644 <MX_USART3_UART_Init+0x4c>)
 8001604:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001608:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800160a:	4b0e      	ldr	r3, [pc, #56]	@ (8001644 <MX_USART3_UART_Init+0x4c>)
 800160c:	2200      	movs	r2, #0
 800160e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001610:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <MX_USART3_UART_Init+0x4c>)
 8001612:	2200      	movs	r2, #0
 8001614:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001616:	4b0b      	ldr	r3, [pc, #44]	@ (8001644 <MX_USART3_UART_Init+0x4c>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800161c:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <MX_USART3_UART_Init+0x4c>)
 800161e:	220c      	movs	r2, #12
 8001620:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001622:	4b08      	ldr	r3, [pc, #32]	@ (8001644 <MX_USART3_UART_Init+0x4c>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <MX_USART3_UART_Init+0x4c>)
 800162a:	2200      	movs	r2, #0
 800162c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800162e:	4805      	ldr	r0, [pc, #20]	@ (8001644 <MX_USART3_UART_Init+0x4c>)
 8001630:	f002 fce7 	bl	8004002 <HAL_UART_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800163a:	f7ff fc85 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000454 	.word	0x20000454
 8001648:	40004800 	.word	0x40004800

0800164c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b088      	sub	sp, #32
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 0310 	add.w	r3, r7, #16
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a47      	ldr	r2, [pc, #284]	@ (8001784 <HAL_UART_MspInit+0x138>)
 8001668:	4293      	cmp	r3, r2
 800166a:	f040 8086 	bne.w	800177a <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800166e:	4b46      	ldr	r3, [pc, #280]	@ (8001788 <HAL_UART_MspInit+0x13c>)
 8001670:	69db      	ldr	r3, [r3, #28]
 8001672:	4a45      	ldr	r2, [pc, #276]	@ (8001788 <HAL_UART_MspInit+0x13c>)
 8001674:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001678:	61d3      	str	r3, [r2, #28]
 800167a:	4b43      	ldr	r3, [pc, #268]	@ (8001788 <HAL_UART_MspInit+0x13c>)
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001686:	4b40      	ldr	r3, [pc, #256]	@ (8001788 <HAL_UART_MspInit+0x13c>)
 8001688:	699b      	ldr	r3, [r3, #24]
 800168a:	4a3f      	ldr	r2, [pc, #252]	@ (8001788 <HAL_UART_MspInit+0x13c>)
 800168c:	f043 0308 	orr.w	r3, r3, #8
 8001690:	6193      	str	r3, [r2, #24]
 8001692:	4b3d      	ldr	r3, [pc, #244]	@ (8001788 <HAL_UART_MspInit+0x13c>)
 8001694:	699b      	ldr	r3, [r3, #24]
 8001696:	f003 0308 	and.w	r3, r3, #8
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800169e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a4:	2302      	movs	r3, #2
 80016a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016a8:	2303      	movs	r3, #3
 80016aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ac:	f107 0310 	add.w	r3, r7, #16
 80016b0:	4619      	mov	r1, r3
 80016b2:	4836      	ldr	r0, [pc, #216]	@ (800178c <HAL_UART_MspInit+0x140>)
 80016b4:	f000 fe8e 	bl	80023d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80016b8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016be:	2300      	movs	r3, #0
 80016c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c2:	2300      	movs	r3, #0
 80016c4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c6:	f107 0310 	add.w	r3, r7, #16
 80016ca:	4619      	mov	r1, r3
 80016cc:	482f      	ldr	r0, [pc, #188]	@ (800178c <HAL_UART_MspInit+0x140>)
 80016ce:	f000 fe81 	bl	80023d4 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80016d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001790 <HAL_UART_MspInit+0x144>)
 80016d4:	4a2f      	ldr	r2, [pc, #188]	@ (8001794 <HAL_UART_MspInit+0x148>)
 80016d6:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016d8:	4b2d      	ldr	r3, [pc, #180]	@ (8001790 <HAL_UART_MspInit+0x144>)
 80016da:	2200      	movs	r2, #0
 80016dc:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016de:	4b2c      	ldr	r3, [pc, #176]	@ (8001790 <HAL_UART_MspInit+0x144>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001790 <HAL_UART_MspInit+0x144>)
 80016e6:	2280      	movs	r2, #128	@ 0x80
 80016e8:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016ea:	4b29      	ldr	r3, [pc, #164]	@ (8001790 <HAL_UART_MspInit+0x144>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016f0:	4b27      	ldr	r3, [pc, #156]	@ (8001790 <HAL_UART_MspInit+0x144>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80016f6:	4b26      	ldr	r3, [pc, #152]	@ (8001790 <HAL_UART_MspInit+0x144>)
 80016f8:	2220      	movs	r2, #32
 80016fa:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80016fc:	4b24      	ldr	r3, [pc, #144]	@ (8001790 <HAL_UART_MspInit+0x144>)
 80016fe:	2200      	movs	r2, #0
 8001700:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001702:	4823      	ldr	r0, [pc, #140]	@ (8001790 <HAL_UART_MspInit+0x144>)
 8001704:	f000 f9e2 	bl	8001acc <HAL_DMA_Init>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800170e:	f7ff fc1b 	bl	8000f48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a1e      	ldr	r2, [pc, #120]	@ (8001790 <HAL_UART_MspInit+0x144>)
 8001716:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001718:	4a1d      	ldr	r2, [pc, #116]	@ (8001790 <HAL_UART_MspInit+0x144>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 800171e:	4b1e      	ldr	r3, [pc, #120]	@ (8001798 <HAL_UART_MspInit+0x14c>)
 8001720:	4a1e      	ldr	r2, [pc, #120]	@ (800179c <HAL_UART_MspInit+0x150>)
 8001722:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001724:	4b1c      	ldr	r3, [pc, #112]	@ (8001798 <HAL_UART_MspInit+0x14c>)
 8001726:	2210      	movs	r2, #16
 8001728:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800172a:	4b1b      	ldr	r3, [pc, #108]	@ (8001798 <HAL_UART_MspInit+0x14c>)
 800172c:	2200      	movs	r2, #0
 800172e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001730:	4b19      	ldr	r3, [pc, #100]	@ (8001798 <HAL_UART_MspInit+0x14c>)
 8001732:	2280      	movs	r2, #128	@ 0x80
 8001734:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001736:	4b18      	ldr	r3, [pc, #96]	@ (8001798 <HAL_UART_MspInit+0x14c>)
 8001738:	2200      	movs	r2, #0
 800173a:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800173c:	4b16      	ldr	r3, [pc, #88]	@ (8001798 <HAL_UART_MspInit+0x14c>)
 800173e:	2200      	movs	r2, #0
 8001740:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001742:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <HAL_UART_MspInit+0x14c>)
 8001744:	2200      	movs	r2, #0
 8001746:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001748:	4b13      	ldr	r3, [pc, #76]	@ (8001798 <HAL_UART_MspInit+0x14c>)
 800174a:	2200      	movs	r2, #0
 800174c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800174e:	4812      	ldr	r0, [pc, #72]	@ (8001798 <HAL_UART_MspInit+0x14c>)
 8001750:	f000 f9bc 	bl	8001acc <HAL_DMA_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 800175a:	f7ff fbf5 	bl	8000f48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	4a0d      	ldr	r2, [pc, #52]	@ (8001798 <HAL_UART_MspInit+0x14c>)
 8001762:	639a      	str	r2, [r3, #56]	@ 0x38
 8001764:	4a0c      	ldr	r2, [pc, #48]	@ (8001798 <HAL_UART_MspInit+0x14c>)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800176a:	2200      	movs	r2, #0
 800176c:	2100      	movs	r1, #0
 800176e:	2027      	movs	r0, #39	@ 0x27
 8001770:	f000 f975 	bl	8001a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001774:	2027      	movs	r0, #39	@ 0x27
 8001776:	f000 f98e 	bl	8001a96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800177a:	bf00      	nop
 800177c:	3720      	adds	r7, #32
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40004800 	.word	0x40004800
 8001788:	40021000 	.word	0x40021000
 800178c:	40010c00 	.word	0x40010c00
 8001790:	2000049c 	.word	0x2000049c
 8001794:	40020030 	.word	0x40020030
 8001798:	200004e0 	.word	0x200004e0
 800179c:	4002001c 	.word	0x4002001c

080017a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017a0:	f7ff fcf4 	bl	800118c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017a4:	480b      	ldr	r0, [pc, #44]	@ (80017d4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017a6:	490c      	ldr	r1, [pc, #48]	@ (80017d8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017a8:	4a0c      	ldr	r2, [pc, #48]	@ (80017dc <LoopFillZerobss+0x16>)
  movs r3, #0
 80017aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017ac:	e002      	b.n	80017b4 <LoopCopyDataInit>

080017ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017b2:	3304      	adds	r3, #4

080017b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017b8:	d3f9      	bcc.n	80017ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ba:	4a09      	ldr	r2, [pc, #36]	@ (80017e0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017bc:	4c09      	ldr	r4, [pc, #36]	@ (80017e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c0:	e001      	b.n	80017c6 <LoopFillZerobss>

080017c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017c4:	3204      	adds	r2, #4

080017c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017c8:	d3fb      	bcc.n	80017c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017ca:	f005 f8ff 	bl	80069cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ce:	f7ff f8ef 	bl	80009b0 <main>
  bx lr
 80017d2:	4770      	bx	lr
  ldr r0, =_sdata
 80017d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017d8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80017dc:	08006a80 	.word	0x08006a80
  ldr r2, =_sbss
 80017e0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80017e4:	20000544 	.word	0x20000544

080017e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017e8:	e7fe      	b.n	80017e8 <ADC1_2_IRQHandler>
	...

080017ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f0:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <HAL_Init+0x28>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a07      	ldr	r2, [pc, #28]	@ (8001814 <HAL_Init+0x28>)
 80017f6:	f043 0310 	orr.w	r3, r3, #16
 80017fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017fc:	2003      	movs	r0, #3
 80017fe:	f000 f923 	bl	8001a48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001802:	200f      	movs	r0, #15
 8001804:	f000 f808 	bl	8001818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001808:	f7ff fc1c 	bl	8001044 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40022000 	.word	0x40022000

08001818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001820:	4b12      	ldr	r3, [pc, #72]	@ (800186c <HAL_InitTick+0x54>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <HAL_InitTick+0x58>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	4619      	mov	r1, r3
 800182a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800182e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001832:	fbb2 f3f3 	udiv	r3, r2, r3
 8001836:	4618      	mov	r0, r3
 8001838:	f000 f93b 	bl	8001ab2 <HAL_SYSTICK_Config>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e00e      	b.n	8001864 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2b0f      	cmp	r3, #15
 800184a:	d80a      	bhi.n	8001862 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800184c:	2200      	movs	r2, #0
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	f04f 30ff 	mov.w	r0, #4294967295
 8001854:	f000 f903 	bl	8001a5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001858:	4a06      	ldr	r2, [pc, #24]	@ (8001874 <HAL_InitTick+0x5c>)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800185e:	2300      	movs	r3, #0
 8001860:	e000      	b.n	8001864 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
}
 8001864:	4618      	mov	r0, r3
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000000 	.word	0x20000000
 8001870:	20000008 	.word	0x20000008
 8001874:	20000004 	.word	0x20000004

08001878 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800187c:	4b05      	ldr	r3, [pc, #20]	@ (8001894 <HAL_IncTick+0x1c>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	461a      	mov	r2, r3
 8001882:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <HAL_IncTick+0x20>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4413      	add	r3, r2
 8001888:	4a03      	ldr	r2, [pc, #12]	@ (8001898 <HAL_IncTick+0x20>)
 800188a:	6013      	str	r3, [r2, #0]
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr
 8001894:	20000008 	.word	0x20000008
 8001898:	20000524 	.word	0x20000524

0800189c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return uwTick;
 80018a0:	4b02      	ldr	r3, [pc, #8]	@ (80018ac <HAL_GetTick+0x10>)
 80018a2:	681b      	ldr	r3, [r3, #0]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr
 80018ac:	20000524 	.word	0x20000524

080018b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	f003 0307 	and.w	r3, r3, #7
 80018be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018c0:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <__NVIC_SetPriorityGrouping+0x44>)
 80018c2:	68db      	ldr	r3, [r3, #12]
 80018c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018c6:	68ba      	ldr	r2, [r7, #8]
 80018c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018cc:	4013      	ands	r3, r2
 80018ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018e2:	4a04      	ldr	r2, [pc, #16]	@ (80018f4 <__NVIC_SetPriorityGrouping+0x44>)
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	60d3      	str	r3, [r2, #12]
}
 80018e8:	bf00      	nop
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bc80      	pop	{r7}
 80018f0:	4770      	bx	lr
 80018f2:	bf00      	nop
 80018f4:	e000ed00 	.word	0xe000ed00

080018f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018fc:	4b04      	ldr	r3, [pc, #16]	@ (8001910 <__NVIC_GetPriorityGrouping+0x18>)
 80018fe:	68db      	ldr	r3, [r3, #12]
 8001900:	0a1b      	lsrs	r3, r3, #8
 8001902:	f003 0307 	and.w	r3, r3, #7
}
 8001906:	4618      	mov	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	bc80      	pop	{r7}
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	e000ed00 	.word	0xe000ed00

08001914 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	2b00      	cmp	r3, #0
 8001924:	db0b      	blt.n	800193e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	f003 021f 	and.w	r2, r3, #31
 800192c:	4906      	ldr	r1, [pc, #24]	@ (8001948 <__NVIC_EnableIRQ+0x34>)
 800192e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001932:	095b      	lsrs	r3, r3, #5
 8001934:	2001      	movs	r0, #1
 8001936:	fa00 f202 	lsl.w	r2, r0, r2
 800193a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800193e:	bf00      	nop
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr
 8001948:	e000e100 	.word	0xe000e100

0800194c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	6039      	str	r1, [r7, #0]
 8001956:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001958:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195c:	2b00      	cmp	r3, #0
 800195e:	db0a      	blt.n	8001976 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	b2da      	uxtb	r2, r3
 8001964:	490c      	ldr	r1, [pc, #48]	@ (8001998 <__NVIC_SetPriority+0x4c>)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	0112      	lsls	r2, r2, #4
 800196c:	b2d2      	uxtb	r2, r2
 800196e:	440b      	add	r3, r1
 8001970:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001974:	e00a      	b.n	800198c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	b2da      	uxtb	r2, r3
 800197a:	4908      	ldr	r1, [pc, #32]	@ (800199c <__NVIC_SetPriority+0x50>)
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	f003 030f 	and.w	r3, r3, #15
 8001982:	3b04      	subs	r3, #4
 8001984:	0112      	lsls	r2, r2, #4
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	440b      	add	r3, r1
 800198a:	761a      	strb	r2, [r3, #24]
}
 800198c:	bf00      	nop
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	bc80      	pop	{r7}
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	e000e100 	.word	0xe000e100
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b089      	sub	sp, #36	@ 0x24
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	f1c3 0307 	rsb	r3, r3, #7
 80019ba:	2b04      	cmp	r3, #4
 80019bc:	bf28      	it	cs
 80019be:	2304      	movcs	r3, #4
 80019c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019c2:	69fb      	ldr	r3, [r7, #28]
 80019c4:	3304      	adds	r3, #4
 80019c6:	2b06      	cmp	r3, #6
 80019c8:	d902      	bls.n	80019d0 <NVIC_EncodePriority+0x30>
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	3b03      	subs	r3, #3
 80019ce:	e000      	b.n	80019d2 <NVIC_EncodePriority+0x32>
 80019d0:	2300      	movs	r3, #0
 80019d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d4:	f04f 32ff 	mov.w	r2, #4294967295
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	fa02 f303 	lsl.w	r3, r2, r3
 80019de:	43da      	mvns	r2, r3
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	401a      	ands	r2, r3
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019e8:	f04f 31ff 	mov.w	r1, #4294967295
 80019ec:	697b      	ldr	r3, [r7, #20]
 80019ee:	fa01 f303 	lsl.w	r3, r1, r3
 80019f2:	43d9      	mvns	r1, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f8:	4313      	orrs	r3, r2
         );
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3724      	adds	r7, #36	@ 0x24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bc80      	pop	{r7}
 8001a02:	4770      	bx	lr

08001a04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a14:	d301      	bcc.n	8001a1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a16:	2301      	movs	r3, #1
 8001a18:	e00f      	b.n	8001a3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a44 <SysTick_Config+0x40>)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a22:	210f      	movs	r1, #15
 8001a24:	f04f 30ff 	mov.w	r0, #4294967295
 8001a28:	f7ff ff90 	bl	800194c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a2c:	4b05      	ldr	r3, [pc, #20]	@ (8001a44 <SysTick_Config+0x40>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a32:	4b04      	ldr	r3, [pc, #16]	@ (8001a44 <SysTick_Config+0x40>)
 8001a34:	2207      	movs	r2, #7
 8001a36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a38:	2300      	movs	r3, #0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	e000e010 	.word	0xe000e010

08001a48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a50:	6878      	ldr	r0, [r7, #4]
 8001a52:	f7ff ff2d 	bl	80018b0 <__NVIC_SetPriorityGrouping>
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}

08001a5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	b086      	sub	sp, #24
 8001a62:	af00      	add	r7, sp, #0
 8001a64:	4603      	mov	r3, r0
 8001a66:	60b9      	str	r1, [r7, #8]
 8001a68:	607a      	str	r2, [r7, #4]
 8001a6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a70:	f7ff ff42 	bl	80018f8 <__NVIC_GetPriorityGrouping>
 8001a74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	68b9      	ldr	r1, [r7, #8]
 8001a7a:	6978      	ldr	r0, [r7, #20]
 8001a7c:	f7ff ff90 	bl	80019a0 <NVIC_EncodePriority>
 8001a80:	4602      	mov	r2, r0
 8001a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a86:	4611      	mov	r1, r2
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff ff5f 	bl	800194c <__NVIC_SetPriority>
}
 8001a8e:	bf00      	nop
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b082      	sub	sp, #8
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff ff35 	bl	8001914 <__NVIC_EnableIRQ>
}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b082      	sub	sp, #8
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f7ff ffa2 	bl	8001a04 <SysTick_Config>
 8001ac0:	4603      	mov	r3, r0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
	...

08001acc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b085      	sub	sp, #20
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d101      	bne.n	8001ae2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e059      	b.n	8001b96 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	4b2d      	ldr	r3, [pc, #180]	@ (8001ba0 <HAL_DMA_Init+0xd4>)
 8001aea:	429a      	cmp	r2, r3
 8001aec:	d80f      	bhi.n	8001b0e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	4b2b      	ldr	r3, [pc, #172]	@ (8001ba4 <HAL_DMA_Init+0xd8>)
 8001af6:	4413      	add	r3, r2
 8001af8:	4a2b      	ldr	r2, [pc, #172]	@ (8001ba8 <HAL_DMA_Init+0xdc>)
 8001afa:	fba2 2303 	umull	r2, r3, r2, r3
 8001afe:	091b      	lsrs	r3, r3, #4
 8001b00:	009a      	lsls	r2, r3, #2
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a28      	ldr	r2, [pc, #160]	@ (8001bac <HAL_DMA_Init+0xe0>)
 8001b0a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001b0c:	e00e      	b.n	8001b2c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	461a      	mov	r2, r3
 8001b14:	4b26      	ldr	r3, [pc, #152]	@ (8001bb0 <HAL_DMA_Init+0xe4>)
 8001b16:	4413      	add	r3, r2
 8001b18:	4a23      	ldr	r2, [pc, #140]	@ (8001ba8 <HAL_DMA_Init+0xdc>)
 8001b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1e:	091b      	lsrs	r3, r3, #4
 8001b20:	009a      	lsls	r2, r3, #2
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a22      	ldr	r2, [pc, #136]	@ (8001bb4 <HAL_DMA_Init+0xe8>)
 8001b2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2202      	movs	r2, #2
 8001b30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001b42:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001b46:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001b50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	695b      	ldr	r3, [r3, #20]
 8001b62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001b70:	68fa      	ldr	r2, [r7, #12]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2200      	movs	r2, #0
 8001b82:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2201      	movs	r2, #1
 8001b88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr
 8001ba0:	40020407 	.word	0x40020407
 8001ba4:	bffdfff8 	.word	0xbffdfff8
 8001ba8:	cccccccd 	.word	0xcccccccd
 8001bac:	40020000 	.word	0x40020000
 8001bb0:	bffdfbf8 	.word	0xbffdfbf8
 8001bb4:	40020400 	.word	0x40020400

08001bb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b086      	sub	sp, #24
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
 8001bc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d101      	bne.n	8001bd8 <HAL_DMA_Start_IT+0x20>
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	e04b      	b.n	8001c70 <HAL_DMA_Start_IT+0xb8>
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d13a      	bne.n	8001c62 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2202      	movs	r2, #2
 8001bf0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f022 0201 	bic.w	r2, r2, #1
 8001c08:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	68b9      	ldr	r1, [r7, #8]
 8001c10:	68f8      	ldr	r0, [r7, #12]
 8001c12:	f000 fbb1 	bl	8002378 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d008      	beq.n	8001c30 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f042 020e 	orr.w	r2, r2, #14
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	e00f      	b.n	8001c50 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f022 0204 	bic.w	r2, r2, #4
 8001c3e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f042 020a 	orr.w	r2, r2, #10
 8001c4e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f042 0201 	orr.w	r2, r2, #1
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	e005      	b.n	8001c6e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	2200      	movs	r2, #0
 8001c66:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3718      	adds	r7, #24
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c80:	2300      	movs	r3, #0
 8001c82:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d008      	beq.n	8001ca2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2204      	movs	r2, #4
 8001c94:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e020      	b.n	8001ce4 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f022 020e 	bic.w	r2, r2, #14
 8001cb0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f022 0201 	bic.w	r2, r2, #1
 8001cc0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cca:	2101      	movs	r1, #1
 8001ccc:	fa01 f202 	lsl.w	r2, r1, r2
 8001cd0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3714      	adds	r7, #20
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr
	...

08001cf0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d005      	beq.n	8001d14 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2204      	movs	r2, #4
 8001d0c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	73fb      	strb	r3, [r7, #15]
 8001d12:	e0d6      	b.n	8001ec2 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f022 020e 	bic.w	r2, r2, #14
 8001d22:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f022 0201 	bic.w	r2, r2, #1
 8001d32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4b64      	ldr	r3, [pc, #400]	@ (8001ecc <HAL_DMA_Abort_IT+0x1dc>)
 8001d3c:	429a      	cmp	r2, r3
 8001d3e:	d958      	bls.n	8001df2 <HAL_DMA_Abort_IT+0x102>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a62      	ldr	r2, [pc, #392]	@ (8001ed0 <HAL_DMA_Abort_IT+0x1e0>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d04f      	beq.n	8001dea <HAL_DMA_Abort_IT+0xfa>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a61      	ldr	r2, [pc, #388]	@ (8001ed4 <HAL_DMA_Abort_IT+0x1e4>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d048      	beq.n	8001de6 <HAL_DMA_Abort_IT+0xf6>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a5f      	ldr	r2, [pc, #380]	@ (8001ed8 <HAL_DMA_Abort_IT+0x1e8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d040      	beq.n	8001de0 <HAL_DMA_Abort_IT+0xf0>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a5e      	ldr	r2, [pc, #376]	@ (8001edc <HAL_DMA_Abort_IT+0x1ec>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d038      	beq.n	8001dda <HAL_DMA_Abort_IT+0xea>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a5c      	ldr	r2, [pc, #368]	@ (8001ee0 <HAL_DMA_Abort_IT+0x1f0>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d030      	beq.n	8001dd4 <HAL_DMA_Abort_IT+0xe4>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a5b      	ldr	r2, [pc, #364]	@ (8001ee4 <HAL_DMA_Abort_IT+0x1f4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d028      	beq.n	8001dce <HAL_DMA_Abort_IT+0xde>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a52      	ldr	r2, [pc, #328]	@ (8001ecc <HAL_DMA_Abort_IT+0x1dc>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d020      	beq.n	8001dc8 <HAL_DMA_Abort_IT+0xd8>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a57      	ldr	r2, [pc, #348]	@ (8001ee8 <HAL_DMA_Abort_IT+0x1f8>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d019      	beq.n	8001dc4 <HAL_DMA_Abort_IT+0xd4>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a55      	ldr	r2, [pc, #340]	@ (8001eec <HAL_DMA_Abort_IT+0x1fc>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d012      	beq.n	8001dc0 <HAL_DMA_Abort_IT+0xd0>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a54      	ldr	r2, [pc, #336]	@ (8001ef0 <HAL_DMA_Abort_IT+0x200>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d00a      	beq.n	8001dba <HAL_DMA_Abort_IT+0xca>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a52      	ldr	r2, [pc, #328]	@ (8001ef4 <HAL_DMA_Abort_IT+0x204>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d102      	bne.n	8001db4 <HAL_DMA_Abort_IT+0xc4>
 8001dae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001db2:	e01b      	b.n	8001dec <HAL_DMA_Abort_IT+0xfc>
 8001db4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001db8:	e018      	b.n	8001dec <HAL_DMA_Abort_IT+0xfc>
 8001dba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dbe:	e015      	b.n	8001dec <HAL_DMA_Abort_IT+0xfc>
 8001dc0:	2310      	movs	r3, #16
 8001dc2:	e013      	b.n	8001dec <HAL_DMA_Abort_IT+0xfc>
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e011      	b.n	8001dec <HAL_DMA_Abort_IT+0xfc>
 8001dc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001dcc:	e00e      	b.n	8001dec <HAL_DMA_Abort_IT+0xfc>
 8001dce:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001dd2:	e00b      	b.n	8001dec <HAL_DMA_Abort_IT+0xfc>
 8001dd4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001dd8:	e008      	b.n	8001dec <HAL_DMA_Abort_IT+0xfc>
 8001dda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dde:	e005      	b.n	8001dec <HAL_DMA_Abort_IT+0xfc>
 8001de0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001de4:	e002      	b.n	8001dec <HAL_DMA_Abort_IT+0xfc>
 8001de6:	2310      	movs	r3, #16
 8001de8:	e000      	b.n	8001dec <HAL_DMA_Abort_IT+0xfc>
 8001dea:	2301      	movs	r3, #1
 8001dec:	4a42      	ldr	r2, [pc, #264]	@ (8001ef8 <HAL_DMA_Abort_IT+0x208>)
 8001dee:	6053      	str	r3, [r2, #4]
 8001df0:	e057      	b.n	8001ea2 <HAL_DMA_Abort_IT+0x1b2>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a36      	ldr	r2, [pc, #216]	@ (8001ed0 <HAL_DMA_Abort_IT+0x1e0>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d04f      	beq.n	8001e9c <HAL_DMA_Abort_IT+0x1ac>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a34      	ldr	r2, [pc, #208]	@ (8001ed4 <HAL_DMA_Abort_IT+0x1e4>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d048      	beq.n	8001e98 <HAL_DMA_Abort_IT+0x1a8>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a33      	ldr	r2, [pc, #204]	@ (8001ed8 <HAL_DMA_Abort_IT+0x1e8>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d040      	beq.n	8001e92 <HAL_DMA_Abort_IT+0x1a2>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a31      	ldr	r2, [pc, #196]	@ (8001edc <HAL_DMA_Abort_IT+0x1ec>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d038      	beq.n	8001e8c <HAL_DMA_Abort_IT+0x19c>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a30      	ldr	r2, [pc, #192]	@ (8001ee0 <HAL_DMA_Abort_IT+0x1f0>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d030      	beq.n	8001e86 <HAL_DMA_Abort_IT+0x196>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a2e      	ldr	r2, [pc, #184]	@ (8001ee4 <HAL_DMA_Abort_IT+0x1f4>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d028      	beq.n	8001e80 <HAL_DMA_Abort_IT+0x190>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4a26      	ldr	r2, [pc, #152]	@ (8001ecc <HAL_DMA_Abort_IT+0x1dc>)
 8001e34:	4293      	cmp	r3, r2
 8001e36:	d020      	beq.n	8001e7a <HAL_DMA_Abort_IT+0x18a>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a2a      	ldr	r2, [pc, #168]	@ (8001ee8 <HAL_DMA_Abort_IT+0x1f8>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d019      	beq.n	8001e76 <HAL_DMA_Abort_IT+0x186>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a29      	ldr	r2, [pc, #164]	@ (8001eec <HAL_DMA_Abort_IT+0x1fc>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d012      	beq.n	8001e72 <HAL_DMA_Abort_IT+0x182>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a27      	ldr	r2, [pc, #156]	@ (8001ef0 <HAL_DMA_Abort_IT+0x200>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d00a      	beq.n	8001e6c <HAL_DMA_Abort_IT+0x17c>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a26      	ldr	r2, [pc, #152]	@ (8001ef4 <HAL_DMA_Abort_IT+0x204>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d102      	bne.n	8001e66 <HAL_DMA_Abort_IT+0x176>
 8001e60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e64:	e01b      	b.n	8001e9e <HAL_DMA_Abort_IT+0x1ae>
 8001e66:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e6a:	e018      	b.n	8001e9e <HAL_DMA_Abort_IT+0x1ae>
 8001e6c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e70:	e015      	b.n	8001e9e <HAL_DMA_Abort_IT+0x1ae>
 8001e72:	2310      	movs	r3, #16
 8001e74:	e013      	b.n	8001e9e <HAL_DMA_Abort_IT+0x1ae>
 8001e76:	2301      	movs	r3, #1
 8001e78:	e011      	b.n	8001e9e <HAL_DMA_Abort_IT+0x1ae>
 8001e7a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e7e:	e00e      	b.n	8001e9e <HAL_DMA_Abort_IT+0x1ae>
 8001e80:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001e84:	e00b      	b.n	8001e9e <HAL_DMA_Abort_IT+0x1ae>
 8001e86:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e8a:	e008      	b.n	8001e9e <HAL_DMA_Abort_IT+0x1ae>
 8001e8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e90:	e005      	b.n	8001e9e <HAL_DMA_Abort_IT+0x1ae>
 8001e92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e96:	e002      	b.n	8001e9e <HAL_DMA_Abort_IT+0x1ae>
 8001e98:	2310      	movs	r3, #16
 8001e9a:	e000      	b.n	8001e9e <HAL_DMA_Abort_IT+0x1ae>
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	4a17      	ldr	r2, [pc, #92]	@ (8001efc <HAL_DMA_Abort_IT+0x20c>)
 8001ea0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	4798      	blx	r3
    } 
  }
  return status;
 8001ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	40020080 	.word	0x40020080
 8001ed0:	40020008 	.word	0x40020008
 8001ed4:	4002001c 	.word	0x4002001c
 8001ed8:	40020030 	.word	0x40020030
 8001edc:	40020044 	.word	0x40020044
 8001ee0:	40020058 	.word	0x40020058
 8001ee4:	4002006c 	.word	0x4002006c
 8001ee8:	40020408 	.word	0x40020408
 8001eec:	4002041c 	.word	0x4002041c
 8001ef0:	40020430 	.word	0x40020430
 8001ef4:	40020444 	.word	0x40020444
 8001ef8:	40020400 	.word	0x40020400
 8001efc:	40020000 	.word	0x40020000

08001f00 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1c:	2204      	movs	r2, #4
 8001f1e:	409a      	lsls	r2, r3
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	4013      	ands	r3, r2
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f000 80f1 	beq.w	800210c <HAL_DMA_IRQHandler+0x20c>
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	f003 0304 	and.w	r3, r3, #4
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	f000 80eb 	beq.w	800210c <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0320 	and.w	r3, r3, #32
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d107      	bne.n	8001f54 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0204 	bic.w	r2, r2, #4
 8001f52:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	461a      	mov	r2, r3
 8001f5a:	4b5f      	ldr	r3, [pc, #380]	@ (80020d8 <HAL_DMA_IRQHandler+0x1d8>)
 8001f5c:	429a      	cmp	r2, r3
 8001f5e:	d958      	bls.n	8002012 <HAL_DMA_IRQHandler+0x112>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a5d      	ldr	r2, [pc, #372]	@ (80020dc <HAL_DMA_IRQHandler+0x1dc>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d04f      	beq.n	800200a <HAL_DMA_IRQHandler+0x10a>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a5c      	ldr	r2, [pc, #368]	@ (80020e0 <HAL_DMA_IRQHandler+0x1e0>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d048      	beq.n	8002006 <HAL_DMA_IRQHandler+0x106>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a5a      	ldr	r2, [pc, #360]	@ (80020e4 <HAL_DMA_IRQHandler+0x1e4>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d040      	beq.n	8002000 <HAL_DMA_IRQHandler+0x100>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a59      	ldr	r2, [pc, #356]	@ (80020e8 <HAL_DMA_IRQHandler+0x1e8>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d038      	beq.n	8001ffa <HAL_DMA_IRQHandler+0xfa>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a57      	ldr	r2, [pc, #348]	@ (80020ec <HAL_DMA_IRQHandler+0x1ec>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d030      	beq.n	8001ff4 <HAL_DMA_IRQHandler+0xf4>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a56      	ldr	r2, [pc, #344]	@ (80020f0 <HAL_DMA_IRQHandler+0x1f0>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d028      	beq.n	8001fee <HAL_DMA_IRQHandler+0xee>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a4d      	ldr	r2, [pc, #308]	@ (80020d8 <HAL_DMA_IRQHandler+0x1d8>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d020      	beq.n	8001fe8 <HAL_DMA_IRQHandler+0xe8>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a52      	ldr	r2, [pc, #328]	@ (80020f4 <HAL_DMA_IRQHandler+0x1f4>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d019      	beq.n	8001fe4 <HAL_DMA_IRQHandler+0xe4>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a50      	ldr	r2, [pc, #320]	@ (80020f8 <HAL_DMA_IRQHandler+0x1f8>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d012      	beq.n	8001fe0 <HAL_DMA_IRQHandler+0xe0>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a4f      	ldr	r2, [pc, #316]	@ (80020fc <HAL_DMA_IRQHandler+0x1fc>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d00a      	beq.n	8001fda <HAL_DMA_IRQHandler+0xda>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a4d      	ldr	r2, [pc, #308]	@ (8002100 <HAL_DMA_IRQHandler+0x200>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d102      	bne.n	8001fd4 <HAL_DMA_IRQHandler+0xd4>
 8001fce:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001fd2:	e01b      	b.n	800200c <HAL_DMA_IRQHandler+0x10c>
 8001fd4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001fd8:	e018      	b.n	800200c <HAL_DMA_IRQHandler+0x10c>
 8001fda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fde:	e015      	b.n	800200c <HAL_DMA_IRQHandler+0x10c>
 8001fe0:	2340      	movs	r3, #64	@ 0x40
 8001fe2:	e013      	b.n	800200c <HAL_DMA_IRQHandler+0x10c>
 8001fe4:	2304      	movs	r3, #4
 8001fe6:	e011      	b.n	800200c <HAL_DMA_IRQHandler+0x10c>
 8001fe8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001fec:	e00e      	b.n	800200c <HAL_DMA_IRQHandler+0x10c>
 8001fee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ff2:	e00b      	b.n	800200c <HAL_DMA_IRQHandler+0x10c>
 8001ff4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001ff8:	e008      	b.n	800200c <HAL_DMA_IRQHandler+0x10c>
 8001ffa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001ffe:	e005      	b.n	800200c <HAL_DMA_IRQHandler+0x10c>
 8002000:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002004:	e002      	b.n	800200c <HAL_DMA_IRQHandler+0x10c>
 8002006:	2340      	movs	r3, #64	@ 0x40
 8002008:	e000      	b.n	800200c <HAL_DMA_IRQHandler+0x10c>
 800200a:	2304      	movs	r3, #4
 800200c:	4a3d      	ldr	r2, [pc, #244]	@ (8002104 <HAL_DMA_IRQHandler+0x204>)
 800200e:	6053      	str	r3, [r2, #4]
 8002010:	e057      	b.n	80020c2 <HAL_DMA_IRQHandler+0x1c2>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a31      	ldr	r2, [pc, #196]	@ (80020dc <HAL_DMA_IRQHandler+0x1dc>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d04f      	beq.n	80020bc <HAL_DMA_IRQHandler+0x1bc>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a2f      	ldr	r2, [pc, #188]	@ (80020e0 <HAL_DMA_IRQHandler+0x1e0>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d048      	beq.n	80020b8 <HAL_DMA_IRQHandler+0x1b8>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a2e      	ldr	r2, [pc, #184]	@ (80020e4 <HAL_DMA_IRQHandler+0x1e4>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d040      	beq.n	80020b2 <HAL_DMA_IRQHandler+0x1b2>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a2c      	ldr	r2, [pc, #176]	@ (80020e8 <HAL_DMA_IRQHandler+0x1e8>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d038      	beq.n	80020ac <HAL_DMA_IRQHandler+0x1ac>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a2b      	ldr	r2, [pc, #172]	@ (80020ec <HAL_DMA_IRQHandler+0x1ec>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d030      	beq.n	80020a6 <HAL_DMA_IRQHandler+0x1a6>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a29      	ldr	r2, [pc, #164]	@ (80020f0 <HAL_DMA_IRQHandler+0x1f0>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d028      	beq.n	80020a0 <HAL_DMA_IRQHandler+0x1a0>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a21      	ldr	r2, [pc, #132]	@ (80020d8 <HAL_DMA_IRQHandler+0x1d8>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d020      	beq.n	800209a <HAL_DMA_IRQHandler+0x19a>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a25      	ldr	r2, [pc, #148]	@ (80020f4 <HAL_DMA_IRQHandler+0x1f4>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d019      	beq.n	8002096 <HAL_DMA_IRQHandler+0x196>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a24      	ldr	r2, [pc, #144]	@ (80020f8 <HAL_DMA_IRQHandler+0x1f8>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d012      	beq.n	8002092 <HAL_DMA_IRQHandler+0x192>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a22      	ldr	r2, [pc, #136]	@ (80020fc <HAL_DMA_IRQHandler+0x1fc>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d00a      	beq.n	800208c <HAL_DMA_IRQHandler+0x18c>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a21      	ldr	r2, [pc, #132]	@ (8002100 <HAL_DMA_IRQHandler+0x200>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d102      	bne.n	8002086 <HAL_DMA_IRQHandler+0x186>
 8002080:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002084:	e01b      	b.n	80020be <HAL_DMA_IRQHandler+0x1be>
 8002086:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800208a:	e018      	b.n	80020be <HAL_DMA_IRQHandler+0x1be>
 800208c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002090:	e015      	b.n	80020be <HAL_DMA_IRQHandler+0x1be>
 8002092:	2340      	movs	r3, #64	@ 0x40
 8002094:	e013      	b.n	80020be <HAL_DMA_IRQHandler+0x1be>
 8002096:	2304      	movs	r3, #4
 8002098:	e011      	b.n	80020be <HAL_DMA_IRQHandler+0x1be>
 800209a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800209e:	e00e      	b.n	80020be <HAL_DMA_IRQHandler+0x1be>
 80020a0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80020a4:	e00b      	b.n	80020be <HAL_DMA_IRQHandler+0x1be>
 80020a6:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80020aa:	e008      	b.n	80020be <HAL_DMA_IRQHandler+0x1be>
 80020ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020b0:	e005      	b.n	80020be <HAL_DMA_IRQHandler+0x1be>
 80020b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020b6:	e002      	b.n	80020be <HAL_DMA_IRQHandler+0x1be>
 80020b8:	2340      	movs	r3, #64	@ 0x40
 80020ba:	e000      	b.n	80020be <HAL_DMA_IRQHandler+0x1be>
 80020bc:	2304      	movs	r3, #4
 80020be:	4a12      	ldr	r2, [pc, #72]	@ (8002108 <HAL_DMA_IRQHandler+0x208>)
 80020c0:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f000 8136 	beq.w	8002338 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80020d4:	e130      	b.n	8002338 <HAL_DMA_IRQHandler+0x438>
 80020d6:	bf00      	nop
 80020d8:	40020080 	.word	0x40020080
 80020dc:	40020008 	.word	0x40020008
 80020e0:	4002001c 	.word	0x4002001c
 80020e4:	40020030 	.word	0x40020030
 80020e8:	40020044 	.word	0x40020044
 80020ec:	40020058 	.word	0x40020058
 80020f0:	4002006c 	.word	0x4002006c
 80020f4:	40020408 	.word	0x40020408
 80020f8:	4002041c 	.word	0x4002041c
 80020fc:	40020430 	.word	0x40020430
 8002100:	40020444 	.word	0x40020444
 8002104:	40020400 	.word	0x40020400
 8002108:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002110:	2202      	movs	r2, #2
 8002112:	409a      	lsls	r2, r3
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	4013      	ands	r3, r2
 8002118:	2b00      	cmp	r3, #0
 800211a:	f000 80dd 	beq.w	80022d8 <HAL_DMA_IRQHandler+0x3d8>
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	f003 0302 	and.w	r3, r3, #2
 8002124:	2b00      	cmp	r3, #0
 8002126:	f000 80d7 	beq.w	80022d8 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0320 	and.w	r3, r3, #32
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10b      	bne.n	8002150 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 020a 	bic.w	r2, r2, #10
 8002146:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	461a      	mov	r2, r3
 8002156:	4b7b      	ldr	r3, [pc, #492]	@ (8002344 <HAL_DMA_IRQHandler+0x444>)
 8002158:	429a      	cmp	r2, r3
 800215a:	d958      	bls.n	800220e <HAL_DMA_IRQHandler+0x30e>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a79      	ldr	r2, [pc, #484]	@ (8002348 <HAL_DMA_IRQHandler+0x448>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d04f      	beq.n	8002206 <HAL_DMA_IRQHandler+0x306>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a78      	ldr	r2, [pc, #480]	@ (800234c <HAL_DMA_IRQHandler+0x44c>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d048      	beq.n	8002202 <HAL_DMA_IRQHandler+0x302>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a76      	ldr	r2, [pc, #472]	@ (8002350 <HAL_DMA_IRQHandler+0x450>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d040      	beq.n	80021fc <HAL_DMA_IRQHandler+0x2fc>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a75      	ldr	r2, [pc, #468]	@ (8002354 <HAL_DMA_IRQHandler+0x454>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d038      	beq.n	80021f6 <HAL_DMA_IRQHandler+0x2f6>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a73      	ldr	r2, [pc, #460]	@ (8002358 <HAL_DMA_IRQHandler+0x458>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d030      	beq.n	80021f0 <HAL_DMA_IRQHandler+0x2f0>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a72      	ldr	r2, [pc, #456]	@ (800235c <HAL_DMA_IRQHandler+0x45c>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d028      	beq.n	80021ea <HAL_DMA_IRQHandler+0x2ea>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a69      	ldr	r2, [pc, #420]	@ (8002344 <HAL_DMA_IRQHandler+0x444>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d020      	beq.n	80021e4 <HAL_DMA_IRQHandler+0x2e4>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4a6e      	ldr	r2, [pc, #440]	@ (8002360 <HAL_DMA_IRQHandler+0x460>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d019      	beq.n	80021e0 <HAL_DMA_IRQHandler+0x2e0>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a6c      	ldr	r2, [pc, #432]	@ (8002364 <HAL_DMA_IRQHandler+0x464>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d012      	beq.n	80021dc <HAL_DMA_IRQHandler+0x2dc>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a6b      	ldr	r2, [pc, #428]	@ (8002368 <HAL_DMA_IRQHandler+0x468>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d00a      	beq.n	80021d6 <HAL_DMA_IRQHandler+0x2d6>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a69      	ldr	r2, [pc, #420]	@ (800236c <HAL_DMA_IRQHandler+0x46c>)
 80021c6:	4293      	cmp	r3, r2
 80021c8:	d102      	bne.n	80021d0 <HAL_DMA_IRQHandler+0x2d0>
 80021ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021ce:	e01b      	b.n	8002208 <HAL_DMA_IRQHandler+0x308>
 80021d0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021d4:	e018      	b.n	8002208 <HAL_DMA_IRQHandler+0x308>
 80021d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021da:	e015      	b.n	8002208 <HAL_DMA_IRQHandler+0x308>
 80021dc:	2320      	movs	r3, #32
 80021de:	e013      	b.n	8002208 <HAL_DMA_IRQHandler+0x308>
 80021e0:	2302      	movs	r3, #2
 80021e2:	e011      	b.n	8002208 <HAL_DMA_IRQHandler+0x308>
 80021e4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021e8:	e00e      	b.n	8002208 <HAL_DMA_IRQHandler+0x308>
 80021ea:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80021ee:	e00b      	b.n	8002208 <HAL_DMA_IRQHandler+0x308>
 80021f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021f4:	e008      	b.n	8002208 <HAL_DMA_IRQHandler+0x308>
 80021f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021fa:	e005      	b.n	8002208 <HAL_DMA_IRQHandler+0x308>
 80021fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002200:	e002      	b.n	8002208 <HAL_DMA_IRQHandler+0x308>
 8002202:	2320      	movs	r3, #32
 8002204:	e000      	b.n	8002208 <HAL_DMA_IRQHandler+0x308>
 8002206:	2302      	movs	r3, #2
 8002208:	4a59      	ldr	r2, [pc, #356]	@ (8002370 <HAL_DMA_IRQHandler+0x470>)
 800220a:	6053      	str	r3, [r2, #4]
 800220c:	e057      	b.n	80022be <HAL_DMA_IRQHandler+0x3be>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a4d      	ldr	r2, [pc, #308]	@ (8002348 <HAL_DMA_IRQHandler+0x448>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d04f      	beq.n	80022b8 <HAL_DMA_IRQHandler+0x3b8>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a4b      	ldr	r2, [pc, #300]	@ (800234c <HAL_DMA_IRQHandler+0x44c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d048      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x3b4>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4a4a      	ldr	r2, [pc, #296]	@ (8002350 <HAL_DMA_IRQHandler+0x450>)
 8002228:	4293      	cmp	r3, r2
 800222a:	d040      	beq.n	80022ae <HAL_DMA_IRQHandler+0x3ae>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4a48      	ldr	r2, [pc, #288]	@ (8002354 <HAL_DMA_IRQHandler+0x454>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d038      	beq.n	80022a8 <HAL_DMA_IRQHandler+0x3a8>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a47      	ldr	r2, [pc, #284]	@ (8002358 <HAL_DMA_IRQHandler+0x458>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d030      	beq.n	80022a2 <HAL_DMA_IRQHandler+0x3a2>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a45      	ldr	r2, [pc, #276]	@ (800235c <HAL_DMA_IRQHandler+0x45c>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d028      	beq.n	800229c <HAL_DMA_IRQHandler+0x39c>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a3d      	ldr	r2, [pc, #244]	@ (8002344 <HAL_DMA_IRQHandler+0x444>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d020      	beq.n	8002296 <HAL_DMA_IRQHandler+0x396>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a41      	ldr	r2, [pc, #260]	@ (8002360 <HAL_DMA_IRQHandler+0x460>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d019      	beq.n	8002292 <HAL_DMA_IRQHandler+0x392>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a40      	ldr	r2, [pc, #256]	@ (8002364 <HAL_DMA_IRQHandler+0x464>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d012      	beq.n	800228e <HAL_DMA_IRQHandler+0x38e>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a3e      	ldr	r2, [pc, #248]	@ (8002368 <HAL_DMA_IRQHandler+0x468>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d00a      	beq.n	8002288 <HAL_DMA_IRQHandler+0x388>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a3d      	ldr	r2, [pc, #244]	@ (800236c <HAL_DMA_IRQHandler+0x46c>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d102      	bne.n	8002282 <HAL_DMA_IRQHandler+0x382>
 800227c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002280:	e01b      	b.n	80022ba <HAL_DMA_IRQHandler+0x3ba>
 8002282:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002286:	e018      	b.n	80022ba <HAL_DMA_IRQHandler+0x3ba>
 8002288:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800228c:	e015      	b.n	80022ba <HAL_DMA_IRQHandler+0x3ba>
 800228e:	2320      	movs	r3, #32
 8002290:	e013      	b.n	80022ba <HAL_DMA_IRQHandler+0x3ba>
 8002292:	2302      	movs	r3, #2
 8002294:	e011      	b.n	80022ba <HAL_DMA_IRQHandler+0x3ba>
 8002296:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800229a:	e00e      	b.n	80022ba <HAL_DMA_IRQHandler+0x3ba>
 800229c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80022a0:	e00b      	b.n	80022ba <HAL_DMA_IRQHandler+0x3ba>
 80022a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022a6:	e008      	b.n	80022ba <HAL_DMA_IRQHandler+0x3ba>
 80022a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022ac:	e005      	b.n	80022ba <HAL_DMA_IRQHandler+0x3ba>
 80022ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022b2:	e002      	b.n	80022ba <HAL_DMA_IRQHandler+0x3ba>
 80022b4:	2320      	movs	r3, #32
 80022b6:	e000      	b.n	80022ba <HAL_DMA_IRQHandler+0x3ba>
 80022b8:	2302      	movs	r3, #2
 80022ba:	4a2e      	ldr	r2, [pc, #184]	@ (8002374 <HAL_DMA_IRQHandler+0x474>)
 80022bc:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2200      	movs	r2, #0
 80022c2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d034      	beq.n	8002338 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d2:	6878      	ldr	r0, [r7, #4]
 80022d4:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80022d6:	e02f      	b.n	8002338 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022dc:	2208      	movs	r2, #8
 80022de:	409a      	lsls	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4013      	ands	r3, r2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d028      	beq.n	800233a <HAL_DMA_IRQHandler+0x43a>
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	f003 0308 	and.w	r3, r3, #8
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d023      	beq.n	800233a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f022 020e 	bic.w	r2, r2, #14
 8002300:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800230a:	2101      	movs	r1, #1
 800230c:	fa01 f202 	lsl.w	r2, r1, r2
 8002310:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2201      	movs	r2, #1
 8002316:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2200      	movs	r2, #0
 8002324:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232c:	2b00      	cmp	r3, #0
 800232e:	d004      	beq.n	800233a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	4798      	blx	r3
    }
  }
  return;
 8002338:	bf00      	nop
 800233a:	bf00      	nop
}
 800233c:	3710      	adds	r7, #16
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40020080 	.word	0x40020080
 8002348:	40020008 	.word	0x40020008
 800234c:	4002001c 	.word	0x4002001c
 8002350:	40020030 	.word	0x40020030
 8002354:	40020044 	.word	0x40020044
 8002358:	40020058 	.word	0x40020058
 800235c:	4002006c 	.word	0x4002006c
 8002360:	40020408 	.word	0x40020408
 8002364:	4002041c 	.word	0x4002041c
 8002368:	40020430 	.word	0x40020430
 800236c:	40020444 	.word	0x40020444
 8002370:	40020400 	.word	0x40020400
 8002374:	40020000 	.word	0x40020000

08002378 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002378:	b480      	push	{r7}
 800237a:	b085      	sub	sp, #20
 800237c:	af00      	add	r7, sp, #0
 800237e:	60f8      	str	r0, [r7, #12]
 8002380:	60b9      	str	r1, [r7, #8]
 8002382:	607a      	str	r2, [r7, #4]
 8002384:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800238e:	2101      	movs	r1, #1
 8002390:	fa01 f202 	lsl.w	r2, r1, r2
 8002394:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	683a      	ldr	r2, [r7, #0]
 800239c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	2b10      	cmp	r3, #16
 80023a4:	d108      	bne.n	80023b8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68ba      	ldr	r2, [r7, #8]
 80023b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80023b6:	e007      	b.n	80023c8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68ba      	ldr	r2, [r7, #8]
 80023be:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	60da      	str	r2, [r3, #12]
}
 80023c8:	bf00      	nop
 80023ca:	3714      	adds	r7, #20
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bc80      	pop	{r7}
 80023d0:	4770      	bx	lr
	...

080023d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b08b      	sub	sp, #44	@ 0x2c
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023de:	2300      	movs	r3, #0
 80023e0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80023e2:	2300      	movs	r3, #0
 80023e4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023e6:	e179      	b.n	80026dc <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80023e8:	2201      	movs	r2, #1
 80023ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	69fa      	ldr	r2, [r7, #28]
 80023f8:	4013      	ands	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	429a      	cmp	r2, r3
 8002402:	f040 8168 	bne.w	80026d6 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	4a96      	ldr	r2, [pc, #600]	@ (8002664 <HAL_GPIO_Init+0x290>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d05e      	beq.n	80024ce <HAL_GPIO_Init+0xfa>
 8002410:	4a94      	ldr	r2, [pc, #592]	@ (8002664 <HAL_GPIO_Init+0x290>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d875      	bhi.n	8002502 <HAL_GPIO_Init+0x12e>
 8002416:	4a94      	ldr	r2, [pc, #592]	@ (8002668 <HAL_GPIO_Init+0x294>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d058      	beq.n	80024ce <HAL_GPIO_Init+0xfa>
 800241c:	4a92      	ldr	r2, [pc, #584]	@ (8002668 <HAL_GPIO_Init+0x294>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d86f      	bhi.n	8002502 <HAL_GPIO_Init+0x12e>
 8002422:	4a92      	ldr	r2, [pc, #584]	@ (800266c <HAL_GPIO_Init+0x298>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d052      	beq.n	80024ce <HAL_GPIO_Init+0xfa>
 8002428:	4a90      	ldr	r2, [pc, #576]	@ (800266c <HAL_GPIO_Init+0x298>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d869      	bhi.n	8002502 <HAL_GPIO_Init+0x12e>
 800242e:	4a90      	ldr	r2, [pc, #576]	@ (8002670 <HAL_GPIO_Init+0x29c>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d04c      	beq.n	80024ce <HAL_GPIO_Init+0xfa>
 8002434:	4a8e      	ldr	r2, [pc, #568]	@ (8002670 <HAL_GPIO_Init+0x29c>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d863      	bhi.n	8002502 <HAL_GPIO_Init+0x12e>
 800243a:	4a8e      	ldr	r2, [pc, #568]	@ (8002674 <HAL_GPIO_Init+0x2a0>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d046      	beq.n	80024ce <HAL_GPIO_Init+0xfa>
 8002440:	4a8c      	ldr	r2, [pc, #560]	@ (8002674 <HAL_GPIO_Init+0x2a0>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d85d      	bhi.n	8002502 <HAL_GPIO_Init+0x12e>
 8002446:	2b12      	cmp	r3, #18
 8002448:	d82a      	bhi.n	80024a0 <HAL_GPIO_Init+0xcc>
 800244a:	2b12      	cmp	r3, #18
 800244c:	d859      	bhi.n	8002502 <HAL_GPIO_Init+0x12e>
 800244e:	a201      	add	r2, pc, #4	@ (adr r2, 8002454 <HAL_GPIO_Init+0x80>)
 8002450:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002454:	080024cf 	.word	0x080024cf
 8002458:	080024a9 	.word	0x080024a9
 800245c:	080024bb 	.word	0x080024bb
 8002460:	080024fd 	.word	0x080024fd
 8002464:	08002503 	.word	0x08002503
 8002468:	08002503 	.word	0x08002503
 800246c:	08002503 	.word	0x08002503
 8002470:	08002503 	.word	0x08002503
 8002474:	08002503 	.word	0x08002503
 8002478:	08002503 	.word	0x08002503
 800247c:	08002503 	.word	0x08002503
 8002480:	08002503 	.word	0x08002503
 8002484:	08002503 	.word	0x08002503
 8002488:	08002503 	.word	0x08002503
 800248c:	08002503 	.word	0x08002503
 8002490:	08002503 	.word	0x08002503
 8002494:	08002503 	.word	0x08002503
 8002498:	080024b1 	.word	0x080024b1
 800249c:	080024c5 	.word	0x080024c5
 80024a0:	4a75      	ldr	r2, [pc, #468]	@ (8002678 <HAL_GPIO_Init+0x2a4>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d013      	beq.n	80024ce <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80024a6:	e02c      	b.n	8002502 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	623b      	str	r3, [r7, #32]
          break;
 80024ae:	e029      	b.n	8002504 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	3304      	adds	r3, #4
 80024b6:	623b      	str	r3, [r7, #32]
          break;
 80024b8:	e024      	b.n	8002504 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	68db      	ldr	r3, [r3, #12]
 80024be:	3308      	adds	r3, #8
 80024c0:	623b      	str	r3, [r7, #32]
          break;
 80024c2:	e01f      	b.n	8002504 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	330c      	adds	r3, #12
 80024ca:	623b      	str	r3, [r7, #32]
          break;
 80024cc:	e01a      	b.n	8002504 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d102      	bne.n	80024dc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80024d6:	2304      	movs	r3, #4
 80024d8:	623b      	str	r3, [r7, #32]
          break;
 80024da:	e013      	b.n	8002504 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d105      	bne.n	80024f0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024e4:	2308      	movs	r3, #8
 80024e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69fa      	ldr	r2, [r7, #28]
 80024ec:	611a      	str	r2, [r3, #16]
          break;
 80024ee:	e009      	b.n	8002504 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80024f0:	2308      	movs	r3, #8
 80024f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	69fa      	ldr	r2, [r7, #28]
 80024f8:	615a      	str	r2, [r3, #20]
          break;
 80024fa:	e003      	b.n	8002504 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80024fc:	2300      	movs	r3, #0
 80024fe:	623b      	str	r3, [r7, #32]
          break;
 8002500:	e000      	b.n	8002504 <HAL_GPIO_Init+0x130>
          break;
 8002502:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	2bff      	cmp	r3, #255	@ 0xff
 8002508:	d801      	bhi.n	800250e <HAL_GPIO_Init+0x13a>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	e001      	b.n	8002512 <HAL_GPIO_Init+0x13e>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	3304      	adds	r3, #4
 8002512:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	2bff      	cmp	r3, #255	@ 0xff
 8002518:	d802      	bhi.n	8002520 <HAL_GPIO_Init+0x14c>
 800251a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251c:	009b      	lsls	r3, r3, #2
 800251e:	e002      	b.n	8002526 <HAL_GPIO_Init+0x152>
 8002520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002522:	3b08      	subs	r3, #8
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	210f      	movs	r1, #15
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	fa01 f303 	lsl.w	r3, r1, r3
 8002534:	43db      	mvns	r3, r3
 8002536:	401a      	ands	r2, r3
 8002538:	6a39      	ldr	r1, [r7, #32]
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	fa01 f303 	lsl.w	r3, r1, r3
 8002540:	431a      	orrs	r2, r3
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800254e:	2b00      	cmp	r3, #0
 8002550:	f000 80c1 	beq.w	80026d6 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002554:	4b49      	ldr	r3, [pc, #292]	@ (800267c <HAL_GPIO_Init+0x2a8>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	4a48      	ldr	r2, [pc, #288]	@ (800267c <HAL_GPIO_Init+0x2a8>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	6193      	str	r3, [r2, #24]
 8002560:	4b46      	ldr	r3, [pc, #280]	@ (800267c <HAL_GPIO_Init+0x2a8>)
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	60bb      	str	r3, [r7, #8]
 800256a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800256c:	4a44      	ldr	r2, [pc, #272]	@ (8002680 <HAL_GPIO_Init+0x2ac>)
 800256e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002570:	089b      	lsrs	r3, r3, #2
 8002572:	3302      	adds	r3, #2
 8002574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002578:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800257a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800257c:	f003 0303 	and.w	r3, r3, #3
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	220f      	movs	r2, #15
 8002584:	fa02 f303 	lsl.w	r3, r2, r3
 8002588:	43db      	mvns	r3, r3
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	4013      	ands	r3, r2
 800258e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	4a3c      	ldr	r2, [pc, #240]	@ (8002684 <HAL_GPIO_Init+0x2b0>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d01f      	beq.n	80025d8 <HAL_GPIO_Init+0x204>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	4a3b      	ldr	r2, [pc, #236]	@ (8002688 <HAL_GPIO_Init+0x2b4>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d019      	beq.n	80025d4 <HAL_GPIO_Init+0x200>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a3a      	ldr	r2, [pc, #232]	@ (800268c <HAL_GPIO_Init+0x2b8>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d013      	beq.n	80025d0 <HAL_GPIO_Init+0x1fc>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a39      	ldr	r2, [pc, #228]	@ (8002690 <HAL_GPIO_Init+0x2bc>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d00d      	beq.n	80025cc <HAL_GPIO_Init+0x1f8>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a38      	ldr	r2, [pc, #224]	@ (8002694 <HAL_GPIO_Init+0x2c0>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d007      	beq.n	80025c8 <HAL_GPIO_Init+0x1f4>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	4a37      	ldr	r2, [pc, #220]	@ (8002698 <HAL_GPIO_Init+0x2c4>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d101      	bne.n	80025c4 <HAL_GPIO_Init+0x1f0>
 80025c0:	2305      	movs	r3, #5
 80025c2:	e00a      	b.n	80025da <HAL_GPIO_Init+0x206>
 80025c4:	2306      	movs	r3, #6
 80025c6:	e008      	b.n	80025da <HAL_GPIO_Init+0x206>
 80025c8:	2304      	movs	r3, #4
 80025ca:	e006      	b.n	80025da <HAL_GPIO_Init+0x206>
 80025cc:	2303      	movs	r3, #3
 80025ce:	e004      	b.n	80025da <HAL_GPIO_Init+0x206>
 80025d0:	2302      	movs	r3, #2
 80025d2:	e002      	b.n	80025da <HAL_GPIO_Init+0x206>
 80025d4:	2301      	movs	r3, #1
 80025d6:	e000      	b.n	80025da <HAL_GPIO_Init+0x206>
 80025d8:	2300      	movs	r3, #0
 80025da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025dc:	f002 0203 	and.w	r2, r2, #3
 80025e0:	0092      	lsls	r2, r2, #2
 80025e2:	4093      	lsls	r3, r2
 80025e4:	68fa      	ldr	r2, [r7, #12]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80025ea:	4925      	ldr	r1, [pc, #148]	@ (8002680 <HAL_GPIO_Init+0x2ac>)
 80025ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025ee:	089b      	lsrs	r3, r3, #2
 80025f0:	3302      	adds	r3, #2
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002600:	2b00      	cmp	r3, #0
 8002602:	d006      	beq.n	8002612 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002604:	4b25      	ldr	r3, [pc, #148]	@ (800269c <HAL_GPIO_Init+0x2c8>)
 8002606:	689a      	ldr	r2, [r3, #8]
 8002608:	4924      	ldr	r1, [pc, #144]	@ (800269c <HAL_GPIO_Init+0x2c8>)
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	4313      	orrs	r3, r2
 800260e:	608b      	str	r3, [r1, #8]
 8002610:	e006      	b.n	8002620 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002612:	4b22      	ldr	r3, [pc, #136]	@ (800269c <HAL_GPIO_Init+0x2c8>)
 8002614:	689a      	ldr	r2, [r3, #8]
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	43db      	mvns	r3, r3
 800261a:	4920      	ldr	r1, [pc, #128]	@ (800269c <HAL_GPIO_Init+0x2c8>)
 800261c:	4013      	ands	r3, r2
 800261e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d006      	beq.n	800263a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800262c:	4b1b      	ldr	r3, [pc, #108]	@ (800269c <HAL_GPIO_Init+0x2c8>)
 800262e:	68da      	ldr	r2, [r3, #12]
 8002630:	491a      	ldr	r1, [pc, #104]	@ (800269c <HAL_GPIO_Init+0x2c8>)
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	4313      	orrs	r3, r2
 8002636:	60cb      	str	r3, [r1, #12]
 8002638:	e006      	b.n	8002648 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800263a:	4b18      	ldr	r3, [pc, #96]	@ (800269c <HAL_GPIO_Init+0x2c8>)
 800263c:	68da      	ldr	r2, [r3, #12]
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	43db      	mvns	r3, r3
 8002642:	4916      	ldr	r1, [pc, #88]	@ (800269c <HAL_GPIO_Init+0x2c8>)
 8002644:	4013      	ands	r3, r2
 8002646:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002650:	2b00      	cmp	r3, #0
 8002652:	d025      	beq.n	80026a0 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002654:	4b11      	ldr	r3, [pc, #68]	@ (800269c <HAL_GPIO_Init+0x2c8>)
 8002656:	685a      	ldr	r2, [r3, #4]
 8002658:	4910      	ldr	r1, [pc, #64]	@ (800269c <HAL_GPIO_Init+0x2c8>)
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	4313      	orrs	r3, r2
 800265e:	604b      	str	r3, [r1, #4]
 8002660:	e025      	b.n	80026ae <HAL_GPIO_Init+0x2da>
 8002662:	bf00      	nop
 8002664:	10320000 	.word	0x10320000
 8002668:	10310000 	.word	0x10310000
 800266c:	10220000 	.word	0x10220000
 8002670:	10210000 	.word	0x10210000
 8002674:	10120000 	.word	0x10120000
 8002678:	10110000 	.word	0x10110000
 800267c:	40021000 	.word	0x40021000
 8002680:	40010000 	.word	0x40010000
 8002684:	40010800 	.word	0x40010800
 8002688:	40010c00 	.word	0x40010c00
 800268c:	40011000 	.word	0x40011000
 8002690:	40011400 	.word	0x40011400
 8002694:	40011800 	.word	0x40011800
 8002698:	40011c00 	.word	0x40011c00
 800269c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026a0:	4b15      	ldr	r3, [pc, #84]	@ (80026f8 <HAL_GPIO_Init+0x324>)
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	43db      	mvns	r3, r3
 80026a8:	4913      	ldr	r1, [pc, #76]	@ (80026f8 <HAL_GPIO_Init+0x324>)
 80026aa:	4013      	ands	r3, r2
 80026ac:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d006      	beq.n	80026c8 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026ba:	4b0f      	ldr	r3, [pc, #60]	@ (80026f8 <HAL_GPIO_Init+0x324>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	490e      	ldr	r1, [pc, #56]	@ (80026f8 <HAL_GPIO_Init+0x324>)
 80026c0:	69bb      	ldr	r3, [r7, #24]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	600b      	str	r3, [r1, #0]
 80026c6:	e006      	b.n	80026d6 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80026c8:	4b0b      	ldr	r3, [pc, #44]	@ (80026f8 <HAL_GPIO_Init+0x324>)
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	43db      	mvns	r3, r3
 80026d0:	4909      	ldr	r1, [pc, #36]	@ (80026f8 <HAL_GPIO_Init+0x324>)
 80026d2:	4013      	ands	r3, r2
 80026d4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	3301      	adds	r3, #1
 80026da:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e2:	fa22 f303 	lsr.w	r3, r2, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	f47f ae7e 	bne.w	80023e8 <HAL_GPIO_Init+0x14>
  }
}
 80026ec:	bf00      	nop
 80026ee:	bf00      	nop
 80026f0:	372c      	adds	r7, #44	@ 0x2c
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bc80      	pop	{r7}
 80026f6:	4770      	bx	lr
 80026f8:	40010400 	.word	0x40010400

080026fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b085      	sub	sp, #20
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	460b      	mov	r3, r1
 8002706:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	887b      	ldrh	r3, [r7, #2]
 800270e:	4013      	ands	r3, r2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d002      	beq.n	800271a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002714:	2301      	movs	r3, #1
 8002716:	73fb      	strb	r3, [r7, #15]
 8002718:	e001      	b.n	800271e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800271a:	2300      	movs	r3, #0
 800271c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800271e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002720:	4618      	mov	r0, r3
 8002722:	3714      	adds	r7, #20
 8002724:	46bd      	mov	sp, r7
 8002726:	bc80      	pop	{r7}
 8002728:	4770      	bx	lr

0800272a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800272a:	b480      	push	{r7}
 800272c:	b083      	sub	sp, #12
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
 8002732:	460b      	mov	r3, r1
 8002734:	807b      	strh	r3, [r7, #2]
 8002736:	4613      	mov	r3, r2
 8002738:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800273a:	787b      	ldrb	r3, [r7, #1]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002740:	887a      	ldrh	r2, [r7, #2]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002746:	e003      	b.n	8002750 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002748:	887b      	ldrh	r3, [r7, #2]
 800274a:	041a      	lsls	r2, r3, #16
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	611a      	str	r2, [r3, #16]
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr

0800275a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800275a:	b480      	push	{r7}
 800275c:	b085      	sub	sp, #20
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
 8002762:	460b      	mov	r3, r1
 8002764:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800276c:	887a      	ldrh	r2, [r7, #2]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	4013      	ands	r3, r2
 8002772:	041a      	lsls	r2, r3, #16
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	43d9      	mvns	r1, r3
 8002778:	887b      	ldrh	r3, [r7, #2]
 800277a:	400b      	ands	r3, r1
 800277c:	431a      	orrs	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	611a      	str	r2, [r3, #16]
}
 8002782:	bf00      	nop
 8002784:	3714      	adds	r7, #20
 8002786:	46bd      	mov	sp, r7
 8002788:	bc80      	pop	{r7}
 800278a:	4770      	bx	lr

0800278c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002796:	4b08      	ldr	r3, [pc, #32]	@ (80027b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002798:	695a      	ldr	r2, [r3, #20]
 800279a:	88fb      	ldrh	r3, [r7, #6]
 800279c:	4013      	ands	r3, r2
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d006      	beq.n	80027b0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027a2:	4a05      	ldr	r2, [pc, #20]	@ (80027b8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027a4:	88fb      	ldrh	r3, [r7, #6]
 80027a6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027a8:	88fb      	ldrh	r3, [r7, #6]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7fe fafe 	bl	8000dac <HAL_GPIO_EXTI_Callback>
  }
}
 80027b0:	bf00      	nop
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	40010400 	.word	0x40010400

080027bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e272      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	f000 8087 	beq.w	80028ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027dc:	4b92      	ldr	r3, [pc, #584]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 030c 	and.w	r3, r3, #12
 80027e4:	2b04      	cmp	r3, #4
 80027e6:	d00c      	beq.n	8002802 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027e8:	4b8f      	ldr	r3, [pc, #572]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 030c 	and.w	r3, r3, #12
 80027f0:	2b08      	cmp	r3, #8
 80027f2:	d112      	bne.n	800281a <HAL_RCC_OscConfig+0x5e>
 80027f4:	4b8c      	ldr	r3, [pc, #560]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002800:	d10b      	bne.n	800281a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002802:	4b89      	ldr	r3, [pc, #548]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d06c      	beq.n	80028e8 <HAL_RCC_OscConfig+0x12c>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d168      	bne.n	80028e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e24c      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002822:	d106      	bne.n	8002832 <HAL_RCC_OscConfig+0x76>
 8002824:	4b80      	ldr	r3, [pc, #512]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a7f      	ldr	r2, [pc, #508]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800282a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800282e:	6013      	str	r3, [r2, #0]
 8002830:	e02e      	b.n	8002890 <HAL_RCC_OscConfig+0xd4>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10c      	bne.n	8002854 <HAL_RCC_OscConfig+0x98>
 800283a:	4b7b      	ldr	r3, [pc, #492]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a7a      	ldr	r2, [pc, #488]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002840:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002844:	6013      	str	r3, [r2, #0]
 8002846:	4b78      	ldr	r3, [pc, #480]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a77      	ldr	r2, [pc, #476]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800284c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	e01d      	b.n	8002890 <HAL_RCC_OscConfig+0xd4>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800285c:	d10c      	bne.n	8002878 <HAL_RCC_OscConfig+0xbc>
 800285e:	4b72      	ldr	r3, [pc, #456]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a71      	ldr	r2, [pc, #452]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002864:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	4b6f      	ldr	r3, [pc, #444]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a6e      	ldr	r2, [pc, #440]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002870:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002874:	6013      	str	r3, [r2, #0]
 8002876:	e00b      	b.n	8002890 <HAL_RCC_OscConfig+0xd4>
 8002878:	4b6b      	ldr	r3, [pc, #428]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a6a      	ldr	r2, [pc, #424]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800287e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	4b68      	ldr	r3, [pc, #416]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a67      	ldr	r2, [pc, #412]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800288a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800288e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d013      	beq.n	80028c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002898:	f7ff f800 	bl	800189c <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a0:	f7fe fffc 	bl	800189c <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b64      	cmp	r3, #100	@ 0x64
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e200      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028b2:	4b5d      	ldr	r3, [pc, #372]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d0f0      	beq.n	80028a0 <HAL_RCC_OscConfig+0xe4>
 80028be:	e014      	b.n	80028ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c0:	f7fe ffec 	bl	800189c <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028c8:	f7fe ffe8 	bl	800189c <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b64      	cmp	r3, #100	@ 0x64
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e1ec      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028da:	4b53      	ldr	r3, [pc, #332]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f0      	bne.n	80028c8 <HAL_RCC_OscConfig+0x10c>
 80028e6:	e000      	b.n	80028ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d063      	beq.n	80029be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028f6:	4b4c      	ldr	r3, [pc, #304]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f003 030c 	and.w	r3, r3, #12
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00b      	beq.n	800291a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002902:	4b49      	ldr	r3, [pc, #292]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f003 030c 	and.w	r3, r3, #12
 800290a:	2b08      	cmp	r3, #8
 800290c:	d11c      	bne.n	8002948 <HAL_RCC_OscConfig+0x18c>
 800290e:	4b46      	ldr	r3, [pc, #280]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d116      	bne.n	8002948 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800291a:	4b43      	ldr	r3, [pc, #268]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d005      	beq.n	8002932 <HAL_RCC_OscConfig+0x176>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d001      	beq.n	8002932 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e1c0      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002932:	4b3d      	ldr	r3, [pc, #244]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	4939      	ldr	r1, [pc, #228]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002942:	4313      	orrs	r3, r2
 8002944:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002946:	e03a      	b.n	80029be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d020      	beq.n	8002992 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002950:	4b36      	ldr	r3, [pc, #216]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002952:	2201      	movs	r2, #1
 8002954:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002956:	f7fe ffa1 	bl	800189c <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800295e:	f7fe ff9d 	bl	800189c <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e1a1      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002970:	4b2d      	ldr	r3, [pc, #180]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d0f0      	beq.n	800295e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800297c:	4b2a      	ldr	r3, [pc, #168]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	695b      	ldr	r3, [r3, #20]
 8002988:	00db      	lsls	r3, r3, #3
 800298a:	4927      	ldr	r1, [pc, #156]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 800298c:	4313      	orrs	r3, r2
 800298e:	600b      	str	r3, [r1, #0]
 8002990:	e015      	b.n	80029be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002992:	4b26      	ldr	r3, [pc, #152]	@ (8002a2c <HAL_RCC_OscConfig+0x270>)
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002998:	f7fe ff80 	bl	800189c <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029a0:	f7fe ff7c 	bl	800189c <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e180      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d1f0      	bne.n	80029a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0308 	and.w	r3, r3, #8
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d03a      	beq.n	8002a40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d019      	beq.n	8002a06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029d2:	4b17      	ldr	r3, [pc, #92]	@ (8002a30 <HAL_RCC_OscConfig+0x274>)
 80029d4:	2201      	movs	r2, #1
 80029d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d8:	f7fe ff60 	bl	800189c <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029e0:	f7fe ff5c 	bl	800189c <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e160      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002a28 <HAL_RCC_OscConfig+0x26c>)
 80029f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d0f0      	beq.n	80029e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029fe:	2001      	movs	r0, #1
 8002a00:	f000 face 	bl	8002fa0 <RCC_Delay>
 8002a04:	e01c      	b.n	8002a40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a06:	4b0a      	ldr	r3, [pc, #40]	@ (8002a30 <HAL_RCC_OscConfig+0x274>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a0c:	f7fe ff46 	bl	800189c <HAL_GetTick>
 8002a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a12:	e00f      	b.n	8002a34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a14:	f7fe ff42 	bl	800189c <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d908      	bls.n	8002a34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e146      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
 8002a26:	bf00      	nop
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	42420000 	.word	0x42420000
 8002a30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a34:	4b92      	ldr	r3, [pc, #584]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a38:	f003 0302 	and.w	r3, r3, #2
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1e9      	bne.n	8002a14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0304 	and.w	r3, r3, #4
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f000 80a6 	beq.w	8002b9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a52:	4b8b      	ldr	r3, [pc, #556]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10d      	bne.n	8002a7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a5e:	4b88      	ldr	r3, [pc, #544]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002a60:	69db      	ldr	r3, [r3, #28]
 8002a62:	4a87      	ldr	r2, [pc, #540]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002a64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a68:	61d3      	str	r3, [r2, #28]
 8002a6a:	4b85      	ldr	r3, [pc, #532]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002a6c:	69db      	ldr	r3, [r3, #28]
 8002a6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a72:	60bb      	str	r3, [r7, #8]
 8002a74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a76:	2301      	movs	r3, #1
 8002a78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a7a:	4b82      	ldr	r3, [pc, #520]	@ (8002c84 <HAL_RCC_OscConfig+0x4c8>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d118      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a86:	4b7f      	ldr	r3, [pc, #508]	@ (8002c84 <HAL_RCC_OscConfig+0x4c8>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a7e      	ldr	r2, [pc, #504]	@ (8002c84 <HAL_RCC_OscConfig+0x4c8>)
 8002a8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a92:	f7fe ff03 	bl	800189c <HAL_GetTick>
 8002a96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a98:	e008      	b.n	8002aac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a9a:	f7fe feff 	bl	800189c <HAL_GetTick>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	2b64      	cmp	r3, #100	@ 0x64
 8002aa6:	d901      	bls.n	8002aac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e103      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aac:	4b75      	ldr	r3, [pc, #468]	@ (8002c84 <HAL_RCC_OscConfig+0x4c8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d0f0      	beq.n	8002a9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	2b01      	cmp	r3, #1
 8002abe:	d106      	bne.n	8002ace <HAL_RCC_OscConfig+0x312>
 8002ac0:	4b6f      	ldr	r3, [pc, #444]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002ac2:	6a1b      	ldr	r3, [r3, #32]
 8002ac4:	4a6e      	ldr	r2, [pc, #440]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002ac6:	f043 0301 	orr.w	r3, r3, #1
 8002aca:	6213      	str	r3, [r2, #32]
 8002acc:	e02d      	b.n	8002b2a <HAL_RCC_OscConfig+0x36e>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d10c      	bne.n	8002af0 <HAL_RCC_OscConfig+0x334>
 8002ad6:	4b6a      	ldr	r3, [pc, #424]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	4a69      	ldr	r2, [pc, #420]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002adc:	f023 0301 	bic.w	r3, r3, #1
 8002ae0:	6213      	str	r3, [r2, #32]
 8002ae2:	4b67      	ldr	r3, [pc, #412]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002ae4:	6a1b      	ldr	r3, [r3, #32]
 8002ae6:	4a66      	ldr	r2, [pc, #408]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002ae8:	f023 0304 	bic.w	r3, r3, #4
 8002aec:	6213      	str	r3, [r2, #32]
 8002aee:	e01c      	b.n	8002b2a <HAL_RCC_OscConfig+0x36e>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	2b05      	cmp	r3, #5
 8002af6:	d10c      	bne.n	8002b12 <HAL_RCC_OscConfig+0x356>
 8002af8:	4b61      	ldr	r3, [pc, #388]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002afa:	6a1b      	ldr	r3, [r3, #32]
 8002afc:	4a60      	ldr	r2, [pc, #384]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002afe:	f043 0304 	orr.w	r3, r3, #4
 8002b02:	6213      	str	r3, [r2, #32]
 8002b04:	4b5e      	ldr	r3, [pc, #376]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002b06:	6a1b      	ldr	r3, [r3, #32]
 8002b08:	4a5d      	ldr	r2, [pc, #372]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002b0a:	f043 0301 	orr.w	r3, r3, #1
 8002b0e:	6213      	str	r3, [r2, #32]
 8002b10:	e00b      	b.n	8002b2a <HAL_RCC_OscConfig+0x36e>
 8002b12:	4b5b      	ldr	r3, [pc, #364]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	4a5a      	ldr	r2, [pc, #360]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002b18:	f023 0301 	bic.w	r3, r3, #1
 8002b1c:	6213      	str	r3, [r2, #32]
 8002b1e:	4b58      	ldr	r3, [pc, #352]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	4a57      	ldr	r2, [pc, #348]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002b24:	f023 0304 	bic.w	r3, r3, #4
 8002b28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d015      	beq.n	8002b5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b32:	f7fe feb3 	bl	800189c <HAL_GetTick>
 8002b36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b38:	e00a      	b.n	8002b50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3a:	f7fe feaf 	bl	800189c <HAL_GetTick>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d901      	bls.n	8002b50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e0b1      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b50:	4b4b      	ldr	r3, [pc, #300]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002b52:	6a1b      	ldr	r3, [r3, #32]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d0ee      	beq.n	8002b3a <HAL_RCC_OscConfig+0x37e>
 8002b5c:	e014      	b.n	8002b88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b5e:	f7fe fe9d 	bl	800189c <HAL_GetTick>
 8002b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b64:	e00a      	b.n	8002b7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b66:	f7fe fe99 	bl	800189c <HAL_GetTick>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d901      	bls.n	8002b7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b78:	2303      	movs	r3, #3
 8002b7a:	e09b      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b7c:	4b40      	ldr	r3, [pc, #256]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002b7e:	6a1b      	ldr	r3, [r3, #32]
 8002b80:	f003 0302 	and.w	r3, r3, #2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1ee      	bne.n	8002b66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b88:	7dfb      	ldrb	r3, [r7, #23]
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d105      	bne.n	8002b9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b8e:	4b3c      	ldr	r3, [pc, #240]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	4a3b      	ldr	r2, [pc, #236]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002b94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	69db      	ldr	r3, [r3, #28]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f000 8087 	beq.w	8002cb2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ba4:	4b36      	ldr	r3, [pc, #216]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 030c 	and.w	r3, r3, #12
 8002bac:	2b08      	cmp	r3, #8
 8002bae:	d061      	beq.n	8002c74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	69db      	ldr	r3, [r3, #28]
 8002bb4:	2b02      	cmp	r3, #2
 8002bb6:	d146      	bne.n	8002c46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bb8:	4b33      	ldr	r3, [pc, #204]	@ (8002c88 <HAL_RCC_OscConfig+0x4cc>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bbe:	f7fe fe6d 	bl	800189c <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bc6:	f7fe fe69 	bl	800189c <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e06d      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bd8:	4b29      	ldr	r3, [pc, #164]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1f0      	bne.n	8002bc6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bec:	d108      	bne.n	8002c00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bee:	4b24      	ldr	r3, [pc, #144]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	4921      	ldr	r1, [pc, #132]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c00:	4b1f      	ldr	r3, [pc, #124]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6a19      	ldr	r1, [r3, #32]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c10:	430b      	orrs	r3, r1
 8002c12:	491b      	ldr	r1, [pc, #108]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002c14:	4313      	orrs	r3, r2
 8002c16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c18:	4b1b      	ldr	r3, [pc, #108]	@ (8002c88 <HAL_RCC_OscConfig+0x4cc>)
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c1e:	f7fe fe3d 	bl	800189c <HAL_GetTick>
 8002c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c24:	e008      	b.n	8002c38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c26:	f7fe fe39 	bl	800189c <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d901      	bls.n	8002c38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c34:	2303      	movs	r3, #3
 8002c36:	e03d      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c38:	4b11      	ldr	r3, [pc, #68]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d0f0      	beq.n	8002c26 <HAL_RCC_OscConfig+0x46a>
 8002c44:	e035      	b.n	8002cb2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c46:	4b10      	ldr	r3, [pc, #64]	@ (8002c88 <HAL_RCC_OscConfig+0x4cc>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c4c:	f7fe fe26 	bl	800189c <HAL_GetTick>
 8002c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c52:	e008      	b.n	8002c66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c54:	f7fe fe22 	bl	800189c <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d901      	bls.n	8002c66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c62:	2303      	movs	r3, #3
 8002c64:	e026      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c66:	4b06      	ldr	r3, [pc, #24]	@ (8002c80 <HAL_RCC_OscConfig+0x4c4>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1f0      	bne.n	8002c54 <HAL_RCC_OscConfig+0x498>
 8002c72:	e01e      	b.n	8002cb2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	69db      	ldr	r3, [r3, #28]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d107      	bne.n	8002c8c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e019      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
 8002c80:	40021000 	.word	0x40021000
 8002c84:	40007000 	.word	0x40007000
 8002c88:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002cbc <HAL_RCC_OscConfig+0x500>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d106      	bne.n	8002cae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d001      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3718      	adds	r7, #24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}
 8002cbc:	40021000 	.word	0x40021000

08002cc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e0d0      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cd4:	4b6a      	ldr	r3, [pc, #424]	@ (8002e80 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f003 0307 	and.w	r3, r3, #7
 8002cdc:	683a      	ldr	r2, [r7, #0]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d910      	bls.n	8002d04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ce2:	4b67      	ldr	r3, [pc, #412]	@ (8002e80 <HAL_RCC_ClockConfig+0x1c0>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f023 0207 	bic.w	r2, r3, #7
 8002cea:	4965      	ldr	r1, [pc, #404]	@ (8002e80 <HAL_RCC_ClockConfig+0x1c0>)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf2:	4b63      	ldr	r3, [pc, #396]	@ (8002e80 <HAL_RCC_ClockConfig+0x1c0>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	683a      	ldr	r2, [r7, #0]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d001      	beq.n	8002d04 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e0b8      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0302 	and.w	r3, r3, #2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d020      	beq.n	8002d52 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0304 	and.w	r3, r3, #4
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d005      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d1c:	4b59      	ldr	r3, [pc, #356]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	4a58      	ldr	r2, [pc, #352]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002d22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d26:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0308 	and.w	r3, r3, #8
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d005      	beq.n	8002d40 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d34:	4b53      	ldr	r3, [pc, #332]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	4a52      	ldr	r2, [pc, #328]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002d3a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002d3e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d40:	4b50      	ldr	r3, [pc, #320]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	494d      	ldr	r1, [pc, #308]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d040      	beq.n	8002de0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d107      	bne.n	8002d76 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d66:	4b47      	ldr	r3, [pc, #284]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d115      	bne.n	8002d9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e07f      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d107      	bne.n	8002d8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d7e:	4b41      	ldr	r3, [pc, #260]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d109      	bne.n	8002d9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e073      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d101      	bne.n	8002d9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e06b      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d9e:	4b39      	ldr	r3, [pc, #228]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f023 0203 	bic.w	r2, r3, #3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	4936      	ldr	r1, [pc, #216]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002db0:	f7fe fd74 	bl	800189c <HAL_GetTick>
 8002db4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002db6:	e00a      	b.n	8002dce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002db8:	f7fe fd70 	bl	800189c <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e053      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dce:	4b2d      	ldr	r3, [pc, #180]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f003 020c 	and.w	r2, r3, #12
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d1eb      	bne.n	8002db8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002de0:	4b27      	ldr	r3, [pc, #156]	@ (8002e80 <HAL_RCC_ClockConfig+0x1c0>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0307 	and.w	r3, r3, #7
 8002de8:	683a      	ldr	r2, [r7, #0]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d210      	bcs.n	8002e10 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dee:	4b24      	ldr	r3, [pc, #144]	@ (8002e80 <HAL_RCC_ClockConfig+0x1c0>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f023 0207 	bic.w	r2, r3, #7
 8002df6:	4922      	ldr	r1, [pc, #136]	@ (8002e80 <HAL_RCC_ClockConfig+0x1c0>)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dfe:	4b20      	ldr	r3, [pc, #128]	@ (8002e80 <HAL_RCC_ClockConfig+0x1c0>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0307 	and.w	r3, r3, #7
 8002e06:	683a      	ldr	r2, [r7, #0]
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d001      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e032      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d008      	beq.n	8002e2e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e1c:	4b19      	ldr	r3, [pc, #100]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	4916      	ldr	r1, [pc, #88]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0308 	and.w	r3, r3, #8
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d009      	beq.n	8002e4e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e3a:	4b12      	ldr	r3, [pc, #72]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	490e      	ldr	r1, [pc, #56]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e4e:	f000 f821 	bl	8002e94 <HAL_RCC_GetSysClockFreq>
 8002e52:	4602      	mov	r2, r0
 8002e54:	4b0b      	ldr	r3, [pc, #44]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	091b      	lsrs	r3, r3, #4
 8002e5a:	f003 030f 	and.w	r3, r3, #15
 8002e5e:	490a      	ldr	r1, [pc, #40]	@ (8002e88 <HAL_RCC_ClockConfig+0x1c8>)
 8002e60:	5ccb      	ldrb	r3, [r1, r3]
 8002e62:	fa22 f303 	lsr.w	r3, r2, r3
 8002e66:	4a09      	ldr	r2, [pc, #36]	@ (8002e8c <HAL_RCC_ClockConfig+0x1cc>)
 8002e68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e6a:	4b09      	ldr	r3, [pc, #36]	@ (8002e90 <HAL_RCC_ClockConfig+0x1d0>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7fe fcd2 	bl	8001818 <HAL_InitTick>

  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40022000 	.word	0x40022000
 8002e84:	40021000 	.word	0x40021000
 8002e88:	08006a48 	.word	0x08006a48
 8002e8c:	20000000 	.word	0x20000000
 8002e90:	20000004 	.word	0x20000004

08002e94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	b087      	sub	sp, #28
 8002e98:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	60fb      	str	r3, [r7, #12]
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	60bb      	str	r3, [r7, #8]
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002eae:	4b1e      	ldr	r3, [pc, #120]	@ (8002f28 <HAL_RCC_GetSysClockFreq+0x94>)
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f003 030c 	and.w	r3, r3, #12
 8002eba:	2b04      	cmp	r3, #4
 8002ebc:	d002      	beq.n	8002ec4 <HAL_RCC_GetSysClockFreq+0x30>
 8002ebe:	2b08      	cmp	r3, #8
 8002ec0:	d003      	beq.n	8002eca <HAL_RCC_GetSysClockFreq+0x36>
 8002ec2:	e027      	b.n	8002f14 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ec4:	4b19      	ldr	r3, [pc, #100]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ec6:	613b      	str	r3, [r7, #16]
      break;
 8002ec8:	e027      	b.n	8002f1a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	0c9b      	lsrs	r3, r3, #18
 8002ece:	f003 030f 	and.w	r3, r3, #15
 8002ed2:	4a17      	ldr	r2, [pc, #92]	@ (8002f30 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ed4:	5cd3      	ldrb	r3, [r2, r3]
 8002ed6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d010      	beq.n	8002f04 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002ee2:	4b11      	ldr	r3, [pc, #68]	@ (8002f28 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	0c5b      	lsrs	r3, r3, #17
 8002ee8:	f003 0301 	and.w	r3, r3, #1
 8002eec:	4a11      	ldr	r2, [pc, #68]	@ (8002f34 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002eee:	5cd3      	ldrb	r3, [r2, r3]
 8002ef0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a0d      	ldr	r2, [pc, #52]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ef6:	fb03 f202 	mul.w	r2, r3, r2
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f00:	617b      	str	r3, [r7, #20]
 8002f02:	e004      	b.n	8002f0e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a0c      	ldr	r2, [pc, #48]	@ (8002f38 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f08:	fb02 f303 	mul.w	r3, r2, r3
 8002f0c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	613b      	str	r3, [r7, #16]
      break;
 8002f12:	e002      	b.n	8002f1a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f14:	4b05      	ldr	r3, [pc, #20]	@ (8002f2c <HAL_RCC_GetSysClockFreq+0x98>)
 8002f16:	613b      	str	r3, [r7, #16]
      break;
 8002f18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f1a:	693b      	ldr	r3, [r7, #16]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	371c      	adds	r7, #28
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bc80      	pop	{r7}
 8002f24:	4770      	bx	lr
 8002f26:	bf00      	nop
 8002f28:	40021000 	.word	0x40021000
 8002f2c:	007a1200 	.word	0x007a1200
 8002f30:	08006a60 	.word	0x08006a60
 8002f34:	08006a70 	.word	0x08006a70
 8002f38:	003d0900 	.word	0x003d0900

08002f3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f40:	4b02      	ldr	r3, [pc, #8]	@ (8002f4c <HAL_RCC_GetHCLKFreq+0x10>)
 8002f42:	681b      	ldr	r3, [r3, #0]
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bc80      	pop	{r7}
 8002f4a:	4770      	bx	lr
 8002f4c:	20000000 	.word	0x20000000

08002f50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f54:	f7ff fff2 	bl	8002f3c <HAL_RCC_GetHCLKFreq>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	4b05      	ldr	r3, [pc, #20]	@ (8002f70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	0a1b      	lsrs	r3, r3, #8
 8002f60:	f003 0307 	and.w	r3, r3, #7
 8002f64:	4903      	ldr	r1, [pc, #12]	@ (8002f74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f66:	5ccb      	ldrb	r3, [r1, r3]
 8002f68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	40021000 	.word	0x40021000
 8002f74:	08006a58 	.word	0x08006a58

08002f78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f7c:	f7ff ffde 	bl	8002f3c <HAL_RCC_GetHCLKFreq>
 8002f80:	4602      	mov	r2, r0
 8002f82:	4b05      	ldr	r3, [pc, #20]	@ (8002f98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	0adb      	lsrs	r3, r3, #11
 8002f88:	f003 0307 	and.w	r3, r3, #7
 8002f8c:	4903      	ldr	r1, [pc, #12]	@ (8002f9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f8e:	5ccb      	ldrb	r3, [r1, r3]
 8002f90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	08006a58 	.word	0x08006a58

08002fa0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8002fd4 <RCC_Delay+0x34>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a0a      	ldr	r2, [pc, #40]	@ (8002fd8 <RCC_Delay+0x38>)
 8002fae:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb2:	0a5b      	lsrs	r3, r3, #9
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	fb02 f303 	mul.w	r3, r2, r3
 8002fba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002fbc:	bf00      	nop
  }
  while (Delay --);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	1e5a      	subs	r2, r3, #1
 8002fc2:	60fa      	str	r2, [r7, #12]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d1f9      	bne.n	8002fbc <RCC_Delay+0x1c>
}
 8002fc8:	bf00      	nop
 8002fca:	bf00      	nop
 8002fcc:	3714      	adds	r7, #20
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr
 8002fd4:	20000000 	.word	0x20000000
 8002fd8:	10624dd3 	.word	0x10624dd3

08002fdc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e041      	b.n	8003072 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ff4:	b2db      	uxtb	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d106      	bne.n	8003008 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f7fe fa7e 	bl	8001504 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2202      	movs	r2, #2
 800300c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	3304      	adds	r3, #4
 8003018:	4619      	mov	r1, r3
 800301a:	4610      	mov	r0, r2
 800301c:	f000 fc36 	bl	800388c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2201      	movs	r2, #1
 800305c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2201      	movs	r2, #1
 8003064:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
	...

0800307c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800308a:	b2db      	uxtb	r3, r3
 800308c:	2b01      	cmp	r3, #1
 800308e:	d001      	beq.n	8003094 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e044      	b.n	800311e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2202      	movs	r2, #2
 8003098:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f042 0201 	orr.w	r2, r2, #1
 80030aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a1d      	ldr	r2, [pc, #116]	@ (8003128 <HAL_TIM_Base_Start_IT+0xac>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d018      	beq.n	80030e8 <HAL_TIM_Base_Start_IT+0x6c>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a1c      	ldr	r2, [pc, #112]	@ (800312c <HAL_TIM_Base_Start_IT+0xb0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d013      	beq.n	80030e8 <HAL_TIM_Base_Start_IT+0x6c>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030c8:	d00e      	beq.n	80030e8 <HAL_TIM_Base_Start_IT+0x6c>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a18      	ldr	r2, [pc, #96]	@ (8003130 <HAL_TIM_Base_Start_IT+0xb4>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d009      	beq.n	80030e8 <HAL_TIM_Base_Start_IT+0x6c>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a16      	ldr	r2, [pc, #88]	@ (8003134 <HAL_TIM_Base_Start_IT+0xb8>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d004      	beq.n	80030e8 <HAL_TIM_Base_Start_IT+0x6c>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a15      	ldr	r2, [pc, #84]	@ (8003138 <HAL_TIM_Base_Start_IT+0xbc>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d111      	bne.n	800310c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f003 0307 	and.w	r3, r3, #7
 80030f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2b06      	cmp	r3, #6
 80030f8:	d010      	beq.n	800311c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f042 0201 	orr.w	r2, r2, #1
 8003108:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800310a:	e007      	b.n	800311c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0201 	orr.w	r2, r2, #1
 800311a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr
 8003128:	40012c00 	.word	0x40012c00
 800312c:	40013400 	.word	0x40013400
 8003130:	40000400 	.word	0x40000400
 8003134:	40000800 	.word	0x40000800
 8003138:	40000c00 	.word	0x40000c00

0800313c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e041      	b.n	80031d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d106      	bne.n	8003168 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7fe f99c 	bl	80014a0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	3304      	adds	r3, #4
 8003178:	4619      	mov	r1, r3
 800317a:	4610      	mov	r0, r2
 800317c:	f000 fb86 	bl	800388c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
	...

080031dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d109      	bne.n	8003200 <HAL_TIM_PWM_Start+0x24>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	bf14      	ite	ne
 80031f8:	2301      	movne	r3, #1
 80031fa:	2300      	moveq	r3, #0
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	e022      	b.n	8003246 <HAL_TIM_PWM_Start+0x6a>
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	2b04      	cmp	r3, #4
 8003204:	d109      	bne.n	800321a <HAL_TIM_PWM_Start+0x3e>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b01      	cmp	r3, #1
 8003210:	bf14      	ite	ne
 8003212:	2301      	movne	r3, #1
 8003214:	2300      	moveq	r3, #0
 8003216:	b2db      	uxtb	r3, r3
 8003218:	e015      	b.n	8003246 <HAL_TIM_PWM_Start+0x6a>
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	2b08      	cmp	r3, #8
 800321e:	d109      	bne.n	8003234 <HAL_TIM_PWM_Start+0x58>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003226:	b2db      	uxtb	r3, r3
 8003228:	2b01      	cmp	r3, #1
 800322a:	bf14      	ite	ne
 800322c:	2301      	movne	r3, #1
 800322e:	2300      	moveq	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	e008      	b.n	8003246 <HAL_TIM_PWM_Start+0x6a>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800323a:	b2db      	uxtb	r3, r3
 800323c:	2b01      	cmp	r3, #1
 800323e:	bf14      	ite	ne
 8003240:	2301      	movne	r3, #1
 8003242:	2300      	moveq	r3, #0
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e072      	b.n	8003334 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d104      	bne.n	800325e <HAL_TIM_PWM_Start+0x82>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2202      	movs	r2, #2
 8003258:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800325c:	e013      	b.n	8003286 <HAL_TIM_PWM_Start+0xaa>
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	2b04      	cmp	r3, #4
 8003262:	d104      	bne.n	800326e <HAL_TIM_PWM_Start+0x92>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2202      	movs	r2, #2
 8003268:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800326c:	e00b      	b.n	8003286 <HAL_TIM_PWM_Start+0xaa>
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	2b08      	cmp	r3, #8
 8003272:	d104      	bne.n	800327e <HAL_TIM_PWM_Start+0xa2>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2202      	movs	r2, #2
 8003278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800327c:	e003      	b.n	8003286 <HAL_TIM_PWM_Start+0xaa>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2202      	movs	r2, #2
 8003282:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2201      	movs	r2, #1
 800328c:	6839      	ldr	r1, [r7, #0]
 800328e:	4618      	mov	r0, r3
 8003290:	f000 fdc4 	bl	8003e1c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a28      	ldr	r2, [pc, #160]	@ (800333c <HAL_TIM_PWM_Start+0x160>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d004      	beq.n	80032a8 <HAL_TIM_PWM_Start+0xcc>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a27      	ldr	r2, [pc, #156]	@ (8003340 <HAL_TIM_PWM_Start+0x164>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d101      	bne.n	80032ac <HAL_TIM_PWM_Start+0xd0>
 80032a8:	2301      	movs	r3, #1
 80032aa:	e000      	b.n	80032ae <HAL_TIM_PWM_Start+0xd2>
 80032ac:	2300      	movs	r3, #0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d007      	beq.n	80032c2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a1d      	ldr	r2, [pc, #116]	@ (800333c <HAL_TIM_PWM_Start+0x160>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d018      	beq.n	80032fe <HAL_TIM_PWM_Start+0x122>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003340 <HAL_TIM_PWM_Start+0x164>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d013      	beq.n	80032fe <HAL_TIM_PWM_Start+0x122>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032de:	d00e      	beq.n	80032fe <HAL_TIM_PWM_Start+0x122>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a17      	ldr	r2, [pc, #92]	@ (8003344 <HAL_TIM_PWM_Start+0x168>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d009      	beq.n	80032fe <HAL_TIM_PWM_Start+0x122>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a16      	ldr	r2, [pc, #88]	@ (8003348 <HAL_TIM_PWM_Start+0x16c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d004      	beq.n	80032fe <HAL_TIM_PWM_Start+0x122>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a14      	ldr	r2, [pc, #80]	@ (800334c <HAL_TIM_PWM_Start+0x170>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d111      	bne.n	8003322 <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	f003 0307 	and.w	r3, r3, #7
 8003308:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2b06      	cmp	r3, #6
 800330e:	d010      	beq.n	8003332 <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f042 0201 	orr.w	r2, r2, #1
 800331e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003320:	e007      	b.n	8003332 <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f042 0201 	orr.w	r2, r2, #1
 8003330:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003332:	2300      	movs	r3, #0
}
 8003334:	4618      	mov	r0, r3
 8003336:	3710      	adds	r7, #16
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40012c00 	.word	0x40012c00
 8003340:	40013400 	.word	0x40013400
 8003344:	40000400 	.word	0x40000400
 8003348:	40000800 	.word	0x40000800
 800334c:	40000c00 	.word	0x40000c00

08003350 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	f003 0302 	and.w	r3, r3, #2
 800336e:	2b00      	cmp	r3, #0
 8003370:	d020      	beq.n	80033b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f003 0302 	and.w	r3, r3, #2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d01b      	beq.n	80033b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f06f 0202 	mvn.w	r2, #2
 8003384:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	f003 0303 	and.w	r3, r3, #3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d003      	beq.n	80033a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 fa5a 	bl	8003854 <HAL_TIM_IC_CaptureCallback>
 80033a0:	e005      	b.n	80033ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 fa4d 	bl	8003842 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f000 fa5c 	bl	8003866 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2200      	movs	r2, #0
 80033b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	f003 0304 	and.w	r3, r3, #4
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d020      	beq.n	8003400 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f003 0304 	and.w	r3, r3, #4
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d01b      	beq.n	8003400 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f06f 0204 	mvn.w	r2, #4
 80033d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2202      	movs	r2, #2
 80033d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	699b      	ldr	r3, [r3, #24]
 80033de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 fa34 	bl	8003854 <HAL_TIM_IC_CaptureCallback>
 80033ec:	e005      	b.n	80033fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	f000 fa27 	bl	8003842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 fa36 	bl	8003866 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	f003 0308 	and.w	r3, r3, #8
 8003406:	2b00      	cmp	r3, #0
 8003408:	d020      	beq.n	800344c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	f003 0308 	and.w	r3, r3, #8
 8003410:	2b00      	cmp	r3, #0
 8003412:	d01b      	beq.n	800344c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f06f 0208 	mvn.w	r2, #8
 800341c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2204      	movs	r2, #4
 8003422:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	69db      	ldr	r3, [r3, #28]
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 fa0e 	bl	8003854 <HAL_TIM_IC_CaptureCallback>
 8003438:	e005      	b.n	8003446 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 fa01 	bl	8003842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f000 fa10 	bl	8003866 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	f003 0310 	and.w	r3, r3, #16
 8003452:	2b00      	cmp	r3, #0
 8003454:	d020      	beq.n	8003498 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f003 0310 	and.w	r3, r3, #16
 800345c:	2b00      	cmp	r3, #0
 800345e:	d01b      	beq.n	8003498 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f06f 0210 	mvn.w	r2, #16
 8003468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2208      	movs	r2, #8
 800346e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	69db      	ldr	r3, [r3, #28]
 8003476:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800347a:	2b00      	cmp	r3, #0
 800347c:	d003      	beq.n	8003486 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 f9e8 	bl	8003854 <HAL_TIM_IC_CaptureCallback>
 8003484:	e005      	b.n	8003492 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 f9db 	bl	8003842 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 f9ea 	bl	8003866 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00c      	beq.n	80034bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d007      	beq.n	80034bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f06f 0201 	mvn.w	r2, #1
 80034b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f7fd fca0 	bl	8000dfc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00c      	beq.n	80034e0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d007      	beq.n	80034e0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80034d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 fd88 	bl	8003ff0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00c      	beq.n	8003504 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d007      	beq.n	8003504 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80034fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f9ba 	bl	8003878 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	f003 0320 	and.w	r3, r3, #32
 800350a:	2b00      	cmp	r3, #0
 800350c:	d00c      	beq.n	8003528 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f003 0320 	and.w	r3, r3, #32
 8003514:	2b00      	cmp	r3, #0
 8003516:	d007      	beq.n	8003528 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f06f 0220 	mvn.w	r2, #32
 8003520:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 fd5b 	bl	8003fde <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003528:	bf00      	nop
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800353c:	2300      	movs	r3, #0
 800353e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003546:	2b01      	cmp	r3, #1
 8003548:	d101      	bne.n	800354e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800354a:	2302      	movs	r3, #2
 800354c:	e0ae      	b.n	80036ac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2b0c      	cmp	r3, #12
 800355a:	f200 809f 	bhi.w	800369c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800355e:	a201      	add	r2, pc, #4	@ (adr r2, 8003564 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003564:	08003599 	.word	0x08003599
 8003568:	0800369d 	.word	0x0800369d
 800356c:	0800369d 	.word	0x0800369d
 8003570:	0800369d 	.word	0x0800369d
 8003574:	080035d9 	.word	0x080035d9
 8003578:	0800369d 	.word	0x0800369d
 800357c:	0800369d 	.word	0x0800369d
 8003580:	0800369d 	.word	0x0800369d
 8003584:	0800361b 	.word	0x0800361b
 8003588:	0800369d 	.word	0x0800369d
 800358c:	0800369d 	.word	0x0800369d
 8003590:	0800369d 	.word	0x0800369d
 8003594:	0800365b 	.word	0x0800365b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68b9      	ldr	r1, [r7, #8]
 800359e:	4618      	mov	r0, r3
 80035a0:	f000 f9fa 	bl	8003998 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	699a      	ldr	r2, [r3, #24]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0208 	orr.w	r2, r2, #8
 80035b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	699a      	ldr	r2, [r3, #24]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f022 0204 	bic.w	r2, r2, #4
 80035c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6999      	ldr	r1, [r3, #24]
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	691a      	ldr	r2, [r3, #16]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	619a      	str	r2, [r3, #24]
      break;
 80035d6:	e064      	b.n	80036a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68b9      	ldr	r1, [r7, #8]
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 fa4a 	bl	8003a78 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	699a      	ldr	r2, [r3, #24]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80035f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	699a      	ldr	r2, [r3, #24]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003602:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6999      	ldr	r1, [r3, #24]
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	021a      	lsls	r2, r3, #8
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	430a      	orrs	r2, r1
 8003616:	619a      	str	r2, [r3, #24]
      break;
 8003618:	e043      	b.n	80036a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	68b9      	ldr	r1, [r7, #8]
 8003620:	4618      	mov	r0, r3
 8003622:	f000 fa9d 	bl	8003b60 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	69da      	ldr	r2, [r3, #28]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f042 0208 	orr.w	r2, r2, #8
 8003634:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	69da      	ldr	r2, [r3, #28]
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0204 	bic.w	r2, r2, #4
 8003644:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	69d9      	ldr	r1, [r3, #28]
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	691a      	ldr	r2, [r3, #16]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	430a      	orrs	r2, r1
 8003656:	61da      	str	r2, [r3, #28]
      break;
 8003658:	e023      	b.n	80036a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68b9      	ldr	r1, [r7, #8]
 8003660:	4618      	mov	r0, r3
 8003662:	f000 faf1 	bl	8003c48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	69da      	ldr	r2, [r3, #28]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003674:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	69da      	ldr	r2, [r3, #28]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003684:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	69d9      	ldr	r1, [r3, #28]
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	691b      	ldr	r3, [r3, #16]
 8003690:	021a      	lsls	r2, r3, #8
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	430a      	orrs	r2, r1
 8003698:	61da      	str	r2, [r3, #28]
      break;
 800369a:	e002      	b.n	80036a2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	75fb      	strb	r3, [r7, #23]
      break;
 80036a0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80036aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3718      	adds	r7, #24
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}

080036b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
 80036bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036be:	2300      	movs	r3, #0
 80036c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d101      	bne.n	80036d0 <HAL_TIM_ConfigClockSource+0x1c>
 80036cc:	2302      	movs	r3, #2
 80036ce:	e0b4      	b.n	800383a <HAL_TIM_ConfigClockSource+0x186>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2201      	movs	r2, #1
 80036d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2202      	movs	r2, #2
 80036dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80036ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036f6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003708:	d03e      	beq.n	8003788 <HAL_TIM_ConfigClockSource+0xd4>
 800370a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800370e:	f200 8087 	bhi.w	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003712:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003716:	f000 8086 	beq.w	8003826 <HAL_TIM_ConfigClockSource+0x172>
 800371a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800371e:	d87f      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003720:	2b70      	cmp	r3, #112	@ 0x70
 8003722:	d01a      	beq.n	800375a <HAL_TIM_ConfigClockSource+0xa6>
 8003724:	2b70      	cmp	r3, #112	@ 0x70
 8003726:	d87b      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003728:	2b60      	cmp	r3, #96	@ 0x60
 800372a:	d050      	beq.n	80037ce <HAL_TIM_ConfigClockSource+0x11a>
 800372c:	2b60      	cmp	r3, #96	@ 0x60
 800372e:	d877      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003730:	2b50      	cmp	r3, #80	@ 0x50
 8003732:	d03c      	beq.n	80037ae <HAL_TIM_ConfigClockSource+0xfa>
 8003734:	2b50      	cmp	r3, #80	@ 0x50
 8003736:	d873      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003738:	2b40      	cmp	r3, #64	@ 0x40
 800373a:	d058      	beq.n	80037ee <HAL_TIM_ConfigClockSource+0x13a>
 800373c:	2b40      	cmp	r3, #64	@ 0x40
 800373e:	d86f      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003740:	2b30      	cmp	r3, #48	@ 0x30
 8003742:	d064      	beq.n	800380e <HAL_TIM_ConfigClockSource+0x15a>
 8003744:	2b30      	cmp	r3, #48	@ 0x30
 8003746:	d86b      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003748:	2b20      	cmp	r3, #32
 800374a:	d060      	beq.n	800380e <HAL_TIM_ConfigClockSource+0x15a>
 800374c:	2b20      	cmp	r3, #32
 800374e:	d867      	bhi.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
 8003750:	2b00      	cmp	r3, #0
 8003752:	d05c      	beq.n	800380e <HAL_TIM_ConfigClockSource+0x15a>
 8003754:	2b10      	cmp	r3, #16
 8003756:	d05a      	beq.n	800380e <HAL_TIM_ConfigClockSource+0x15a>
 8003758:	e062      	b.n	8003820 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800376a:	f000 fb38 	bl	8003dde <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800377c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	609a      	str	r2, [r3, #8]
      break;
 8003786:	e04f      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003798:	f000 fb21 	bl	8003dde <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	689a      	ldr	r2, [r3, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80037aa:	609a      	str	r2, [r3, #8]
      break;
 80037ac:	e03c      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ba:	461a      	mov	r2, r3
 80037bc:	f000 fa98 	bl	8003cf0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2150      	movs	r1, #80	@ 0x50
 80037c6:	4618      	mov	r0, r3
 80037c8:	f000 faef 	bl	8003daa <TIM_ITRx_SetConfig>
      break;
 80037cc:	e02c      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80037da:	461a      	mov	r2, r3
 80037dc:	f000 fab6 	bl	8003d4c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2160      	movs	r1, #96	@ 0x60
 80037e6:	4618      	mov	r0, r3
 80037e8:	f000 fadf 	bl	8003daa <TIM_ITRx_SetConfig>
      break;
 80037ec:	e01c      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037fa:	461a      	mov	r2, r3
 80037fc:	f000 fa78 	bl	8003cf0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2140      	movs	r1, #64	@ 0x40
 8003806:	4618      	mov	r0, r3
 8003808:	f000 facf 	bl	8003daa <TIM_ITRx_SetConfig>
      break;
 800380c:	e00c      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4619      	mov	r1, r3
 8003818:	4610      	mov	r0, r2
 800381a:	f000 fac6 	bl	8003daa <TIM_ITRx_SetConfig>
      break;
 800381e:	e003      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	73fb      	strb	r3, [r7, #15]
      break;
 8003824:	e000      	b.n	8003828 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003826:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003838:	7bfb      	ldrb	r3, [r7, #15]
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}

08003842 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003842:	b480      	push	{r7}
 8003844:	b083      	sub	sp, #12
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800384a:	bf00      	nop
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	bc80      	pop	{r7}
 8003852:	4770      	bx	lr

08003854 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800385c:	bf00      	nop
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	bc80      	pop	{r7}
 8003864:	4770      	bx	lr

08003866 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003866:	b480      	push	{r7}
 8003868:	b083      	sub	sp, #12
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800386e:	bf00      	nop
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	bc80      	pop	{r7}
 8003876:	4770      	bx	lr

08003878 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	bc80      	pop	{r7}
 8003888:	4770      	bx	lr
	...

0800388c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a39      	ldr	r2, [pc, #228]	@ (8003984 <TIM_Base_SetConfig+0xf8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d013      	beq.n	80038cc <TIM_Base_SetConfig+0x40>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a38      	ldr	r2, [pc, #224]	@ (8003988 <TIM_Base_SetConfig+0xfc>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d00f      	beq.n	80038cc <TIM_Base_SetConfig+0x40>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038b2:	d00b      	beq.n	80038cc <TIM_Base_SetConfig+0x40>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a35      	ldr	r2, [pc, #212]	@ (800398c <TIM_Base_SetConfig+0x100>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d007      	beq.n	80038cc <TIM_Base_SetConfig+0x40>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a34      	ldr	r2, [pc, #208]	@ (8003990 <TIM_Base_SetConfig+0x104>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d003      	beq.n	80038cc <TIM_Base_SetConfig+0x40>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a33      	ldr	r2, [pc, #204]	@ (8003994 <TIM_Base_SetConfig+0x108>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d108      	bne.n	80038de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	68fa      	ldr	r2, [r7, #12]
 80038da:	4313      	orrs	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a28      	ldr	r2, [pc, #160]	@ (8003984 <TIM_Base_SetConfig+0xf8>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d013      	beq.n	800390e <TIM_Base_SetConfig+0x82>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a27      	ldr	r2, [pc, #156]	@ (8003988 <TIM_Base_SetConfig+0xfc>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d00f      	beq.n	800390e <TIM_Base_SetConfig+0x82>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038f4:	d00b      	beq.n	800390e <TIM_Base_SetConfig+0x82>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a24      	ldr	r2, [pc, #144]	@ (800398c <TIM_Base_SetConfig+0x100>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d007      	beq.n	800390e <TIM_Base_SetConfig+0x82>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a23      	ldr	r2, [pc, #140]	@ (8003990 <TIM_Base_SetConfig+0x104>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d003      	beq.n	800390e <TIM_Base_SetConfig+0x82>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a22      	ldr	r2, [pc, #136]	@ (8003994 <TIM_Base_SetConfig+0x108>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d108      	bne.n	8003920 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003914:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	68fa      	ldr	r2, [r7, #12]
 800391c:	4313      	orrs	r3, r2
 800391e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	695b      	ldr	r3, [r3, #20]
 800392a:	4313      	orrs	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a0f      	ldr	r2, [pc, #60]	@ (8003984 <TIM_Base_SetConfig+0xf8>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d003      	beq.n	8003954 <TIM_Base_SetConfig+0xc8>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a0e      	ldr	r2, [pc, #56]	@ (8003988 <TIM_Base_SetConfig+0xfc>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d103      	bne.n	800395c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	691a      	ldr	r2, [r3, #16]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2201      	movs	r2, #1
 8003960:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d005      	beq.n	800397a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	f023 0201 	bic.w	r2, r3, #1
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	611a      	str	r2, [r3, #16]
  }
}
 800397a:	bf00      	nop
 800397c:	3714      	adds	r7, #20
 800397e:	46bd      	mov	sp, r7
 8003980:	bc80      	pop	{r7}
 8003982:	4770      	bx	lr
 8003984:	40012c00 	.word	0x40012c00
 8003988:	40013400 	.word	0x40013400
 800398c:	40000400 	.word	0x40000400
 8003990:	40000800 	.word	0x40000800
 8003994:	40000c00 	.word	0x40000c00

08003998 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003998:	b480      	push	{r7}
 800399a:	b087      	sub	sp, #28
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
 80039a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a1b      	ldr	r3, [r3, #32]
 80039a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6a1b      	ldr	r3, [r3, #32]
 80039ac:	f023 0201 	bic.w	r2, r3, #1
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f023 0303 	bic.w	r3, r3, #3
 80039ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	f023 0302 	bic.w	r3, r3, #2
 80039e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	697a      	ldr	r2, [r7, #20]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a20      	ldr	r2, [pc, #128]	@ (8003a70 <TIM_OC1_SetConfig+0xd8>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d003      	beq.n	80039fc <TIM_OC1_SetConfig+0x64>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a1f      	ldr	r2, [pc, #124]	@ (8003a74 <TIM_OC1_SetConfig+0xdc>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d10c      	bne.n	8003a16 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	f023 0308 	bic.w	r3, r3, #8
 8003a02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	f023 0304 	bic.w	r3, r3, #4
 8003a14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a15      	ldr	r2, [pc, #84]	@ (8003a70 <TIM_OC1_SetConfig+0xd8>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d003      	beq.n	8003a26 <TIM_OC1_SetConfig+0x8e>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a14      	ldr	r2, [pc, #80]	@ (8003a74 <TIM_OC1_SetConfig+0xdc>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d111      	bne.n	8003a4a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	693a      	ldr	r2, [r7, #16]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	693a      	ldr	r2, [r7, #16]
 8003a46:	4313      	orrs	r3, r2
 8003a48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	693a      	ldr	r2, [r7, #16]
 8003a4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68fa      	ldr	r2, [r7, #12]
 8003a54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	621a      	str	r2, [r3, #32]
}
 8003a64:	bf00      	nop
 8003a66:	371c      	adds	r7, #28
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bc80      	pop	{r7}
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	40012c00 	.word	0x40012c00
 8003a74:	40013400 	.word	0x40013400

08003a78 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b087      	sub	sp, #28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6a1b      	ldr	r3, [r3, #32]
 8003a86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a1b      	ldr	r3, [r3, #32]
 8003a8c:	f023 0210 	bic.w	r2, r3, #16
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	699b      	ldr	r3, [r3, #24]
 8003a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003aa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	021b      	lsls	r3, r3, #8
 8003ab6:	68fa      	ldr	r2, [r7, #12]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	f023 0320 	bic.w	r3, r3, #32
 8003ac2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	011b      	lsls	r3, r3, #4
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a21      	ldr	r2, [pc, #132]	@ (8003b58 <TIM_OC2_SetConfig+0xe0>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d003      	beq.n	8003ae0 <TIM_OC2_SetConfig+0x68>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	4a20      	ldr	r2, [pc, #128]	@ (8003b5c <TIM_OC2_SetConfig+0xe4>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d10d      	bne.n	8003afc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ae6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	011b      	lsls	r3, r3, #4
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003afa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	4a16      	ldr	r2, [pc, #88]	@ (8003b58 <TIM_OC2_SetConfig+0xe0>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d003      	beq.n	8003b0c <TIM_OC2_SetConfig+0x94>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4a15      	ldr	r2, [pc, #84]	@ (8003b5c <TIM_OC2_SetConfig+0xe4>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d113      	bne.n	8003b34 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	699b      	ldr	r3, [r3, #24]
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	68fa      	ldr	r2, [r7, #12]
 8003b3e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	685a      	ldr	r2, [r3, #4]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	697a      	ldr	r2, [r7, #20]
 8003b4c:	621a      	str	r2, [r3, #32]
}
 8003b4e:	bf00      	nop
 8003b50:	371c      	adds	r7, #28
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bc80      	pop	{r7}
 8003b56:	4770      	bx	lr
 8003b58:	40012c00 	.word	0x40012c00
 8003b5c:	40013400 	.word	0x40013400

08003b60 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b087      	sub	sp, #28
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
 8003b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6a1b      	ldr	r3, [r3, #32]
 8003b74:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	f023 0303 	bic.w	r3, r3, #3
 8003b96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68fa      	ldr	r2, [r7, #12]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ba8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	021b      	lsls	r3, r3, #8
 8003bb0:	697a      	ldr	r2, [r7, #20]
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	4a21      	ldr	r2, [pc, #132]	@ (8003c40 <TIM_OC3_SetConfig+0xe0>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d003      	beq.n	8003bc6 <TIM_OC3_SetConfig+0x66>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a20      	ldr	r2, [pc, #128]	@ (8003c44 <TIM_OC3_SetConfig+0xe4>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d10d      	bne.n	8003be2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003bcc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	021b      	lsls	r3, r3, #8
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003be0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a16      	ldr	r2, [pc, #88]	@ (8003c40 <TIM_OC3_SetConfig+0xe0>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d003      	beq.n	8003bf2 <TIM_OC3_SetConfig+0x92>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a15      	ldr	r2, [pc, #84]	@ (8003c44 <TIM_OC3_SetConfig+0xe4>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d113      	bne.n	8003c1a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003bf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	011b      	lsls	r3, r3, #4
 8003c08:	693a      	ldr	r2, [r7, #16]
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	011b      	lsls	r3, r3, #4
 8003c14:	693a      	ldr	r2, [r7, #16]
 8003c16:	4313      	orrs	r3, r2
 8003c18:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	693a      	ldr	r2, [r7, #16]
 8003c1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	68fa      	ldr	r2, [r7, #12]
 8003c24:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685a      	ldr	r2, [r3, #4]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	697a      	ldr	r2, [r7, #20]
 8003c32:	621a      	str	r2, [r3, #32]
}
 8003c34:	bf00      	nop
 8003c36:	371c      	adds	r7, #28
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bc80      	pop	{r7}
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	40012c00 	.word	0x40012c00
 8003c44:	40013400 	.word	0x40013400

08003c48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b087      	sub	sp, #28
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
 8003c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a1b      	ldr	r3, [r3, #32]
 8003c56:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a1b      	ldr	r3, [r3, #32]
 8003c5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	69db      	ldr	r3, [r3, #28]
 8003c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	021b      	lsls	r3, r3, #8
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	031b      	lsls	r3, r3, #12
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a11      	ldr	r2, [pc, #68]	@ (8003ce8 <TIM_OC4_SetConfig+0xa0>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d003      	beq.n	8003cb0 <TIM_OC4_SetConfig+0x68>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a10      	ldr	r2, [pc, #64]	@ (8003cec <TIM_OC4_SetConfig+0xa4>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d109      	bne.n	8003cc4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003cb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	695b      	ldr	r3, [r3, #20]
 8003cbc:	019b      	lsls	r3, r3, #6
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	697a      	ldr	r2, [r7, #20]
 8003cc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685a      	ldr	r2, [r3, #4]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	621a      	str	r2, [r3, #32]
}
 8003cde:	bf00      	nop
 8003ce0:	371c      	adds	r7, #28
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bc80      	pop	{r7}
 8003ce6:	4770      	bx	lr
 8003ce8:	40012c00 	.word	0x40012c00
 8003cec:	40013400 	.word	0x40013400

08003cf0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b087      	sub	sp, #28
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	60b9      	str	r1, [r7, #8]
 8003cfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6a1b      	ldr	r3, [r3, #32]
 8003d00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6a1b      	ldr	r3, [r3, #32]
 8003d06:	f023 0201 	bic.w	r2, r3, #1
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	011b      	lsls	r3, r3, #4
 8003d20:	693a      	ldr	r2, [r7, #16]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	f023 030a 	bic.w	r3, r3, #10
 8003d2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	693a      	ldr	r2, [r7, #16]
 8003d3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	697a      	ldr	r2, [r7, #20]
 8003d40:	621a      	str	r2, [r3, #32]
}
 8003d42:	bf00      	nop
 8003d44:	371c      	adds	r7, #28
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bc80      	pop	{r7}
 8003d4a:	4770      	bx	lr

08003d4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b087      	sub	sp, #28
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6a1b      	ldr	r3, [r3, #32]
 8003d5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	f023 0210 	bic.w	r2, r3, #16
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	031b      	lsls	r3, r3, #12
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003d88:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	011b      	lsls	r3, r3, #4
 8003d8e:	697a      	ldr	r2, [r7, #20]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	697a      	ldr	r2, [r7, #20]
 8003d9e:	621a      	str	r2, [r3, #32]
}
 8003da0:	bf00      	nop
 8003da2:	371c      	adds	r7, #28
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bc80      	pop	{r7}
 8003da8:	4770      	bx	lr

08003daa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003daa:	b480      	push	{r7}
 8003dac:	b085      	sub	sp, #20
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	6078      	str	r0, [r7, #4]
 8003db2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dc0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dc2:	683a      	ldr	r2, [r7, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	f043 0307 	orr.w	r3, r3, #7
 8003dcc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	609a      	str	r2, [r3, #8]
}
 8003dd4:	bf00      	nop
 8003dd6:	3714      	adds	r7, #20
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bc80      	pop	{r7}
 8003ddc:	4770      	bx	lr

08003dde <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003dde:	b480      	push	{r7}
 8003de0:	b087      	sub	sp, #28
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	60f8      	str	r0, [r7, #12]
 8003de6:	60b9      	str	r1, [r7, #8]
 8003de8:	607a      	str	r2, [r7, #4]
 8003dea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003df8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	021a      	lsls	r2, r3, #8
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	431a      	orrs	r2, r3
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	697a      	ldr	r2, [r7, #20]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	697a      	ldr	r2, [r7, #20]
 8003e10:	609a      	str	r2, [r3, #8]
}
 8003e12:	bf00      	nop
 8003e14:	371c      	adds	r7, #28
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bc80      	pop	{r7}
 8003e1a:	4770      	bx	lr

08003e1c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b087      	sub	sp, #28
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	f003 031f 	and.w	r3, r3, #31
 8003e2e:	2201      	movs	r2, #1
 8003e30:	fa02 f303 	lsl.w	r3, r2, r3
 8003e34:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6a1a      	ldr	r2, [r3, #32]
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	43db      	mvns	r3, r3
 8003e3e:	401a      	ands	r2, r3
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6a1a      	ldr	r2, [r3, #32]
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	f003 031f 	and.w	r3, r3, #31
 8003e4e:	6879      	ldr	r1, [r7, #4]
 8003e50:	fa01 f303 	lsl.w	r3, r1, r3
 8003e54:	431a      	orrs	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	621a      	str	r2, [r3, #32]
}
 8003e5a:	bf00      	nop
 8003e5c:	371c      	adds	r7, #28
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bc80      	pop	{r7}
 8003e62:	4770      	bx	lr

08003e64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d101      	bne.n	8003e7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e78:	2302      	movs	r3, #2
 8003e7a:	e050      	b.n	8003f1e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2202      	movs	r2, #2
 8003e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ea2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	68fa      	ldr	r2, [r7, #12]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68fa      	ldr	r2, [r7, #12]
 8003eb4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a1b      	ldr	r2, [pc, #108]	@ (8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d018      	beq.n	8003ef2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a19      	ldr	r2, [pc, #100]	@ (8003f2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d013      	beq.n	8003ef2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ed2:	d00e      	beq.n	8003ef2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a15      	ldr	r2, [pc, #84]	@ (8003f30 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d009      	beq.n	8003ef2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a14      	ldr	r2, [pc, #80]	@ (8003f34 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d004      	beq.n	8003ef2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a12      	ldr	r2, [pc, #72]	@ (8003f38 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d10c      	bne.n	8003f0c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ef8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	68ba      	ldr	r2, [r7, #8]
 8003f00:	4313      	orrs	r3, r2
 8003f02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	68ba      	ldr	r2, [r7, #8]
 8003f0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3714      	adds	r7, #20
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bc80      	pop	{r7}
 8003f26:	4770      	bx	lr
 8003f28:	40012c00 	.word	0x40012c00
 8003f2c:	40013400 	.word	0x40013400
 8003f30:	40000400 	.word	0x40000400
 8003f34:	40000800 	.word	0x40000800
 8003f38:	40000c00 	.word	0x40000c00

08003f3c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b085      	sub	sp, #20
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003f46:	2300      	movs	r3, #0
 8003f48:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d101      	bne.n	8003f58 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003f54:	2302      	movs	r3, #2
 8003f56:	e03d      	b.n	8003fd4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	689b      	ldr	r3, [r3, #8]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4313      	orrs	r3, r2
 8003f96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	69db      	ldr	r3, [r3, #28]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2200      	movs	r2, #0
 8003fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3714      	adds	r7, #20
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bc80      	pop	{r7}
 8003fdc:	4770      	bx	lr

08003fde <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fde:	b480      	push	{r7}
 8003fe0:	b083      	sub	sp, #12
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fe6:	bf00      	nop
 8003fe8:	370c      	adds	r7, #12
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bc80      	pop	{r7}
 8003fee:	4770      	bx	lr

08003ff0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bc80      	pop	{r7}
 8004000:	4770      	bx	lr

08004002 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b082      	sub	sp, #8
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d101      	bne.n	8004014 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e042      	b.n	800409a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800401a:	b2db      	uxtb	r3, r3
 800401c:	2b00      	cmp	r3, #0
 800401e:	d106      	bne.n	800402e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f7fd fb0f 	bl	800164c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2224      	movs	r2, #36	@ 0x24
 8004032:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68da      	ldr	r2, [r3, #12]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004044:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f000 ff38 	bl	8004ebc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	691a      	ldr	r2, [r3, #16]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800405a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	695a      	ldr	r2, [r3, #20]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800406a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	68da      	ldr	r2, [r3, #12]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800407a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2200      	movs	r2, #0
 8004080:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2220      	movs	r2, #32
 8004086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2220      	movs	r2, #32
 800408e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3708      	adds	r7, #8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
	...

080040a4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b08c      	sub	sp, #48	@ 0x30
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	4613      	mov	r3, r2
 80040b0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b20      	cmp	r3, #32
 80040bc:	d156      	bne.n	800416c <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d002      	beq.n	80040ca <HAL_UART_Transmit_DMA+0x26>
 80040c4:	88fb      	ldrh	r3, [r7, #6]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d101      	bne.n	80040ce <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e04f      	b.n	800416e <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80040ce:	68ba      	ldr	r2, [r7, #8]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	88fa      	ldrh	r2, [r7, #6]
 80040d8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	88fa      	ldrh	r2, [r7, #6]
 80040de:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2221      	movs	r2, #33	@ 0x21
 80040ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040f2:	4a21      	ldr	r2, [pc, #132]	@ (8004178 <HAL_UART_Transmit_DMA+0xd4>)
 80040f4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040fa:	4a20      	ldr	r2, [pc, #128]	@ (800417c <HAL_UART_Transmit_DMA+0xd8>)
 80040fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004102:	4a1f      	ldr	r2, [pc, #124]	@ (8004180 <HAL_UART_Transmit_DMA+0xdc>)
 8004104:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800410a:	2200      	movs	r2, #0
 800410c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 800410e:	f107 0308 	add.w	r3, r7, #8
 8004112:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800411a:	6819      	ldr	r1, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	3304      	adds	r3, #4
 8004122:	461a      	mov	r2, r3
 8004124:	88fb      	ldrh	r3, [r7, #6]
 8004126:	f7fd fd47 	bl	8001bb8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004132:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	3314      	adds	r3, #20
 800413a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	e853 3f00 	ldrex	r3, [r3]
 8004142:	617b      	str	r3, [r7, #20]
   return(result);
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800414a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	3314      	adds	r3, #20
 8004152:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004154:	627a      	str	r2, [r7, #36]	@ 0x24
 8004156:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004158:	6a39      	ldr	r1, [r7, #32]
 800415a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800415c:	e841 2300 	strex	r3, r2, [r1]
 8004160:	61fb      	str	r3, [r7, #28]
   return(result);
 8004162:	69fb      	ldr	r3, [r7, #28]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d1e5      	bne.n	8004134 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8004168:	2300      	movs	r3, #0
 800416a:	e000      	b.n	800416e <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 800416c:	2302      	movs	r3, #2
  }
}
 800416e:	4618      	mov	r0, r3
 8004170:	3730      	adds	r7, #48	@ 0x30
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
 8004176:	bf00      	nop
 8004178:	08004753 	.word	0x08004753
 800417c:	080047ed 	.word	0x080047ed
 8004180:	08004971 	.word	0x08004971

08004184 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	4613      	mov	r3, r2
 8004190:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b20      	cmp	r3, #32
 800419c:	d112      	bne.n	80041c4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d002      	beq.n	80041aa <HAL_UART_Receive_DMA+0x26>
 80041a4:	88fb      	ldrh	r3, [r7, #6]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d101      	bne.n	80041ae <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e00b      	b.n	80041c6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2200      	movs	r2, #0
 80041b2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80041b4:	88fb      	ldrh	r3, [r7, #6]
 80041b6:	461a      	mov	r2, r3
 80041b8:	68b9      	ldr	r1, [r7, #8]
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f000 fc22 	bl	8004a04 <UART_Start_Receive_DMA>
 80041c0:	4603      	mov	r3, r0
 80041c2:	e000      	b.n	80041c6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80041c4:	2302      	movs	r3, #2
  }
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3710      	adds	r7, #16
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
	...

080041d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b0ba      	sub	sp, #232	@ 0xe8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80041f6:	2300      	movs	r3, #0
 80041f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004202:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800420e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004212:	2b00      	cmp	r3, #0
 8004214:	d10f      	bne.n	8004236 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004216:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800421a:	f003 0320 	and.w	r3, r3, #32
 800421e:	2b00      	cmp	r3, #0
 8004220:	d009      	beq.n	8004236 <HAL_UART_IRQHandler+0x66>
 8004222:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004226:	f003 0320 	and.w	r3, r3, #32
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 fd86 	bl	8004d40 <UART_Receive_IT>
      return;
 8004234:	e25b      	b.n	80046ee <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004236:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800423a:	2b00      	cmp	r3, #0
 800423c:	f000 80de 	beq.w	80043fc <HAL_UART_IRQHandler+0x22c>
 8004240:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b00      	cmp	r3, #0
 800424a:	d106      	bne.n	800425a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800424c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004250:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004254:	2b00      	cmp	r3, #0
 8004256:	f000 80d1 	beq.w	80043fc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800425a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d00b      	beq.n	800427e <HAL_UART_IRQHandler+0xae>
 8004266:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800426a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800426e:	2b00      	cmp	r3, #0
 8004270:	d005      	beq.n	800427e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004276:	f043 0201 	orr.w	r2, r3, #1
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800427e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004282:	f003 0304 	and.w	r3, r3, #4
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00b      	beq.n	80042a2 <HAL_UART_IRQHandler+0xd2>
 800428a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800428e:	f003 0301 	and.w	r3, r3, #1
 8004292:	2b00      	cmp	r3, #0
 8004294:	d005      	beq.n	80042a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429a:	f043 0202 	orr.w	r2, r3, #2
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00b      	beq.n	80042c6 <HAL_UART_IRQHandler+0xf6>
 80042ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042b2:	f003 0301 	and.w	r3, r3, #1
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d005      	beq.n	80042c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042be:	f043 0204 	orr.w	r2, r3, #4
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80042c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042ca:	f003 0308 	and.w	r3, r3, #8
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d011      	beq.n	80042f6 <HAL_UART_IRQHandler+0x126>
 80042d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042d6:	f003 0320 	and.w	r3, r3, #32
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d105      	bne.n	80042ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80042de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d005      	beq.n	80042f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ee:	f043 0208 	orr.w	r2, r3, #8
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	f000 81f2 	beq.w	80046e4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004300:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004304:	f003 0320 	and.w	r3, r3, #32
 8004308:	2b00      	cmp	r3, #0
 800430a:	d008      	beq.n	800431e <HAL_UART_IRQHandler+0x14e>
 800430c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004310:	f003 0320 	and.w	r3, r3, #32
 8004314:	2b00      	cmp	r3, #0
 8004316:	d002      	beq.n	800431e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004318:	6878      	ldr	r0, [r7, #4]
 800431a:	f000 fd11 	bl	8004d40 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	695b      	ldr	r3, [r3, #20]
 8004324:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004328:	2b00      	cmp	r3, #0
 800432a:	bf14      	ite	ne
 800432c:	2301      	movne	r3, #1
 800432e:	2300      	moveq	r3, #0
 8004330:	b2db      	uxtb	r3, r3
 8004332:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b00      	cmp	r3, #0
 8004340:	d103      	bne.n	800434a <HAL_UART_IRQHandler+0x17a>
 8004342:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004346:	2b00      	cmp	r3, #0
 8004348:	d04f      	beq.n	80043ea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f000 fc1b 	bl	8004b86 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800435a:	2b00      	cmp	r3, #0
 800435c:	d041      	beq.n	80043e2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	3314      	adds	r3, #20
 8004364:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004368:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800436c:	e853 3f00 	ldrex	r3, [r3]
 8004370:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004374:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004378:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800437c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	3314      	adds	r3, #20
 8004386:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800438a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800438e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004392:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004396:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800439a:	e841 2300 	strex	r3, r2, [r1]
 800439e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80043a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1d9      	bne.n	800435e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d013      	beq.n	80043da <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043b6:	4a7e      	ldr	r2, [pc, #504]	@ (80045b0 <HAL_UART_IRQHandler+0x3e0>)
 80043b8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043be:	4618      	mov	r0, r3
 80043c0:	f7fd fc96 	bl	8001cf0 <HAL_DMA_Abort_IT>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d016      	beq.n	80043f8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80043d4:	4610      	mov	r0, r2
 80043d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043d8:	e00e      	b.n	80043f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 f9a5 	bl	800472a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043e0:	e00a      	b.n	80043f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043e2:	6878      	ldr	r0, [r7, #4]
 80043e4:	f000 f9a1 	bl	800472a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043e8:	e006      	b.n	80043f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 f99d 	bl	800472a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80043f6:	e175      	b.n	80046e4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043f8:	bf00      	nop
    return;
 80043fa:	e173      	b.n	80046e4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004400:	2b01      	cmp	r3, #1
 8004402:	f040 814f 	bne.w	80046a4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800440a:	f003 0310 	and.w	r3, r3, #16
 800440e:	2b00      	cmp	r3, #0
 8004410:	f000 8148 	beq.w	80046a4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004418:	f003 0310 	and.w	r3, r3, #16
 800441c:	2b00      	cmp	r3, #0
 800441e:	f000 8141 	beq.w	80046a4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004422:	2300      	movs	r3, #0
 8004424:	60bb      	str	r3, [r7, #8]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	60bb      	str	r3, [r7, #8]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	60bb      	str	r3, [r7, #8]
 8004436:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004442:	2b00      	cmp	r3, #0
 8004444:	f000 80b6 	beq.w	80045b4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004454:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004458:	2b00      	cmp	r3, #0
 800445a:	f000 8145 	beq.w	80046e8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004462:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004466:	429a      	cmp	r2, r3
 8004468:	f080 813e 	bcs.w	80046e8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004472:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	2b20      	cmp	r3, #32
 800447c:	f000 8088 	beq.w	8004590 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	330c      	adds	r3, #12
 8004486:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800448e:	e853 3f00 	ldrex	r3, [r3]
 8004492:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004496:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800449a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800449e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	330c      	adds	r3, #12
 80044a8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80044ac:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80044b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80044b8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80044bc:	e841 2300 	strex	r3, r2, [r1]
 80044c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80044c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d1d9      	bne.n	8004480 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	3314      	adds	r3, #20
 80044d2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044d6:	e853 3f00 	ldrex	r3, [r3]
 80044da:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80044dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80044de:	f023 0301 	bic.w	r3, r3, #1
 80044e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	3314      	adds	r3, #20
 80044ec:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80044f0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80044f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80044f8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80044fc:	e841 2300 	strex	r3, r2, [r1]
 8004500:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004502:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1e1      	bne.n	80044cc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	3314      	adds	r3, #20
 800450e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004510:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004512:	e853 3f00 	ldrex	r3, [r3]
 8004516:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004518:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800451a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800451e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	3314      	adds	r3, #20
 8004528:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800452c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800452e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004530:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004532:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004534:	e841 2300 	strex	r3, r2, [r1]
 8004538:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800453a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800453c:	2b00      	cmp	r3, #0
 800453e:	d1e3      	bne.n	8004508 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2220      	movs	r2, #32
 8004544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	330c      	adds	r3, #12
 8004554:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004556:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004558:	e853 3f00 	ldrex	r3, [r3]
 800455c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800455e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004560:	f023 0310 	bic.w	r3, r3, #16
 8004564:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	330c      	adds	r3, #12
 800456e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004572:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004574:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004576:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004578:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800457a:	e841 2300 	strex	r3, r2, [r1]
 800457e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004580:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1e3      	bne.n	800454e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800458a:	4618      	mov	r0, r3
 800458c:	f7fd fb74 	bl	8001c78 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2202      	movs	r2, #2
 8004594:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800459e:	b29b      	uxth	r3, r3
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	4619      	mov	r1, r3
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f000 f8c8 	bl	800473c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045ac:	e09c      	b.n	80046e8 <HAL_UART_IRQHandler+0x518>
 80045ae:	bf00      	nop
 80045b0:	08004c4b 	.word	0x08004c4b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045bc:	b29b      	uxth	r3, r3
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	f000 808e 	beq.w	80046ec <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80045d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f000 8089 	beq.w	80046ec <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	330c      	adds	r3, #12
 80045e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e4:	e853 3f00 	ldrex	r3, [r3]
 80045e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80045ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	330c      	adds	r3, #12
 80045fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80045fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8004600:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004602:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004604:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004606:	e841 2300 	strex	r3, r2, [r1]
 800460a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800460c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800460e:	2b00      	cmp	r3, #0
 8004610:	d1e3      	bne.n	80045da <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	3314      	adds	r3, #20
 8004618:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800461a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461c:	e853 3f00 	ldrex	r3, [r3]
 8004620:	623b      	str	r3, [r7, #32]
   return(result);
 8004622:	6a3b      	ldr	r3, [r7, #32]
 8004624:	f023 0301 	bic.w	r3, r3, #1
 8004628:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	3314      	adds	r3, #20
 8004632:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004636:	633a      	str	r2, [r7, #48]	@ 0x30
 8004638:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800463c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800463e:	e841 2300 	strex	r3, r2, [r1]
 8004642:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004646:	2b00      	cmp	r3, #0
 8004648:	d1e3      	bne.n	8004612 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2220      	movs	r2, #32
 800464e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	330c      	adds	r3, #12
 800465e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	e853 3f00 	ldrex	r3, [r3]
 8004666:	60fb      	str	r3, [r7, #12]
   return(result);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f023 0310 	bic.w	r3, r3, #16
 800466e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	330c      	adds	r3, #12
 8004678:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800467c:	61fa      	str	r2, [r7, #28]
 800467e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004680:	69b9      	ldr	r1, [r7, #24]
 8004682:	69fa      	ldr	r2, [r7, #28]
 8004684:	e841 2300 	strex	r3, r2, [r1]
 8004688:	617b      	str	r3, [r7, #20]
   return(result);
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d1e3      	bne.n	8004658 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2202      	movs	r2, #2
 8004694:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004696:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800469a:	4619      	mov	r1, r3
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 f84d 	bl	800473c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80046a2:	e023      	b.n	80046ec <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80046a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d009      	beq.n	80046c4 <HAL_UART_IRQHandler+0x4f4>
 80046b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d003      	beq.n	80046c4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 fad8 	bl	8004c72 <UART_Transmit_IT>
    return;
 80046c2:	e014      	b.n	80046ee <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80046c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d00e      	beq.n	80046ee <HAL_UART_IRQHandler+0x51e>
 80046d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d008      	beq.n	80046ee <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	f000 fb17 	bl	8004d10 <UART_EndTransmit_IT>
    return;
 80046e2:	e004      	b.n	80046ee <HAL_UART_IRQHandler+0x51e>
    return;
 80046e4:	bf00      	nop
 80046e6:	e002      	b.n	80046ee <HAL_UART_IRQHandler+0x51e>
      return;
 80046e8:	bf00      	nop
 80046ea:	e000      	b.n	80046ee <HAL_UART_IRQHandler+0x51e>
      return;
 80046ec:	bf00      	nop
  }
}
 80046ee:	37e8      	adds	r7, #232	@ 0xe8
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}

080046f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	bc80      	pop	{r7}
 8004704:	4770      	bx	lr

08004706 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004706:	b480      	push	{r7}
 8004708:	b083      	sub	sp, #12
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800470e:	bf00      	nop
 8004710:	370c      	adds	r7, #12
 8004712:	46bd      	mov	sp, r7
 8004714:	bc80      	pop	{r7}
 8004716:	4770      	bx	lr

08004718 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004720:	bf00      	nop
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	bc80      	pop	{r7}
 8004728:	4770      	bx	lr

0800472a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800472a:	b480      	push	{r7}
 800472c:	b083      	sub	sp, #12
 800472e:	af00      	add	r7, sp, #0
 8004730:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004732:	bf00      	nop
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	bc80      	pop	{r7}
 800473a:	4770      	bx	lr

0800473c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800473c:	b480      	push	{r7}
 800473e:	b083      	sub	sp, #12
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
 8004744:	460b      	mov	r3, r1
 8004746:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	bc80      	pop	{r7}
 8004750:	4770      	bx	lr

08004752 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004752:	b580      	push	{r7, lr}
 8004754:	b090      	sub	sp, #64	@ 0x40
 8004756:	af00      	add	r7, sp, #0
 8004758:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0320 	and.w	r3, r3, #32
 800476a:	2b00      	cmp	r3, #0
 800476c:	d137      	bne.n	80047de <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800476e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004770:	2200      	movs	r2, #0
 8004772:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004774:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	3314      	adds	r3, #20
 800477a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800477c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477e:	e853 3f00 	ldrex	r3, [r3]
 8004782:	623b      	str	r3, [r7, #32]
   return(result);
 8004784:	6a3b      	ldr	r3, [r7, #32]
 8004786:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800478a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800478c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	3314      	adds	r3, #20
 8004792:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004794:	633a      	str	r2, [r7, #48]	@ 0x30
 8004796:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004798:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800479a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800479c:	e841 2300 	strex	r3, r2, [r1]
 80047a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1e5      	bne.n	8004774 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80047a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	330c      	adds	r3, #12
 80047ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	e853 3f00 	ldrex	r3, [r3]
 80047b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047be:	637b      	str	r3, [r7, #52]	@ 0x34
 80047c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	330c      	adds	r3, #12
 80047c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80047c8:	61fa      	str	r2, [r7, #28]
 80047ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047cc:	69b9      	ldr	r1, [r7, #24]
 80047ce:	69fa      	ldr	r2, [r7, #28]
 80047d0:	e841 2300 	strex	r3, r2, [r1]
 80047d4:	617b      	str	r3, [r7, #20]
   return(result);
 80047d6:	697b      	ldr	r3, [r7, #20]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d1e5      	bne.n	80047a8 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80047dc:	e002      	b.n	80047e4 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80047de:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80047e0:	f7ff ff88 	bl	80046f4 <HAL_UART_TxCpltCallback>
}
 80047e4:	bf00      	nop
 80047e6:	3740      	adds	r7, #64	@ 0x40
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047f8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80047fa:	68f8      	ldr	r0, [r7, #12]
 80047fc:	f7ff ff83 	bl	8004706 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004800:	bf00      	nop
 8004802:	3710      	adds	r7, #16
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b09c      	sub	sp, #112	@ 0x70
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004814:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0320 	and.w	r3, r3, #32
 8004820:	2b00      	cmp	r3, #0
 8004822:	d172      	bne.n	800490a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004824:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004826:	2200      	movs	r2, #0
 8004828:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800482a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	330c      	adds	r3, #12
 8004830:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004832:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004834:	e853 3f00 	ldrex	r3, [r3]
 8004838:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800483a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800483c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004840:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004842:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	330c      	adds	r3, #12
 8004848:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800484a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800484c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800484e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004850:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004852:	e841 2300 	strex	r3, r2, [r1]
 8004856:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004858:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1e5      	bne.n	800482a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800485e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	3314      	adds	r3, #20
 8004864:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004868:	e853 3f00 	ldrex	r3, [r3]
 800486c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800486e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004870:	f023 0301 	bic.w	r3, r3, #1
 8004874:	667b      	str	r3, [r7, #100]	@ 0x64
 8004876:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	3314      	adds	r3, #20
 800487c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800487e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004880:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004882:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004884:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004886:	e841 2300 	strex	r3, r2, [r1]
 800488a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800488c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800488e:	2b00      	cmp	r3, #0
 8004890:	d1e5      	bne.n	800485e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004892:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	3314      	adds	r3, #20
 8004898:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800489a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489c:	e853 3f00 	ldrex	r3, [r3]
 80048a0:	623b      	str	r3, [r7, #32]
   return(result);
 80048a2:	6a3b      	ldr	r3, [r7, #32]
 80048a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80048aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	3314      	adds	r3, #20
 80048b0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80048b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80048b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80048b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048ba:	e841 2300 	strex	r3, r2, [r1]
 80048be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80048c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1e5      	bne.n	8004892 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80048c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048c8:	2220      	movs	r2, #32
 80048ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d119      	bne.n	800490a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	330c      	adds	r3, #12
 80048dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	e853 3f00 	ldrex	r3, [r3]
 80048e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	f023 0310 	bic.w	r3, r3, #16
 80048ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	330c      	adds	r3, #12
 80048f4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80048f6:	61fa      	str	r2, [r7, #28]
 80048f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fa:	69b9      	ldr	r1, [r7, #24]
 80048fc:	69fa      	ldr	r2, [r7, #28]
 80048fe:	e841 2300 	strex	r3, r2, [r1]
 8004902:	617b      	str	r3, [r7, #20]
   return(result);
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d1e5      	bne.n	80048d6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800490a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800490c:	2200      	movs	r2, #0
 800490e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004910:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004914:	2b01      	cmp	r3, #1
 8004916:	d106      	bne.n	8004926 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004918:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800491a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800491c:	4619      	mov	r1, r3
 800491e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004920:	f7ff ff0c 	bl	800473c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004924:	e002      	b.n	800492c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004926:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004928:	f7fc faf2 	bl	8000f10 <HAL_UART_RxCpltCallback>
}
 800492c:	bf00      	nop
 800492e:	3770      	adds	r7, #112	@ 0x70
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004940:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2201      	movs	r2, #1
 8004946:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494c:	2b01      	cmp	r3, #1
 800494e:	d108      	bne.n	8004962 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004954:	085b      	lsrs	r3, r3, #1
 8004956:	b29b      	uxth	r3, r3
 8004958:	4619      	mov	r1, r3
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f7ff feee 	bl	800473c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004960:	e002      	b.n	8004968 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	f7ff fed8 	bl	8004718 <HAL_UART_RxHalfCpltCallback>
}
 8004968:	bf00      	nop
 800496a:	3710      	adds	r7, #16
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}

08004970 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004980:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	695b      	ldr	r3, [r3, #20]
 8004988:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800498c:	2b00      	cmp	r3, #0
 800498e:	bf14      	ite	ne
 8004990:	2301      	movne	r3, #1
 8004992:	2300      	moveq	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b21      	cmp	r3, #33	@ 0x21
 80049a2:	d108      	bne.n	80049b6 <UART_DMAError+0x46>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d005      	beq.n	80049b6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	2200      	movs	r2, #0
 80049ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80049b0:	68b8      	ldr	r0, [r7, #8]
 80049b2:	f000 f8c1 	bl	8004b38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	bf14      	ite	ne
 80049c4:	2301      	movne	r3, #1
 80049c6:	2300      	moveq	r3, #0
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b22      	cmp	r3, #34	@ 0x22
 80049d6:	d108      	bne.n	80049ea <UART_DMAError+0x7a>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d005      	beq.n	80049ea <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	2200      	movs	r2, #0
 80049e2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80049e4:	68b8      	ldr	r0, [r7, #8]
 80049e6:	f000 f8ce 	bl	8004b86 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ee:	f043 0210 	orr.w	r2, r3, #16
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049f6:	68b8      	ldr	r0, [r7, #8]
 80049f8:	f7ff fe97 	bl	800472a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049fc:	bf00      	nop
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b098      	sub	sp, #96	@ 0x60
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	88fa      	ldrh	r2, [r7, #6]
 8004a1c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2200      	movs	r2, #0
 8004a22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2222      	movs	r2, #34	@ 0x22
 8004a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a30:	4a3e      	ldr	r2, [pc, #248]	@ (8004b2c <UART_Start_Receive_DMA+0x128>)
 8004a32:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a38:	4a3d      	ldr	r2, [pc, #244]	@ (8004b30 <UART_Start_Receive_DMA+0x12c>)
 8004a3a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a40:	4a3c      	ldr	r2, [pc, #240]	@ (8004b34 <UART_Start_Receive_DMA+0x130>)
 8004a42:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a48:	2200      	movs	r2, #0
 8004a4a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004a4c:	f107 0308 	add.w	r3, r7, #8
 8004a50:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	3304      	adds	r3, #4
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	88fb      	ldrh	r3, [r7, #6]
 8004a64:	f7fd f8a8 	bl	8001bb8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004a68:	2300      	movs	r3, #0
 8004a6a:	613b      	str	r3, [r7, #16]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	613b      	str	r3, [r7, #16]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	613b      	str	r3, [r7, #16]
 8004a7c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d019      	beq.n	8004aba <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	330c      	adds	r3, #12
 8004a8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a90:	e853 3f00 	ldrex	r3, [r3]
 8004a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	330c      	adds	r3, #12
 8004aa4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004aa6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aaa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004aac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004aae:	e841 2300 	strex	r3, r2, [r1]
 8004ab2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004ab4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d1e5      	bne.n	8004a86 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	3314      	adds	r3, #20
 8004ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ac4:	e853 3f00 	ldrex	r3, [r3]
 8004ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004acc:	f043 0301 	orr.w	r3, r3, #1
 8004ad0:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	3314      	adds	r3, #20
 8004ad8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004ada:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004adc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ade:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004ae0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004ae2:	e841 2300 	strex	r3, r2, [r1]
 8004ae6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1e5      	bne.n	8004aba <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	3314      	adds	r3, #20
 8004af4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af6:	69bb      	ldr	r3, [r7, #24]
 8004af8:	e853 3f00 	ldrex	r3, [r3]
 8004afc:	617b      	str	r3, [r7, #20]
   return(result);
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b04:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	3314      	adds	r3, #20
 8004b0c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004b0e:	627a      	str	r2, [r7, #36]	@ 0x24
 8004b10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b12:	6a39      	ldr	r1, [r7, #32]
 8004b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b16:	e841 2300 	strex	r3, r2, [r1]
 8004b1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d1e5      	bne.n	8004aee <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3760      	adds	r7, #96	@ 0x60
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	08004809 	.word	0x08004809
 8004b30:	08004935 	.word	0x08004935
 8004b34:	08004971 	.word	0x08004971

08004b38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b089      	sub	sp, #36	@ 0x24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	330c      	adds	r3, #12
 8004b46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	e853 3f00 	ldrex	r3, [r3]
 8004b4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004b56:	61fb      	str	r3, [r7, #28]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	330c      	adds	r3, #12
 8004b5e:	69fa      	ldr	r2, [r7, #28]
 8004b60:	61ba      	str	r2, [r7, #24]
 8004b62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b64:	6979      	ldr	r1, [r7, #20]
 8004b66:	69ba      	ldr	r2, [r7, #24]
 8004b68:	e841 2300 	strex	r3, r2, [r1]
 8004b6c:	613b      	str	r3, [r7, #16]
   return(result);
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1e5      	bne.n	8004b40 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2220      	movs	r2, #32
 8004b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004b7c:	bf00      	nop
 8004b7e:	3724      	adds	r7, #36	@ 0x24
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bc80      	pop	{r7}
 8004b84:	4770      	bx	lr

08004b86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b86:	b480      	push	{r7}
 8004b88:	b095      	sub	sp, #84	@ 0x54
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	330c      	adds	r3, #12
 8004b94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b98:	e853 3f00 	ldrex	r3, [r3]
 8004b9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ba4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	330c      	adds	r3, #12
 8004bac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bae:	643a      	str	r2, [r7, #64]	@ 0x40
 8004bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bb6:	e841 2300 	strex	r3, r2, [r1]
 8004bba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d1e5      	bne.n	8004b8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	3314      	adds	r3, #20
 8004bc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bca:	6a3b      	ldr	r3, [r7, #32]
 8004bcc:	e853 3f00 	ldrex	r3, [r3]
 8004bd0:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	f023 0301 	bic.w	r3, r3, #1
 8004bd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	3314      	adds	r3, #20
 8004be0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004be2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004be4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004be8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bea:	e841 2300 	strex	r3, r2, [r1]
 8004bee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d1e5      	bne.n	8004bc2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d119      	bne.n	8004c32 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	330c      	adds	r3, #12
 8004c04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	e853 3f00 	ldrex	r3, [r3]
 8004c0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	f023 0310 	bic.w	r3, r3, #16
 8004c14:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	330c      	adds	r3, #12
 8004c1c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c1e:	61ba      	str	r2, [r7, #24]
 8004c20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c22:	6979      	ldr	r1, [r7, #20]
 8004c24:	69ba      	ldr	r2, [r7, #24]
 8004c26:	e841 2300 	strex	r3, r2, [r1]
 8004c2a:	613b      	str	r3, [r7, #16]
   return(result);
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1e5      	bne.n	8004bfe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2220      	movs	r2, #32
 8004c36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c40:	bf00      	nop
 8004c42:	3754      	adds	r7, #84	@ 0x54
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bc80      	pop	{r7}
 8004c48:	4770      	bx	lr

08004c4a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b084      	sub	sp, #16
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c56:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	f7ff fd60 	bl	800472a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c6a:	bf00      	nop
 8004c6c:	3710      	adds	r7, #16
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004c72:	b480      	push	{r7}
 8004c74:	b085      	sub	sp, #20
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c80:	b2db      	uxtb	r3, r3
 8004c82:	2b21      	cmp	r3, #33	@ 0x21
 8004c84:	d13e      	bne.n	8004d04 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c8e:	d114      	bne.n	8004cba <UART_Transmit_IT+0x48>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d110      	bne.n	8004cba <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6a1b      	ldr	r3, [r3, #32]
 8004c9c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	881b      	ldrh	r3, [r3, #0]
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cac:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a1b      	ldr	r3, [r3, #32]
 8004cb2:	1c9a      	adds	r2, r3, #2
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	621a      	str	r2, [r3, #32]
 8004cb8:	e008      	b.n	8004ccc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a1b      	ldr	r3, [r3, #32]
 8004cbe:	1c59      	adds	r1, r3, #1
 8004cc0:	687a      	ldr	r2, [r7, #4]
 8004cc2:	6211      	str	r1, [r2, #32]
 8004cc4:	781a      	ldrb	r2, [r3, #0]
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	4619      	mov	r1, r3
 8004cda:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d10f      	bne.n	8004d00 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68da      	ldr	r2, [r3, #12]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004cee:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68da      	ldr	r2, [r3, #12]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004cfe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d00:	2300      	movs	r3, #0
 8004d02:	e000      	b.n	8004d06 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d04:	2302      	movs	r3, #2
  }
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3714      	adds	r7, #20
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr

08004d10 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d26:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2220      	movs	r2, #32
 8004d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f7ff fcdf 	bl	80046f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3708      	adds	r7, #8
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b08c      	sub	sp, #48	@ 0x30
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b22      	cmp	r3, #34	@ 0x22
 8004d52:	f040 80ae 	bne.w	8004eb2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d5e:	d117      	bne.n	8004d90 <UART_Receive_IT+0x50>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	691b      	ldr	r3, [r3, #16]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d113      	bne.n	8004d90 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d70:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d82:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d88:	1c9a      	adds	r2, r3, #2
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d8e:	e026      	b.n	8004dde <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004d96:	2300      	movs	r3, #0
 8004d98:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004da2:	d007      	beq.n	8004db4 <UART_Receive_IT+0x74>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d10a      	bne.n	8004dc2 <UART_Receive_IT+0x82>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d106      	bne.n	8004dc2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	b2da      	uxtb	r2, r3
 8004dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dbe:	701a      	strb	r2, [r3, #0]
 8004dc0:	e008      	b.n	8004dd4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	b2db      	uxtb	r3, r3
 8004dca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dce:	b2da      	uxtb	r2, r3
 8004dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dd2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd8:	1c5a      	adds	r2, r3, #1
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004de2:	b29b      	uxth	r3, r3
 8004de4:	3b01      	subs	r3, #1
 8004de6:	b29b      	uxth	r3, r3
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	4619      	mov	r1, r3
 8004dec:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d15d      	bne.n	8004eae <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68da      	ldr	r2, [r3, #12]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f022 0220 	bic.w	r2, r2, #32
 8004e00:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68da      	ldr	r2, [r3, #12]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e10:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	695a      	ldr	r2, [r3, #20]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 0201 	bic.w	r2, r2, #1
 8004e20:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2220      	movs	r2, #32
 8004e26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d135      	bne.n	8004ea4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	330c      	adds	r3, #12
 8004e44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	e853 3f00 	ldrex	r3, [r3]
 8004e4c:	613b      	str	r3, [r7, #16]
   return(result);
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f023 0310 	bic.w	r3, r3, #16
 8004e54:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	330c      	adds	r3, #12
 8004e5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e5e:	623a      	str	r2, [r7, #32]
 8004e60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e62:	69f9      	ldr	r1, [r7, #28]
 8004e64:	6a3a      	ldr	r2, [r7, #32]
 8004e66:	e841 2300 	strex	r3, r2, [r1]
 8004e6a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d1e5      	bne.n	8004e3e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0310 	and.w	r3, r3, #16
 8004e7c:	2b10      	cmp	r3, #16
 8004e7e:	d10a      	bne.n	8004e96 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e80:	2300      	movs	r3, #0
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	60fb      	str	r3, [r7, #12]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	60fb      	str	r3, [r7, #12]
 8004e94:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f7ff fc4d 	bl	800473c <HAL_UARTEx_RxEventCallback>
 8004ea2:	e002      	b.n	8004eaa <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f7fc f833 	bl	8000f10 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	e002      	b.n	8004eb4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	e000      	b.n	8004eb4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004eb2:	2302      	movs	r3, #2
  }
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3730      	adds	r7, #48	@ 0x30
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	68da      	ldr	r2, [r3, #12]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	689a      	ldr	r2, [r3, #8]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	695b      	ldr	r3, [r3, #20]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004ef6:	f023 030c 	bic.w	r3, r3, #12
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	6812      	ldr	r2, [r2, #0]
 8004efe:	68b9      	ldr	r1, [r7, #8]
 8004f00:	430b      	orrs	r3, r1
 8004f02:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	699a      	ldr	r2, [r3, #24]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a2c      	ldr	r2, [pc, #176]	@ (8004fd0 <UART_SetConfig+0x114>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d103      	bne.n	8004f2c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004f24:	f7fe f828 	bl	8002f78 <HAL_RCC_GetPCLK2Freq>
 8004f28:	60f8      	str	r0, [r7, #12]
 8004f2a:	e002      	b.n	8004f32 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004f2c:	f7fe f810 	bl	8002f50 <HAL_RCC_GetPCLK1Freq>
 8004f30:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	4613      	mov	r3, r2
 8004f36:	009b      	lsls	r3, r3, #2
 8004f38:	4413      	add	r3, r2
 8004f3a:	009a      	lsls	r2, r3, #2
 8004f3c:	441a      	add	r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f48:	4a22      	ldr	r2, [pc, #136]	@ (8004fd4 <UART_SetConfig+0x118>)
 8004f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4e:	095b      	lsrs	r3, r3, #5
 8004f50:	0119      	lsls	r1, r3, #4
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	4613      	mov	r3, r2
 8004f56:	009b      	lsls	r3, r3, #2
 8004f58:	4413      	add	r3, r2
 8004f5a:	009a      	lsls	r2, r3, #2
 8004f5c:	441a      	add	r2, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f68:	4b1a      	ldr	r3, [pc, #104]	@ (8004fd4 <UART_SetConfig+0x118>)
 8004f6a:	fba3 0302 	umull	r0, r3, r3, r2
 8004f6e:	095b      	lsrs	r3, r3, #5
 8004f70:	2064      	movs	r0, #100	@ 0x64
 8004f72:	fb00 f303 	mul.w	r3, r0, r3
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	011b      	lsls	r3, r3, #4
 8004f7a:	3332      	adds	r3, #50	@ 0x32
 8004f7c:	4a15      	ldr	r2, [pc, #84]	@ (8004fd4 <UART_SetConfig+0x118>)
 8004f7e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f82:	095b      	lsrs	r3, r3, #5
 8004f84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f88:	4419      	add	r1, r3
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	4413      	add	r3, r2
 8004f92:	009a      	lsls	r2, r3, #2
 8004f94:	441a      	add	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8004fd4 <UART_SetConfig+0x118>)
 8004fa2:	fba3 0302 	umull	r0, r3, r3, r2
 8004fa6:	095b      	lsrs	r3, r3, #5
 8004fa8:	2064      	movs	r0, #100	@ 0x64
 8004faa:	fb00 f303 	mul.w	r3, r0, r3
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	011b      	lsls	r3, r3, #4
 8004fb2:	3332      	adds	r3, #50	@ 0x32
 8004fb4:	4a07      	ldr	r2, [pc, #28]	@ (8004fd4 <UART_SetConfig+0x118>)
 8004fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fba:	095b      	lsrs	r3, r3, #5
 8004fbc:	f003 020f 	and.w	r2, r3, #15
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	440a      	add	r2, r1
 8004fc6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004fc8:	bf00      	nop
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	40013800 	.word	0x40013800
 8004fd4:	51eb851f 	.word	0x51eb851f

08004fd8 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_mmmP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_t>:
 *      Author: T_rab
 */

#include "Motor.h"

Motor::Motor(TIM_HandleTypeDef *htim_, TIM_HandleTypeDef *htim_timebase_,
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	b084      	sub	sp, #16
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]
 8004fe4:	603b      	str	r3, [r7, #0]
             GPIO_TypeDef *AL_Port, uint16_t AL_Pin_,
             GPIO_TypeDef *BL_Port, uint16_t BL_Pin_,
             GPIO_TypeDef *CL_Port, uint16_t CL_Pin_,
             GPIO_TypeDef *HallA_Port_, uint16_t HallA_Pin_,
             GPIO_TypeDef *HallB_Port_, uint16_t HallB_Pin_,
             GPIO_TypeDef *HallC_Port_, uint16_t HallC_Pin_)
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f04f 0200 	mov.w	r2, #0
 8004ff4:	649a      	str	r2, [r3, #72]	@ 0x48
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	f04f 0200 	mov.w	r2, #0
 8004ffc:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f04f 0200 	mov.w	r2, #0
 8005004:	651a      	str	r2, [r3, #80]	@ 0x50
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f04f 0200 	mov.w	r2, #0
 800500c:	655a      	str	r2, [r3, #84]	@ 0x54
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	3358      	adds	r3, #88	@ 0x58
 8005012:	2228      	movs	r2, #40	@ 0x28
 8005014:	2100      	movs	r1, #0
 8005016:	4618      	mov	r0, r3
 8005018:	f001 fccf 	bl	80069ba <memset>
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	3380      	adds	r3, #128	@ 0x80
 8005020:	2228      	movs	r2, #40	@ 0x28
 8005022:	2100      	movs	r1, #0
 8005024:	4618      	mov	r0, r3
 8005026:	f001 fcc8 	bl	80069ba <memset>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	4a29      	ldr	r2, [pc, #164]	@ (80050dc <_ZN5MotorC1EP17TIM_HandleTypeDefS1_mmmP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_t+0x104>)
 8005036:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	4a28      	ldr	r2, [pc, #160]	@ (80050e0 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_mmmP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_t+0x108>)
 800503e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	4a27      	ldr	r2, [pc, #156]	@ (80050e4 <_ZN5MotorC1EP17TIM_HandleTypeDefS1_mmmP12GPIO_TypeDeftS3_tS3_tS3_tS3_tS3_t+0x10c>)
 8005046:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	f04f 0200 	mov.w	r2, #0
 8005050:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
{
    htim = htim_;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	68ba      	ldr	r2, [r7, #8]
 8005058:	601a      	str	r2, [r3, #0]
    htim_timebase = htim_timebase_;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	687a      	ldr	r2, [r7, #4]
 800505e:	605a      	str	r2, [r3, #4]
    tim_channel_a = ch_a;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	683a      	ldr	r2, [r7, #0]
 8005064:	609a      	str	r2, [r3, #8]
    tim_channel_b = ch_b;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	69ba      	ldr	r2, [r7, #24]
 800506a:	60da      	str	r2, [r3, #12]
    tim_channel_c = ch_c;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	69fa      	ldr	r2, [r7, #28]
 8005070:	611a      	str	r2, [r3, #16]

    AL_GPIO_Port = AL_Port; AL_Pin = AL_Pin_;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6a3a      	ldr	r2, [r7, #32]
 8005076:	615a      	str	r2, [r3, #20]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800507c:	831a      	strh	r2, [r3, #24]
    BL_GPIO_Port = BL_Port; BL_Pin = BL_Pin_;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005082:	61da      	str	r2, [r3, #28]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8005088:	841a      	strh	r2, [r3, #32]
    CL_GPIO_Port = CL_Port; CL_Pin = CL_Pin_;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800508e:	625a      	str	r2, [r3, #36]	@ 0x24
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005094:	851a      	strh	r2, [r3, #40]	@ 0x28

    HallA_Port = HallA_Port_; HallA_Pin = HallA_Pin_;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800509a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80050a0:	861a      	strh	r2, [r3, #48]	@ 0x30
    HallB_Port = HallB_Port_; HallB_Pin = HallB_Pin_;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050a6:	635a      	str	r2, [r3, #52]	@ 0x34
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80050ae:	871a      	strh	r2, [r3, #56]	@ 0x38
    HallC_Port = HallC_Port_; HallC_Pin = HallC_Pin_;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050b4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80050bc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    aktif = false;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    HallState = 0;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
}
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	4618      	mov	r0, r3
 80050d4:	3710      	adds	r7, #16
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	3e99999a 	.word	0x3e99999a
 80050e0:	3f19999a 	.word	0x3f19999a
 80050e4:	44fa0000 	.word	0x44fa0000

080050e8 <_ZN5Motor4initEv>:

void Motor::init()
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
    __HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d105      	bne.n	8005104 <_ZN5Motor4initEv+0x1c>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2200      	movs	r2, #0
 8005100:	635a      	str	r2, [r3, #52]	@ 0x34
 8005102:	e018      	b.n	8005136 <_ZN5Motor4initEv+0x4e>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	2b04      	cmp	r3, #4
 800510a:	d105      	bne.n	8005118 <_ZN5Motor4initEv+0x30>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2200      	movs	r2, #0
 8005114:	639a      	str	r2, [r3, #56]	@ 0x38
 8005116:	e00e      	b.n	8005136 <_ZN5Motor4initEv+0x4e>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	2b08      	cmp	r3, #8
 800511e:	d105      	bne.n	800512c <_ZN5Motor4initEv+0x44>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2200      	movs	r2, #0
 8005128:	63da      	str	r2, [r3, #60]	@ 0x3c
 800512a:	e004      	b.n	8005136 <_ZN5Motor4initEv+0x4e>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	2200      	movs	r2, #0
 8005134:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d105      	bne.n	800514a <_ZN5Motor4initEv+0x62>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2200      	movs	r2, #0
 8005146:	635a      	str	r2, [r3, #52]	@ 0x34
 8005148:	e018      	b.n	800517c <_ZN5Motor4initEv+0x94>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	2b04      	cmp	r3, #4
 8005150:	d105      	bne.n	800515e <_ZN5Motor4initEv+0x76>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2200      	movs	r2, #0
 800515a:	639a      	str	r2, [r3, #56]	@ 0x38
 800515c:	e00e      	b.n	800517c <_ZN5Motor4initEv+0x94>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	68db      	ldr	r3, [r3, #12]
 8005162:	2b08      	cmp	r3, #8
 8005164:	d105      	bne.n	8005172 <_ZN5Motor4initEv+0x8a>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2200      	movs	r2, #0
 800516e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005170:	e004      	b.n	800517c <_ZN5Motor4initEv+0x94>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2200      	movs	r2, #0
 800517a:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d105      	bne.n	8005190 <_ZN5Motor4initEv+0xa8>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	2200      	movs	r2, #0
 800518c:	635a      	str	r2, [r3, #52]	@ 0x34
 800518e:	e018      	b.n	80051c2 <_ZN5Motor4initEv+0xda>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	691b      	ldr	r3, [r3, #16]
 8005194:	2b04      	cmp	r3, #4
 8005196:	d105      	bne.n	80051a4 <_ZN5Motor4initEv+0xbc>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2200      	movs	r2, #0
 80051a0:	639a      	str	r2, [r3, #56]	@ 0x38
 80051a2:	e00e      	b.n	80051c2 <_ZN5Motor4initEv+0xda>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	2b08      	cmp	r3, #8
 80051aa:	d105      	bne.n	80051b8 <_ZN5Motor4initEv+0xd0>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	2200      	movs	r2, #0
 80051b4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80051b6:	e004      	b.n	80051c2 <_ZN5Motor4initEv+0xda>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2200      	movs	r2, #0
 80051c0:	641a      	str	r2, [r3, #64]	@ 0x40

    HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6958      	ldr	r0, [r3, #20]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	8b1b      	ldrh	r3, [r3, #24]
 80051ca:	2201      	movs	r2, #1
 80051cc:	4619      	mov	r1, r3
 80051ce:	f7fd faac 	bl	800272a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	69d8      	ldr	r0, [r3, #28]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	8c1b      	ldrh	r3, [r3, #32]
 80051da:	2201      	movs	r2, #1
 80051dc:	4619      	mov	r1, r3
 80051de:	f7fd faa4 	bl	800272a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051ea:	2201      	movs	r2, #1
 80051ec:	4619      	mov	r1, r3
 80051ee:	f7fd fa9c 	bl	800272a <HAL_GPIO_WritePin>
}
 80051f2:	bf00      	nop
 80051f4:	3708      	adds	r7, #8
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <_ZN5Motor10updateHallEv>:

void Motor::updateHall()
{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b084      	sub	sp, #16
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
    uint8_t ha = HAL_GPIO_ReadPin(HallA_Port, HallA_Pin);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800520a:	4619      	mov	r1, r3
 800520c:	4610      	mov	r0, r2
 800520e:	f7fd fa75 	bl	80026fc <HAL_GPIO_ReadPin>
 8005212:	4603      	mov	r3, r0
 8005214:	73fb      	strb	r3, [r7, #15]
    uint8_t hb = HAL_GPIO_ReadPin(HallB_Port, HallB_Pin);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 800521e:	4619      	mov	r1, r3
 8005220:	4610      	mov	r0, r2
 8005222:	f7fd fa6b 	bl	80026fc <HAL_GPIO_ReadPin>
 8005226:	4603      	mov	r3, r0
 8005228:	73bb      	strb	r3, [r7, #14]
    uint8_t hc = HAL_GPIO_ReadPin(HallC_Port, HallC_Pin);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8005234:	4619      	mov	r1, r3
 8005236:	4610      	mov	r0, r2
 8005238:	f7fd fa60 	bl	80026fc <HAL_GPIO_ReadPin>
 800523c:	4603      	mov	r3, r0
 800523e:	737b      	strb	r3, [r7, #13]
    HallState = (ha << 2) | (hb << 1) | hc;
 8005240:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	b25a      	sxtb	r2, r3
 8005248:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800524c:	005b      	lsls	r3, r3, #1
 800524e:	b25b      	sxtb	r3, r3
 8005250:	4313      	orrs	r3, r2
 8005252:	b25a      	sxtb	r2, r3
 8005254:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8005258:	4313      	orrs	r3, r2
 800525a:	b25b      	sxtb	r3, r3
 800525c:	b2da      	uxtb	r2, r3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    hallCounter++;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800526a:	3301      	adds	r3, #1
 800526c:	b29a      	uxth	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
}
 8005274:	bf00      	nop
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <_ZN5Motor18hizHesaplaFilteredEf>:

void Motor::hizHesaplaFiltered(float deltaSaniye)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b08a      	sub	sp, #40	@ 0x28
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
    float rev_s = hallCounter / (float)HALLS_PER_REV / deltaSaniye;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800528c:	4618      	mov	r0, r3
 800528e:	f7fb f883 	bl	8000398 <__aeabi_i2f>
 8005292:	4603      	mov	r3, r0
 8005294:	494d      	ldr	r1, [pc, #308]	@ (80053cc <_ZN5Motor18hizHesaplaFilteredEf+0x150>)
 8005296:	4618      	mov	r0, r3
 8005298:	f7fb f986 	bl	80005a8 <__aeabi_fdiv>
 800529c:	4603      	mov	r3, r0
 800529e:	6839      	ldr	r1, [r7, #0]
 80052a0:	4618      	mov	r0, r3
 80052a2:	f7fb f981 	bl	80005a8 <__aeabi_fdiv>
 80052a6:	4603      	mov	r3, r0
 80052a8:	61bb      	str	r3, [r7, #24]
    float rad_s = rev_s * 2.0f * 3.14159265f;
 80052aa:	69bb      	ldr	r3, [r7, #24]
 80052ac:	4619      	mov	r1, r3
 80052ae:	4618      	mov	r0, r3
 80052b0:	f7fa ffbe 	bl	8000230 <__addsf3>
 80052b4:	4603      	mov	r3, r0
 80052b6:	4946      	ldr	r1, [pc, #280]	@ (80053d0 <_ZN5Motor18hizHesaplaFilteredEf+0x154>)
 80052b8:	4618      	mov	r0, r3
 80052ba:	f7fb f8c1 	bl	8000440 <__aeabi_fmul>
 80052be:	4603      	mov	r3, r0
 80052c0:	617b      	str	r3, [r7, #20]
    float rpm = rev_s * 60.0f;
 80052c2:	4944      	ldr	r1, [pc, #272]	@ (80053d4 <_ZN5Motor18hizHesaplaFilteredEf+0x158>)
 80052c4:	69b8      	ldr	r0, [r7, #24]
 80052c6:	f7fb f8bb 	bl	8000440 <__aeabi_fmul>
 80052ca:	4603      	mov	r3, r0
 80052cc:	613b      	str	r3, [r7, #16]
    float speed = rad_s * RADIUS;
 80052ce:	4942      	ldr	r1, [pc, #264]	@ (80053d8 <_ZN5Motor18hizHesaplaFilteredEf+0x15c>)
 80052d0:	6978      	ldr	r0, [r7, #20]
 80052d2:	f7fb f8b5 	bl	8000440 <__aeabi_fmul>
 80052d6:	4603      	mov	r3, r0
 80052d8:	60fb      	str	r3, [r7, #12]

    hallCounter = 0;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    m_rpm_buffer[ma_index] = rpm;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	3216      	adds	r2, #22
 80052ec:	6939      	ldr	r1, [r7, #16]
 80052ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    m_speed_buffer[ma_index] = speed;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	3220      	adds	r2, #32
 80052fc:	68f9      	ldr	r1, [r7, #12]
 80052fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    ma_index = (ma_index + 1) % MOVING_AVG_SIZE;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005308:	1c59      	adds	r1, r3, #1
 800530a:	4b34      	ldr	r3, [pc, #208]	@ (80053dc <_ZN5Motor18hizHesaplaFilteredEf+0x160>)
 800530c:	fb83 2301 	smull	r2, r3, r3, r1
 8005310:	109a      	asrs	r2, r3, #2
 8005312:	17cb      	asrs	r3, r1, #31
 8005314:	1ad2      	subs	r2, r2, r3
 8005316:	4613      	mov	r3, r2
 8005318:	009b      	lsls	r3, r3, #2
 800531a:	4413      	add	r3, r2
 800531c:	005b      	lsls	r3, r3, #1
 800531e:	1aca      	subs	r2, r1, r3
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

    float rpm_sum = 0, speed_sum = 0;
 8005326:	f04f 0300 	mov.w	r3, #0
 800532a:	627b      	str	r3, [r7, #36]	@ 0x24
 800532c:	f04f 0300 	mov.w	r3, #0
 8005330:	623b      	str	r3, [r7, #32]
    for(int i = 0; i < MOVING_AVG_SIZE; i++) {
 8005332:	2300      	movs	r3, #0
 8005334:	61fb      	str	r3, [r7, #28]
 8005336:	e018      	b.n	800536a <_ZN5Motor18hizHesaplaFilteredEf+0xee>
        rpm_sum += m_rpm_buffer[i];
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	69fa      	ldr	r2, [r7, #28]
 800533c:	3216      	adds	r2, #22
 800533e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005342:	4619      	mov	r1, r3
 8005344:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005346:	f7fa ff73 	bl	8000230 <__addsf3>
 800534a:	4603      	mov	r3, r0
 800534c:	627b      	str	r3, [r7, #36]	@ 0x24
        speed_sum += m_speed_buffer[i];
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	69fa      	ldr	r2, [r7, #28]
 8005352:	3220      	adds	r2, #32
 8005354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005358:	4619      	mov	r1, r3
 800535a:	6a38      	ldr	r0, [r7, #32]
 800535c:	f7fa ff68 	bl	8000230 <__addsf3>
 8005360:	4603      	mov	r3, r0
 8005362:	623b      	str	r3, [r7, #32]
    for(int i = 0; i < MOVING_AVG_SIZE; i++) {
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	3301      	adds	r3, #1
 8005368:	61fb      	str	r3, [r7, #28]
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	2b09      	cmp	r3, #9
 800536e:	dde3      	ble.n	8005338 <_ZN5Motor18hizHesaplaFilteredEf+0xbc>
    }

    m_rpm = rpm_sum / MOVING_AVG_SIZE;
 8005370:	491b      	ldr	r1, [pc, #108]	@ (80053e0 <_ZN5Motor18hizHesaplaFilteredEf+0x164>)
 8005372:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005374:	f7fb f918 	bl	80005a8 <__aeabi_fdiv>
 8005378:	4603      	mov	r3, r0
 800537a:	461a      	mov	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	651a      	str	r2, [r3, #80]	@ 0x50
    m_speed_ms = speed_sum / MOVING_AVG_SIZE;
 8005380:	4917      	ldr	r1, [pc, #92]	@ (80053e0 <_ZN5Motor18hizHesaplaFilteredEf+0x164>)
 8005382:	6a38      	ldr	r0, [r7, #32]
 8005384:	f7fb f910 	bl	80005a8 <__aeabi_fdiv>
 8005388:	4603      	mov	r3, r0
 800538a:	461a      	mov	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	655a      	str	r2, [r3, #84]	@ 0x54
    m_rev_s = m_rpm / 60.0f;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005394:	490f      	ldr	r1, [pc, #60]	@ (80053d4 <_ZN5Motor18hizHesaplaFilteredEf+0x158>)
 8005396:	4618      	mov	r0, r3
 8005398:	f7fb f906 	bl	80005a8 <__aeabi_fdiv>
 800539c:	4603      	mov	r3, r0
 800539e:	461a      	mov	r2, r3
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	649a      	str	r2, [r3, #72]	@ 0x48
    m_rad_s = m_rev_s * 2.0f * 3.14159265f;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053a8:	4619      	mov	r1, r3
 80053aa:	4618      	mov	r0, r3
 80053ac:	f7fa ff40 	bl	8000230 <__addsf3>
 80053b0:	4603      	mov	r3, r0
 80053b2:	4907      	ldr	r1, [pc, #28]	@ (80053d0 <_ZN5Motor18hizHesaplaFilteredEf+0x154>)
 80053b4:	4618      	mov	r0, r3
 80053b6:	f7fb f843 	bl	8000440 <__aeabi_fmul>
 80053ba:	4603      	mov	r3, r0
 80053bc:	461a      	mov	r2, r3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80053c2:	bf00      	nop
 80053c4:	3728      	adds	r7, #40	@ 0x28
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	42b40000 	.word	0x42b40000
 80053d0:	40490fdb 	.word	0x40490fdb
 80053d4:	42700000 	.word	0x42700000
 80053d8:	3dae147b 	.word	0x3dae147b
 80053dc:	66666667 	.word	0x66666667
 80053e0:	41200000 	.word	0x41200000

080053e4 <_ZN5Motor12setDirectionE14MotorDirection>:

void Motor::setDirection(MotorDirection dir) { direction = dir; }
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	460b      	mov	r3, r1
 80053ee:	70fb      	strb	r3, [r7, #3]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	78fa      	ldrb	r2, [r7, #3]
 80053f4:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
 80053f8:	bf00      	nop
 80053fa:	370c      	adds	r7, #12
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bc80      	pop	{r7}
 8005400:	4770      	bx	lr

08005402 <_ZN5Motor9updatePWMEif>:

int Motor::updatePWM(int rpm_hedef, float dt)
{
 8005402:	b590      	push	{r4, r7, lr}
 8005404:	b087      	sub	sp, #28
 8005406:	af00      	add	r7, sp, #0
 8005408:	60f8      	str	r0, [r7, #12]
 800540a:	60b9      	str	r1, [r7, #8]
 800540c:	607a      	str	r2, [r7, #4]
    float hata = rpm_hedef - m_rpm;
 800540e:	68b8      	ldr	r0, [r7, #8]
 8005410:	f7fa ffc2 	bl	8000398 <__aeabi_i2f>
 8005414:	4602      	mov	r2, r0
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800541a:	4619      	mov	r1, r3
 800541c:	4610      	mov	r0, r2
 800541e:	f7fa ff05 	bl	800022c <__aeabi_fsub>
 8005422:	4603      	mov	r3, r0
 8005424:	613b      	str	r3, [r7, #16]
    integral += hata * dt;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f8d3 40b8 	ldr.w	r4, [r3, #184]	@ 0xb8
 800542c:	6879      	ldr	r1, [r7, #4]
 800542e:	6938      	ldr	r0, [r7, #16]
 8005430:	f7fb f806 	bl	8000440 <__aeabi_fmul>
 8005434:	4603      	mov	r3, r0
 8005436:	4619      	mov	r1, r3
 8005438:	4620      	mov	r0, r4
 800543a:	f7fa fef9 	bl	8000230 <__addsf3>
 800543e:	4603      	mov	r3, r0
 8005440:	461a      	mov	r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

    // integral sınırı
    if(integral > I_LIMIT) integral = I_LIMIT;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005454:	4619      	mov	r1, r3
 8005456:	4610      	mov	r0, r2
 8005458:	f7fb f9ae 	bl	80007b8 <__aeabi_fcmpgt>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d005      	beq.n	800546e <_ZN5Motor9updatePWMEif+0x6c>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    if(integral < -I_LIMIT) integral = -I_LIMIT;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800547a:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 800547e:	4619      	mov	r1, r3
 8005480:	4610      	mov	r0, r2
 8005482:	f7fb f97b 	bl	800077c <__aeabi_fcmplt>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d007      	beq.n	800549c <_ZN5Motor9updatePWMEif+0x9a>
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005492:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

    int pwm = (int)((Kp * hata) + (Ki * integral));
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80054a2:	6939      	ldr	r1, [r7, #16]
 80054a4:	4618      	mov	r0, r3
 80054a6:	f7fa ffcb 	bl	8000440 <__aeabi_fmul>
 80054aa:	4603      	mov	r3, r0
 80054ac:	461c      	mov	r4, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80054ba:	4619      	mov	r1, r3
 80054bc:	4610      	mov	r0, r2
 80054be:	f7fa ffbf 	bl	8000440 <__aeabi_fmul>
 80054c2:	4603      	mov	r3, r0
 80054c4:	4619      	mov	r1, r3
 80054c6:	4620      	mov	r0, r4
 80054c8:	f7fa feb2 	bl	8000230 <__addsf3>
 80054cc:	4603      	mov	r3, r0
 80054ce:	4618      	mov	r0, r3
 80054d0:	f7fb f97c 	bl	80007cc <__aeabi_f2iz>
 80054d4:	4603      	mov	r3, r0
 80054d6:	617b      	str	r3, [r7, #20]

    if(pwm < 0) pwm = 0;
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	da01      	bge.n	80054e2 <_ZN5Motor9updatePWMEif+0xe0>
 80054de:	2300      	movs	r3, #0
 80054e0:	617b      	str	r3, [r7, #20]
    if(pwm > 650) pwm = 650;
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f240 228a 	movw	r2, #650	@ 0x28a
 80054e8:	4293      	cmp	r3, r2
 80054ea:	dd02      	ble.n	80054f2 <_ZN5Motor9updatePWMEif+0xf0>
 80054ec:	f240 238a 	movw	r3, #650	@ 0x28a
 80054f0:	617b      	str	r3, [r7, #20]

    // rpm hedef 0 ise integral sıfırla
    if(rpm_hedef == 0) integral = 0;
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d104      	bne.n	8005502 <_ZN5Motor9updatePWMEif+0x100>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f04f 0200 	mov.w	r2, #0
 80054fe:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8

    return pwm;
 8005502:	697b      	ldr	r3, [r7, #20]
}
 8005504:	4618      	mov	r0, r3
 8005506:	371c      	adds	r7, #28
 8005508:	46bd      	mov	sp, r7
 800550a:	bd90      	pop	{r4, r7, pc}

0800550c <_ZN5Motor10komutasyonEt>:



void Motor::komutasyon(uint16_t dutyCycle)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	460b      	mov	r3, r1
 8005516:	807b      	strh	r3, [r7, #2]
    if (!aktif)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800551e:	f083 0301 	eor.w	r3, r3, #1
 8005522:	b2db      	uxtb	r3, r3
 8005524:	2b00      	cmp	r3, #0
 8005526:	f000 8083 	beq.w	8005630 <_ZN5Motor10komutasyonEt+0x124>
    {
        __HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	689b      	ldr	r3, [r3, #8]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d105      	bne.n	800553e <_ZN5Motor10komutasyonEt+0x32>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2200      	movs	r2, #0
 800553a:	635a      	str	r2, [r3, #52]	@ 0x34
 800553c:	e018      	b.n	8005570 <_ZN5Motor10komutasyonEt+0x64>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	2b04      	cmp	r3, #4
 8005544:	d105      	bne.n	8005552 <_ZN5Motor10komutasyonEt+0x46>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2200      	movs	r2, #0
 800554e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005550:	e00e      	b.n	8005570 <_ZN5Motor10komutasyonEt+0x64>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	2b08      	cmp	r3, #8
 8005558:	d105      	bne.n	8005566 <_ZN5Motor10komutasyonEt+0x5a>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2200      	movs	r2, #0
 8005562:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005564:	e004      	b.n	8005570 <_ZN5Motor10komutasyonEt+0x64>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2200      	movs	r2, #0
 800556e:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d105      	bne.n	8005584 <_ZN5Motor10komutasyonEt+0x78>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2200      	movs	r2, #0
 8005580:	635a      	str	r2, [r3, #52]	@ 0x34
 8005582:	e018      	b.n	80055b6 <_ZN5Motor10komutasyonEt+0xaa>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	68db      	ldr	r3, [r3, #12]
 8005588:	2b04      	cmp	r3, #4
 800558a:	d105      	bne.n	8005598 <_ZN5Motor10komutasyonEt+0x8c>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	2200      	movs	r2, #0
 8005594:	639a      	str	r2, [r3, #56]	@ 0x38
 8005596:	e00e      	b.n	80055b6 <_ZN5Motor10komutasyonEt+0xaa>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	2b08      	cmp	r3, #8
 800559e:	d105      	bne.n	80055ac <_ZN5Motor10komutasyonEt+0xa0>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2200      	movs	r2, #0
 80055a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80055aa:	e004      	b.n	80055b6 <_ZN5Motor10komutasyonEt+0xaa>
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	2200      	movs	r2, #0
 80055b4:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	691b      	ldr	r3, [r3, #16]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d105      	bne.n	80055ca <_ZN5Motor10komutasyonEt+0xbe>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2200      	movs	r2, #0
 80055c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80055c8:	e018      	b.n	80055fc <_ZN5Motor10komutasyonEt+0xf0>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	691b      	ldr	r3, [r3, #16]
 80055ce:	2b04      	cmp	r3, #4
 80055d0:	d105      	bne.n	80055de <_ZN5Motor10komutasyonEt+0xd2>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2200      	movs	r2, #0
 80055da:	639a      	str	r2, [r3, #56]	@ 0x38
 80055dc:	e00e      	b.n	80055fc <_ZN5Motor10komutasyonEt+0xf0>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	2b08      	cmp	r3, #8
 80055e4:	d105      	bne.n	80055f2 <_ZN5Motor10komutasyonEt+0xe6>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2200      	movs	r2, #0
 80055ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80055f0:	e004      	b.n	80055fc <_ZN5Motor10komutasyonEt+0xf0>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2200      	movs	r2, #0
 80055fa:	641a      	str	r2, [r3, #64]	@ 0x40
        HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6958      	ldr	r0, [r3, #20]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	8b1b      	ldrh	r3, [r3, #24]
 8005604:	2201      	movs	r2, #1
 8005606:	4619      	mov	r1, r3
 8005608:	f7fd f88f 	bl	800272a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	69d8      	ldr	r0, [r3, #28]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	8c1b      	ldrh	r3, [r3, #32]
 8005614:	2201      	movs	r2, #1
 8005616:	4619      	mov	r1, r3
 8005618:	f7fd f887 	bl	800272a <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005624:	2201      	movs	r2, #1
 8005626:	4619      	mov	r1, r3
 8005628:	f7fd f87f 	bl	800272a <HAL_GPIO_WritePin>
        return;
 800562c:	f000 bf55 	b.w	80064da <_ZN5Motor10komutasyonEt+0xfce>
    }

    switch(direction)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f893 30bc 	ldrb.w	r3, [r3, #188]	@ 0xbc
 8005636:	2b00      	cmp	r3, #0
 8005638:	d004      	beq.n	8005644 <_ZN5Motor10komutasyonEt+0x138>
 800563a:	2b01      	cmp	r3, #1
 800563c:	f000 83a7 	beq.w	8005d8e <_ZN5Motor10komutasyonEt+0x882>
 8005640:	f000 bf4b 	b.w	80064da <_ZN5Motor10komutasyonEt+0xfce>
    {
    	case ILERI:
    		switch (HallState)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800564a:	3b01      	subs	r3, #1
 800564c:	2b05      	cmp	r3, #5
 800564e:	f200 831b 	bhi.w	8005c88 <_ZN5Motor10komutasyonEt+0x77c>
 8005652:	a201      	add	r2, pc, #4	@ (adr r2, 8005658 <_ZN5Motor10komutasyonEt+0x14c>)
 8005654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005658:	08005b85 	.word	0x08005b85
 800565c:	0800597d 	.word	0x0800597d
 8005660:	08005a81 	.word	0x08005a81
 8005664:	08005775 	.word	0x08005775
 8005668:	08005671 	.word	0x08005671
 800566c:	08005879 	.word	0x08005879
			{
    			case 5: // 4. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, dutyCycle);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d105      	bne.n	8005684 <_ZN5Motor10komutasyonEt+0x178>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	887a      	ldrh	r2, [r7, #2]
 8005680:	635a      	str	r2, [r3, #52]	@ 0x34
 8005682:	e018      	b.n	80056b6 <_ZN5Motor10komutasyonEt+0x1aa>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	2b04      	cmp	r3, #4
 800568a:	d105      	bne.n	8005698 <_ZN5Motor10komutasyonEt+0x18c>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	887a      	ldrh	r2, [r7, #2]
 8005694:	639a      	str	r2, [r3, #56]	@ 0x38
 8005696:	e00e      	b.n	80056b6 <_ZN5Motor10komutasyonEt+0x1aa>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	2b08      	cmp	r3, #8
 800569e:	d105      	bne.n	80056ac <_ZN5Motor10komutasyonEt+0x1a0>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	887a      	ldrh	r2, [r7, #2]
 80056a8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80056aa:	e004      	b.n	80056b6 <_ZN5Motor10komutasyonEt+0x1aa>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	887a      	ldrh	r2, [r7, #2]
 80056b4:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	68db      	ldr	r3, [r3, #12]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d105      	bne.n	80056ca <_ZN5Motor10komutasyonEt+0x1be>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2200      	movs	r2, #0
 80056c6:	635a      	str	r2, [r3, #52]	@ 0x34
 80056c8:	e018      	b.n	80056fc <_ZN5Motor10komutasyonEt+0x1f0>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	2b04      	cmp	r3, #4
 80056d0:	d105      	bne.n	80056de <_ZN5Motor10komutasyonEt+0x1d2>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2200      	movs	r2, #0
 80056da:	639a      	str	r2, [r3, #56]	@ 0x38
 80056dc:	e00e      	b.n	80056fc <_ZN5Motor10komutasyonEt+0x1f0>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	2b08      	cmp	r3, #8
 80056e4:	d105      	bne.n	80056f2 <_ZN5Motor10komutasyonEt+0x1e6>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2200      	movs	r2, #0
 80056ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80056f0:	e004      	b.n	80056fc <_ZN5Motor10komutasyonEt+0x1f0>
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2200      	movs	r2, #0
 80056fa:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d105      	bne.n	8005710 <_ZN5Motor10komutasyonEt+0x204>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2200      	movs	r2, #0
 800570c:	635a      	str	r2, [r3, #52]	@ 0x34
 800570e:	e018      	b.n	8005742 <_ZN5Motor10komutasyonEt+0x236>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	691b      	ldr	r3, [r3, #16]
 8005714:	2b04      	cmp	r3, #4
 8005716:	d105      	bne.n	8005724 <_ZN5Motor10komutasyonEt+0x218>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2200      	movs	r2, #0
 8005720:	639a      	str	r2, [r3, #56]	@ 0x38
 8005722:	e00e      	b.n	8005742 <_ZN5Motor10komutasyonEt+0x236>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	691b      	ldr	r3, [r3, #16]
 8005728:	2b08      	cmp	r3, #8
 800572a:	d105      	bne.n	8005738 <_ZN5Motor10komutasyonEt+0x22c>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2200      	movs	r2, #0
 8005734:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005736:	e004      	b.n	8005742 <_ZN5Motor10komutasyonEt+0x236>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	2200      	movs	r2, #0
 8005740:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6958      	ldr	r0, [r3, #20]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	8b1b      	ldrh	r3, [r3, #24]
 800574a:	2201      	movs	r2, #1
 800574c:	4619      	mov	r1, r3
 800574e:	f7fc ffec 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	69d8      	ldr	r0, [r3, #28]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	8c1b      	ldrh	r3, [r3, #32]
 800575a:	2200      	movs	r2, #0
 800575c:	4619      	mov	r1, r3
 800575e:	f7fc ffe4 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800576a:	2201      	movs	r2, #1
 800576c:	4619      	mov	r1, r3
 800576e:	f7fc ffdc 	bl	800272a <HAL_GPIO_WritePin>

					break;
 8005772:	e30b      	b.n	8005d8c <_ZN5Motor10komutasyonEt+0x880>

    			case 4: // 6. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d105      	bne.n	8005788 <_ZN5Motor10komutasyonEt+0x27c>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	2200      	movs	r2, #0
 8005784:	635a      	str	r2, [r3, #52]	@ 0x34
 8005786:	e018      	b.n	80057ba <_ZN5Motor10komutasyonEt+0x2ae>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	689b      	ldr	r3, [r3, #8]
 800578c:	2b04      	cmp	r3, #4
 800578e:	d105      	bne.n	800579c <_ZN5Motor10komutasyonEt+0x290>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	2200      	movs	r2, #0
 8005798:	639a      	str	r2, [r3, #56]	@ 0x38
 800579a:	e00e      	b.n	80057ba <_ZN5Motor10komutasyonEt+0x2ae>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	2b08      	cmp	r3, #8
 80057a2:	d105      	bne.n	80057b0 <_ZN5Motor10komutasyonEt+0x2a4>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	2200      	movs	r2, #0
 80057ac:	63da      	str	r2, [r3, #60]	@ 0x3c
 80057ae:	e004      	b.n	80057ba <_ZN5Motor10komutasyonEt+0x2ae>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2200      	movs	r2, #0
 80057b8:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	68db      	ldr	r3, [r3, #12]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d105      	bne.n	80057ce <_ZN5Motor10komutasyonEt+0x2c2>
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	2200      	movs	r2, #0
 80057ca:	635a      	str	r2, [r3, #52]	@ 0x34
 80057cc:	e018      	b.n	8005800 <_ZN5Motor10komutasyonEt+0x2f4>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	2b04      	cmp	r3, #4
 80057d4:	d105      	bne.n	80057e2 <_ZN5Motor10komutasyonEt+0x2d6>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2200      	movs	r2, #0
 80057de:	639a      	str	r2, [r3, #56]	@ 0x38
 80057e0:	e00e      	b.n	8005800 <_ZN5Motor10komutasyonEt+0x2f4>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	2b08      	cmp	r3, #8
 80057e8:	d105      	bne.n	80057f6 <_ZN5Motor10komutasyonEt+0x2ea>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	2200      	movs	r2, #0
 80057f2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80057f4:	e004      	b.n	8005800 <_ZN5Motor10komutasyonEt+0x2f4>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2200      	movs	r2, #0
 80057fe:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, dutyCycle);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d105      	bne.n	8005814 <_ZN5Motor10komutasyonEt+0x308>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	887a      	ldrh	r2, [r7, #2]
 8005810:	635a      	str	r2, [r3, #52]	@ 0x34
 8005812:	e018      	b.n	8005846 <_ZN5Motor10komutasyonEt+0x33a>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	691b      	ldr	r3, [r3, #16]
 8005818:	2b04      	cmp	r3, #4
 800581a:	d105      	bne.n	8005828 <_ZN5Motor10komutasyonEt+0x31c>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	887a      	ldrh	r2, [r7, #2]
 8005824:	639a      	str	r2, [r3, #56]	@ 0x38
 8005826:	e00e      	b.n	8005846 <_ZN5Motor10komutasyonEt+0x33a>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	691b      	ldr	r3, [r3, #16]
 800582c:	2b08      	cmp	r3, #8
 800582e:	d105      	bne.n	800583c <_ZN5Motor10komutasyonEt+0x330>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	887a      	ldrh	r2, [r7, #2]
 8005838:	63da      	str	r2, [r3, #60]	@ 0x3c
 800583a:	e004      	b.n	8005846 <_ZN5Motor10komutasyonEt+0x33a>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	887a      	ldrh	r2, [r7, #2]
 8005844:	641a      	str	r2, [r3, #64]	@ 0x40

					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6958      	ldr	r0, [r3, #20]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	8b1b      	ldrh	r3, [r3, #24]
 800584e:	2201      	movs	r2, #1
 8005850:	4619      	mov	r1, r3
 8005852:	f7fc ff6a 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	69d8      	ldr	r0, [r3, #28]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	8c1b      	ldrh	r3, [r3, #32]
 800585e:	2200      	movs	r2, #0
 8005860:	4619      	mov	r1, r3
 8005862:	f7fc ff62 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800586e:	2201      	movs	r2, #1
 8005870:	4619      	mov	r1, r3
 8005872:	f7fc ff5a 	bl	800272a <HAL_GPIO_WritePin>


					break;
 8005876:	e289      	b.n	8005d8c <_ZN5Motor10komutasyonEt+0x880>

    			case 6: // 2. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d105      	bne.n	800588c <_ZN5Motor10komutasyonEt+0x380>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	2200      	movs	r2, #0
 8005888:	635a      	str	r2, [r3, #52]	@ 0x34
 800588a:	e018      	b.n	80058be <_ZN5Motor10komutasyonEt+0x3b2>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	2b04      	cmp	r3, #4
 8005892:	d105      	bne.n	80058a0 <_ZN5Motor10komutasyonEt+0x394>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	2200      	movs	r2, #0
 800589c:	639a      	str	r2, [r3, #56]	@ 0x38
 800589e:	e00e      	b.n	80058be <_ZN5Motor10komutasyonEt+0x3b2>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	689b      	ldr	r3, [r3, #8]
 80058a4:	2b08      	cmp	r3, #8
 80058a6:	d105      	bne.n	80058b4 <_ZN5Motor10komutasyonEt+0x3a8>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	2200      	movs	r2, #0
 80058b0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80058b2:	e004      	b.n	80058be <_ZN5Motor10komutasyonEt+0x3b2>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2200      	movs	r2, #0
 80058bc:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d105      	bne.n	80058d2 <_ZN5Motor10komutasyonEt+0x3c6>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2200      	movs	r2, #0
 80058ce:	635a      	str	r2, [r3, #52]	@ 0x34
 80058d0:	e018      	b.n	8005904 <_ZN5Motor10komutasyonEt+0x3f8>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	68db      	ldr	r3, [r3, #12]
 80058d6:	2b04      	cmp	r3, #4
 80058d8:	d105      	bne.n	80058e6 <_ZN5Motor10komutasyonEt+0x3da>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2200      	movs	r2, #0
 80058e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80058e4:	e00e      	b.n	8005904 <_ZN5Motor10komutasyonEt+0x3f8>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	2b08      	cmp	r3, #8
 80058ec:	d105      	bne.n	80058fa <_ZN5Motor10komutasyonEt+0x3ee>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	2200      	movs	r2, #0
 80058f6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80058f8:	e004      	b.n	8005904 <_ZN5Motor10komutasyonEt+0x3f8>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2200      	movs	r2, #0
 8005902:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, dutyCycle);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	691b      	ldr	r3, [r3, #16]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d105      	bne.n	8005918 <_ZN5Motor10komutasyonEt+0x40c>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	887a      	ldrh	r2, [r7, #2]
 8005914:	635a      	str	r2, [r3, #52]	@ 0x34
 8005916:	e018      	b.n	800594a <_ZN5Motor10komutasyonEt+0x43e>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	691b      	ldr	r3, [r3, #16]
 800591c:	2b04      	cmp	r3, #4
 800591e:	d105      	bne.n	800592c <_ZN5Motor10komutasyonEt+0x420>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	887a      	ldrh	r2, [r7, #2]
 8005928:	639a      	str	r2, [r3, #56]	@ 0x38
 800592a:	e00e      	b.n	800594a <_ZN5Motor10komutasyonEt+0x43e>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	691b      	ldr	r3, [r3, #16]
 8005930:	2b08      	cmp	r3, #8
 8005932:	d105      	bne.n	8005940 <_ZN5Motor10komutasyonEt+0x434>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	887a      	ldrh	r2, [r7, #2]
 800593c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800593e:	e004      	b.n	800594a <_ZN5Motor10komutasyonEt+0x43e>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	887a      	ldrh	r2, [r7, #2]
 8005948:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_RESET);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6958      	ldr	r0, [r3, #20]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	8b1b      	ldrh	r3, [r3, #24]
 8005952:	2200      	movs	r2, #0
 8005954:	4619      	mov	r1, r3
 8005956:	f7fc fee8 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	69d8      	ldr	r0, [r3, #28]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	8c1b      	ldrh	r3, [r3, #32]
 8005962:	2201      	movs	r2, #1
 8005964:	4619      	mov	r1, r3
 8005966:	f7fc fee0 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005972:	2201      	movs	r2, #1
 8005974:	4619      	mov	r1, r3
 8005976:	f7fc fed8 	bl	800272a <HAL_GPIO_WritePin>

					break;
 800597a:	e207      	b.n	8005d8c <_ZN5Motor10komutasyonEt+0x880>
    			case 2: // 3. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d105      	bne.n	8005990 <_ZN5Motor10komutasyonEt+0x484>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	2200      	movs	r2, #0
 800598c:	635a      	str	r2, [r3, #52]	@ 0x34
 800598e:	e018      	b.n	80059c2 <_ZN5Motor10komutasyonEt+0x4b6>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	2b04      	cmp	r3, #4
 8005996:	d105      	bne.n	80059a4 <_ZN5Motor10komutasyonEt+0x498>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2200      	movs	r2, #0
 80059a0:	639a      	str	r2, [r3, #56]	@ 0x38
 80059a2:	e00e      	b.n	80059c2 <_ZN5Motor10komutasyonEt+0x4b6>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	2b08      	cmp	r3, #8
 80059aa:	d105      	bne.n	80059b8 <_ZN5Motor10komutasyonEt+0x4ac>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	2200      	movs	r2, #0
 80059b4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80059b6:	e004      	b.n	80059c2 <_ZN5Motor10komutasyonEt+0x4b6>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	2200      	movs	r2, #0
 80059c0:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, dutyCycle);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d105      	bne.n	80059d6 <_ZN5Motor10komutasyonEt+0x4ca>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	887a      	ldrh	r2, [r7, #2]
 80059d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80059d4:	e018      	b.n	8005a08 <_ZN5Motor10komutasyonEt+0x4fc>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	2b04      	cmp	r3, #4
 80059dc:	d105      	bne.n	80059ea <_ZN5Motor10komutasyonEt+0x4de>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	887a      	ldrh	r2, [r7, #2]
 80059e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80059e8:	e00e      	b.n	8005a08 <_ZN5Motor10komutasyonEt+0x4fc>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	2b08      	cmp	r3, #8
 80059f0:	d105      	bne.n	80059fe <_ZN5Motor10komutasyonEt+0x4f2>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	887a      	ldrh	r2, [r7, #2]
 80059fa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80059fc:	e004      	b.n	8005a08 <_ZN5Motor10komutasyonEt+0x4fc>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	887a      	ldrh	r2, [r7, #2]
 8005a06:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d105      	bne.n	8005a1c <_ZN5Motor10komutasyonEt+0x510>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	2200      	movs	r2, #0
 8005a18:	635a      	str	r2, [r3, #52]	@ 0x34
 8005a1a:	e018      	b.n	8005a4e <_ZN5Motor10komutasyonEt+0x542>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	691b      	ldr	r3, [r3, #16]
 8005a20:	2b04      	cmp	r3, #4
 8005a22:	d105      	bne.n	8005a30 <_ZN5Motor10komutasyonEt+0x524>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	639a      	str	r2, [r3, #56]	@ 0x38
 8005a2e:	e00e      	b.n	8005a4e <_ZN5Motor10komutasyonEt+0x542>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	691b      	ldr	r3, [r3, #16]
 8005a34:	2b08      	cmp	r3, #8
 8005a36:	d105      	bne.n	8005a44 <_ZN5Motor10komutasyonEt+0x538>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005a42:	e004      	b.n	8005a4e <_ZN5Motor10komutasyonEt+0x542>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_RESET);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6958      	ldr	r0, [r3, #20]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	8b1b      	ldrh	r3, [r3, #24]
 8005a56:	2200      	movs	r2, #0
 8005a58:	4619      	mov	r1, r3
 8005a5a:	f7fc fe66 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	69d8      	ldr	r0, [r3, #28]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	8c1b      	ldrh	r3, [r3, #32]
 8005a66:	2201      	movs	r2, #1
 8005a68:	4619      	mov	r1, r3
 8005a6a:	f7fc fe5e 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a76:	2201      	movs	r2, #1
 8005a78:	4619      	mov	r1, r3
 8005a7a:	f7fc fe56 	bl	800272a <HAL_GPIO_WritePin>

					break;
 8005a7e:	e185      	b.n	8005d8c <_ZN5Motor10komutasyonEt+0x880>

    			case 3: // 1. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d105      	bne.n	8005a94 <_ZN5Motor10komutasyonEt+0x588>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	635a      	str	r2, [r3, #52]	@ 0x34
 8005a92:	e018      	b.n	8005ac6 <_ZN5Motor10komutasyonEt+0x5ba>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	2b04      	cmp	r3, #4
 8005a9a:	d105      	bne.n	8005aa8 <_ZN5Motor10komutasyonEt+0x59c>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	639a      	str	r2, [r3, #56]	@ 0x38
 8005aa6:	e00e      	b.n	8005ac6 <_ZN5Motor10komutasyonEt+0x5ba>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	2b08      	cmp	r3, #8
 8005aae:	d105      	bne.n	8005abc <_ZN5Motor10komutasyonEt+0x5b0>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005aba:	e004      	b.n	8005ac6 <_ZN5Motor10komutasyonEt+0x5ba>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, dutyCycle);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d105      	bne.n	8005ada <_ZN5Motor10komutasyonEt+0x5ce>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	887a      	ldrh	r2, [r7, #2]
 8005ad6:	635a      	str	r2, [r3, #52]	@ 0x34
 8005ad8:	e018      	b.n	8005b0c <_ZN5Motor10komutasyonEt+0x600>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	2b04      	cmp	r3, #4
 8005ae0:	d105      	bne.n	8005aee <_ZN5Motor10komutasyonEt+0x5e2>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	887a      	ldrh	r2, [r7, #2]
 8005aea:	639a      	str	r2, [r3, #56]	@ 0x38
 8005aec:	e00e      	b.n	8005b0c <_ZN5Motor10komutasyonEt+0x600>
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	2b08      	cmp	r3, #8
 8005af4:	d105      	bne.n	8005b02 <_ZN5Motor10komutasyonEt+0x5f6>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	887a      	ldrh	r2, [r7, #2]
 8005afe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005b00:	e004      	b.n	8005b0c <_ZN5Motor10komutasyonEt+0x600>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	887a      	ldrh	r2, [r7, #2]
 8005b0a:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d105      	bne.n	8005b20 <_ZN5Motor10komutasyonEt+0x614>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	635a      	str	r2, [r3, #52]	@ 0x34
 8005b1e:	e018      	b.n	8005b52 <_ZN5Motor10komutasyonEt+0x646>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	2b04      	cmp	r3, #4
 8005b26:	d105      	bne.n	8005b34 <_ZN5Motor10komutasyonEt+0x628>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	639a      	str	r2, [r3, #56]	@ 0x38
 8005b32:	e00e      	b.n	8005b52 <_ZN5Motor10komutasyonEt+0x646>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	691b      	ldr	r3, [r3, #16]
 8005b38:	2b08      	cmp	r3, #8
 8005b3a:	d105      	bne.n	8005b48 <_ZN5Motor10komutasyonEt+0x63c>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	2200      	movs	r2, #0
 8005b44:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005b46:	e004      	b.n	8005b52 <_ZN5Motor10komutasyonEt+0x646>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6958      	ldr	r0, [r3, #20]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	8b1b      	ldrh	r3, [r3, #24]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	4619      	mov	r1, r3
 8005b5e:	f7fc fde4 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	69d8      	ldr	r0, [r3, #28]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	8c1b      	ldrh	r3, [r3, #32]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	f7fc fddc 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_RESET);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	f7fc fdd4 	bl	800272a <HAL_GPIO_WritePin>

					break;
 8005b82:	e103      	b.n	8005d8c <_ZN5Motor10komutasyonEt+0x880>

				case 1: // 5. state için
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, dutyCycle);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d105      	bne.n	8005b98 <_ZN5Motor10komutasyonEt+0x68c>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	887a      	ldrh	r2, [r7, #2]
 8005b94:	635a      	str	r2, [r3, #52]	@ 0x34
 8005b96:	e018      	b.n	8005bca <_ZN5Motor10komutasyonEt+0x6be>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	689b      	ldr	r3, [r3, #8]
 8005b9c:	2b04      	cmp	r3, #4
 8005b9e:	d105      	bne.n	8005bac <_ZN5Motor10komutasyonEt+0x6a0>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	887a      	ldrh	r2, [r7, #2]
 8005ba8:	639a      	str	r2, [r3, #56]	@ 0x38
 8005baa:	e00e      	b.n	8005bca <_ZN5Motor10komutasyonEt+0x6be>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	2b08      	cmp	r3, #8
 8005bb2:	d105      	bne.n	8005bc0 <_ZN5Motor10komutasyonEt+0x6b4>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	887a      	ldrh	r2, [r7, #2]
 8005bbc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005bbe:	e004      	b.n	8005bca <_ZN5Motor10komutasyonEt+0x6be>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	887a      	ldrh	r2, [r7, #2]
 8005bc8:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d105      	bne.n	8005bde <_ZN5Motor10komutasyonEt+0x6d2>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	635a      	str	r2, [r3, #52]	@ 0x34
 8005bdc:	e018      	b.n	8005c10 <_ZN5Motor10komutasyonEt+0x704>
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	2b04      	cmp	r3, #4
 8005be4:	d105      	bne.n	8005bf2 <_ZN5Motor10komutasyonEt+0x6e6>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2200      	movs	r2, #0
 8005bee:	639a      	str	r2, [r3, #56]	@ 0x38
 8005bf0:	e00e      	b.n	8005c10 <_ZN5Motor10komutasyonEt+0x704>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	2b08      	cmp	r3, #8
 8005bf8:	d105      	bne.n	8005c06 <_ZN5Motor10komutasyonEt+0x6fa>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	2200      	movs	r2, #0
 8005c02:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005c04:	e004      	b.n	8005c10 <_ZN5Motor10komutasyonEt+0x704>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	691b      	ldr	r3, [r3, #16]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d105      	bne.n	8005c24 <_ZN5Motor10komutasyonEt+0x718>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	635a      	str	r2, [r3, #52]	@ 0x34
 8005c22:	e018      	b.n	8005c56 <_ZN5Motor10komutasyonEt+0x74a>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	2b04      	cmp	r3, #4
 8005c2a:	d105      	bne.n	8005c38 <_ZN5Motor10komutasyonEt+0x72c>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2200      	movs	r2, #0
 8005c34:	639a      	str	r2, [r3, #56]	@ 0x38
 8005c36:	e00e      	b.n	8005c56 <_ZN5Motor10komutasyonEt+0x74a>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	691b      	ldr	r3, [r3, #16]
 8005c3c:	2b08      	cmp	r3, #8
 8005c3e:	d105      	bne.n	8005c4c <_ZN5Motor10komutasyonEt+0x740>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	2200      	movs	r2, #0
 8005c48:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005c4a:	e004      	b.n	8005c56 <_ZN5Motor10komutasyonEt+0x74a>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2200      	movs	r2, #0
 8005c54:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6958      	ldr	r0, [r3, #20]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	8b1b      	ldrh	r3, [r3, #24]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	4619      	mov	r1, r3
 8005c62:	f7fc fd62 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	69d8      	ldr	r0, [r3, #28]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	8c1b      	ldrh	r3, [r3, #32]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	4619      	mov	r1, r3
 8005c72:	f7fc fd5a 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_RESET);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c7e:	2200      	movs	r2, #0
 8005c80:	4619      	mov	r1, r3
 8005c82:	f7fc fd52 	bl	800272a <HAL_GPIO_WritePin>

					break;
 8005c86:	e081      	b.n	8005d8c <_ZN5Motor10komutasyonEt+0x880>

				default:
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d105      	bne.n	8005c9c <_ZN5Motor10komutasyonEt+0x790>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	2200      	movs	r2, #0
 8005c98:	635a      	str	r2, [r3, #52]	@ 0x34
 8005c9a:	e018      	b.n	8005cce <_ZN5Motor10komutasyonEt+0x7c2>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	2b04      	cmp	r3, #4
 8005ca2:	d105      	bne.n	8005cb0 <_ZN5Motor10komutasyonEt+0x7a4>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2200      	movs	r2, #0
 8005cac:	639a      	str	r2, [r3, #56]	@ 0x38
 8005cae:	e00e      	b.n	8005cce <_ZN5Motor10komutasyonEt+0x7c2>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	2b08      	cmp	r3, #8
 8005cb6:	d105      	bne.n	8005cc4 <_ZN5Motor10komutasyonEt+0x7b8>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005cc2:	e004      	b.n	8005cce <_ZN5Motor10komutasyonEt+0x7c2>
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	68db      	ldr	r3, [r3, #12]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d105      	bne.n	8005ce2 <_ZN5Motor10komutasyonEt+0x7d6>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	635a      	str	r2, [r3, #52]	@ 0x34
 8005ce0:	e018      	b.n	8005d14 <_ZN5Motor10komutasyonEt+0x808>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	68db      	ldr	r3, [r3, #12]
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	d105      	bne.n	8005cf6 <_ZN5Motor10komutasyonEt+0x7ea>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	639a      	str	r2, [r3, #56]	@ 0x38
 8005cf4:	e00e      	b.n	8005d14 <_ZN5Motor10komutasyonEt+0x808>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	2b08      	cmp	r3, #8
 8005cfc:	d105      	bne.n	8005d0a <_ZN5Motor10komutasyonEt+0x7fe>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	2200      	movs	r2, #0
 8005d06:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005d08:	e004      	b.n	8005d14 <_ZN5Motor10komutasyonEt+0x808>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2200      	movs	r2, #0
 8005d12:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	691b      	ldr	r3, [r3, #16]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d105      	bne.n	8005d28 <_ZN5Motor10komutasyonEt+0x81c>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	2200      	movs	r2, #0
 8005d24:	635a      	str	r2, [r3, #52]	@ 0x34
 8005d26:	e018      	b.n	8005d5a <_ZN5Motor10komutasyonEt+0x84e>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	691b      	ldr	r3, [r3, #16]
 8005d2c:	2b04      	cmp	r3, #4
 8005d2e:	d105      	bne.n	8005d3c <_ZN5Motor10komutasyonEt+0x830>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	2200      	movs	r2, #0
 8005d38:	639a      	str	r2, [r3, #56]	@ 0x38
 8005d3a:	e00e      	b.n	8005d5a <_ZN5Motor10komutasyonEt+0x84e>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	691b      	ldr	r3, [r3, #16]
 8005d40:	2b08      	cmp	r3, #8
 8005d42:	d105      	bne.n	8005d50 <_ZN5Motor10komutasyonEt+0x844>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005d4e:	e004      	b.n	8005d5a <_ZN5Motor10komutasyonEt+0x84e>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2200      	movs	r2, #0
 8005d58:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6958      	ldr	r0, [r3, #20]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	8b1b      	ldrh	r3, [r3, #24]
 8005d62:	2201      	movs	r2, #1
 8005d64:	4619      	mov	r1, r3
 8005d66:	f7fc fce0 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	69d8      	ldr	r0, [r3, #28]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	8c1b      	ldrh	r3, [r3, #32]
 8005d72:	2201      	movs	r2, #1
 8005d74:	4619      	mov	r1, r3
 8005d76:	f7fc fcd8 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d82:	2201      	movs	r2, #1
 8005d84:	4619      	mov	r1, r3
 8005d86:	f7fc fcd0 	bl	800272a <HAL_GPIO_WritePin>

					break;
 8005d8a:	bf00      	nop
			}
    		break;
 8005d8c:	e3a5      	b.n	80064da <_ZN5Motor10komutasyonEt+0xfce>

    	case GERI:
    		switch (HallState)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d94:	3b01      	subs	r3, #1
 8005d96:	2b05      	cmp	r3, #5
 8005d98:	f200 831c 	bhi.w	80063d4 <_ZN5Motor10komutasyonEt+0xec8>
 8005d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8005da4 <_ZN5Motor10komutasyonEt+0x898>)
 8005d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005da2:	bf00      	nop
 8005da4:	08005dbd 	.word	0x08005dbd
 8005da8:	08005fc5 	.word	0x08005fc5
 8005dac:	08005ec1 	.word	0x08005ec1
 8005db0:	080061cd 	.word	0x080061cd
 8005db4:	080062d1 	.word	0x080062d1
 8005db8:	080060c9 	.word	0x080060c9
			{
				case 1: // 2.State için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d105      	bne.n	8005dd0 <_ZN5Motor10komutasyonEt+0x8c4>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	635a      	str	r2, [r3, #52]	@ 0x34
 8005dce:	e018      	b.n	8005e02 <_ZN5Motor10komutasyonEt+0x8f6>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	2b04      	cmp	r3, #4
 8005dd6:	d105      	bne.n	8005de4 <_ZN5Motor10komutasyonEt+0x8d8>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2200      	movs	r2, #0
 8005de0:	639a      	str	r2, [r3, #56]	@ 0x38
 8005de2:	e00e      	b.n	8005e02 <_ZN5Motor10komutasyonEt+0x8f6>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	2b08      	cmp	r3, #8
 8005dea:	d105      	bne.n	8005df8 <_ZN5Motor10komutasyonEt+0x8ec>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2200      	movs	r2, #0
 8005df4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005df6:	e004      	b.n	8005e02 <_ZN5Motor10komutasyonEt+0x8f6>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d105      	bne.n	8005e16 <_ZN5Motor10komutasyonEt+0x90a>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	2200      	movs	r2, #0
 8005e12:	635a      	str	r2, [r3, #52]	@ 0x34
 8005e14:	e018      	b.n	8005e48 <_ZN5Motor10komutasyonEt+0x93c>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d105      	bne.n	8005e2a <_ZN5Motor10komutasyonEt+0x91e>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	2200      	movs	r2, #0
 8005e26:	639a      	str	r2, [r3, #56]	@ 0x38
 8005e28:	e00e      	b.n	8005e48 <_ZN5Motor10komutasyonEt+0x93c>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	2b08      	cmp	r3, #8
 8005e30:	d105      	bne.n	8005e3e <_ZN5Motor10komutasyonEt+0x932>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e3c:	e004      	b.n	8005e48 <_ZN5Motor10komutasyonEt+0x93c>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2200      	movs	r2, #0
 8005e46:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, dutyCycle);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d105      	bne.n	8005e5c <_ZN5Motor10komutasyonEt+0x950>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	887a      	ldrh	r2, [r7, #2]
 8005e58:	635a      	str	r2, [r3, #52]	@ 0x34
 8005e5a:	e018      	b.n	8005e8e <_ZN5Motor10komutasyonEt+0x982>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	691b      	ldr	r3, [r3, #16]
 8005e60:	2b04      	cmp	r3, #4
 8005e62:	d105      	bne.n	8005e70 <_ZN5Motor10komutasyonEt+0x964>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	887a      	ldrh	r2, [r7, #2]
 8005e6c:	639a      	str	r2, [r3, #56]	@ 0x38
 8005e6e:	e00e      	b.n	8005e8e <_ZN5Motor10komutasyonEt+0x982>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	691b      	ldr	r3, [r3, #16]
 8005e74:	2b08      	cmp	r3, #8
 8005e76:	d105      	bne.n	8005e84 <_ZN5Motor10komutasyonEt+0x978>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	887a      	ldrh	r2, [r7, #2]
 8005e80:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005e82:	e004      	b.n	8005e8e <_ZN5Motor10komutasyonEt+0x982>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	887a      	ldrh	r2, [r7, #2]
 8005e8c:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_RESET);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6958      	ldr	r0, [r3, #20]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	8b1b      	ldrh	r3, [r3, #24]
 8005e96:	2200      	movs	r2, #0
 8005e98:	4619      	mov	r1, r3
 8005e9a:	f7fc fc46 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	69d8      	ldr	r0, [r3, #28]
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	8c1b      	ldrh	r3, [r3, #32]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	f7fc fc3e 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	4619      	mov	r1, r3
 8005eba:	f7fc fc36 	bl	800272a <HAL_GPIO_WritePin>

					break;
 8005ebe:	e30b      	b.n	80064d8 <_ZN5Motor10komutasyonEt+0xfcc>

				case 3: // 6. state için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d105      	bne.n	8005ed4 <_ZN5Motor10komutasyonEt+0x9c8>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	635a      	str	r2, [r3, #52]	@ 0x34
 8005ed2:	e018      	b.n	8005f06 <_ZN5Motor10komutasyonEt+0x9fa>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	2b04      	cmp	r3, #4
 8005eda:	d105      	bne.n	8005ee8 <_ZN5Motor10komutasyonEt+0x9dc>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	639a      	str	r2, [r3, #56]	@ 0x38
 8005ee6:	e00e      	b.n	8005f06 <_ZN5Motor10komutasyonEt+0x9fa>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	2b08      	cmp	r3, #8
 8005eee:	d105      	bne.n	8005efc <_ZN5Motor10komutasyonEt+0x9f0>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005efa:	e004      	b.n	8005f06 <_ZN5Motor10komutasyonEt+0x9fa>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2200      	movs	r2, #0
 8005f04:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	68db      	ldr	r3, [r3, #12]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d105      	bne.n	8005f1a <_ZN5Motor10komutasyonEt+0xa0e>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2200      	movs	r2, #0
 8005f16:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f18:	e018      	b.n	8005f4c <_ZN5Motor10komutasyonEt+0xa40>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	2b04      	cmp	r3, #4
 8005f20:	d105      	bne.n	8005f2e <_ZN5Motor10komutasyonEt+0xa22>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	639a      	str	r2, [r3, #56]	@ 0x38
 8005f2c:	e00e      	b.n	8005f4c <_ZN5Motor10komutasyonEt+0xa40>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	2b08      	cmp	r3, #8
 8005f34:	d105      	bne.n	8005f42 <_ZN5Motor10komutasyonEt+0xa36>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005f40:	e004      	b.n	8005f4c <_ZN5Motor10komutasyonEt+0xa40>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, dutyCycle);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d105      	bne.n	8005f60 <_ZN5Motor10komutasyonEt+0xa54>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	887a      	ldrh	r2, [r7, #2]
 8005f5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f5e:	e018      	b.n	8005f92 <_ZN5Motor10komutasyonEt+0xa86>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	2b04      	cmp	r3, #4
 8005f66:	d105      	bne.n	8005f74 <_ZN5Motor10komutasyonEt+0xa68>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	887a      	ldrh	r2, [r7, #2]
 8005f70:	639a      	str	r2, [r3, #56]	@ 0x38
 8005f72:	e00e      	b.n	8005f92 <_ZN5Motor10komutasyonEt+0xa86>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d105      	bne.n	8005f88 <_ZN5Motor10komutasyonEt+0xa7c>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	887a      	ldrh	r2, [r7, #2]
 8005f84:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005f86:	e004      	b.n	8005f92 <_ZN5Motor10komutasyonEt+0xa86>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	887a      	ldrh	r2, [r7, #2]
 8005f90:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6958      	ldr	r0, [r3, #20]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	8b1b      	ldrh	r3, [r3, #24]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	f7fc fbc4 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	69d8      	ldr	r0, [r3, #28]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	8c1b      	ldrh	r3, [r3, #32]
 8005faa:	2200      	movs	r2, #0
 8005fac:	4619      	mov	r1, r3
 8005fae:	f7fc fbbc 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fba:	2201      	movs	r2, #1
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	f7fc fbb4 	bl	800272a <HAL_GPIO_WritePin>

					break;
 8005fc2:	e289      	b.n	80064d8 <_ZN5Motor10komutasyonEt+0xfcc>

				case 2: // 4. state için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, dutyCycle);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d105      	bne.n	8005fd8 <_ZN5Motor10komutasyonEt+0xacc>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	887a      	ldrh	r2, [r7, #2]
 8005fd4:	635a      	str	r2, [r3, #52]	@ 0x34
 8005fd6:	e018      	b.n	800600a <_ZN5Motor10komutasyonEt+0xafe>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	2b04      	cmp	r3, #4
 8005fde:	d105      	bne.n	8005fec <_ZN5Motor10komutasyonEt+0xae0>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	887a      	ldrh	r2, [r7, #2]
 8005fe8:	639a      	str	r2, [r3, #56]	@ 0x38
 8005fea:	e00e      	b.n	800600a <_ZN5Motor10komutasyonEt+0xafe>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	2b08      	cmp	r3, #8
 8005ff2:	d105      	bne.n	8006000 <_ZN5Motor10komutasyonEt+0xaf4>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	887a      	ldrh	r2, [r7, #2]
 8005ffc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005ffe:	e004      	b.n	800600a <_ZN5Motor10komutasyonEt+0xafe>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	887a      	ldrh	r2, [r7, #2]
 8006008:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d105      	bne.n	800601e <_ZN5Motor10komutasyonEt+0xb12>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2200      	movs	r2, #0
 800601a:	635a      	str	r2, [r3, #52]	@ 0x34
 800601c:	e018      	b.n	8006050 <_ZN5Motor10komutasyonEt+0xb44>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	68db      	ldr	r3, [r3, #12]
 8006022:	2b04      	cmp	r3, #4
 8006024:	d105      	bne.n	8006032 <_ZN5Motor10komutasyonEt+0xb26>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2200      	movs	r2, #0
 800602e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006030:	e00e      	b.n	8006050 <_ZN5Motor10komutasyonEt+0xb44>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	2b08      	cmp	r3, #8
 8006038:	d105      	bne.n	8006046 <_ZN5Motor10komutasyonEt+0xb3a>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2200      	movs	r2, #0
 8006042:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006044:	e004      	b.n	8006050 <_ZN5Motor10komutasyonEt+0xb44>
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	2200      	movs	r2, #0
 800604e:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	691b      	ldr	r3, [r3, #16]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d105      	bne.n	8006064 <_ZN5Motor10komutasyonEt+0xb58>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	2200      	movs	r2, #0
 8006060:	635a      	str	r2, [r3, #52]	@ 0x34
 8006062:	e018      	b.n	8006096 <_ZN5Motor10komutasyonEt+0xb8a>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	691b      	ldr	r3, [r3, #16]
 8006068:	2b04      	cmp	r3, #4
 800606a:	d105      	bne.n	8006078 <_ZN5Motor10komutasyonEt+0xb6c>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2200      	movs	r2, #0
 8006074:	639a      	str	r2, [r3, #56]	@ 0x38
 8006076:	e00e      	b.n	8006096 <_ZN5Motor10komutasyonEt+0xb8a>
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	691b      	ldr	r3, [r3, #16]
 800607c:	2b08      	cmp	r3, #8
 800607e:	d105      	bne.n	800608c <_ZN5Motor10komutasyonEt+0xb80>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2200      	movs	r2, #0
 8006088:	63da      	str	r2, [r3, #60]	@ 0x3c
 800608a:	e004      	b.n	8006096 <_ZN5Motor10komutasyonEt+0xb8a>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2200      	movs	r2, #0
 8006094:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6958      	ldr	r0, [r3, #20]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	8b1b      	ldrh	r3, [r3, #24]
 800609e:	2201      	movs	r2, #1
 80060a0:	4619      	mov	r1, r3
 80060a2:	f7fc fb42 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_RESET);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	69d8      	ldr	r0, [r3, #28]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	8c1b      	ldrh	r3, [r3, #32]
 80060ae:	2200      	movs	r2, #0
 80060b0:	4619      	mov	r1, r3
 80060b2:	f7fc fb3a 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060be:	2201      	movs	r2, #1
 80060c0:	4619      	mov	r1, r3
 80060c2:	f7fc fb32 	bl	800272a <HAL_GPIO_WritePin>

					break;
 80060c6:	e207      	b.n	80064d8 <_ZN5Motor10komutasyonEt+0xfcc>

				case 6: // 5. state için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, dutyCycle);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d105      	bne.n	80060dc <_ZN5Motor10komutasyonEt+0xbd0>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	887a      	ldrh	r2, [r7, #2]
 80060d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80060da:	e018      	b.n	800610e <_ZN5Motor10komutasyonEt+0xc02>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	2b04      	cmp	r3, #4
 80060e2:	d105      	bne.n	80060f0 <_ZN5Motor10komutasyonEt+0xbe4>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	887a      	ldrh	r2, [r7, #2]
 80060ec:	639a      	str	r2, [r3, #56]	@ 0x38
 80060ee:	e00e      	b.n	800610e <_ZN5Motor10komutasyonEt+0xc02>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	2b08      	cmp	r3, #8
 80060f6:	d105      	bne.n	8006104 <_ZN5Motor10komutasyonEt+0xbf8>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	887a      	ldrh	r2, [r7, #2]
 8006100:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006102:	e004      	b.n	800610e <_ZN5Motor10komutasyonEt+0xc02>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	887a      	ldrh	r2, [r7, #2]
 800610c:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d105      	bne.n	8006122 <_ZN5Motor10komutasyonEt+0xc16>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2200      	movs	r2, #0
 800611e:	635a      	str	r2, [r3, #52]	@ 0x34
 8006120:	e018      	b.n	8006154 <_ZN5Motor10komutasyonEt+0xc48>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	2b04      	cmp	r3, #4
 8006128:	d105      	bne.n	8006136 <_ZN5Motor10komutasyonEt+0xc2a>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2200      	movs	r2, #0
 8006132:	639a      	str	r2, [r3, #56]	@ 0x38
 8006134:	e00e      	b.n	8006154 <_ZN5Motor10komutasyonEt+0xc48>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	2b08      	cmp	r3, #8
 800613c:	d105      	bne.n	800614a <_ZN5Motor10komutasyonEt+0xc3e>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2200      	movs	r2, #0
 8006146:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006148:	e004      	b.n	8006154 <_ZN5Motor10komutasyonEt+0xc48>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2200      	movs	r2, #0
 8006152:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	691b      	ldr	r3, [r3, #16]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d105      	bne.n	8006168 <_ZN5Motor10komutasyonEt+0xc5c>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2200      	movs	r2, #0
 8006164:	635a      	str	r2, [r3, #52]	@ 0x34
 8006166:	e018      	b.n	800619a <_ZN5Motor10komutasyonEt+0xc8e>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	2b04      	cmp	r3, #4
 800616e:	d105      	bne.n	800617c <_ZN5Motor10komutasyonEt+0xc70>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2200      	movs	r2, #0
 8006178:	639a      	str	r2, [r3, #56]	@ 0x38
 800617a:	e00e      	b.n	800619a <_ZN5Motor10komutasyonEt+0xc8e>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	2b08      	cmp	r3, #8
 8006182:	d105      	bne.n	8006190 <_ZN5Motor10komutasyonEt+0xc84>
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2200      	movs	r2, #0
 800618c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800618e:	e004      	b.n	800619a <_ZN5Motor10komutasyonEt+0xc8e>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	2200      	movs	r2, #0
 8006198:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6958      	ldr	r0, [r3, #20]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	8b1b      	ldrh	r3, [r3, #24]
 80061a2:	2201      	movs	r2, #1
 80061a4:	4619      	mov	r1, r3
 80061a6:	f7fc fac0 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	69d8      	ldr	r0, [r3, #28]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	8c1b      	ldrh	r3, [r3, #32]
 80061b2:	2201      	movs	r2, #1
 80061b4:	4619      	mov	r1, r3
 80061b6:	f7fc fab8 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_RESET);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061c2:	2200      	movs	r2, #0
 80061c4:	4619      	mov	r1, r3
 80061c6:	f7fc fab0 	bl	800272a <HAL_GPIO_WritePin>

					break;
 80061ca:	e185      	b.n	80064d8 <_ZN5Motor10komutasyonEt+0xfcc>

				case 4: // 1. state için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d105      	bne.n	80061e0 <_ZN5Motor10komutasyonEt+0xcd4>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2200      	movs	r2, #0
 80061dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80061de:	e018      	b.n	8006212 <_ZN5Motor10komutasyonEt+0xd06>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	2b04      	cmp	r3, #4
 80061e6:	d105      	bne.n	80061f4 <_ZN5Motor10komutasyonEt+0xce8>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	2200      	movs	r2, #0
 80061f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80061f2:	e00e      	b.n	8006212 <_ZN5Motor10komutasyonEt+0xd06>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	2b08      	cmp	r3, #8
 80061fa:	d105      	bne.n	8006208 <_ZN5Motor10komutasyonEt+0xcfc>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2200      	movs	r2, #0
 8006204:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006206:	e004      	b.n	8006212 <_ZN5Motor10komutasyonEt+0xd06>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	2200      	movs	r2, #0
 8006210:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, dutyCycle);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d105      	bne.n	8006226 <_ZN5Motor10komutasyonEt+0xd1a>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	887a      	ldrh	r2, [r7, #2]
 8006222:	635a      	str	r2, [r3, #52]	@ 0x34
 8006224:	e018      	b.n	8006258 <_ZN5Motor10komutasyonEt+0xd4c>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	2b04      	cmp	r3, #4
 800622c:	d105      	bne.n	800623a <_ZN5Motor10komutasyonEt+0xd2e>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	887a      	ldrh	r2, [r7, #2]
 8006236:	639a      	str	r2, [r3, #56]	@ 0x38
 8006238:	e00e      	b.n	8006258 <_ZN5Motor10komutasyonEt+0xd4c>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	2b08      	cmp	r3, #8
 8006240:	d105      	bne.n	800624e <_ZN5Motor10komutasyonEt+0xd42>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	887a      	ldrh	r2, [r7, #2]
 800624a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800624c:	e004      	b.n	8006258 <_ZN5Motor10komutasyonEt+0xd4c>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	887a      	ldrh	r2, [r7, #2]
 8006256:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	691b      	ldr	r3, [r3, #16]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d105      	bne.n	800626c <_ZN5Motor10komutasyonEt+0xd60>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2200      	movs	r2, #0
 8006268:	635a      	str	r2, [r3, #52]	@ 0x34
 800626a:	e018      	b.n	800629e <_ZN5Motor10komutasyonEt+0xd92>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	691b      	ldr	r3, [r3, #16]
 8006270:	2b04      	cmp	r3, #4
 8006272:	d105      	bne.n	8006280 <_ZN5Motor10komutasyonEt+0xd74>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	2200      	movs	r2, #0
 800627c:	639a      	str	r2, [r3, #56]	@ 0x38
 800627e:	e00e      	b.n	800629e <_ZN5Motor10komutasyonEt+0xd92>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	2b08      	cmp	r3, #8
 8006286:	d105      	bne.n	8006294 <_ZN5Motor10komutasyonEt+0xd88>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	2200      	movs	r2, #0
 8006290:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006292:	e004      	b.n	800629e <_ZN5Motor10komutasyonEt+0xd92>
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2200      	movs	r2, #0
 800629c:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6958      	ldr	r0, [r3, #20]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	8b1b      	ldrh	r3, [r3, #24]
 80062a6:	2201      	movs	r2, #1
 80062a8:	4619      	mov	r1, r3
 80062aa:	f7fc fa3e 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	69d8      	ldr	r0, [r3, #28]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	8c1b      	ldrh	r3, [r3, #32]
 80062b6:	2201      	movs	r2, #1
 80062b8:	4619      	mov	r1, r3
 80062ba:	f7fc fa36 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_RESET);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062c6:	2200      	movs	r2, #0
 80062c8:	4619      	mov	r1, r3
 80062ca:	f7fc fa2e 	bl	800272a <HAL_GPIO_WritePin>

					break;
 80062ce:	e103      	b.n	80064d8 <_ZN5Motor10komutasyonEt+0xfcc>

				case 5: // 3.State için

					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	689b      	ldr	r3, [r3, #8]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d105      	bne.n	80062e4 <_ZN5Motor10komutasyonEt+0xdd8>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	2200      	movs	r2, #0
 80062e0:	635a      	str	r2, [r3, #52]	@ 0x34
 80062e2:	e018      	b.n	8006316 <_ZN5Motor10komutasyonEt+0xe0a>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	2b04      	cmp	r3, #4
 80062ea:	d105      	bne.n	80062f8 <_ZN5Motor10komutasyonEt+0xdec>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	2200      	movs	r2, #0
 80062f4:	639a      	str	r2, [r3, #56]	@ 0x38
 80062f6:	e00e      	b.n	8006316 <_ZN5Motor10komutasyonEt+0xe0a>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	2b08      	cmp	r3, #8
 80062fe:	d105      	bne.n	800630c <_ZN5Motor10komutasyonEt+0xe00>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	2200      	movs	r2, #0
 8006308:	63da      	str	r2, [r3, #60]	@ 0x3c
 800630a:	e004      	b.n	8006316 <_ZN5Motor10komutasyonEt+0xe0a>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2200      	movs	r2, #0
 8006314:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, dutyCycle);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d105      	bne.n	800632a <_ZN5Motor10komutasyonEt+0xe1e>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	887a      	ldrh	r2, [r7, #2]
 8006326:	635a      	str	r2, [r3, #52]	@ 0x34
 8006328:	e018      	b.n	800635c <_ZN5Motor10komutasyonEt+0xe50>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	2b04      	cmp	r3, #4
 8006330:	d105      	bne.n	800633e <_ZN5Motor10komutasyonEt+0xe32>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	887a      	ldrh	r2, [r7, #2]
 800633a:	639a      	str	r2, [r3, #56]	@ 0x38
 800633c:	e00e      	b.n	800635c <_ZN5Motor10komutasyonEt+0xe50>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	68db      	ldr	r3, [r3, #12]
 8006342:	2b08      	cmp	r3, #8
 8006344:	d105      	bne.n	8006352 <_ZN5Motor10komutasyonEt+0xe46>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	887a      	ldrh	r2, [r7, #2]
 800634e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006350:	e004      	b.n	800635c <_ZN5Motor10komutasyonEt+0xe50>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	887a      	ldrh	r2, [r7, #2]
 800635a:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	691b      	ldr	r3, [r3, #16]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d105      	bne.n	8006370 <_ZN5Motor10komutasyonEt+0xe64>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2200      	movs	r2, #0
 800636c:	635a      	str	r2, [r3, #52]	@ 0x34
 800636e:	e018      	b.n	80063a2 <_ZN5Motor10komutasyonEt+0xe96>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	691b      	ldr	r3, [r3, #16]
 8006374:	2b04      	cmp	r3, #4
 8006376:	d105      	bne.n	8006384 <_ZN5Motor10komutasyonEt+0xe78>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2200      	movs	r2, #0
 8006380:	639a      	str	r2, [r3, #56]	@ 0x38
 8006382:	e00e      	b.n	80063a2 <_ZN5Motor10komutasyonEt+0xe96>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	691b      	ldr	r3, [r3, #16]
 8006388:	2b08      	cmp	r3, #8
 800638a:	d105      	bne.n	8006398 <_ZN5Motor10komutasyonEt+0xe8c>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	2200      	movs	r2, #0
 8006394:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006396:	e004      	b.n	80063a2 <_ZN5Motor10komutasyonEt+0xe96>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	2200      	movs	r2, #0
 80063a0:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_RESET);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6958      	ldr	r0, [r3, #20]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	8b1b      	ldrh	r3, [r3, #24]
 80063aa:	2200      	movs	r2, #0
 80063ac:	4619      	mov	r1, r3
 80063ae:	f7fc f9bc 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	69d8      	ldr	r0, [r3, #28]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	8c1b      	ldrh	r3, [r3, #32]
 80063ba:	2201      	movs	r2, #1
 80063bc:	4619      	mov	r1, r3
 80063be:	f7fc f9b4 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80063ca:	2201      	movs	r2, #1
 80063cc:	4619      	mov	r1, r3
 80063ce:	f7fc f9ac 	bl	800272a <HAL_GPIO_WritePin>

					break;
 80063d2:	e081      	b.n	80064d8 <_ZN5Motor10komutasyonEt+0xfcc>


				default:
					__HAL_TIM_SET_COMPARE(htim, tim_channel_a, 0);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d105      	bne.n	80063e8 <_ZN5Motor10komutasyonEt+0xedc>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	2200      	movs	r2, #0
 80063e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80063e6:	e018      	b.n	800641a <_ZN5Motor10komutasyonEt+0xf0e>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	2b04      	cmp	r3, #4
 80063ee:	d105      	bne.n	80063fc <_ZN5Motor10komutasyonEt+0xef0>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2200      	movs	r2, #0
 80063f8:	639a      	str	r2, [r3, #56]	@ 0x38
 80063fa:	e00e      	b.n	800641a <_ZN5Motor10komutasyonEt+0xf0e>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	2b08      	cmp	r3, #8
 8006402:	d105      	bne.n	8006410 <_ZN5Motor10komutasyonEt+0xf04>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2200      	movs	r2, #0
 800640c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800640e:	e004      	b.n	800641a <_ZN5Motor10komutasyonEt+0xf0e>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2200      	movs	r2, #0
 8006418:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_b, 0);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d105      	bne.n	800642e <_ZN5Motor10komutasyonEt+0xf22>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2200      	movs	r2, #0
 800642a:	635a      	str	r2, [r3, #52]	@ 0x34
 800642c:	e018      	b.n	8006460 <_ZN5Motor10komutasyonEt+0xf54>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	2b04      	cmp	r3, #4
 8006434:	d105      	bne.n	8006442 <_ZN5Motor10komutasyonEt+0xf36>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2200      	movs	r2, #0
 800643e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006440:	e00e      	b.n	8006460 <_ZN5Motor10komutasyonEt+0xf54>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	2b08      	cmp	r3, #8
 8006448:	d105      	bne.n	8006456 <_ZN5Motor10komutasyonEt+0xf4a>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2200      	movs	r2, #0
 8006452:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006454:	e004      	b.n	8006460 <_ZN5Motor10komutasyonEt+0xf54>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2200      	movs	r2, #0
 800645e:	641a      	str	r2, [r3, #64]	@ 0x40
					__HAL_TIM_SET_COMPARE(htim, tim_channel_c, 0);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	691b      	ldr	r3, [r3, #16]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d105      	bne.n	8006474 <_ZN5Motor10komutasyonEt+0xf68>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	2200      	movs	r2, #0
 8006470:	635a      	str	r2, [r3, #52]	@ 0x34
 8006472:	e018      	b.n	80064a6 <_ZN5Motor10komutasyonEt+0xf9a>
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	691b      	ldr	r3, [r3, #16]
 8006478:	2b04      	cmp	r3, #4
 800647a:	d105      	bne.n	8006488 <_ZN5Motor10komutasyonEt+0xf7c>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	2200      	movs	r2, #0
 8006484:	639a      	str	r2, [r3, #56]	@ 0x38
 8006486:	e00e      	b.n	80064a6 <_ZN5Motor10komutasyonEt+0xf9a>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	2b08      	cmp	r3, #8
 800648e:	d105      	bne.n	800649c <_ZN5Motor10komutasyonEt+0xf90>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2200      	movs	r2, #0
 8006498:	63da      	str	r2, [r3, #60]	@ 0x3c
 800649a:	e004      	b.n	80064a6 <_ZN5Motor10komutasyonEt+0xf9a>
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2200      	movs	r2, #0
 80064a4:	641a      	str	r2, [r3, #64]	@ 0x40
					HAL_GPIO_WritePin(AL_GPIO_Port, AL_Pin, GPIO_PIN_SET);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6958      	ldr	r0, [r3, #20]
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	8b1b      	ldrh	r3, [r3, #24]
 80064ae:	2201      	movs	r2, #1
 80064b0:	4619      	mov	r1, r3
 80064b2:	f7fc f93a 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	69d8      	ldr	r0, [r3, #28]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	8c1b      	ldrh	r3, [r3, #32]
 80064be:	2201      	movs	r2, #1
 80064c0:	4619      	mov	r1, r3
 80064c2:	f7fc f932 	bl	800272a <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(CL_GPIO_Port, CL_Pin, GPIO_PIN_SET);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80064ce:	2201      	movs	r2, #1
 80064d0:	4619      	mov	r1, r3
 80064d2:	f7fc f92a 	bl	800272a <HAL_GPIO_WritePin>

					break;
 80064d6:	bf00      	nop
			}

    		break;
 80064d8:	bf00      	nop

    }

}
 80064da:	3708      	adds	r7, #8
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <_ZN5PaketC1EP20__UART_HandleTypeDef>:
	arkaSol=0x02,
	onSag=0x03,
	onSol=0x04
};

Paket::Paket(UART_HandleTypeDef* huart)
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
 80064e8:	6039      	str	r1, [r7, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f04f 0200 	mov.w	r2, #0
 8006508:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f04f 0200 	mov.w	r2, #0
 8006512:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f04f 0200 	mov.w	r2, #0
 800651c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f04f 0200 	mov.w	r2, #0
 8006526:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
{
	this->huart=huart;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	683a      	ldr	r2, [r7, #0]
 800652e:	615a      	str	r2, [r3, #20]
}
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4618      	mov	r0, r3
 8006534:	370c      	adds	r7, #12
 8006536:	46bd      	mov	sp, r7
 8006538:	bc80      	pop	{r7}
 800653a:	4770      	bx	lr

0800653c <_ZN5PaketC1Ehhhh>:

Paket::Paket(uint8_t baslik1_u8, uint8_t baslik2_u8, uint8_t paketTipi_u8, uint8_t dataBoyutu_u8)
 800653c:	b480      	push	{r7}
 800653e:	b083      	sub	sp, #12
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
 8006544:	4608      	mov	r0, r1
 8006546:	4611      	mov	r1, r2
 8006548:	461a      	mov	r2, r3
 800654a:	4603      	mov	r3, r0
 800654c:	70fb      	strb	r3, [r7, #3]
 800654e:	460b      	mov	r3, r1
 8006550:	70bb      	strb	r3, [r7, #2]
 8006552:	4613      	mov	r3, r2
 8006554:	707b      	strb	r3, [r7, #1]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f04f 0200 	mov.w	r2, #0
 8006574:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f04f 0200 	mov.w	r2, #0
 800657e:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f04f 0200 	mov.w	r2, #0
 8006588:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f04f 0200 	mov.w	r2, #0
 8006592:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
{
	this->baslik1_u8=baslik1_u8;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	78fa      	ldrb	r2, [r7, #3]
 800659a:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
	this->baslik2_u8=baslik2_u8;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	78ba      	ldrb	r2, [r7, #2]
 80065a2:	f883 20b7 	strb.w	r2, [r3, #183]	@ 0xb7
	this->paketTipi_u8=paketTipi_u8;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	787a      	ldrb	r2, [r7, #1]
 80065aa:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
	this->dataBoyutu_u8=dataBoyutu_u8;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	7c3a      	ldrb	r2, [r7, #16]
 80065b2:	f883 20b9 	strb.w	r2, [r3, #185]	@ 0xb9
}
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4618      	mov	r0, r3
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	bc80      	pop	{r7}
 80065c0:	4770      	bx	lr

080065c2 <_ZN5Paket17TekerPaketOlusturEff>:

void Paket::TekerPaketOlustur(float saghiz_f ,float solhiz_f)
{
 80065c2:	b580      	push	{r7, lr}
 80065c4:	b084      	sub	sp, #16
 80065c6:	af00      	add	r7, sp, #0
 80065c8:	60f8      	str	r0, [r7, #12]
 80065ca:	60b9      	str	r1, [r7, #8]
 80065cc:	607a      	str	r2, [r7, #4]
	tekerpaket[0] = baslik1_u8;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	f893 20b6 	ldrb.w	r2, [r3, #182]	@ 0xb6
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	701a      	strb	r2, [r3, #0]
	tekerpaket[1] = baslik2_u8;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f893 20b7 	ldrb.w	r2, [r3, #183]	@ 0xb7
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	705a      	strb	r2, [r3, #1]
	tekerpaket[2] = paketTipi_u8;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	f893 20b8 	ldrb.w	r2, [r3, #184]	@ 0xb8
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	709a      	strb	r2, [r3, #2]
	tekerpaket[3] = dataBoyutu_u8;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f893 20b9 	ldrb.w	r2, [r3, #185]	@ 0xb9
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	70da      	strb	r2, [r3, #3]

    floatToBytes(&saghiz_f, saghizBytes_u8);
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f103 02b2 	add.w	r2, r3, #178	@ 0xb2
 80065fc:	f107 0308 	add.w	r3, r7, #8
 8006600:	4619      	mov	r1, r3
 8006602:	68f8      	ldr	r0, [r7, #12]
 8006604:	f000 f9ba 	bl	800697c <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&solhiz_f, solhizBytes_u8);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f103 02ae 	add.w	r2, r3, #174	@ 0xae
 800660e:	1d3b      	adds	r3, r7, #4
 8006610:	4619      	mov	r1, r3
 8006612:	68f8      	ldr	r0, [r7, #12]
 8006614:	f000 f9b2 	bl	800697c <_ZN5Paket12floatToBytesEPfPh>

    memcpy(tekerpaket + 4, saghizBytes_u8, 4);
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	3304      	adds	r3, #4
 800661c:	68fa      	ldr	r2, [r7, #12]
 800661e:	32b2      	adds	r2, #178	@ 0xb2
 8006620:	6812      	ldr	r2, [r2, #0]
 8006622:	601a      	str	r2, [r3, #0]
    memcpy(tekerpaket + 8, solhizBytes_u8, 4);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	3308      	adds	r3, #8
 8006628:	68fa      	ldr	r2, [r7, #12]
 800662a:	32ae      	adds	r2, #174	@ 0xae
 800662c:	6812      	ldr	r2, [r2, #0]
 800662e:	601a      	str	r2, [r3, #0]

    tekerpaket[12]=CRC8Hesaplama(tekerpaket,4, 12);
 8006630:	68f9      	ldr	r1, [r7, #12]
 8006632:	230c      	movs	r3, #12
 8006634:	2204      	movs	r2, #4
 8006636:	68f8      	ldr	r0, [r7, #12]
 8006638:	f000 f937 	bl	80068aa <_ZN5Paket13CRC8HesaplamaEPhhh>
 800663c:	4603      	mov	r3, r0
 800663e:	461a      	mov	r2, r3
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	731a      	strb	r2, [r3, #12]
}
 8006644:	bf00      	nop
 8006646:	3710      	adds	r7, #16
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}

0800664c <_ZN5Paket20PaketKesmeYapilandirEv>:


void Paket::PaketKesmeYapilandir()
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b082      	sub	sp, #8
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(huart, &Data, 1);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6958      	ldr	r0, [r3, #20]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	3329      	adds	r3, #41	@ 0x29
 800665c:	2201      	movs	r2, #1
 800665e:	4619      	mov	r1, r3
 8006660:	f7fd fd90 	bl	8004184 <HAL_UART_Receive_DMA>
}
 8006664:	bf00      	nop
 8006666:	3708      	adds	r7, #8
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}

0800666c <_ZN5Paket20DataAlveBayrakKaldirEv>:

// -------------------- RING BUFFER: YAZMA KISMI --------------------
void Paket::DataAlveBayrakKaldir()
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b082      	sub	sp, #8
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
	ArayuzBuffer_u8[writeIndex_u16] = Data;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
 800667a:	4619      	mov	r1, r3
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	440b      	add	r3, r1
 8006686:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	writeIndex_u16 = (writeIndex_u16 + 1) % sizeof(ArayuzBuffer_u8);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
 8006690:	3301      	adds	r3, #1
 8006692:	4619      	mov	r1, r3
 8006694:	4b0c      	ldr	r3, [pc, #48]	@ (80066c8 <_ZN5Paket20DataAlveBayrakKaldirEv+0x5c>)
 8006696:	fba3 2301 	umull	r2, r3, r3, r1
 800669a:	099a      	lsrs	r2, r3, #6
 800669c:	4613      	mov	r3, r2
 800669e:	011b      	lsls	r3, r3, #4
 80066a0:	1a9b      	subs	r3, r3, r2
 80066a2:	00db      	lsls	r3, r3, #3
 80066a4:	1aca      	subs	r2, r1, r3
 80066a6:	b292      	uxth	r2, r2
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2

	HAL_UART_Receive_DMA(huart, &Data, 1);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6958      	ldr	r0, [r3, #20]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	3329      	adds	r3, #41	@ 0x29
 80066b6:	2201      	movs	r2, #1
 80066b8:	4619      	mov	r1, r3
 80066ba:	f7fd fd63 	bl	8004184 <HAL_UART_Receive_DMA>
}
 80066be:	bf00      	nop
 80066c0:	3708      	adds	r7, #8
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	88888889 	.word	0x88888889

080066cc <_ZN5Paket8PaketCozEv>:
// ----------------------------------------------------------------------


// -------------------- RING BUFFER: OKUMA & ÇÖZME --------------------
void Paket::PaketCoz()
{
 80066cc:	b590      	push	{r4, r7, lr}
 80066ce:	b085      	sub	sp, #20
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
    static Durumlar Durum = Baslik1Coz;
    static GelenPaketler Paket = VERSIYON;
    static uint8_t tempBuffer[20];
    static uint8_t tempIndex = 0;

    while (readIndex_u16 != writeIndex_u16)
 80066d4:	e09e      	b.n	8006814 <_ZN5Paket8PaketCozEv+0x148>
    {
        uint8_t byte = ArayuzBuffer_u8[readIndex_u16];
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 80066dc:	461a      	mov	r2, r3
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4413      	add	r3, r2
 80066e2:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 80066e6:	73fb      	strb	r3, [r7, #15]
        readIndex_u16 = (readIndex_u16 + 1) % sizeof(ArayuzBuffer_u8);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 80066ee:	3301      	adds	r3, #1
 80066f0:	4619      	mov	r1, r3
 80066f2:	4b4f      	ldr	r3, [pc, #316]	@ (8006830 <_ZN5Paket8PaketCozEv+0x164>)
 80066f4:	fba3 2301 	umull	r2, r3, r3, r1
 80066f8:	099a      	lsrs	r2, r3, #6
 80066fa:	4613      	mov	r3, r2
 80066fc:	011b      	lsls	r3, r3, #4
 80066fe:	1a9b      	subs	r3, r3, r2
 8006700:	00db      	lsls	r3, r3, #3
 8006702:	1aca      	subs	r2, r1, r3
 8006704:	b292      	uxth	r2, r2
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4

        switch (Durum)
 800670c:	4b49      	ldr	r3, [pc, #292]	@ (8006834 <_ZN5Paket8PaketCozEv+0x168>)
 800670e:	781b      	ldrb	r3, [r3, #0]
 8006710:	2b04      	cmp	r3, #4
 8006712:	d87f      	bhi.n	8006814 <_ZN5Paket8PaketCozEv+0x148>
 8006714:	a201      	add	r2, pc, #4	@ (adr r2, 800671c <_ZN5Paket8PaketCozEv+0x50>)
 8006716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800671a:	bf00      	nop
 800671c:	08006731 	.word	0x08006731
 8006720:	0800673f 	.word	0x0800673f
 8006724:	08006755 	.word	0x08006755
 8006728:	08006763 	.word	0x08006763
 800672c:	0800677b 	.word	0x0800677b
        {
            case Baslik1Coz:
                if (byte == 0x12)
 8006730:	7bfb      	ldrb	r3, [r7, #15]
 8006732:	2b12      	cmp	r3, #18
 8006734:	d16b      	bne.n	800680e <_ZN5Paket8PaketCozEv+0x142>
                    Durum = Baslik2Coz;
 8006736:	4b3f      	ldr	r3, [pc, #252]	@ (8006834 <_ZN5Paket8PaketCozEv+0x168>)
 8006738:	2201      	movs	r2, #1
 800673a:	701a      	strb	r2, [r3, #0]
                break;
 800673c:	e067      	b.n	800680e <_ZN5Paket8PaketCozEv+0x142>

            case Baslik2Coz:
                if (byte == 0x34)
 800673e:	7bfb      	ldrb	r3, [r7, #15]
 8006740:	2b34      	cmp	r3, #52	@ 0x34
 8006742:	d103      	bne.n	800674c <_ZN5Paket8PaketCozEv+0x80>
                    Durum = PaketTuruSec;
 8006744:	4b3b      	ldr	r3, [pc, #236]	@ (8006834 <_ZN5Paket8PaketCozEv+0x168>)
 8006746:	2202      	movs	r2, #2
 8006748:	701a      	strb	r2, [r3, #0]
                else
                    Durum = Baslik1Coz;
                break;
 800674a:	e063      	b.n	8006814 <_ZN5Paket8PaketCozEv+0x148>
                    Durum = Baslik1Coz;
 800674c:	4b39      	ldr	r3, [pc, #228]	@ (8006834 <_ZN5Paket8PaketCozEv+0x168>)
 800674e:	2200      	movs	r2, #0
 8006750:	701a      	strb	r2, [r3, #0]
                break;
 8006752:	e05f      	b.n	8006814 <_ZN5Paket8PaketCozEv+0x148>

            case PaketTuruSec:
                Paket = (GelenPaketler)byte;
 8006754:	4a38      	ldr	r2, [pc, #224]	@ (8006838 <_ZN5Paket8PaketCozEv+0x16c>)
 8006756:	7bfb      	ldrb	r3, [r7, #15]
 8006758:	7013      	strb	r3, [r2, #0]
                Durum = DataBoyutuAl;
 800675a:	4b36      	ldr	r3, [pc, #216]	@ (8006834 <_ZN5Paket8PaketCozEv+0x168>)
 800675c:	2203      	movs	r2, #3
 800675e:	701a      	strb	r2, [r3, #0]
                break;
 8006760:	e058      	b.n	8006814 <_ZN5Paket8PaketCozEv+0x148>

            case DataBoyutuAl:
                dataLength_s16 = byte;
 8006762:	7bfb      	ldrb	r3, [r7, #15]
 8006764:	b21a      	sxth	r2, r3
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
                tempIndex = 0;
 800676c:	4b33      	ldr	r3, [pc, #204]	@ (800683c <_ZN5Paket8PaketCozEv+0x170>)
 800676e:	2200      	movs	r2, #0
 8006770:	701a      	strb	r2, [r3, #0]
                Durum = DataOku;
 8006772:	4b30      	ldr	r3, [pc, #192]	@ (8006834 <_ZN5Paket8PaketCozEv+0x168>)
 8006774:	2204      	movs	r2, #4
 8006776:	701a      	strb	r2, [r3, #0]
                break;
 8006778:	e04c      	b.n	8006814 <_ZN5Paket8PaketCozEv+0x148>

            case DataOku:
                tempBuffer[tempIndex++] = byte;
 800677a:	4b30      	ldr	r3, [pc, #192]	@ (800683c <_ZN5Paket8PaketCozEv+0x170>)
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	1c5a      	adds	r2, r3, #1
 8006780:	b2d1      	uxtb	r1, r2
 8006782:	4a2e      	ldr	r2, [pc, #184]	@ (800683c <_ZN5Paket8PaketCozEv+0x170>)
 8006784:	7011      	strb	r1, [r2, #0]
 8006786:	4619      	mov	r1, r3
 8006788:	4a2d      	ldr	r2, [pc, #180]	@ (8006840 <_ZN5Paket8PaketCozEv+0x174>)
 800678a:	7bfb      	ldrb	r3, [r7, #15]
 800678c:	5453      	strb	r3, [r2, r1]

                if (tempIndex >= dataLength_s16)
 800678e:	4b2b      	ldr	r3, [pc, #172]	@ (800683c <_ZN5Paket8PaketCozEv+0x170>)
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	461a      	mov	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f9b3 30ba 	ldrsh.w	r3, [r3, #186]	@ 0xba
 800679a:	429a      	cmp	r2, r3
 800679c:	db39      	blt.n	8006812 <_ZN5Paket8PaketCozEv+0x146>
                {
                    // KOMUT PAKETİ GELDİYSE
                    if (Paket == KOMUT && dataLength_s16 == 13)
 800679e:	4b26      	ldr	r3, [pc, #152]	@ (8006838 <_ZN5Paket8PaketCozEv+0x16c>)
 80067a0:	781b      	ldrb	r3, [r3, #0]
 80067a2:	2b07      	cmp	r3, #7
 80067a4:	d12f      	bne.n	8006806 <_ZN5Paket8PaketCozEv+0x13a>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f9b3 30ba 	ldrsh.w	r3, [r3, #186]	@ 0xba
 80067ac:	2b0d      	cmp	r3, #13
 80067ae:	d12a      	bne.n	8006806 <_ZN5Paket8PaketCozEv+0x13a>
                    {
                        if (tempBuffer[12] == CRC8Hesaplama(tempBuffer, 0, 12))
 80067b0:	4b23      	ldr	r3, [pc, #140]	@ (8006840 <_ZN5Paket8PaketCozEv+0x174>)
 80067b2:	7b1c      	ldrb	r4, [r3, #12]
 80067b4:	230c      	movs	r3, #12
 80067b6:	2200      	movs	r2, #0
 80067b8:	4921      	ldr	r1, [pc, #132]	@ (8006840 <_ZN5Paket8PaketCozEv+0x174>)
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f000 f875 	bl	80068aa <_ZN5Paket13CRC8HesaplamaEPhhh>
 80067c0:	4603      	mov	r3, r0
 80067c2:	429c      	cmp	r4, r3
 80067c4:	bf0c      	ite	eq
 80067c6:	2301      	moveq	r3, #1
 80067c8:	2300      	movne	r3, #0
 80067ca:	b2db      	uxtb	r3, r3
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d01a      	beq.n	8006806 <_ZN5Paket8PaketCozEv+0x13a>
                        {
                            gelenYon_f = bytesToFloat(tempBuffer, 0);
 80067d0:	2200      	movs	r2, #0
 80067d2:	491b      	ldr	r1, [pc, #108]	@ (8006840 <_ZN5Paket8PaketCozEv+0x174>)
 80067d4:	6878      	ldr	r0, [r7, #4]
 80067d6:	f000 f8a5 	bl	8006924 <_ZN5Paket12bytesToFloatEPhl>
 80067da:	4602      	mov	r2, r0
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
                            gelenSagRpm_f = bytesToFloat(tempBuffer, 4);
 80067e2:	2204      	movs	r2, #4
 80067e4:	4916      	ldr	r1, [pc, #88]	@ (8006840 <_ZN5Paket8PaketCozEv+0x174>)
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 f89c 	bl	8006924 <_ZN5Paket12bytesToFloatEPhl>
 80067ec:	4602      	mov	r2, r0
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
                            gelenSolRpm_f = bytesToFloat(tempBuffer, 8);
 80067f4:	2208      	movs	r2, #8
 80067f6:	4912      	ldr	r1, [pc, #72]	@ (8006840 <_ZN5Paket8PaketCozEv+0x174>)
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 f893 	bl	8006924 <_ZN5Paket12bytesToFloatEPhl>
 80067fe:	4602      	mov	r2, r0
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
                        }
                    }
                    Durum = Baslik1Coz;
 8006806:	4b0b      	ldr	r3, [pc, #44]	@ (8006834 <_ZN5Paket8PaketCozEv+0x168>)
 8006808:	2200      	movs	r2, #0
 800680a:	701a      	strb	r2, [r3, #0]
                }
                break;
 800680c:	e001      	b.n	8006812 <_ZN5Paket8PaketCozEv+0x146>
                break;
 800680e:	bf00      	nop
 8006810:	e000      	b.n	8006814 <_ZN5Paket8PaketCozEv+0x148>
                break;
 8006812:	bf00      	nop
    while (readIndex_u16 != writeIndex_u16)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	f8b3 20a4 	ldrh.w	r2, [r3, #164]	@ 0xa4
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
 8006820:	429a      	cmp	r2, r3
 8006822:	f47f af58 	bne.w	80066d6 <_ZN5Paket8PaketCozEv+0xa>
        }
    }
}
 8006826:	bf00      	nop
 8006828:	bf00      	nop
 800682a:	3714      	adds	r7, #20
 800682c:	46bd      	mov	sp, r7
 800682e:	bd90      	pop	{r4, r7, pc}
 8006830:	88888889 	.word	0x88888889
 8006834:	20000528 	.word	0x20000528
 8006838:	20000009 	.word	0x20000009
 800683c:	20000540 	.word	0x20000540
 8006840:	2000052c 	.word	0x2000052c

08006844 <_ZN5Paket10gelenYonAlEv>:
// ----------------------------------------------------------------------

float Paket::gelenYonAl(){return gelenYon_f;}
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006852:	4618      	mov	r0, r3
 8006854:	370c      	adds	r7, #12
 8006856:	46bd      	mov	sp, r7
 8006858:	bc80      	pop	{r7}
 800685a:	4770      	bx	lr

0800685c <_ZN5Paket13gelenSagRpmAlEv>:
float Paket::gelenSagRpmAl(){return gelenSagRpm_f;}
 800685c:	b480      	push	{r7}
 800685e:	b083      	sub	sp, #12
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800686a:	4618      	mov	r0, r3
 800686c:	370c      	adds	r7, #12
 800686e:	46bd      	mov	sp, r7
 8006870:	bc80      	pop	{r7}
 8006872:	4770      	bx	lr

08006874 <_ZN5Paket13gelenSolRpmAlEv>:
float Paket::gelenSolRpmAl(){return gelenSolRpm_f;}
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006882:	4618      	mov	r0, r3
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	bc80      	pop	{r7}
 800688a:	4770      	bx	lr

0800688c <_ZN5Paket15tekerPaketCagirEPh>:

void Paket::tekerPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, tekerpaket, sizeof(tekerpaket));}
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	6039      	str	r1, [r7, #0]
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2211      	movs	r2, #17
 800689a:	4619      	mov	r1, r3
 800689c:	6838      	ldr	r0, [r7, #0]
 800689e:	f000 f8b9 	bl	8006a14 <memcpy>
 80068a2:	bf00      	nop
 80068a4:	3708      	adds	r7, #8
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <_ZN5Paket13CRC8HesaplamaEPhhh>:

uint8_t Paket::CRC8Hesaplama(uint8_t *data, uint8_t baslangic ,uint8_t bitis)
{
 80068aa:	b480      	push	{r7}
 80068ac:	b087      	sub	sp, #28
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	60f8      	str	r0, [r7, #12]
 80068b2:	60b9      	str	r1, [r7, #8]
 80068b4:	4611      	mov	r1, r2
 80068b6:	461a      	mov	r2, r3
 80068b8:	460b      	mov	r3, r1
 80068ba:	71fb      	strb	r3, [r7, #7]
 80068bc:	4613      	mov	r3, r2
 80068be:	71bb      	strb	r3, [r7, #6]
    uint8_t crc = 0x00;
 80068c0:	2300      	movs	r3, #0
 80068c2:	75fb      	strb	r3, [r7, #23]

    for (uint8_t i = baslangic; i < bitis; i++)
 80068c4:	79fb      	ldrb	r3, [r7, #7]
 80068c6:	75bb      	strb	r3, [r7, #22]
 80068c8:	e022      	b.n	8006910 <_ZN5Paket13CRC8HesaplamaEPhhh+0x66>
    {
        crc ^= data[i];
 80068ca:	7dbb      	ldrb	r3, [r7, #22]
 80068cc:	68ba      	ldr	r2, [r7, #8]
 80068ce:	4413      	add	r3, r2
 80068d0:	781a      	ldrb	r2, [r3, #0]
 80068d2:	7dfb      	ldrb	r3, [r7, #23]
 80068d4:	4053      	eors	r3, r2
 80068d6:	75fb      	strb	r3, [r7, #23]
        for (uint8_t j = 0; j < 8; j++)
 80068d8:	2300      	movs	r3, #0
 80068da:	757b      	strb	r3, [r7, #21]
 80068dc:	e012      	b.n	8006904 <_ZN5Paket13CRC8HesaplamaEPhhh+0x5a>
        {
            if (crc & 0x80)
 80068de:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	da08      	bge.n	80068f8 <_ZN5Paket13CRC8HesaplamaEPhhh+0x4e>
                crc = (crc << 1) ^ 0X07;
 80068e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80068ea:	005b      	lsls	r3, r3, #1
 80068ec:	b25b      	sxtb	r3, r3
 80068ee:	f083 0307 	eor.w	r3, r3, #7
 80068f2:	b25b      	sxtb	r3, r3
 80068f4:	75fb      	strb	r3, [r7, #23]
 80068f6:	e002      	b.n	80068fe <_ZN5Paket13CRC8HesaplamaEPhhh+0x54>
            else
                crc <<= 1;
 80068f8:	7dfb      	ldrb	r3, [r7, #23]
 80068fa:	005b      	lsls	r3, r3, #1
 80068fc:	75fb      	strb	r3, [r7, #23]
        for (uint8_t j = 0; j < 8; j++)
 80068fe:	7d7b      	ldrb	r3, [r7, #21]
 8006900:	3301      	adds	r3, #1
 8006902:	757b      	strb	r3, [r7, #21]
 8006904:	7d7b      	ldrb	r3, [r7, #21]
 8006906:	2b07      	cmp	r3, #7
 8006908:	d9e9      	bls.n	80068de <_ZN5Paket13CRC8HesaplamaEPhhh+0x34>
    for (uint8_t i = baslangic; i < bitis; i++)
 800690a:	7dbb      	ldrb	r3, [r7, #22]
 800690c:	3301      	adds	r3, #1
 800690e:	75bb      	strb	r3, [r7, #22]
 8006910:	7dba      	ldrb	r2, [r7, #22]
 8006912:	79bb      	ldrb	r3, [r7, #6]
 8006914:	429a      	cmp	r2, r3
 8006916:	d3d8      	bcc.n	80068ca <_ZN5Paket13CRC8HesaplamaEPhhh+0x20>
        }
    }
    return crc;
 8006918:	7dfb      	ldrb	r3, [r7, #23]
}
 800691a:	4618      	mov	r0, r3
 800691c:	371c      	adds	r7, #28
 800691e:	46bd      	mov	sp, r7
 8006920:	bc80      	pop	{r7}
 8006922:	4770      	bx	lr

08006924 <_ZN5Paket12bytesToFloatEPhl>:

float Paket::bytesToFloat(uint8_t* buffer_u8, int32_t startIndex_s32)
{
 8006924:	b480      	push	{r7}
 8006926:	b087      	sub	sp, #28
 8006928:	af00      	add	r7, sp, #0
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	60b9      	str	r1, [r7, #8]
 800692e:	607a      	str	r2, [r7, #4]
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3)] << 24) |
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	3303      	adds	r3, #3
 8006934:	68ba      	ldr	r2, [r7, #8]
 8006936:	4413      	add	r3, r2
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	061a      	lsls	r2, r3, #24
    					(buffer_u8[(startIndex_s32 + 2)] << 16) |
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	3302      	adds	r3, #2
 8006940:	68b9      	ldr	r1, [r7, #8]
 8006942:	440b      	add	r3, r1
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	041b      	lsls	r3, r3, #16
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3)] << 24) |
 8006948:	431a      	orrs	r2, r3
						(buffer_u8[(startIndex_s32 + 1)] << 8)  |
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	3301      	adds	r3, #1
 800694e:	68b9      	ldr	r1, [r7, #8]
 8006950:	440b      	add	r3, r1
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	021b      	lsls	r3, r3, #8
    					(buffer_u8[(startIndex_s32 + 2)] << 16) |
 8006956:	4313      	orrs	r3, r2
						(buffer_u8[(startIndex_s32 + 0)] << 0)  ;
 8006958:	687a      	ldr	r2, [r7, #4]
 800695a:	68b9      	ldr	r1, [r7, #8]
 800695c:	440a      	add	r2, r1
 800695e:	7812      	ldrb	r2, [r2, #0]
						(buffer_u8[(startIndex_s32 + 1)] << 8)  |
 8006960:	4313      	orrs	r3, r2
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3)] << 24) |
 8006962:	617b      	str	r3, [r7, #20]

    memcpy(&floatsonuc_f, &intBits_u32, sizeof(floatsonuc_f));
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	33c0      	adds	r3, #192	@ 0xc0
 8006968:	697a      	ldr	r2, [r7, #20]
 800696a:	601a      	str	r2, [r3, #0]
    return floatsonuc_f;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
}
 8006972:	4618      	mov	r0, r3
 8006974:	371c      	adds	r7, #28
 8006976:	46bd      	mov	sp, r7
 8006978:	bc80      	pop	{r7}
 800697a:	4770      	bx	lr

0800697c <_ZN5Paket12floatToBytesEPfPh>:

void Paket::floatToBytes(float *Deger_f, uint8_t* bytes)
{
 800697c:	b480      	push	{r7}
 800697e:	b087      	sub	sp, #28
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
    uint8_t* p = (uint8_t*)Deger_f;
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < 4; i++)
 800698c:	2300      	movs	r3, #0
 800698e:	617b      	str	r3, [r7, #20]
 8006990:	e00a      	b.n	80069a8 <_ZN5Paket12floatToBytesEPfPh+0x2c>
        bytes[i] = p[i];
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	441a      	add	r2, r3
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	6879      	ldr	r1, [r7, #4]
 800699c:	440b      	add	r3, r1
 800699e:	7812      	ldrb	r2, [r2, #0]
 80069a0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	3301      	adds	r3, #1
 80069a6:	617b      	str	r3, [r7, #20]
 80069a8:	697b      	ldr	r3, [r7, #20]
 80069aa:	2b03      	cmp	r3, #3
 80069ac:	ddf1      	ble.n	8006992 <_ZN5Paket12floatToBytesEPfPh+0x16>
}
 80069ae:	bf00      	nop
 80069b0:	bf00      	nop
 80069b2:	371c      	adds	r7, #28
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bc80      	pop	{r7}
 80069b8:	4770      	bx	lr

080069ba <memset>:
 80069ba:	4603      	mov	r3, r0
 80069bc:	4402      	add	r2, r0
 80069be:	4293      	cmp	r3, r2
 80069c0:	d100      	bne.n	80069c4 <memset+0xa>
 80069c2:	4770      	bx	lr
 80069c4:	f803 1b01 	strb.w	r1, [r3], #1
 80069c8:	e7f9      	b.n	80069be <memset+0x4>
	...

080069cc <__libc_init_array>:
 80069cc:	b570      	push	{r4, r5, r6, lr}
 80069ce:	2600      	movs	r6, #0
 80069d0:	4d0c      	ldr	r5, [pc, #48]	@ (8006a04 <__libc_init_array+0x38>)
 80069d2:	4c0d      	ldr	r4, [pc, #52]	@ (8006a08 <__libc_init_array+0x3c>)
 80069d4:	1b64      	subs	r4, r4, r5
 80069d6:	10a4      	asrs	r4, r4, #2
 80069d8:	42a6      	cmp	r6, r4
 80069da:	d109      	bne.n	80069f0 <__libc_init_array+0x24>
 80069dc:	f000 f828 	bl	8006a30 <_init>
 80069e0:	2600      	movs	r6, #0
 80069e2:	4d0a      	ldr	r5, [pc, #40]	@ (8006a0c <__libc_init_array+0x40>)
 80069e4:	4c0a      	ldr	r4, [pc, #40]	@ (8006a10 <__libc_init_array+0x44>)
 80069e6:	1b64      	subs	r4, r4, r5
 80069e8:	10a4      	asrs	r4, r4, #2
 80069ea:	42a6      	cmp	r6, r4
 80069ec:	d105      	bne.n	80069fa <__libc_init_array+0x2e>
 80069ee:	bd70      	pop	{r4, r5, r6, pc}
 80069f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80069f4:	4798      	blx	r3
 80069f6:	3601      	adds	r6, #1
 80069f8:	e7ee      	b.n	80069d8 <__libc_init_array+0xc>
 80069fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80069fe:	4798      	blx	r3
 8006a00:	3601      	adds	r6, #1
 8006a02:	e7f2      	b.n	80069ea <__libc_init_array+0x1e>
 8006a04:	08006a74 	.word	0x08006a74
 8006a08:	08006a74 	.word	0x08006a74
 8006a0c:	08006a74 	.word	0x08006a74
 8006a10:	08006a7c 	.word	0x08006a7c

08006a14 <memcpy>:
 8006a14:	440a      	add	r2, r1
 8006a16:	4291      	cmp	r1, r2
 8006a18:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a1c:	d100      	bne.n	8006a20 <memcpy+0xc>
 8006a1e:	4770      	bx	lr
 8006a20:	b510      	push	{r4, lr}
 8006a22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a26:	4291      	cmp	r1, r2
 8006a28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a2c:	d1f9      	bne.n	8006a22 <memcpy+0xe>
 8006a2e:	bd10      	pop	{r4, pc}

08006a30 <_init>:
 8006a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a32:	bf00      	nop
 8006a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a36:	bc08      	pop	{r3}
 8006a38:	469e      	mov	lr, r3
 8006a3a:	4770      	bx	lr

08006a3c <_fini>:
 8006a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a3e:	bf00      	nop
 8006a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a42:	bc08      	pop	{r3}
 8006a44:	469e      	mov	lr, r3
 8006a46:	4770      	bx	lr
