Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 90ade408325743189163f653a599d5ab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_VGA_TOP_behav xil_defaultlib.tb_VGA_TOP xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 15 for port 'write_address' [/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/Downloads/vga_core.sv:49]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'read_address' [/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/Downloads/vga_core.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_controller_default
Compiling module xil_defaultlib.video_memory
Compiling module xil_defaultlib.vga_core
Compiling module xil_defaultlib.d_flipflop
Compiling module xil_defaultlib.nbit_counter(n=8)
Compiling module xil_defaultlib.nbit_counter(n=7)
Compiling module xil_defaultlib.lineclear_algo
Compiling module xil_defaultlib.nbit_counter(n=3)
Compiling module xil_defaultlib.bresenham_algo
Compiling module xil_defaultlib.controlpath
Compiling module xil_defaultlib.VGA_TOP
Compiling module xil_defaultlib.tb_VGA_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_VGA_TOP_behav
