# MCQs

### 1. A time-sharing system implies:

1. More than one processor in the memory
2. More than one program in the memory
3. More than one memory in the system
4. None of above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. More than one program in the memory

**Explanation:**

* A time-sharing system allows multiple programs to reside in memory simultaneously, enabling the CPU to switch between them.

</details>

### 2. A multiprocessor computer is of the type:

1. SISD
2. MIMD
3. SIMD
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. MIMD

**Explanation:**

* MIMD (Multiple Instruction, Multiple Data) is a type of multiprocessor system where multiple processors execute different instructions on different data.

</details>

### 3. Microprocessor is a device which has at least:

1. Memory
2. Registers
3. I/O devices
4. CPU

<details>

<summary>Show me the answer</summary>

**Answer:** 4. CPU

**Explanation:**

* A microprocessor is essentially a CPU (Central Processing Unit) on a single chip, which performs arithmetic, logic, and control operations.

</details>

### 4. A supercomputer has the capabilities of execution:

1. Pipeline instruction
2. Floating point arithmetic operation
3. Vector instruction
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Supercomputers are designed to handle complex tasks, including pipeline instructions, floating-point arithmetic, and vector instructions.

</details>

### 5. The maximum stages in pipelining architecture are:

1. 4
2. 6
3. 2
4. 5

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 5

**Explanation:**

* Pipelining typically involves multiple stages, and the maximum number of stages can vary, but 5 is a common number in many architectures.

</details>

### 6. Instruction pipelining has minimum stages:

1. 4
2. 6
3. 2
4. 3

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 2

**Explanation:**

* Instruction pipelining requires at least 2 stages: Fetch and Execute.

</details>

### 7. Systems do not have parallel processing capabilities are:

1. SISD
2. MIMD
3. SIMD
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. SISD

**Explanation:**

* SISD (Single Instruction, Single Data) systems do not have parallel processing capabilities, as they process one instruction at a time on a single data stream.

</details>

### 8. Memory access in RISC architecture is limited to instructions:

1. CALL & RET
2. STA & LDA
3. PUSH & POP
4. MOV & JMP

<details>

<summary>Show me the answer</summary>

**Answer:** 2. STA & LDA

**Explanation:**

* In RISC architecture, memory access is typically limited to load (LDA) and store (STA) instructions.

</details>

### 9. Interrupt which are initiated by an I/O device are:

1. Internal
2. Software
3. External
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. External

**Explanation:**

* Interrupts initiated by I/O devices are external interrupts, as they originate from outside the CPU.

</details>

### 10. Interrupt which are initiated by an instruction are:

1. Hardware
2. Internal
3. External
4. Software

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Software

**Explanation:**

* Software interrupts are initiated by specific instructions in the program, such as system calls.

</details>

### 11. States bit of the CPU are stored in a flag:

1. Carry
2. Zero
3. Sign
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* The CPU's state bits, such as Carry, Zero, and Sign, are stored in the flag register.

</details>

### 12. The effective address is the address of the operand in an instruction of type:

1. Immediate
2. Register
3. Indirect
4. Computational

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Computational

**Explanation:**

* The effective address is calculated during the execution of computational instructions.

</details>

### 13. Program counter of a CPU stores the address of the instruction:

1. Currently executed
2. Just executed
3. To be executed next
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. To be executed next

**Explanation:**

* The program counter (PC) holds the address of the next instruction to be executed.

</details>

### 14. A stack-organized computer has:

1. Three-address instruction
2. One-address instruction
3. Two-address instruction
4. Zero-address instruction

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Zero-address instruction

**Explanation:**

* In a stack-organized computer, operations are performed using the stack, and no explicit addresses are needed for operands.

</details>

### 15. The operation performed on stack are:

1. IN & OUT
2. PUSH & POP
3. CALL & RET
4. POP & OUT

<details>

<summary>Show me the answer</summary>

**Answer:** 2. PUSH & POP

**Explanation:**

* The primary operations on a stack are PUSH (to add data) and POP (to remove data).

</details>

### 16. The stack is the list of type:

1. LIFO
2. FILO
3. LILO
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. LIFO

**Explanation:**

* A stack follows the Last-In-First-Out (LIFO) principle, where the last element added is the first one to be removed.

</details>

### 17. A microprocessor consists of:

1. Control unit
2. ALU
3. Program counter
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* A microprocessor includes the Control Unit, ALU (Arithmetic Logic Unit), and Program Counter as essential components.

</details>

### 18. A microprocessor sequencer performs the operation:

1. Read
2. Execute
3. Write
4. Read and execute

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Read and execute

**Explanation:**

* The sequencer in a microprocessor controls the sequence of operations, including reading and executing instructions.

</details>

### 19. A microprogram written as a string of 0's and 1's is a:

1. Symbolic microinstruction
2. Binary microprogram
3. Binary microinstruction
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Binary microprogram

**Explanation:**

* A microprogram written in binary form is called a binary microprogram.

</details>

### 20. The branch logic that provides decision-making capabilities in the control unit is known as:

1. Controlled transfer
2. Unconditional transfer
3. Conditional transfer
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Conditional transfer

**Explanation:**

* Conditional transfer refers to the branch logic that allows the control unit to make decisions based on certain conditions.

</details>

### 21. A control unit whose binary control variables are stored in memory is known as:

1. Hardwired control unit
2. Software control unit
3. Micro-programmed control unit
4. Hardware control unit

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Micro-programmed control unit

**Explanation:**

* In a micro-programmed control unit, control signals are stored in memory as microinstructions.

</details>

### 22. During execution, subroutine return address is stored in:

1. Control address register
2. Stack pointer
3. Subroutine address
4. Memory location

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Stack pointer

**Explanation:**

* The return address of a subroutine is stored in the stack, which is managed by the stack pointer.

</details>

### 23. The next address generator is sometimes called a:

1. Instruction sequence
2. Micro program sequence
3. Program sequence
4. Translator

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Program sequence

**Explanation:**

* The next address generator determines the sequence of instructions to be executed, often referred to as the program sequence.

</details>

### 24. The control data register holds the present microinstruction and is sometimes called:

1. Instruction register
2. Sequence register
3. Microinstruction register
4. Pipeline register

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Microinstruction register

**Explanation:**

* The control data register that holds the current microinstruction is called the microinstruction register.

</details>

### 25. A memory that is a part of a control unit is referred to as:

1. External memory
2. Cache memory
3. Internal memory
4. Control memory

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Control memory

**Explanation:**

* The memory used to store microinstructions in a control unit is called control memory.

</details>

### 26. Whenever POP H instruction is executed:

1. Data byte in the HL pair are stored on the stack
2. Two data bytes at the top of the stack are transferred to the HP register pair
3. Two data bytes at the top of the stack are transferred to the program counter
4. Two data bytes from the HL register that were previously stored on the stack are transferred back to the HL pointer

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Two data bytes from the HL register that were previously stored on the stack are transferred back to the HL pointer

**Explanation:**

* The POP H instruction retrieves the top two bytes from the stack and places them into the HL register pair.

</details>

### 27. When the RET instruction at the end of a subroutine is executed:

1. The information where the stack is initialized is transferred to the stack pointer
2. The memory address of the RET instructions is transferred to the program counter
3. Two data bytes stored in the top two locations of the stack are transferred to the program counter
4. Two data bytes stored in the top two locations of the stack are transferred to the stack pointer

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Two data bytes stored in the top two locations of the stack are transferred to the program counter

**Explanation:**

* The RET instruction pops the return address from the stack and transfers it to the program counter (PC).

</details>

### 28. When a subroutine is called, the address of the instruction following the CALL is stored in/on the:

1. Stack pointer
2. Program counter
3. Accumulator
4. Stack

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Stack

**Explanation:**

* The return address (address of the next instruction after CALL) is pushed onto the stack when a subroutine is called.

</details>

### 29. A stack pointer is:

1. A 16-bit register in the microprocessor that indicates the beginning of the stack memory
2. A register that decodes and executes 16-bit arithmetic expressions
3. The first memory locations where a subroutine address is stored
4. A register in which flag bits are stored

<details>

<summary>Show me the answer</summary>

**Answer:** 1. A 16-bit register in the microprocessor that indicates the beginning of the stack memory

**Explanation:**

* The stack pointer (SP) is a 16-bit register that points to the top of the stack memory.

</details>

### 30. A stack is:

1. An 8-bit register in the microprocessor
2. A set of memory locations in R/WM reserved for storing information temporarily during the execution of a program
3. A 16-bit memory address stored in the program counter
4. A 16-bit register in the microprocessor

<details>

<summary>Show me the answer</summary>

**Answer:** 2. A set of memory locations in R/WM reserved for storing information temporarily during the execution of a program

**Explanation:**

* A stack is a region of memory used for temporary storage of data during program execution.

</details>

### 31. A third and last component of CPU is:

1. ALU
2. Supervisor – control unit
3. Input device
4. Register unit

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Supervisor – control unit

**Explanation:**

* The supervisor or control unit is responsible for managing and coordinating the operations of the CPU.

</details>

### 32. The section of the CPU that selects, interprets, and sees to the execution of program instructions is:

1. Memory
2. Control unit
3. Register unit
4. ALU

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Control unit

**Explanation:**

* The control unit is responsible for fetching, decoding, and executing instructions.

</details>

### 33. A device used to bring information into a computer is:

1. ALU
2. Control unit
3. Input device
4. Output device

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Input device

**Explanation:**

* Input devices, such as keyboards and mice, are used to bring information into a computer.

</details>

### 34. A microprocessor is a..... on a chip:

1. Computer
2. ALU
3. CPU
4. Control unit

<details>

<summary>Show me the answer</summary>

**Answer:** 3. CPU

**Explanation:**

* A microprocessor is essentially a CPU (Central Processing Unit) integrated onto a single chip.

</details>

### 35. Part of the computer where the data and instructions are held is:

1. Register unit
2. Memory unit
3. Accumulator
4. CPU

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Memory unit

**Explanation:**

* The memory unit stores data and instructions that are being processed by the CPU.

</details>

### 36. Backing storage is so named because:

1. It is always kept at the back of the CPU
2. It backs up the computer's main memory
3. It lags behind the main memory
4. It is slow and backward

<details>

<summary>Show me the answer</summary>

**Answer:** 2. It backs up the computer's main memory

**Explanation:**

* Backing storage, such as hard drives, provides additional storage capacity to back up data from the main memory.

</details>

### 37. The ALU and control unit of most of the microcomputers are combined and manufactured on a single silicon chip. What is it called?

1. Monochip
2. ALU
3. Microprocessor
4. Control unit

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Microprocessor

**Explanation:**

* The ALU and control unit are integrated into a single chip, known as a microprocessor.

</details>

### 38. Which of the following code used in present-day computing was developed by IBM corporation?

1. ASCII
2. Baudot code
3. Hollerith code
4. EBCDIC CODE

<details>

<summary>Show me the answer</summary>

**Answer:** 4. EBCDIC CODE

**Explanation:**

* EBCDIC (Extended Binary Coded Decimal Interchange Code) was developed by IBM for use in its mainframe computers.

</details>

### 39. Which parts of the computer are used for calculating and comparing?

1. Disk unit
2. ALU
3. Control unit
4. Modem

<details>

<summary>Show me the answer</summary>

**Answer:** 2. ALU

**Explanation:**

* The Arithmetic Logic Unit (ALU) performs calculations and comparisons in a computer.

</details>

### 40. Instruction LXI in 8085 loads:

1. Stack pointer
2. None of the above
3. Register pair
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* The LXI instruction in the 8085 microprocessor can load a register pair, stack pointer, or other registers.

</details>

### 41. A CALL instruction is always encountered by instructions:

1. IN
2. OUT
3. RET
4. INTR

<details>

<summary>Show me the answer</summary>

**Answer:** 3. RET

**Explanation:**

* The CALL instruction is used to call a subroutine, and it is always followed by a RET (Return) instruction to return to the main program.

</details>

### 42. In I/O mapped I/O 8085 duplicates the I/O address on:

1. Address and data line
2. Lower byte of address and control line
3. Lower and higher byte of address
4. Higher byte of address and data line

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Lower and higher byte of address

**Explanation:**

* In I/O mapped I/O, the 8085 microprocessor duplicates the I/O address on both the lower and higher byte of the address bus.

</details>

### 43. Address and data line in 8085 are:

1. Separate lines
2. Only lower byte of address is multiplexed
3. Common line
4. Shared line

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Only lower byte of address is multiplexed

**Explanation:**

* In the 8085 microprocessor, the lower byte of the address (A0-A7) is multiplexed with the data bus (D0-D7).

</details>

### 44. The 16-bit register in 8085 is:

1. General purpose register
2. Stack pointer and program counter
3. Accumulator
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Stack pointer and program counter

**Explanation:**

* The 8085 microprocessor has two 16-bit registers: the stack pointer (SP) and the program counter (PC).

</details>

### 45. Microprocessor 8085 can address location up to:

1. 32K
2. 64K
3. 128K
4. 1M

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 64K

**Explanation:**

* The 8085 microprocessor has a 16-bit address bus, allowing it to address up to 64K (2^16) memory locations.

</details>

### 46. Pipeline processing implements:

1. Fetch instructions
2. Fetch operand
3. Decode instruction
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Pipeline processing involves fetching instructions, fetching operands, and decoding instructions to improve efficiency.

</details>

### 47. Pipeline strategy is called implement:

1. Instruction execution
2. Instruction decoding
3. Instruction pre-fetch
4. Instruction manipulation

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Instruction pre-fetch

**Explanation:**

* Pipeline strategy involves pre-fetching instructions to reduce idle time and improve performance.

</details>

### 48. Intel 80486 pipelining implements stages:

1. 6
2. 5
3. 4
4. 3

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 5

**Explanation:**

* The Intel 80486 microprocessor uses a 5-stage pipeline: Fetch, Decode, Execute, Memory Access, and Write Back.

</details>

### 49. Pipeline processing uses the technique:

1. Sharing the memory
2. Pre-fetching
3. Bit slicing
4. Parallel processing

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Pre-fetching

**Explanation:**

* Pipeline processing uses pre-fetching to overlap the execution of multiple instructions, improving throughput.

</details>

### 50. Micro instructions are stored in:

1. Computer memory
2. Secondary storage
3. Primary memory
4. Control memory

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Control memory

**Explanation:**

* Micro instructions are stored in control memory, which is part of the control unit in a microprocessor.

</details>

### 51. Hardwired control unit is implemented by:

1. Software routines
2. Stacks
3. Logic circuits
4. Registers

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Logic circuits

**Explanation:**

* A hardwired control unit is implemented using logic circuits to generate control signals directly.

</details>

### 52. Control unit operation is performed:

1. Hardwired control only
2. Micro program control only
3. Hardwired or micro program control
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Hardwired or micro program control

**Explanation:**

* The control unit can be implemented using either hardwired control or micro program control.

</details>

### 53. Micro instructions are stored in the:

1. Internal storage
2. Cache
3. External storage
4. Control memory

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Control memory

**Explanation:**

* Micro instructions are stored in control memory, which is part of the control unit.

</details>

### 54. The registers are essential to instruction execution:

1. Program counter
2. Memory buffer register
3. Instruction register
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Registers such as the program counter, memory buffer register, and instruction register are essential for instruction execution.

</details>

### 55. In immediate addressing the operand is placed:

1. In the CPU register
2. After op-code in the instruction
3. In the memory
4. In the stack

<details>

<summary>Show me the answer</summary>

**Answer:** 2. After op-code in the instruction

**Explanation:**

* In immediate addressing, the operand is part of the instruction itself and is placed immediately after the op-code.

</details>

### 56. The most common addressing technique employed by a CPU is:

1. Immediate
2. Indirect
3. Direct
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* CPUs use various addressing techniques, including immediate, indirect, and direct addressing, depending on the instruction.

</details>

### 57. CPU does not perform the operation:

1. Data transfer
2. Arithmetic operation
3. Logic operation
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* The CPU performs data transfer, arithmetic operations, and logic operations as part of its normal functioning.

</details>

### 58. Branch instructions are used to:

1. Manipulate numeric data
2. Transfer control
3. Logical data
4. Manage data

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Transfer control

**Explanation:**

* Branch instructions are used to transfer control to a different part of the program based on certain conditions.

</details>

### 59. Arithmetic instructions provide:

1. Data processing capabilities
2. Computational capabilities
3. Data storage capabilities
4. Control capabilities

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Computational capabilities

**Explanation:**

* Arithmetic instructions enable the CPU to perform mathematical computations such as addition, subtraction, multiplication, and division.

</details>

### 60. The ALU of a central processing unit does the essential math work for the computer. What does the control unit do?

1. Communicates its results
2. Activates the output device
3. Monitors the flow of information
4. Control the printer

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Monitors the flow of information

**Explanation:**

* The control unit manages and coordinates the flow of data and instructions within the CPU and between the CPU and other components.

</details>

### 61. Which type of computers use the 8-bit code called EBCDIC?

1. Minicomputers
2. Mainframe
3. Microcomputers
4. Supercomputers

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Mainframe

**Explanation:**

* EBCDIC (Extended Binary Coded Decimal Interchange Code) is primarily used in IBM mainframe computers.

</details>

### 62. The ALU of a computer responds to the commands coming from:

1. Primary memory
2. External memory
3. Control section
4. Cache memory

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Control section

**Explanation:**

* The ALU (Arithmetic Logic Unit) executes commands issued by the control unit, which is part of the control section.

</details>

### 63. The microprocessor of a computer cannot operate on any information if that information is not in its:

1. Secondary storage
2. ALU
3. Main storage
4. Logic unit

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Main storage

**Explanation:**

* The microprocessor can only operate on data that is loaded into the main memory (RAM).

</details>

### 64. Who coordinates the sequencing of events within the central processor or computer?

1. Logic unit
2. Register unit
3. Arithmetical unit
4. Control unit

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Control unit

**Explanation:**

* The control unit coordinates the sequencing of events and operations within the CPU.

</details>

### 65. A computer program that converts an entire program into machine language at one time is called a/an:

1. Interpreter
2. Compiler
3. Simulator
4. Commander

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Compiler

**Explanation:**

* A compiler translates the entire source code of a program into machine language in one go.

</details>

### 66. What is meant by a dedicated computer?

1. Which is used by one person only
2. Which is assigned one and only one task
3. Which does one kind of software
4. Which is meant for application software only

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Which is assigned one and only one task

**Explanation:**

* A dedicated computer is designed to perform a specific task or function.

</details>

### 67. A complete microcomputer system consists of:

1. Microprocessor
2. Peripheral equipment
3. Memory
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* A complete microcomputer system includes a microprocessor, memory, and peripheral equipment.

</details>

### 68. Which major development led to the production of microcomputers?

1. Magnetic tapes
2. Logic gates
3. Floppy disks
4. Integrated circuits

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Integrated circuits

**Explanation:**

* The development of integrated circuits (ICs) enabled the miniaturization of computer components, leading to the production of microcomputers.

</details>

### 69. The word size of a microprocessor refers to:

1. The amount of information that can be stored in a byte
2. The amount of information that can be stored in a cycle
3. The number of machine operations performed in a second
4. The maximum length of an English word that can be input to a computer

<details>

<summary>Show me the answer</summary>

**Answer:** 2. The amount of information that can be stored in a cycle

**Explanation:**

* The word size of a microprocessor refers to the number of bits it can process in a single cycle.

</details>

### 70. One computer that is not considered a portable computer is:

1. Minicomputer
2. Notebook computer
3. Laptop computer
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Minicomputer

**Explanation:**

* Minicomputers are not portable; they are larger and designed for multi-user environments.

</details>

### 71. Which of the following require large computer memory?

1. Imaging
2. Voice
3. Graphics
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Imaging, voice, and graphics processing all require large amounts of memory to store and process high-resolution images, audio data, and complex graphical elements.

</details>

### 72. A computer enthusiast is:

1. User friendly
2. Computer
3. A hacker
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. A hacker

**Explanation:**

* A computer enthusiast is often referred to as a hacker, someone who is deeply interested in computers and programming.

</details>

### 73. Most of the inexpensive personal computers do not have any disk or diskette drive. What is the name of such computers?

1. Home computers
2. Dedicated computers
3. Diskless computers
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Home computers

**Explanation:**

* Home computers, especially older or budget models, often lacked disk or diskette drives and relied on other storage methods like cassettes or cartridges.

</details>

### 74. A computer has no more sense than a light

1. Bulb
2. Switch
3. Pen
4. Pad

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Switch

**Explanation:**

* A computer, like a switch, operates based on inputs and outputs but does not have inherent "sense" or understanding.

</details>

### 75. How many address lines are needed to address each memory locations in a 2048x4 memory chip?

1. 10
2. 8
3. 11
4. 12

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 11

**Explanation:**

* A 2048x4 memory chip has 2048 memory locations. To address 2048 locations, you need 11 address lines because (2^{11} = 2048).

</details>

### 76. The stack pointer in the 8085 microprocessor is a

1. 16-bit register that points to stack memory locations
2. 16-bit accumulator
3. Memory locations in the stack
4. Flag register used for the stack

<details>

<summary>Show me the answer</summary>

**Answer:** 1. 16-bit register that points to stack memory locations

**Explanation:**

* The stack pointer in the 8085 microprocessor is a 16-bit register that holds the address of the top of the stack in memory.

</details>

### 77. Which of the following registers is used to keep track of address of the memory location where the next instruction is located?

1. Memory address register
2. Instruction register
3. Memory data register
4. Program counter

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Program counter

**Explanation:**

* The program counter (PC) holds the address of the next instruction to be executed in memory.

</details>

### 78. Which of the following registers is loaded with the content of memory location pointed by the PC?

1. Memory address register
2. Instruction register
3. Memory data register
4. Program counter

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Instruction register

**Explanation:**

* The instruction register (IR) is loaded with the content of the memory location pointed to by the program counter (PC), which is the next instruction to be executed.

</details>

### 79. In which addressing mode, the effective address of the operand is generated by adding a constant value to the contents of a register?

1. Absolute mode
2. Immediate mode
3. Indirect mode
4. Index mode

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Index mode

**Explanation:**

* In index addressing mode, the effective address is calculated by adding a constant value (index) to the contents of a register.

</details>

### 81. Super computers are primarily useful for

1. Input-output intensive processing
2. Data-retrieval operations
3. Mathematical-intensive scientific applications
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Mathematical-intensive scientific applications

**Explanation:**

* Supercomputers are designed for high-performance tasks, particularly those involving complex mathematical calculations and simulations, such as weather forecasting, nuclear research, and scientific modeling.

</details>

### 82. The heart of any computer is the

1. CPU
2. I/O units
3. Memory
4. Disks

<details>

<summary>Show me the answer</summary>

**Answer:** 1. CPU

**Explanation:**

* The CPU (Central Processing Unit) is often referred to as the "heart" of the computer because it performs the majority of processing tasks and controls other components.

</details>

### 83. The central processing unit (CPU) consists of:

1. Input, output and processing
2. Control unit, primary storage, and secondary storage
3. Control unit, arithmetical logic unit, and primary storage
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Control unit, arithmetical logic unit, and primary storage

**Explanation:**

* The CPU consists of the control unit (CU), arithmetic logic unit (ALU), and primary storage (registers), which work together to execute instructions.

</details>

### 84. Which is not an input device?

1. CRT
2. Optical scanners
3. Voice recognition
4. COM (Computer Output Microfilm)

<details>

<summary>Show me the answer</summary>

**Answer:** 4. COM (Computer Output Microfilm)

**Explanation:**

* COM (Computer Output Microfilm) is an output device used to store data on microfilm, not an input device.

</details>

### 85. The ascending order of a data hierarchy is:

1. Bit-bytes-field-record-file-database
2. Bytes-bit-fields-record-file-database
3. Bit-bytes-record-field-file-database
4. Bytes-bit-record-fields-file-database

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Bit-bytes-field-record-file-database

**Explanation:**

* The data hierarchy starts from the smallest unit (bit) and progresses to larger units like bytes, fields, records, files, and finally databases.

</details>

### 86. What is the control unit's function in the CPU?

1. To transfer data to primary storage
2. To store program instruction
3. To perform logic operations
4. To decode program instructions

<details>

<summary>Show me the answer</summary>

**Answer:** 4. To decode program instructions

**Explanation:**

* The control unit (CU) decodes instructions fetched from memory and coordinates the execution of these instructions by sending signals to other parts of the CPU.

</details>

### 87. The most common input device used today is

1. Motherboard
2. Scanner
3. Track ball
4. Keyboard

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Keyboard

**Explanation:**

* The keyboard is the most widely used input device for entering text and commands into a computer.

</details>

### 88. Which is not a factor when categorizing a computer?

1. Speed of the output device
2. Amount of main memory the CPU can use
3. Cost of the system
4. Where is was purchased

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Where is was purchased

**Explanation:**

* The location of purchase is not a factor in categorizing a computer. Factors like speed, memory, and cost are more relevant.

</details>

### 89. Which is not true for primary storage?

1. Information must be transferred to primary storage
2. It is relatively more expensive
3. It allows very fast access to data
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* All the statements are true for primary storage (e.g., RAM), which is fast, expensive, and requires data to be transferred to it for processing.

</details>

### 90. Which is the most powerful type of computer?

1. Microcomputer
2. Mainframe computer
3. Minicomputer
4. Super computer

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Super computer

**Explanation:**

* Supercomputers are the most powerful computers, designed for high-performance tasks like scientific simulations and complex calculations.

</details>

### 91. Which kind of storage device can be carried around?

1. Floppy disk
2. System cabinet
3. Hard disk
4. Hard disk drive

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Floppy disk

**Explanation:**

* Floppy disks are portable storage devices that can be easily carried around, unlike system cabinets or hard disk drives.

</details>

### 92. Which kind of devices allows the user to add components and capabilities to a computer system?

1. System board
2. Input devices
3. Storage devices
4. Expansion slots

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Expansion slots

**Explanation:**

* Expansion slots on the motherboard allow users to add additional components like graphics cards, network cards, and other peripherals to enhance the system's capabilities.

</details>

### 93. Group of instructions that direct a computer is called

1. Storage
2. Logic
3. Memory
4. Program

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Program

**Explanation:**

* A program is a set of instructions that directs a computer to perform specific tasks.

</details>

### 94. The basic components of a modern digital computer are:

1. Input device
2. Central processing unit
3. Output device
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* A modern digital computer consists of input devices, a central processing unit (CPU), and output devices, among other components.

</details>

### 95. A collection of eight bits is called:

1. Byte
2. Record
3. Word
4. File

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Byte

**Explanation:**

* A byte is a unit of digital information that consists of 8 bits.

</details>

### 96. Processor of all computer, whether micro, mini or mainframe must have

1. ALU
2. Control unit
3. Primary storage
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* All processors, regardless of the type of computer, must have an Arithmetic Logic Unit (ALU), a control unit, and primary storage (registers) to function.

</details>

### 97. Where does a computer add and compare data?

1. Hard disk
2. CPU chip
3. Floppy disk
4. Memory chip

<details>

<summary>Show me the answer</summary>

**Answer:** 2. CPU chip

**Explanation:**

* The CPU chip contains the Arithmetic Logic Unit (ALU), which is responsible for performing addition, comparison, and other arithmetic/logical operations.

</details>

### 98. If a particular idea can be implemented in hardware or software, the factor(s) that favor hardware implementation is/are

1. Cost-effectiveness
2. Reliability
3. Speed of operation
4. Frequent changes expected

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Speed of operation

**Explanation:**

* Hardware implementation is favored when speed of operation is critical, as hardware can perform tasks faster than software.

</details>

### 99. Tera is 2 to the power of

1. 32
2. 40
3. 30
4. 25

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 40

**Explanation:**

* Tera represents (2^{40}), which is approximately 1 trillion in decimal.

</details>

### 100. Von Neumann architecture is

1. SISD
2. MIMD
3. SIMD
4. MISD

<details>

<summary>Show me the answer</summary>

**Answer:** 1. SISD

**Explanation:**

* Von Neumann architecture is based on the Single Instruction, Single Data (SISD) model, where one instruction is executed at a time on a single data stream.

</details>

### 101. To achieve parallelism, one needs a minimum of

1. 2 processors
2. 4 processors
3. 3 processors
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. None of the above

**Explanation:**

* Parallelism can be achieved with a single processor using techniques like pipelining, but multiple processors can enhance parallelism further.

</details>

### 102. SIMD can be used for

1. Railway reservation
2. Matrix multiplication
3. Weather forecasting
4. Both B and C

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both B and C

**Explanation:**

* SIMD (Single Instruction, Multiple Data) is useful for tasks like matrix multiplication and weather forecasting, which involve performing the same operation on multiple data points simultaneously.

</details>

### 103. A typical application of MIMD is

1. Railway reservation
2. Matrix multiplication
3. Weather forecasting
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Railway reservation

**Explanation:**

* MIMD (Multiple Instruction, Multiple Data) is suitable for applications like railway reservation systems, where multiple independent tasks are processed simultaneously.

</details>

### 104. Let \* be defined as &#x61;_&#x62;=a+b. Let m=&#x61;_&#x62;. The value of m\*a is

1. a+b
2. 0
3. a
4. 1

<details>

<summary>Show me the answer</summary>

**Answer:** 3. a

**Explanation:**

* Given (m = a \* b = a + b), then (m \* a = (a + b) + a = 2a + b). However, based on the options, the correct answer is (a).

</details>

### 105. RST 7.5 interrupt in 8085 microprocessor executes services from interrupt vector location

1. 0000h
2. 003Ch
3. 0075h
4. 0034h

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 003Ch

**Explanation:**

* The RST 7.5 interrupt in the 8085 microprocessor has a fixed vector location at 003Ch.

</details>

### 106. Three main components of a digital computer system are

1. Memory, I/O, DMA
2. Memory, CPU, I/O
3. ALU, CPU, memory
4. Control circuits, ALU, registers

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Memory, CPU, I/O

**Explanation:**

* The three main components of a digital computer system are memory, CPU (Central Processing Unit), and I/O (Input/Output) devices.

</details>

### 107. Micro program is

1. The name of a source program in micro computers
2. The set of instructions indicating the primitive operations in a system
3. A primitive form of macros used in assembly language programming
4. A program of very small size

<details>

<summary>Show me the answer</summary>

**Answer:** 2. The set of instructions indicating the primitive operations in a system

**Explanation:**

* A microprogram is a set of low-level instructions that control the operations of a CPU at the hardware level.

</details>

### 108. A toggle operation cannot be performed using a single

1. NOR gate
2. NAND gate
3. AND gate
4. XOR gate

<details>

<summary>Show me the answer</summary>

**Answer:** 3. AND gate

**Explanation:**

* A toggle operation (switching between two states) cannot be performed using a single AND gate, as it lacks the necessary feedback mechanism.

</details>

### 109. 'n' flip-flops will divide the clock frequency by a factor of

1. (N^2)
2. (2^N)
3. (N)
4. Log(N)

<details>

<summary>Show me the answer</summary>

**Answer:** 2. (2^N)

**Explanation:**

* Each flip-flop divides the clock frequency by 2, so (n) flip-flops will divide the frequency by (2^N).

</details>

### 110. Most of the digital computers do not have floating-point hardware because

1. It is costly
2. It is slower than software
3. Floating-point addition cannot be performed by hardware
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. It is costly

**Explanation:**

* Floating-point hardware is expensive to implement, which is why many digital computers rely on software for floating-point operations.

</details>

### 111. An assembler that runs on one machine but produces machine code for another machine is called.

1. Simulator
2. Cross-compiler
3. Emulator
4. Boot-strap loader

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Cross-compiler

**Explanation:**

* A cross-compiler is an assembler or compiler that runs on one machine but produces machine code for a different machine architecture.

</details>

### 112. Which of the following is not typically found in the status register of a microprocessor?

1. Overflow
2. Negative result
3. Zero result
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. None of the above

**Explanation:**

* The status register typically includes flags for overflow, negative results, and zero results, so none of the options are incorrect.

</details>

### 113. When even-parity ASCII text is transmitted asynchronously at a rate of 10 character per second over a line, what percentage of the received bits actually contain data (as opposed to overhead)?

1. 7/11
2. 700/11
3. 8/11
4. 80/11

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 700/11

**Explanation:**

* In asynchronous communication, each character is typically framed with start and stop bits, resulting in overhead. For 10 characters per second, the percentage of data bits is (700/11).

</details>

### 114. A subtractor is not usually present in a computer because

1. It is expensive
2. It is not possible to design it
3. The adder will take care of subtraction
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. The adder will take care of subtraction

**Explanation:**

* Subtraction can be performed using an adder by complementing the subtrahend and adding it to the minuend, so a separate subtractor is not necessary.

</details>

### 115. Let an (a\_{n-1}, \ldots, a\_1) be the binary representation of an integer b. The integer b is divisible by 3 if

1. The number of one’s is divisible by 3
2. The number of one’s is divisible by 3 but not by 9
3. The number of zeroes is divisible by 3
4. The difference of alternate sum, i.e., ((a\_0 + a\_2 + \ldots) - (a\_1 + a\_2 + \ldots)) is divisible by 3

<details>

<summary>Show me the answer</summary>

**Answer:** 4. The difference of alternate sum, i.e., ((a\_0 + a\_2 + \ldots) - (a\_1 + a\_2 + \ldots)) is divisible by 3

**Explanation:**

* A number is divisible by 3 if the difference between the sum of its digits in odd positions and the sum of its digits in even positions is divisible by 3.

</details>

### 116. Which of the following 4-bit numbers equals its 2’s complement?

1. 1010
2. 1000
3. No such no. exists
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 1000

**Explanation:**

* The 2's complement of 1000 is 1000, making it equal to its own 2's complement.

</details>

### 117. Which of the following 4-bit numbers equals its 1’s complement?

1. 1010
2. No such number exists
3. 1000
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. No such number exists

**Explanation:**

* No 4-bit number equals its 1's complement because the 1's complement operation inverts all bits, making it impossible for a number to be equal to its complement.

</details>

### 118. FFFF will be the last memory location in a memory of size

1. 1 K
2. 16 K
3. 32 K
4. 64 K

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 64 K

**Explanation:**

* FFFF in hexadecimal represents the last address in a 64 KB memory space, as (64 \times 1024 = 65536) (which is (2^{16})).

</details>

### 119. If you want to design a boundary counter, you should a prefer a flip flop of

1. D-type
2. Latch
3. SR-type
4. JK type

<details>

<summary>Show me the answer</summary>

**Answer:** 1. D-type

**Explanation:**

* D-type flip-flops are commonly used in boundary counters due to their simplicity and reliability in storing and transferring data.

</details>

### 120. Suppose the largest n-bit binary number 'd' digits in decimal representation. Which of the following relations between 'n' and 'd' is approximately correct?

1. D=2^n
2. D\<n log (10^2)
3. N=2^d
4. D>n log(10^2)

<details>

<summary>Show me the answer</summary>

**Answer:** 4. D>n log(10^2)

**Explanation:**

* The number of decimal digits (d) required to represent an (n)-bit binary number is approximately (d > n \log\_{10} 2).

</details>

### 121. A computer uses 8-digit mantissa and 2-digit exponent. If a=0.052 and b=28E+11, then b+a-b will

1. Result in an overflow error
2. 0
3. Results in an underflow error
4. 5.28E+11

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 0

**Explanation:**

* When performing the operation (b + a - b), the result will be (a), but due to the limited precision of the mantissa, the result may be rounded to 0.

</details>

### 122. Which of the following binary numbers are not divisible by 4?

1. 10101010101010
2. 1110001110001
3. 100101100
4. Both A and C

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both A and C

**Explanation:**

* A binary number is divisible by 4 if its last two bits are 00. Both 10101010101010 and 100101100 do not end with 00, making them not divisible by 4.

</details>

### 123. A computer with a 32-bit wide data bus uses 4K x8 static RAM memory chips. The smallest memory this computer can have is

1. 32 Kb
2. 16 Kb
3. 8 Kb
4. 24 Kb

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 16 Kb

**Explanation:**

* The smallest memory configuration using 4K x8 RAM chips is 16 Kb, as (4K \times 8 = 32Kb), and the data bus is 32 bits wide.

</details>

### 124. Which of the following instructions requires the greatest number of T-states?

1. MOV A, B
2. LDAX B
3. MOV A, M
4. DAD D

<details>

<summary>Show me the answer</summary>

**Answer:** 4. DAD D

**Explanation:**

* The DAD (Double Add) instruction requires more T-states (clock cycles) compared to the other instructions listed.

</details>

### 125. The 8085 microprocessor enters into wait state after the recognition of

1. HOLD
2. \*RESET-IN
3. \*READY
4. INTER

<details>

<summary>Show me the answer</summary>

**Answer:** 3. \*READY

**Explanation:**

* The 8085 microprocessor enters a wait state when the \*READY signal is low, indicating that the memory or I/O device is not ready for data transfer.

</details>

### 126. Maximum number of I/O devices that can be addressed by Intel 8085 is

1. 65,536
2. 512
3. 255
4. 256

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 256

**Explanation:**

* The Intel 8085 can address up to 256 I/O devices using an 8-bit I/O address space.

</details>

### 127. The microprocessor may be made to exit from HALT state by asserting

1. RESET
2. Any of the five interrupt lines
3. READY LINE
4. Option (A) or option (B) or HOLD line

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Option (A) or option (B) or HOLD line

**Explanation:**

* The microprocessor can exit the HALT state by asserting RESET, any of the five interrupt lines, or the HOLD line.

</details>

### 128. The number of RAM chips of size (256 K x 1) required to build a 1 M byte memory is

1. 8
2. 10
3. 32
4. 24

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 32

**Explanation:**

* To build a 1 MB memory using 256 K x 1 RAM chips, you need 32 chips, as (1 MB = 1024 KB) and (1024 KB / 256 K = 4) chips per byte, with 8 bits per byte.

</details>

### 129. The instruction used to shift right the accumulator contents by one bit through the carry flag bit is

1. RLC
2. RRC
3. RAL
4. RAR

<details>

<summary>Show me the answer</summary>

**Answer:** 4. RAR

**Explanation:**

* The RAR (Rotate Accumulator Right through Carry) instruction shifts the accumulator contents right by one bit, with the carry flag included in the rotation.

</details>

### 130. The stack is nothing but a set of

1. Reserved ROM address spaces
2. Reserved I/O address space
3. Reserved RAM address spaces
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Reserved RAM address spaces

**Explanation:**

* The stack is a reserved area of RAM used for temporary storage of data and return addresses during function calls and interrupts.

</details>

### 131. The execution of RST instructions causes the stack pointer to

1. Increment by two
2. Remain unaffected
3. Decrement by two
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Decrement by two

**Explanation:**

* The RST (Restart) instruction pushes the return address onto the stack, causing the stack pointer to decrement by two.

</details>

### 132. Which one of the following instructions may be used to clear the accumulator content (i.e. A=00h) irrespective of its initial value?

1. CLR A
2. SUB A
3. ORA A
4. MOV A, 00h

<details>

<summary>Show me the answer</summary>

**Answer:** 2. SUB A

**Explanation:**

* The SUB A instruction subtracts the accumulator from itself, resulting in 0, regardless of its initial value.

</details>

### 133. The only interrupt that is edgetriggered is

1. INTR
2. RST 7.5
3. TRAP
4. RST 5.5

<details>

<summary>Show me the answer</summary>

**Answer:** 2. RST 7.5

**Explanation:**

* The RST 7.5 interrupt in the 8085 microprocessor is edge-triggered, meaning it responds to a rising or falling edge of the signal.

</details>

### 134. Which of the following peripheral ICs is used to interface keyboard and display?

1. 8251
2. 8259
3. 8279
4. 8253

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 8279

**Explanation:**

* The 8279 IC is specifically designed for interfacing keyboards and displays with microprocessors.

</details>

### 135. The contents of the A15-A8(higher order address lines) while executing "IN addr" instructions are

1. Same as the contents of A7-A0
2. All bits reset (i.e. 00h)
3. Irrelevant
4. All bits set (i.e. FFh)

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Same as the contents of A7-A0

**Explanation:**

* During the execution of the "IN addr" instruction, the higher-order address lines (A15-A8) mirror the contents of the lower-order address lines (A7-A0).

</details>

### 136. Which one of the following instructions will never affect the zero flag?

1. DCR reg
2. DCX rp
3. ORA reg
4. XRA reg

<details>

<summary>Show me the answer</summary>

**Answer:** 2. DCX rp

**Explanation:**

* The DCX (Decrement Register Pair) instruction does not affect the zero flag, as it only decrements the register pair without checking the result.

</details>

### 137. Which one of the following interrupts is non-mask able?

1. TRAP
2. INTER
3. RST 7.5
4. RST 6.5

<details>

<summary>Show me the answer</summary>

**Answer:** 1. TRAP

**Explanation:**

* The TRAP interrupt is non-maskable, meaning it cannot be disabled and will always be serviced when triggered.

</details>

### 138. RST 3 instruction will cause the processor to branch to the location

1. 0000h
2. 0024h
3. 0018h
4. 8018h

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 0018h

**Explanation:**

* The RST 3 instruction causes the processor to branch to the memory location 0018h, which is the vector address for RST 3.

</details>

### 139. The minimum number of bits required to represent a character from ASCII code set is

1. 2
2. 7
3. 5
4. 8

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 7

**Explanation:**

* The ASCII code set uses 7 bits to represent a character, allowing for 128 unique characters.

</details>

### 140. S0 and S1 pins are used for

1. Serial communication
2. Acknowledgement the interrupt
3. Indicating the processor's status
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Indicating the processor's status

**Explanation:**

* The S0 and S1 pins on the 8085 microprocessor are used to indicate the processor's status during different machine cycles.

</details>

### 141. Pick out the matching pair

1. READY; RIM
2. SID; SIM
3. HOLD; DMA
4. S0, S1; WAIT states

<details>

<summary>Show me the answer</summary>

**Answer:** 3. HOLD; DMA

**Explanation:**

* The HOLD signal is used in Direct Memory Access (DMA) operations to request control of the system bus.

</details>

### 142. Which of the following is unipolar, difficult to fabricate, has very high speed and offers good resistance to radiation?

1. ECL
2. TTL
3. GaAs
4. CMOS

<details>

<summary>Show me the answer</summary>

**Answer:** 3. GaAs

**Explanation:**

* Gallium Arsenide (GaAs) is unipolar, difficult to fabricate, offers high speed, and has good resistance to radiation, making it suitable for high-performance applications.

</details>

### 143. Multiplexing of data/address lines in 8085 microprocessor reduces the instructions execution time. This statement is

1. True
2. Most likely to be true
3. False
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. False

**Explanation:**

* Multiplexing of data/address lines in the 8085 microprocessor does not reduce instruction execution time; it is used to save pins on the microprocessor.

</details>

### 144. The number of flip-flops needed to construct a binary modulo N counter is

1. N
2. N^2
3. 2^N
4. Log\_2 N

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Log\_2 N

**Explanation:**

* The number of flip-flops required to construct a binary modulo N counter is (\log\_2 N), as each flip-flop represents one bit of the counter.

</details>

### 145. To change an upper-case character to a lower-case character in ASCII, the correct mast and operation should be

1. 0100000 and NOR
2. 0100000 and NAND
3. 0100000 and OR
4. 1011111 and NAND

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 0100000 and OR

**Explanation:**

* To convert an uppercase ASCII character to lowercase, you can perform an OR operation with 0100000 (32 in decimal), which sets the 6th bit to 1.

</details>

### 146. PCHL is an instruction in 8085 which transfers the contents of the register pair HL to PC. This is not a commonly used instruction as it changes the flow of control in a rather unstructured fashion. This instruction cannot be used in implementing

1. If.....then......else statement
2. Case.....structure
3. While......do construct
4. Call....statements

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Call....statements

**Explanation:**

* The PCHL instruction directly modifies the program counter (PC), making it unsuitable for implementing structured control flow constructs like call statements.

</details>

### 147. In an 11-bit computer instruction format, the size of address field is 4 bits. The computer uses expanding OP code technique and has 5 two-address instructions and .32 one-address instructions. The number of zero address instructions it can support is

1. 256
2. 16
3. 2048
4. 272

<details>

<summary>Show me the answer</summary>

**Answer:** 1. 256

**Explanation:**

* Using the expanding OP code technique, the number of zero-address instructions is calculated as (2^{11} - (5 \times 2^4 + 32 \times 2^4) = 2048 - (80 + 512) = 1456), but the closest option is 256.

</details>

### 148. Which of the following instructions may be used to save the accumulator value onto the stack?

1. PUSH PSW
2. PUSH SP
3. PUSH A
4. POP PSW

<details>

<summary>Show me the answer</summary>

**Answer:** 1. PUSH PSW

**Explanation:**

* The PUSH PSW instruction saves the contents of the accumulator (A) and the flag register (F) onto the stack.

</details>

### 149. Which of the following statements is true?

1. ROM is a read/write memory
2. PC points to the last instruction that was executed
3. Stack works on the principle of LIFO
4. All instructions affect the flag

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Stack works on the principle of LIFO

**Explanation:**

* The stack operates on the Last In, First Out (LIFO) principle, where the last item pushed onto the stack is the first one to be popped off.

</details>

### 150. A single instruction to clear the lower four bits of the accumulator in 8085 assembly language is

1. XRI OFH
2. XRI FOH
3. ANI FOH
4. ANI OFH

<details>

<summary>Show me the answer</summary>

**Answer:** 3. ANI FOH

**Explanation:**

* The ANI FOH instruction performs a logical AND operation with FOH (11110000 in binary), clearing the lower four bits of the accumulator.

</details>

### 151. In a vectored interrupt

1. The branch address is assigned to a fixed location in memory.
2. The interrupting source supplies the branch information to the processor through an interrupt vector.
3. The branch address is obtained from a register in the processor.
4. None of the above.

<details>

<summary>Show me the answer</summary>

**Answer:** 2. The interrupting source supplies the branch information to the processor through an interrupt vector.

**Explanation:**

* In a vectored interrupt, the interrupting device provides the address of the interrupt service routine (ISR) to the processor, allowing the processor to jump directly to the correct ISR.

</details>

### 152. A sequence of two instructions that multiplies the contents of the DE register pair by 2 and stores the result in the HL register pair (in 8085 assembly language) is

1. XCHG and DAD B
2. XTHL and DAD H
3. PCHL and DAD D
4. XCHG and DAD H

<details>

<summary>Show me the answer</summary>

**Answer:** 4. XCHG and DAD H

**Explanation:**

* `XCHG` swaps the contents of the DE and HL register pairs, and `DAD H` adds the HL register pair to itself, effectively multiplying it by 2.

</details>

### 153. The most relevant addressing mode to write position-independent code is

1. Direct mode
2. Relative mode
3. Indirect mode
4. Indexed mode

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Relative mode

**Explanation:**

* Relative addressing mode uses offsets from the current program counter, making the code position-independent.

</details>

### 154. Which of the following are CISC machines?

1. IBM 360
2. 68030
3. 80386
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* IBM 360, 68030, and 80386 are all examples of CISC (Complex Instruction Set Computing) architectures.

</details>

### 155. The working of a staircase switch is a typical example of the logical operation

1. OR
2. Exclusive-OR
3. NOR
4. Exclusive-NOR

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Exclusive-OR

**Explanation:**

* A staircase switch works on the principle of XOR logic, where the output changes state when either of the inputs changes.

</details>

### 156. Which of the following are typical characteristics of a RISC machine?

1. Instruction taking multiple cycles
2. Multiple register sets
3. Highly pipelined
4. Both 2 and 3

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both 2 and 3

**Explanation:**

* RISC machines typically have multiple register sets and are highly pipelined to improve performance.

</details>

### 157. A microprogrammed control unit

1. Is faster than a hardwired control unit
2. Facilitates easy implementation of new instructions
3. Is useful when very small programs are to be run
4. Usually refers to the control unit of a microprocessor

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Facilitates easy implementation of new instructions

**Explanation:**

* A microprogrammed control unit allows for easier modification and addition of new instructions compared to hardwired control units.

</details>

### 158. Parallel printer uses

1. RS-232C interfaces
2. Handshake mode
3. Centronics interface
4. Both 2 and 3

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both 2 and 3

**Explanation:**

* Parallel printers typically use the Centronics interface and handshake mode for communication.

</details>

### 159. The ASCII code 56 represents the character

1. V
2. A
3. 8
4. Carriage return

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 8

**Explanation:**

* The ASCII code 56 corresponds to the character '8'.

</details>

### 160. The number of possible Boolean functions that can be defined for n Boolean variables over n-valued Boolean algebra is

1. ( 2^{n^2} )
2. ( 2^{n^2} )
3. ( n^{2^n} )
4. ( n^{n^2} )

<details>

<summary>Show me the answer</summary>

**Answer:** 4. ( n^{n^2} )

**Explanation:**

* The number of possible Boolean functions for n variables is ( n^{n^2} ).

</details>

### 161. The advantage of a single bus over a multi-bus is the

1. Low cost
2. Flexibility in attaching peripheral devices
3. Both 1 and 2
4. High operating speed

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Both 1 and 2

**Explanation:**

* A single bus is cheaper and more flexible in attaching peripheral devices compared to a multi-bus system.

</details>

### 162. Which of the following rules regarding the addition of 2 given numbers is correct, if negative numbers are represented in 2's complement form?

1. Add sign bit and discard carry, if any.
2. Add sign bit and add carry, if any.
3. Do not add sign bit and discard carry, if any.
4. Do not add sign bit and add carry, if any.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Add sign bit and discard carry, if any.

**Explanation:**

* In 2's complement addition, the sign bit is added, and any carry is discarded.

</details>

### 163. When INTR is encountered, the processor branches to the memory location, which is

1. 0024H
2. Determined by the "call address" instruction issued by the I/O device
3. Determined by the "RST N" instructions issued by the I/O device
4. Both 2 and 3

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both 2 and 3

**Explanation:**

* The processor branches to a memory location determined by either a "call address" instruction or an "RST N" instruction.

</details>

### 164. In which of the following instructions does bus idle situation occur?

1. EI
2. INX H
3. DAD rp
4. DAA

<details>

<summary>Show me the answer</summary>

**Answer:** 3. DAD rp

**Explanation:**

* The `DAD rp` instruction causes the bus to idle while the addition operation is performed.

</details>

### 165. Any instruction should have at least

1. 2 operands
2. 3 operands
3. 1 operand
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. None of the above

**Explanation:**

* Some instructions, like `NOP`, do not require any operands.

</details>

### 166. If the cache needs an access time of 20ns and the main memory 120 ns, then the average access time of a CPU is (assume hit-ratio is 80%)

1. 30ns
2. 35ns
3. 40ns
4. 45ns

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 40ns

**Explanation:**

* The average access time is calculated as: ( (0.8 \times 20) + (0.2 \times 120) = 40ns ).

</details>

### 167. The number of clock cycles necessary to complete 1 fetch cycle in 8085 (excluding wait state) is

1. 3 or 4
2. 4 or 6
3. 4 or 5
4. 3 or 5

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 4 or 6

**Explanation:**

* The fetch cycle in 8085 typically takes 4 or 6 clock cycles, depending on the instruction.

</details>

### 168. The seek time of a disk is 30ms. It rotates at the rate of 30 rotations per second. Each track has a capacity of 300 words. The access time is approximately

1. 47ms
2. 60ms
3. 50ms
4. 62ms

<details>

<summary>Show me the answer</summary>

**Answer:** 1. 47ms

**Explanation:**

* The access time is the sum of seek time, rotational latency, and transfer time. Rotational latency is ( \frac{1}{2} \times \frac{1}{30} \times 1000 = 16.67ms ), and transfer time is negligible. Thus, total access time is ( 30 + 16.67 \approx 47ms ).

</details>

### 169. Motorola's 68040 is comparable to

1. 8085
2. 80386
3. 80286
4. 80486

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 80486

**Explanation:**

* The Motorola 68040 is comparable to Intel's 80486 in terms of performance and features.

</details>

### 170. The possible number of Boolean functions of 3 variables X, Y, and Z such that f(X, Y, Z) = F(X', Y', Z') is

1. 8
2. 64
3. 16
4. 32

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 16

**Explanation:**

* The number of such Boolean functions is ( 2^{2^{3-1\}} = 16 ).

</details>

### 171. Which of the following interrupts is both level and edge sensitive?

1. RST 5.5
2. RST 7.5
3. INTR
4. TRAP

<details>

<summary>Show me the answer</summary>

**Answer:** 4. TRAP

**Explanation:**

* The TRAP interrupt is both level and edge sensitive.

</details>

### 172. The difference between 80486 and 80386 is/are

1. Presence of floating-point co-processor
2. Speed of operation
3. Presence of 8 K cache on chip
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* The 80486 has an integrated floating-point co-processor, faster operation, and an 8 K cache compared to the 80386.

</details>

### 173. The addressing mode used in the instruction PUSH B is

1. Direct
2. Register direct
3. Register
4. Immediate

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Register direct

**Explanation:**

* The `PUSH B` instruction uses register direct addressing mode.

</details>

### 174. Which of the following architecture is/are not suitable for realizing SIMD?

1. Vector processor
2. Von Neumann
3. Array processor
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Von Neumann

**Explanation:**

* The Von Neumann architecture is not suitable for SIMD (Single Instruction, Multiple Data) operations.

</details>

### 175. The total number of possible Boolean functions involving 'n' Boolean variables is

1. Infinitely many
2. ( n^2 )
3. ( n^n )
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. None of the above

**Explanation:**

* The total number of Boolean functions for n variables is ( 2^{2^n} ).

</details>

### 176. If ((11A1B)\_8 = (12C9)\_16) (C stands for decimal 12), then the value of A and B are:

1. 5,1
2. 5,7
3. 7,5
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. None of the above

**Explanation:**

* The correct values of A and B are 7 and 5, respectively.

</details>

### 177. Which of the following operations(s) is/are not closed as regards to computers?

1. Addition
2. Multiplication
3. Subtraction
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* All arithmetic operations (addition, multiplication, subtraction) are closed in computers.

</details>

### 178. Which of the following units can be used to measure the speed of a computer?

1. SYPS
2. FLOPS
3. MIPS
4. Both 2 and 3

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both 2 and 3

**Explanation:**

* FLOPS (Floating Point Operations Per Second) and MIPS (Million Instructions Per Second) are used to measure computer speed.

</details>

### 179. If A XOR B = C, THEN

1. A XOR B = B
2. A XOR B XOR C = 0
3. B XOR C = A
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* All the given statements are true based on the properties of XOR.

</details>

### 180. Addressing capability of 8086/88 are

1. 64 K
2. 2 MB
3. 512 K
4. 1 MB

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 1 MB

**Explanation:**

* The 8086/88 can address up to 1 MB of memory.

</details>

### 181. Bubble memories are preferable to floppy disks because

1. Of their higher transfer rate
2. Of their reliability
3. They consume less power
4. Both 2 and 3

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both 2 and 3

**Explanation:**

* Bubble memories are more reliable and consume less power compared to floppy disks.

</details>

### 182. The XOR operation is

1. Commutative
2. Associative
3. Both 1 and 2
4. Distributive over AND operator

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Both 1 and 2

**Explanation:**

* The XOR operation is both commutative and associative.

</details>

### 183. Which of the following logic families is well suited for high-speed operation?

1. TTL
2. MOS
3. ECL
4. CMOS

<details>

<summary>Show me the answer</summary>

**Answer:** 3. ECL

**Explanation:**

* ECL (Emitter-Coupled Logic) is known for its high-speed operation.

</details>

### 184. Which of the following does not have 8 data lines?

1. 8085
2. 8088
3. 8086
4. Z-80

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 8086

**Explanation:**

* The 8086 has a 16-bit data bus, unlike the others which have 8 data lines.

</details>

### 185. Negative numbers cannot be represented in

1. Signed magnitude form
2. 2's complement form
3. 1's complement form
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. None of the above

**Explanation:**

* Negative numbers can be represented in signed magnitude, 1's complement, and 2's complement forms.

</details>

### 186. The addressing mode used in an instruction of the form ADD X, Y is

1. Absolute
2. Index
3. Indirect
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Absolute

**Explanation:**

* The instruction `ADD X, Y` uses absolute addressing mode.

</details>

### 187. Which of the following are registers?

1. Accumulator
2. Program counter
3. Stack pointer
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Accumulator, program counter, and stack pointer are all registers.

</details>

### 188. IBM developed a bus standard for their line of computers ‘PC AT’ called\_\_\_\_\_\_.

1. IB bus
2. ISA
3. M-bus
4. None of these

<details>

<summary>Show me the answer</summary>

**Answer:** 2. ISA

**Explanation:**

* IBM developed the ISA (Industry Standard Architecture) bus for the PC AT.

</details>

### 189. Which of the following is the programmable internal timer?

1. 8251
2. 8253
3. 8250
4. 8275

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 8253

**Explanation:**

* The 8253 is a programmable interval timer.

</details>

### 190. Bipolar devices are desirable in the fabrication of which of the following components?

1. Main memory
2. Microprogram memory
3. Cache memory
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Bipolar devices are used in main memory, microprogram memory, and cache memory due to their speed.

</details>

### 191. A+B can be implemented by

1. NAND gates alone
2. NOR gate alone
3. Both 1 and 2
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Both 1 and 2

**Explanation:**

* Both NAND and NOR gates are universal gates and can implement any logic function, including A+B.

</details>

### 192. Which of the following are the correct statements?

1. Bus is a group of information-carrying wires
2. Bus is needed to achieve reasonable speed of operation
3. Bus can carry data or address lines, a bus can be shared by more than one device
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* All the statements about buses are correct.

</details>

### 193. A number system uses 20 as the radix. The excess code that is necessary for its equivalent binary-coded representation is

1. 4
2. 6
3. 5
4. 7

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 6

**Explanation:**

* The excess code required for a radix of 20 is 6.

</details>

### 194. Any given truth table can be represented by a

1. Karnaugh map
2. Sum of product of Boolean expressions
3. Product of sum of Boolean expressions
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* A truth table can be represented by a Karnaugh map, sum of products, or product of sums.

</details>

### 195. Which of the following remarks about PLA is/are true?

1. It produces product of sum as the output
2. It produces sum of products as the output
3. It is general
4. Both 2 and 3

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both 2 and 3

**Explanation:**

* A PLA (Programmable Logic Array) produces sum of products and is a general-purpose logic device.

</details>

### 196. The first operating system used in microprocessor is

1. Zenix
2. CP/M
3. DOS
4. Multics

<details>

<summary>Show me the answer</summary>

**Answer:** 2. CP/M

**Explanation:**

* CP/M (Control Program for Microcomputers) was the first operating system used in microprocessors.

</details>

### 197. Which of the following does not need extra hardware for DRAM refreshing?

1. 8085
2. Z-80
3. Motorola-6800
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Z-80

**Explanation:**

* The Z-80 has built-in DRAM refresh circuitry, so it does not require extra hardware.

</details>

### 198. The advantage of MOS devices over bipolar devices is

1. It allows higher bit densities and also cost-effective
2. It is easy to fabricate
3. Its higher impedance
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* MOS devices are cost-effective, easy to fabricate, and have higher impedance compared to bipolar devices.

</details>

### 199. Which of the following comments about the Program Counter (PC) are true?

1. It is a register
2. It is a cell in ROM
3. During execution of the current instruction, its content changes
4. Both 1 and 3

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both 1 and 3

**Explanation:**

* The Program Counter (PC) is a register, and its content changes during the execution of instructions.

</details>

### 200. Choose the correct statements from the following

1. By scanning a bit pattern, one can say whether it represents data or form
2. Whether a given piece of information is data or not depends on the particular applications
3. Positive number cannot be represented in 1's complement form
4. Both 2 and 3

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both 2 and 3

**Explanation:**

* The nature of data depends on the application, and positive numbers can be represented in 1's complement form.

</details>

### 201. Property of locality of reference may fail if a program has

1. Many conditional jumps
2. Many operands
3. Many unconditional jumps
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Locality of reference may fail if a program has many conditional jumps, operands, or unconditional jumps, as these can disrupt the predictable access patterns.

</details>

### 202. In Reverse Polish notation, expression &#x41;_&#x42;+&#x43;_&#x44; is written as

1. AB\*CD++
2. A&#x42;_&#x43;D+_
3. A\*BCD++
4. &#x41;_&#x42;_&#x43;D+

<details>

<summary>Show me the answer</summary>

**Answer:** 1. AB\*CD++

**Explanation:**

* In Reverse Polish Notation (RPN), the expression &#x41;_&#x42;+&#x43;_&#x44; is written as AB\*CD++.

</details>

### 203. SIMD represents an organization that\_\_\_\_\_\_.

1. Refers to a computer system capable of processing several programs at the same time.
2. Represents organization of single computer containing a control unit, processor unit and a memory unit.
3. Includes many processing units under the supervision of a common control unit
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Includes many processing units under the supervision of a common control unit

**Explanation:**

* SIMD (Single Instruction, Multiple Data) involves multiple processing units executing the same instruction on different data under a common control unit.

</details>

### 204. Floating point representation is used to store

1. Boolean values
2. Real integers
3. Whole numbers
4. Integers

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Real integers

**Explanation:**

* Floating point representation is used to store real numbers, including integers and fractions.

</details>

### 205. Suppose that a bus has 16 data lines and required 4 cycles of 250 nano seconds each to transfer data. The bandwidth of this bus would be 2 Megabytes/sec. If the cycle time of the bus was reduced to 125 nsecs and the number of cycles required for transfer stayed the same what would the bandwidth of the bus?

1. 1 Megabyte/sec
2. 8 Megabytes/sec
3. 4 Megabytes/sec
4. 2 Megabytes/sec

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 4 Megabytes/sec

**Explanation:**

* Reducing the cycle time to 125 nsecs doubles the bandwidth, so the new bandwidth is 4 Megabytes/sec.

</details>

### 206. Assembly language

1. Uses alphabetic codes in place of binary numbers used in machine language
2. Is the easiest language to write programs
3. Need not be translated into machine language
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Uses alphabetic codes in place of binary numbers used in machine language

**Explanation:**

* Assembly language uses mnemonics (alphabetic codes) to represent machine instructions, making it easier to write programs compared to binary machine language.

</details>

### 207. In computers, subtraction is generally carried out by

1. 9's complement
2. 1's complement
3. 10's complement
4. 2's complement

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 2's complement

**Explanation:**

* Subtraction in computers is typically performed using the 2's complement method.

</details>

### 208. The amount of time required to read a block of data from a disk into memory is composed of seek time, rotational latency, and transfer time. Rotational latency refers to

1. The time it takes for the platter to make a full rotation
2. The time it takes for the read-write head to move into position over the appropriate track
3. The time it takes for the platter to rotate the correct sector under the head
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. The time it takes for the platter to rotate the correct sector under the head

**Explanation:**

* Rotational latency is the time taken for the disk to rotate the desired sector under the read-write head.

</details>

### 209. What characteristic of RAM memory makes it not suitable for permanent storage?

1. Too slow
2. It is volatile
3. Unreliable
4. Too bulky

<details>

<summary>Show me the answer</summary>

**Answer:** 2. It is volatile

**Explanation:**

* RAM is volatile, meaning it loses its data when power is turned off, making it unsuitable for permanent storage.

</details>

### 210. Computers use addressing mode techniques for:

1. Giving programming versatility to the user by providing facilities as pointers to memory counters for loop control
2. To reduce no. of bits in the field of instruction
3. Specifying rules for modifying or interpreting address field of the instruction
4. All the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All the above

**Explanation:**

* Addressing modes provide versatility, reduce instruction size, and specify how address fields are interpreted.

</details>

### 211. The circuit used to store one bit of data is known as

1. Register
2. Decoder
3. Encoder
4. Flip-flop

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Flip-flop

**Explanation:**

* A flip-flop is a basic circuit used to store one bit of data.

</details>

### 212. (2FAOC)16 is equivalent to:

1. (195 084)10
2. Both A and B
3. (001011111010 0000 1100)
4. None of these

<details>

<summary>Show me the answer</summary>

**Answer:** 3. (001011111010 0000 1100)

**Explanation:**

* The hexadecimal value (2FAOC)16 is equivalent to the binary value (001011111010 0000 1100).

</details>

### 213. The average time required to reach a storage location in memory and obtain its contents is called the:

1. Seek time
2. Turnaround time
3. Access time
4. Transfer time

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Access time

**Explanation:**

* Access time is the total time taken to reach a memory location and retrieve its contents.

</details>

### 214. Which of the following is not a weighted code?

1. Decimal number system
2. Binary Number System
3. Excess-3 code
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Excess-3 code

**Explanation:**

* Excess-3 code is a non-weighted code, unlike the decimal and binary systems.

</details>

### 215. \_\_\_\_\_\_ register keeps track of the instructions stored in program stored in memory.

1. AR (Address Register)
2. PC (Program Counter)
3. XR (Index Register)
4. AC (Accumulator)

<details>

<summary>Show me the answer</summary>

**Answer:** 2. PC (Program Counter)

**Explanation:**

* The Program Counter (PC) keeps track of the address of the next instruction to be executed.

</details>

### 216. The addressing mode used in an instruction of the form ADD X Y, is

1. Absolute
2. Index
3. Indirect
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Absolute

**Explanation:**

* The instruction `ADD X Y` uses absolute addressing mode.

</details>

### 217. In a memory-mapped I/O system, which of the following will not be there?

1. LDA
2. ADD
3. IN
4. OUT

<details>

<summary>Show me the answer</summary>

**Answer:** 3. IN

**Explanation:**

* In memory-mapped I/O, the `IN` instruction is not used as I/O devices are accessed like memory locations.

</details>

### 218. In a vectored interrupt:

1. The branch address is assigned to a fixed location in memory
2. The interrupting source supplies the branch information to the processor through an interrupt vector
3. The branch address is obtained from a register in the processor
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. The interrupting source supplies the branch information to the processor through an interrupt vector

**Explanation:**

* In a vectored interrupt, the interrupting device provides the address of the interrupt service routine (ISR) to the processor.

</details>

### 219. Cache memory acts between

1. CPU and RAM
2. CPU and HARDSIK
3. RAM and ROM
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. CPU and RAM

**Explanation:**

* Cache memory acts as a buffer between the CPU and RAM to speed up data access.

</details>

### 220. Write Through technique is used in which memory for updating the data:

1. Virtual memory
2. Auxiliary memory
3. Main memory
4. Cache memory

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Cache memory

**Explanation:**

* Write Through technique updates both the cache and main memory simultaneously.

</details>

### 221. Generally Dynamic RAM is used as main memory in a computer system as it

1. Consumes less power
2. Has lower cell density
3. Has higher speed
4. Needs refreshing circuitry

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Has higher speed

**Explanation:**

* Dynamic RAM (DRAM) is used as main memory due to its higher speed and lower cost compared to SRAM.

</details>

### 222. In signed-magnitude binary division, if the dividend is (11100)₂ and divisor is (10011)₂ then the result is

1. (00100)₂
2. (11001)₂
3. (10100)₂
4. (01100)₂

<details>

<summary>Show me the answer</summary>

**Answer:** 2. (11001)₂

**Explanation:**

* The result of the division is (11001)₂.

</details>

### 223. Virtual memory consists up:

1. Static RAM
2. Magnetic memory
3. Dynamic RAM
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Dynamic RAM

**Explanation:**

* Virtual memory typically uses Dynamic RAM (DRAM) as part of its implementation.

</details>

### 224. In a program using subroutine call instruction, it is necessary

1. Initialize program counter
2. Reset the microprocessor
3. Clear the accumulator
4. Clear the instruction register

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Initialize program counter

**Explanation:**

* The program counter must be initialized to the correct address when using subroutine calls.

</details>

### 225. When CPU is executing a Program that is part of the Operating System, it is said to be in

1. Interrupt mode
2. Half mode
3. System mode
4. Simplex mode

<details>

<summary>Show me the answer</summary>

**Answer:** 3. System mode

**Explanation:**

* When the CPU executes operating system code, it is in system mode.

</details>

### 226. A-Flip Flop can be converted into T-Flip Flop by using additional logic circuit

1. D = T . Qn
2. D = T . Qn
3. D = T
4. D = TAQn

<details>

<summary>Show me the answer</summary>

**Answer:** 1. D = T . Qn

**Explanation:**

* A D flip-flop can be converted into a T flip-flop using the logic D = T . Qn.

</details>

### 227. Logic X-OR operation of (4ACO) H& (B53F) H results

1. AACB
2. FFFF
3. 0000
4. ABCD

<details>

<summary>Show me the answer</summary>

**Answer:** 2. FFFF

**Explanation:**

* The XOR operation of (4ACO) and (B53F) results in FFFF.

</details>

### 228. An n-bit microprocessor has

1. n-bit program counter
2. n-bit ALU
3. n-bit address register
4. n-bit instruction register

<details>

<summary>Show me the answer</summary>

**Answer:** 4. n-bit instruction register

**Explanation:**

* An n-bit microprocessor typically has an n-bit instruction register.

</details>

### 229. Cache memory works on the principle of:

1. Locality of data
2. Locality of reference
3. Locality of memory
4. Locality of reference and memory

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Locality of reference

**Explanation:**

* Cache memory works on the principle of locality of reference, which predicts that recently accessed data is likely to be accessed again.

</details>

### 230. The main memory in a Personal Computer (PC) is made of:

1. Cache memory
2. Dynamic RAM
3. Static RAM
4. Both 2 and 3

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both 2 and 3

**Explanation:**

* Main memory in PCs is typically made of Dynamic RAM (DRAM) and sometimes Static RAM (SRAM).

</details>

### 231. The circuit converting binary data into decimal is

1. Encoder
2. Decoder
3. Multiplexer
4. Code converter

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Code converter

**Explanation:**

* A code converter is used to convert binary data into decimal.

</details>

### 232. PSW is saved in stack when there is a

1. Interrupt recognized
2. Execution of CALL instruction
3. Execution of RST instruction
4. All of these

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of these

**Explanation:**

* The Program Status Word (PSW) is saved in the stack during interrupts, CALL, and RST instructions.

</details>

### 233. A combinational logic circuit which sends data coming from a single source to two or more separate destinations is:

1. Decoder
2. Multiplexer
3. Encoder
4. Demultiplexer

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Demultiplexer

**Explanation:**

* A demultiplexer sends data from a single source to multiple destinations.

</details>

### 234. In which addressing mode the operand is given explicitly in the instruction:

1. Absolute
2. Indirect
3. Immediate
4. Direct

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Immediate

**Explanation:**

* In immediate addressing mode, the operand is explicitly given in the instruction.

</details>

### 235. The gray code equivalent of (1011)₂ is

1. 1101
2. 1110
3. 1010
4. 1111

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 1110

**Explanation:**

* The Gray code equivalent of (1011)₂ is (1110).

</details>

### 236. A system program that translates and executes an instruction simultaneously is:

1. Compiler
2. Assembler
3. Interpreter
4. Operating system

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Interpreter

**Explanation:**

* An interpreter translates and executes instructions line by line.

</details>

### 237. When necessary, the results are transferred from the CPU to main memory by

1. I/O devices
2. Shift registers
3. CPU
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. CPU

**Explanation:**

* The CPU transfers results to main memory when necessary.

</details>

### 238. A successive A/D converter is:

1. A medium speed converter
2. A low speed converter
3. A high-speed converter
4. None of these

<details>

<summary>Show me the answer</summary>

**Answer:** 2. A low speed converter

**Explanation:**

* A successive approximation A/D converter is typically slower compared to other types.

</details>

### 239. The memory unit that communicates directly with the CPU is called the

1. Main memory
2. Shared memory
3. Secondary memory
4. Auxiliary memory

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Main memory

**Explanation:**

* Main memory communicates directly with the CPU.

</details>

### 240. The average time required to reach a storage location in memory and obtains its content is called:

1. Latency time
2. Turnaround time
3. Access time
4. Response time

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Access time

**Explanation:**

* Access time is the average time required to reach a memory location and retrieve its contents.

</details>

### 241. A k-bit field can specify:

1. 3(^k) register
2. K(^2) register
3. 2(^k) register
4. K(^3) register

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 2(^k) register

**Explanation:**

* A k-bit field can specify 2(^k) different registers.

</details>

### 242. The time interval between the adjacent bits is called:

1. Word-time
2. Turnaround time
3. Bit-time
4. Slice time

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Bit-time

**Explanation:**

* The time interval between adjacent bits is called bit-time.

</details>

### 243. A group of bits that tell the computer to perform a specific operation is known as:

1. Instruction code
2. Accumulator
3. Micro–operation
4. Register

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Instruction code

**Explanation:**

* An instruction code is a group of bits that specifies a particular operation.

</details>

### 244. The load instruction is mostly used to designate a transfer from memory to a processor register known as:

1. Accumulator
2. Program counter
3. Instruction register
4. Memory address register

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Accumulator

**Explanation:**

* The load instruction typically transfers data from memory to the accumulator.

</details>

### 245. The communication between the components in a microcomputer takes place via:

1. I/O bus
2. Address bus
3. Data bus
4. Control lines

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Data bus

**Explanation:**

* The data bus is used for communication between components in a microcomputer.

</details>

### 246. An instruction pipeline can be implemented by means of:

1. LIFO buffer
2. Stack
3. FIFO buffer
4. None of above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. FIFO buffer

**Explanation:**

* An instruction pipeline is implemented using a FIFO (First In, First Out) buffer.

</details>

### 247. Data input command is a just the opposite of a:

1. Test command
2. Data output
3. Control command
4. Data channel

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Data output

**Explanation:**

* Data input is the opposite of data output.

</details>

### 248. The operation executed on data stored in registers is called:

1. Macro–operation
2. Bit-operation
3. Micro–operation
4. Byte-operation

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Micro–operation

**Explanation:**

* Operations on data stored in registers are called micro-operations.

</details>

### 249. MRI indicates:

1. Memory Reference Information
2. Memory Register Instruction
3. Memory Reference Instruction
4. Memory Register Information

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Memory Reference Instruction

**Explanation:**

* MRI stands for Memory Reference Instruction.

</details>

### 250. Self-contained sequence of instructions that performs a given computational task is:

1. Function
2. Subroutine
3. Procedure
4. Routine

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Subroutine

**Explanation:**

* A subroutine is a self-contained sequence of instructions that performs a specific task.

</details>

### 251. What is the purpose of an instruction register (IR) in a computer system?

1. To hold the address of the next instruction to be executed.
2. To hold the current instruction being executed.
3. To hold the data being processed by the ALU.
4. To hold the results of ALU operations.

<details>

<summary>Show me the answer</summary>

**Answer:** 2. To hold the current instruction being executed.

**Explanation:**

* The instruction register holds the instruction that is currently being executed by the CPU, allowing the control unit to decode and execute it.

</details>

### 252. What is a control unit in a computer system responsible for?

1. Performing arithmetic and logical operations.
2. Storing and retrieving data.
3. Coordinating the activities of other computer components.
4. Processing data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Coordinating the activities of other computer components.

**Explanation:**

* The control unit manages the operation of the CPU, directing the flow of data and instructions between the CPU, memory, and I/O devices.

</details>

### 253. What type of computer organization uses a Harvard architecture?

1. Von Neumann.
2. Harvard.
3. Princeton.
4. RISC.

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Harvard.

**Explanation:**

* Harvard architecture uses separate memory spaces for instructions and data, allowing simultaneous access to both, which improves performance.

</details>

### 254. What is the purpose of a cache in a computer system?

1. To store frequently used data for quick access.
2. To store data that is no longer needed.
3. To store the results of arithmetic operations.
4. To store the instructions being executed.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To store frequently used data for quick access.

**Explanation:**

* Cache memory stores frequently accessed data and instructions, reducing the time needed to access them and improving system performance.

</details>

### 255. What is an embedded system?

1. A computer system designed for use in automobiles.
2. A computer system designed for use in space missions.
3. A computer system integrated into a device to perform specific tasks.
4. A computer system designed for use in scientific experiments.

<details>

<summary>Show me the answer</summary>

**Answer:** 3. A computer system integrated into a device to perform specific tasks.

**Explanation:**

* Embedded systems are specialized computer systems designed to perform specific functions within larger systems, such as appliances, vehicles, or industrial machines.

</details>

### 256. What is the purpose of a microcontroller in an embedded system?

1. To control the flow of data in the system.
2. To perform arithmetic and logical operations.
3. To coordinate the activities of other embedded system components.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 3. To coordinate the activities of other embedded system components.

**Explanation:**

* Microcontrollers are used in embedded systems to manage and control the operation of other components, ensuring the system functions as intended.

</details>

### 257. What is the difference between an embedded system and a general-purpose computer?

1. An embedded system is designed for a specific task, while a general-purpose computer is not.
2. A general-purpose computer has a larger memory than an embedded system.
3. An embedded system has a faster processing speed than a general-purpose computer.
4. A general-purpose computer has more input/output devices than an embedded system.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. An embedded system is designed for a specific task, while a general-purpose computer is not.

**Explanation:**

* Embedded systems are designed for specific tasks, while general-purpose computers are versatile and can perform a wide range of tasks.

</details>

### 258. What is the purpose of an interrupt in a computer system?

1. To stop the current instruction from being executed.
2. To start the execution of a new instruction.
3. To store the results of arithmetic operations.
4. To store the instructions being executed.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To stop the current instruction from being executed.

**Explanation:**

* Interrupts are signals that temporarily halt the execution of the current instruction to handle a higher-priority task or event.

</details>

### 259. What is the difference between a hard real-time system and a soft real-time system?

1. A hard real-time system has more stringent timing requirements than a soft real-time system.
2. A soft real-time system has more stringent timing requirements than a hard real-time system.
3. A hard real-time system is used in embedded systems, while a soft real-time system is not.
4. A soft real-time system is used in embedded systems, while a hard real-time system is not.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. A hard real-time system has more stringent timing requirements than a soft real-time system.

**Explanation:**

* Hard real-time systems must meet strict deadlines, while soft real-time systems can tolerate some delays without catastrophic consequences.

</details>

### 260. What is the purpose of a timer in an embedded system?

1. To measure the amount of time that has elapsed.
2. To coordinate the activities of other embedded system components.
3. To perform arithmetic and logical operations.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To measure the amount of time that has elapsed.

**Explanation:**

* Timers in embedded systems are used to measure time intervals, trigger events, or control the timing of operations.

</details>

### 261. What is the difference between a microprocessor and a microcontroller?

1. A microprocessor is used in general-purpose computers, while a microcontroller is used in embedded systems.
2. A microcontroller is used in general-purpose computers, while a microprocessor is used in embedded systems.
3. A microprocessor has more processing power than a microcontroller.
4. A microcontroller has more processing power than a microprocessor.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. A microprocessor is used in general-purpose computers, while a microcontroller is used in embedded systems.

**Explanation:**

* Microprocessors are used in general-purpose computers, while microcontrollers are designed for embedded systems, integrating CPU, memory, and peripherals on a single chip.

</details>

### 262. What is the purpose of a watchdog timer in an embedded system?

1. To monitor the performance of the system and reset it if necessary.
2. To measure the amount of time that has elapsed.
3. To coordinate the activities of other embedded system components.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To monitor the performance of the system and reset it if necessary.

**Explanation:**

* A watchdog timer monitors the system for malfunctions and resets the system if it detects that the system is not functioning correctly.

</details>

### 263. What is the purpose of an ADC (analog-to-digital converter) in an embedded system?

1. To convert analog signals into digital signals for processing by the system.
2. To convert digital signals into analog signals for output by the system.
3. To store the results of arithmetic operations.
4. To store the instructions being executed.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To convert analog signals into digital signals for processing by the system.

**Explanation:**

* ADCs convert analog signals from sensors or other sources into digital signals that can be processed by the embedded system.

</details>

### 264. What is the purpose of a DMA (direct memory access) controller in a computer system?

1. To allow direct transfer of data between memory and I/O devices.
2. To monitor the performance of the system and reset it if necessary.
3. To convert analog signals into digital signals for processing by the system.
4. To store the results of arithmetic operations.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To allow direct transfer of data between memory and I/O devices.

**Explanation:**

* DMA controllers allow data to be transferred directly between memory and I/O devices without involving the CPU, improving system performance.

</details>

### 265. What is the purpose of a bus in a computer system?

1. To provide a communication path between the different components of the system.
2. To store the results of arithmetic operations.
3. To store the instructions being executed.
4. To monitor the performance of the system and reset it if necessary.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To provide a communication path between the different components of the system.

**Explanation:**

* A bus is a communication system that transfers data between components within a computer, such as the CPU, memory, and I/O devices.

</details>

### 266. What is the difference between a serial bus and a parallel bus?

1. A serial bus transfers data one bit at a time, while a parallel bus transfers multiple bits at once.
2. A parallel bus transfers data one bit at a time, while a serial bus transfers multiple bits at once.
3. A serial bus is faster than a parallel bus.
4. A parallel bus is faster than a serial bus.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. A serial bus transfers data one bit at a time, while a parallel bus transfers multiple bits at once.

**Explanation:**

* Serial buses transfer data one bit at a time, while parallel buses transfer multiple bits simultaneously, typically resulting in higher data transfer rates.

</details>

### 267. What is the purpose of a multiplexer (MUX) in a computer system?

1. To select one of multiple input signals for output.
2. To monitor the performance of the system and reset it if necessary.
3. To store the results of arithmetic operations.
4. To store the instructions being executed.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To select one of multiple input signals for output.

**Explanation:**

* A multiplexer selects one of several input signals and forwards it to a single output line, based on a control signal.

</details>

### 268. What is the purpose of a demultiplexer (DEMUX) in a computer system?

1. To distribute a single input signal to multiple outputs.
2. To monitor the performance of the system and reset it if necessary.
3. To store the results of arithmetic operations.
4. To store the instructions being executed.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To distribute a single input signal to multiple outputs.

**Explanation:**

* A demultiplexer takes a single input signal and routes it to one of several output lines, based on a control signal.

</details>

### 269. What is the purpose of a decoder in a computer system?

1. To translate binary code into a form that can be executed by the system.
2. To monitor the performance of the system and reset it if necessary.
3. To store the results of arithmetic operations.
4. To store the instructions being executed.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To translate binary code into a form that can be executed by the system.

**Explanation:**

* A decoder converts binary code into a specific output, such as activating a particular line or device based on the input code.

</details>

### 270. What is the purpose of a ROM (read-only memory) in a computer system?

1. To store data that cannot be changed.
2. To store data that can be changed.
3. To store the results of arithmetic operations.
4. To store the instructions being executed.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To store data that cannot be changed.

**Explanation:**

* ROM is used to store firmware or software that is permanently written during manufacturing and cannot be modified by the user.

</details>

### 271. What is the function of an Arithmetic and Logic Unit (ALU)?

1. To perform arithmetic and logical operations on data.
2. To store data.
3. To process data into useful information.
4. To coordinate the activities of other computer components.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To perform arithmetic and logical operations on data.

**Explanation:**

* The ALU performs arithmetic operations (addition, subtraction, etc.) and logical operations (AND, OR, NOT) on data.

</details>

### 272. What is an instruction format in a computer system?

1. The format in which instructions are stored in memory.
2. The format in which data is stored in memory.
3. The format in which results of arithmetic operations are stored in memory.
4. The format in which addresses are stored in memory.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. The format in which instructions are stored in memory.

**Explanation:**

* The instruction format defines how instructions are encoded and stored in memory, including the opcode and operands.

</details>

### 273. What is an addressing mode in a computer system?

1. The way in which memory addresses are generated to access data.
2. The way in which data is stored in memory.
3. The way in which results of arithmetic operations are stored in memory.
4. The way in which instructions are stored in memory.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. The way in which memory addresses are generated to access data.

**Explanation:**

* Addressing modes define how the CPU calculates the memory address of the operand for an instruction.

</details>

### 274. What is the purpose of a data transfer instruction in a computer system?

1. To transfer data from one location to another.
2. To perform arithmetic and logical operations on data.
3. To process data into useful information.
4. To coordinate the activities of other computer components.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To transfer data from one location to another.

**Explanation:**

* Data transfer instructions move data between registers, memory, and I/O devices.

</details>

### 275. What is the purpose of a data manipulation instruction in a computer system?

1. To manipulate data in memory.
2. To transfer data from one location to another.
3. To perform arithmetic and logical operations on data.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 3. To perform arithmetic and logical operations on data.

**Explanation:**

* Data manipulation instructions perform operations like addition, subtraction, AND, OR, etc., on data.

</details>

### 276. What is the difference between a load instruction and a store instruction in a computer system?

1. A load instruction transfers data from memory to a register, while a store instruction transfers data from a register to memory.
2. A store instruction transfers data from memory to a register, while a load instruction transfers data from a register to memory.
3. A load instruction performs arithmetic operations on data, while a store instruction does not.
4. A store instruction performs arithmetic operations on data, while a load instruction does not.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. A load instruction transfers data from memory to a register, while a store instruction transfers data from a register to memory.

**Explanation:**

* Load instructions move data from memory to a CPU register, while store instructions move data from a register to memory.

</details>

### 277. What is an immediate addressing mode?

1. The mode in which an immediate value is used as an operand.
2. The mode in which a memory address is used as an operand.
3. The mode in which a register is used as an operand.
4. The mode in which a constant value is used as an operand.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. The mode in which an immediate value is used as an operand.

**Explanation:**

* In immediate addressing mode, the operand is a constant value specified directly in the instruction.

</details>

### 278. What is a register indirect addressing mode?

1. The mode in which an immediate value is used as an operand.
2. The mode in which a memory address is used as an operand.
3. The mode in which a register is used to hold the memory address of the operand.
4. The mode in which a constant value is used as an operand.

<details>

<summary>Show me the answer</summary>

**Answer:** 3. The mode in which a register is used to hold the memory address of the operand.

**Explanation:**

* In register indirect addressing mode, the operand's address is stored in a register, and the CPU accesses the operand using that address.

</details>

### 279. What is a base relative addressing mode?

1. The mode in which a register is used as a base address and an offset is added to access the operand.
2. The mode in which a memory address is used as a base address and an immediate value is added to access the operand.
3. The mode in which a register is used as a base address and another register is used as an offset to access the operand.
4. The mode in which an immediate value is used as a base address and another register is used as an offset to access the operand.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. The mode in which a register is used as a base address and an offset is added to access the operand.

**Explanation:**

* In base relative addressing mode, a base address is stored in a register, and an offset is added to calculate the operand's address.

</details>

### 280. What is an indexed addressing mode?

1. The mode in which a register is used as an index to access the operand in memory.
2. The mode in which a memory address is used as an index to access the operand in memory.
3. The mode in which an immediate value is used as an index to access the operand in memory.
4. The mode in which a constant value is used as an index to access the operand in memory.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. The mode in which a register is used as an index to access the operand in memory.

**Explanation:**

* In indexed addressing mode, a register holds an index value that is added to a base address to calculate the operand's address.

</details>

### 281. What is a stack addressing mode?

1. The mode in which data is stored and retrieved from a stack in memory.
2. The mode in which data is stored and retrieved from a queue in memory.
3. The mode in which data is stored and retrieved from a linked list in memory.
4. The mode in which data is stored and retrieved from a tree in memory.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. The mode in which data is stored and retrieved from a stack in memory.

**Explanation:**

* Stack addressing mode uses a stack data structure to store and retrieve data, following the Last-In-First-Out (LIFO) principle.

</details>

### 282. What is the purpose of a rotate instruction in a computer system?

1. To rotate the bits of a data value to the left or right.
2. To perform arithmetic and logical operations on data.
3. To transfer data from one location to another.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To rotate the bits of a data value to the left or right.

**Explanation:**

* Rotate instructions shift the bits of a data value, with the bit that is shifted out being moved to the opposite end of the data value.

</details>

### 283. What is the purpose of a shift instruction in a computer system?

1. To shift the bits of a data value to the left or right.
2. To perform arithmetic and logical operations on data.
3. To transfer data from one location to another.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To shift the bits of a data value to the left or right.

**Explanation:**

* Shift instructions move the bits of a data value to the left or right, with the bit that is shifted out being discarded or used as a carry.

</details>

### 284. What is the purpose of a compare instruction in a computer system?

1. To compare two values and set flags accordingly.
2. To perform arithmetic and logical operations on data.
3. To transfer data from one location to another.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To compare two values and set flags accordingly.

**Explanation:**

* Compare instructions compare two values and set flags (e.g., zero, carry) based on the result, which can be used for conditional branching.

</details>

### 285. What is the purpose of a branch instruction in a computer system?

1. To change the flow of execution to a different instruction.
2. To perform arithmetic and logical operations on data.
3. To transfer data from one location to another.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To change the flow of execution to a different instruction.

**Explanation:**

* Branch instructions alter the normal flow of execution by jumping to a different instruction, often based on a condition.

</details>

### 286. What is the purpose of a jump instruction in a computer system?

1. To change the flow of execution to a different instruction.
2. To perform arithmetic and logical operations on data.
3. To transfer data from one location to another.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To change the flow of execution to a different instruction.

**Explanation:**

* Jump instructions unconditionally transfer control to a different instruction, altering the normal flow of execution.

</details>

### 287. What is the purpose of a call instruction in a computer system?

1. To call a subroutine and save the return address.
2. To perform arithmetic and logical operations on data.
3. To transfer data from one location to another.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To call a subroutine and save the return address.

**Explanation:**

* Call instructions transfer control to a subroutine and save the return address, allowing the program to resume execution after the subroutine completes.

</details>

### 288. What is the purpose of a return instruction in a computer system?

1. To return from a subroutine to the instruction after the call.
2. To perform arithmetic and logical operations on data.
3. To transfer data from one location to another.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To return from a subroutine to the instruction after the call.

**Explanation:**

* Return instructions transfer control back to the instruction following the call instruction, allowing the program to continue execution.

</details>

### 289. What is the purpose of a load effective address (LEA) instruction in a computer system?

1. To compute the effective address of an operand and store it in a register.
2. To perform arithmetic and logical operations on data.
3. To transfer data from one location to another.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To compute the effective address of an operand and store it in a register.

**Explanation:**

* LEA instructions calculate the address of an operand and store it in a register, without accessing the memory location.

</details>

### 290. What is the purpose of a clear instruction in a computer system?

1. To clear the contents of a register or memory location.
2. To perform arithmetic and logical operations on data.
3. To transfer data from one location to another.
4. To process data into useful information.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To clear the contents of a register or memory location.

**Explanation:**

* Clear instructions set the contents of a register or memory location to zero or a default value.

</details>

### 291. What is the purpose of a memory hierarchy?

1. To ensure that data is stored in a single location for easy retrieval.
2. To provide a range of storage options to balance speed and cost.
3. To limit the amount of data that can be stored at any one time.
4. To prevent unauthorized access to data.

<details>

<summary>Show me the answer</summary>

**Answer:** 2. To provide a range of storage options to balance speed and cost.

**Explanation:**

* Memory hierarchy organizes storage devices by speed and cost, with faster but more expensive memory (e.g., cache) closer to the CPU and slower but cheaper memory (e.g., disk) further away.

</details>

### 292. Which of the following is an example of internal memory?

1. Hard disk.
2. CD-ROM.
3. RAM.
4. USB flash drive.

<details>

<summary>Show me the answer</summary>

**Answer:** 3. RAM.

**Explanation:**

* Internal memory, such as RAM, is directly accessible by the CPU and is used for temporary storage of data and instructions.

</details>

### 293. Which of the following is an example of external memory?

1. Cache memory.
2. Magnetic tape.
3. Registers.
4. Virtual memory.

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Magnetic tape.

**Explanation:**

* External memory, such as magnetic tape, is used for long-term storage and is not directly accessible by the CPU.

</details>

### 294. What is the purpose of cache memory?

1. To provide additional storage for the operating system.
2. To store frequently accessed data for faster access.
3. To protect data from unauthorized access.
4. To provide backup storage in case of a system failure.

<details>

<summary>Show me the answer</summary>

**Answer:** 2. To store frequently accessed data for faster access.

**Explanation:**

* Cache memory stores frequently accessed data and instructions, reducing the time needed to access them and improving system performance.

</details>

### 295. Which of the following is true about cache memory?

1. It is larger in size than RAM.
2. It is slower than main memory.
3. It is located closer to the CPU than main memory.
4. It has a longer access time than main memory.

<details>

<summary>Show me the answer</summary>

**Answer:** 3. It is located closer to the CPU than main memory.

**Explanation:**

* Cache memory is smaller but faster than main memory and is located closer to the CPU to reduce access time.

</details>

### 296. Which type of cache memory is integrated into the CPU?

1. Level 1 (L1) cache.
2. Level 2 (L2) cache.
3. Level 3 (L3) cache.
4. Virtual cache.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Level 1 (L1) cache.

**Explanation:**

* L1 cache is the fastest and smallest cache, integrated directly into the CPU.

</details>

### 297. Which type of cache memory is the largest in size?

1. Level 1 (L1) cache.
2. Level 2 (L2) cache.
3. Level 3 (L3) cache.
4. Virtual cache.

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Level 3 (L3) cache.

**Explanation:**

* L3 cache is the largest and slowest cache, shared among multiple CPU cores.

</details>

### 298. Which type of memory is used to provide a bridge between main memory and secondary storage devices?

1. Virtual memory.
2. Cache memory.
3. Flash memory.
4. Magnetic memory.

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Virtual memory.

**Explanation:**

* Virtual memory uses disk space as an extension of RAM, allowing the system to run more applications than the physical memory would normally allow.

</details>

### 299. Which of the following is an advantage of using virtual memory?

1. It reduces the amount of main memory required.
2. It improves the access time of data.
3. It allows multiple programs to run simultaneously.
4. It provides faster data transfer rates.

<details>

<summary>Show me the answer</summary>

**Answer:** 3. It allows multiple programs to run simultaneously.

**Explanation:**

* Virtual memory allows the system to run more programs than the physical memory would normally allow by using disk space as an extension of RAM.

</details>

### 261. Content of the program counter is added to the address part of the instruction in order to obtain the effective address is called:

1. Relative address mode
2. Register mode
3. Index addressing mode
4. Implied mode

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Relative address mode

**Explanation:**

* In relative addressing mode, the effective address is calculated by adding the content of the program counter to the address part of the instruction.

</details>

### 262. An interface that provides I/O transfer of data directly to and from the memory unit and peripheral is termed as:

1. DDA
2. BR
3. Serial interface
4. DMA

<details>

<summary>Show me the answer</summary>

**Answer:** 4. DMA

**Explanation:**

* DMA (Direct Memory Access) allows peripherals to transfer data directly to and from memory without CPU intervention.

</details>

### 263. The 2's complement form (Use 6-bit word) of the number $$1010$$ is:

1. 111100
2. 110111
3. 110110
4. 1011

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 110110

**Explanation:**

* The 2's complement of $$1010$$ (in 6-bit) is calculated by inverting the bits and adding 1, resulting in $$110110$$.

</details>

### 264. A register capable of shifting its binary information either to the right or the left is called a:

1. Parallel register
2. Shift register
3. Serial register
4. Storage register

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Shift register

**Explanation:**

* A shift register can shift its binary data either left or right.

</details>

### 265. What is the content of stack pointer (SP)?

1. Address of current instruction
2. Address of the next instruction
3. Address of the top element of the stack
4. Size of the stack

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Address of the top element of the stack

**Explanation:**

* The stack pointer (SP) holds the address of the top element of the stack.

</details>

### 266. Which of the following interrupt is non-maskable?

1. INTR
2. RST 6.5
3. RST 7.5
4. TRAP

<details>

<summary>Show me the answer</summary>

**Answer:** 4. TRAP

**Explanation:**

* The TRAP interrupt is non-maskable, meaning it cannot be disabled.

</details>

### 267. Which of the following is a main memory?

1. Secondary memory
2. Cache memory
3. Auxiliary memory
4. Virtual memory

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Cache memory

**Explanation:**

* Cache memory is a type of main memory that provides faster access to frequently used data.

</details>

### 268. Which of the following are not a machine instruction?

1. MOV
2. END
3. ORG
4. Both B and C

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both B and C

**Explanation:**

* END and ORG are assembler directives, not machine instructions.

</details>

### 269. In Assembly language programming, minimum number of operands required for an instruction is/are:

1. Zero
2. Two
3. One
4. Both B and C

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Zero

**Explanation:**

* Some instructions, like NOP (No Operation), require zero operands.

</details>

### 270. The maximum addressing capacity of a microprocessor which uses 16-bit database & 32-bit address base is:

1. 64 K
2. Both A and B
3. 4 GB
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 4 GB

**Explanation:**

* A 32-bit address base allows addressing up to $$2^{32}$$ bytes, which is 4 GB.

</details>

### 271. A combinational logic circuit which sends data coming from a single source to two or more separate destinations is:

1. Decoder
2. Multiplexer
3. Encoder
4. Demultiplexer

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Demultiplexer

**Explanation:**

* A demultiplexer routes data from a single input to one of many outputs.

</details>

### 272. A Program Counter contains a number 825 and address part of the instruction contains the number 24. The effective address in the relative address mode, when an instruction is read from the memory is:

1. 849
2. 801
3. 850
4. 802

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 850

**Explanation:**

* The effective address is calculated as $$825 + 24 = 849$$.

</details>

### 273. A system program that translates and executes an instruction simultaneously is:

1. Compiler
2. Assembler
3. Interpreter
4. Operating system

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Interpreter

**Explanation:**

* An interpreter translates and executes instructions line by line.

</details>

### 274. The cache memory of 1K words uses direct mapping with a block size of 4 words. How many blocks can the cache accommodate?

1. 256 words
2. 1024 words
3. 512 words
4. 128 words

<details>

<summary>Show me the answer</summary>

**Answer:** 1. 256 words

**Explanation:**

* The cache can accommodate $$1024 / 4 = 256$$ blocks.

</details>

### 275. Logic gates with a set of input and outputs is arrangement of:

1. Combinational circuits
2. Design circuits
3. Logic circuit
4. Register

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Combinational circuits

**Explanation:**

* Combinational circuits consist of logic gates with inputs and outputs.

</details>

### 276. The BSA instruction is:

1. Branch and store accumulator
2. Branch and shift address
3. Branch and save return address
4. Branch and show accumulator

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Branch and save return address

**Explanation:**

* The BSA instruction branches to a subroutine and saves the return address.

</details>

### 277. A floating-point number that has an O in the MSB of mantissa is said to have:

1. Overflow
2. Important number
3. Underflow
4. Undefined

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Underflow

**Explanation:**

* A floating-point number with a 0 in the MSB of the mantissa indicates underflow.

</details>

### 278. Aging registers are:

1. Counters which indicate how long ago their associated pages have been referenced
2. Registers which keep track of when the program was last accessed
3. Counters to keep track of last accessed instruction
4. Counters to keep track of the latest data structure referred

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Counters which indicate how long ago their associated pages have been referenced

**Explanation:**

* Aging registers track the time since pages were last referenced for page replacement algorithms.

</details>

### 279. The instruction “ORG O” is a:

1. Machine instruction
2. High level instruction
3. Pseudo instruction
4. Memory instruction

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Pseudo instruction

**Explanation:**

* ORG (Origin) is a pseudo-instruction used in assembly language to set the starting address of a program.

</details>

### 280. Translation from symbolic program into binary is done in:

1. Two passes
2. Three passes
3. Directly
4. Four passes

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Two passes

**Explanation:**

* Assemblers typically use a two-pass process to translate symbolic code into binary.

</details>

### 281. To put the microprocessor in the wait state:

1. Lower the HOLD input
2. Raise the HOLD input
3. Lower the READY input
4. Raise the READY input

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Lower the READY input

**Explanation:**

* Lowering the READY input puts the microprocessor in a wait state.

</details>

### 282. A basic instruction that can be interpreted by a computer generally has:

1. An operand and an address
2. Sequential register and decoder
3. A decoder and an accumulator
4. An address and decoder

<details>

<summary>Show me the answer</summary>

**Answer:** 1. An operand and an address

**Explanation:**

* A basic instruction typically consists of an operand and an address.

</details>

### 283. In a microprocessor system with memory mapped I/O:

1. Devices have 8-bit addresses
2. Devices are accessed using IN and OUT instructions
3. There can be a maximum of 256 input devices
4. Arithmetic and logic operations can be directly performed with the I/O data

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Arithmetic and logic operations can be directly performed with the I/O data

**Explanation:**

* In memory-mapped I/O, I/O devices are treated like memory locations, allowing direct arithmetic and logic operations.

</details>

### 284. Which of the following information holds the information before going to the decoder?

1. Control register
2. Accumulator
3. Data register
4. Address register

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Data register

**Explanation:**

* The data register holds information before it is sent to the decoder.

</details>

### 285. The device which is used to connect a peripheral to bus is called:

1. Control register
2. Communication
3. Interface
4. None of these

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Interface

**Explanation:**

* An interface connects peripherals to the bus.

</details>

### 286. Which of the following is the set of general-purpose internal registers?

1. Stack
2. Address register
3. Scratch pad
4. Status register

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Scratch pad

**Explanation:**

* Scratch pad registers are general-purpose internal registers used for temporary storage.

</details>

### 287. The register used as a working area in CPU is:

1. Program counter
2. Instruction decoder
3. Instruction register
4. Accumulator

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Accumulator

**Explanation:**

* The accumulator is a working register used for arithmetic and logic operations.

</details>

### 288. Which of the following is used as storage location both in the ALU and the control section of a computer?

1. Accumulator
2. Adder
3. Register
4. Decoder

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Register

**Explanation:**

* Registers are used for storage in both the ALU and control sections.

</details>

### 289. The register which holds the address of the location to or from which data are to be transferred is called:

1. Index register
2. Memory address register
3. Instruction register
4. Memory data register

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Memory address register

**Explanation:**

* The memory address register (MAR) holds the address of the memory location for data transfer.

</details>

### 290. The register which contains the data to be written into or read out of the address location is called:

1. Memory address register
2. Program counter
3. Memory data register
4. Index register

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Memory data register

**Explanation:**

* The memory data register (MDR) holds the data to be written to or read from memory.

</details>

### 291. Which of the following register is used in the control unit of the CPU to indicate the next instruction which is to be executed?

1. Accumulator
2. Instruction decoder
3. Index register
4. Program counter

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Program counter

**Explanation:**

* The program counter (PC) holds the address of the next instruction to be executed.

</details>

### 292. An interrupt can be temporarily ignored by counter is called:

1. Vectored interrupt
2. Maskable interrupt
3. Non-maskable interrupt
4. Low priority interrupt

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Maskable interrupt

**Explanation:**

* Maskable interrupts can be temporarily ignored or disabled by the CPU.

</details>

### 293. The ability to temporarily halt the CPU and used this time to send information on buses is called:

1. Direct memory access
2. Polling
3. Vectoring the interrupt
4. Cycle stealing

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Cycle stealing

**Explanation:**

* Cycle stealing allows peripherals to temporarily halt the CPU and use the bus for data transfer.

</details>

### 294. Number of machine cycle required for RET instruction in 8085 micro-processors is:

1. One
2. Three
3. Two
4. Five

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Three

**Explanation:**

* The RET instruction in the 8085 microprocessor requires three machine cycles.

</details>

### 295. In a microprocessor system, the RST instruction will cause an interrupt:

1. Only if an interrupt service routine is not being executed
2. Only if a bit in the interrupt mask is made zero
3. Only if interrupt have been enabled by an EI instruction
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Only if interrupt have been enabled by an EI instruction

**Explanation:**

* The RST instruction triggers an interrupt only if interrupts are enabled using the EI instruction.

</details>

### 296. An instruction used to set the carry flag in a computer can be classified as:

1. Data transfer group
2. Logical
3. Process control
4. Program control

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Process control

**Explanation:**

* Instructions that set the carry flag are part of the process control group.

</details>

### 297. Microprocessor 8085 is the enhanced version of \_\_\_\_\_\_ with essentially the same construction set.

1. 6800
2. 8080
3. 68000
4. 8000

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 8080

**Explanation:**

* The 8085 is an enhanced version of the 8080 microprocessor.

</details>

### 298. In a generic microprocessor instruction cycle time is:

1. Shorter than machine cycle time
2. Larger than machine cycle time
3. Exactly double the machine cycle time
4. Exactly same as the machine cycle time

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Exactly same as the machine cycle time

**Explanation:**

* The instruction cycle time is typically the same as the machine cycle time.

</details>

### 299. If we use 3 bits in the instruction word to indicate if an index register is to be used and if necessary, which one is to be used, and then the number of index register to be used in the machine will be:

1. Three
2. Seven
3. Six
4. Eight

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Three

**Explanation:**

* With 3 bits, up to $$2^3 = 8$$ combinations are possible, but only 3 index registers can be specified.

</details>

### 300. In a multi-processor configuration, two processor are connected to the host 8086 processor. The two-co-processor instruction set:

1. Must be the same
2. Must be disjoint
3. May overlap
4. Must be the same as that of the host

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Must be the same as that of the host

**Explanation:**

* The co-processor instruction set must match the host processor's instruction set.

</details>

### 301. A certain processor supports only the immediate and the direct addressing modes. Which of the following programming language features cannot be implemented on this pointer?

1. Pointers
2. Records
3. Arrays
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Without indirect addressing, features like pointers, records, and arrays cannot be fully implemented.

</details>

### 302. The 8085 microprocessor responds to the presence of an interrupt:

1. As soon as the TRAP pin becomes high
2. By checking the TRAP pin for high status at the end of each instruction fetch
3. By checking the TRAP pin for high status at the end of the execution of each instruction
4. By checking the TRAP pin for high status at regular intervals

<details>

<summary>Show me the answer</summary>

**Answer:** 3. By checking the TRAP pin for high status at the end of the execution of each instruction

**Explanation:**

* The 8085 checks the TRAP pin at the end of each instruction execution to detect interrupts.

</details>

### 303. Which of the following need not necessarily be saved on a context switch between processes?

1. General purpose registers
2. Program counter
3. Translation look aside buffer
4. All of these

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Translation look aside buffer

**Explanation:**

* The Translation Lookaside Buffer (TLB) is not necessarily saved during a context switch.

</details>

### 304. If a processor does not have any stack pointer register then:

1. It cannot have subroutine call instruction
2. It can have subroutine call instruction, but no nested subroutine calls
3. Nested subroutine calls are possible, but interrupts are not
4. All sequence of subroutine calls and also interrupts are possible

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All sequence of subroutine calls and also interrupts are possible

**Explanation:**

* Even without a stack pointer, subroutine calls and interrupts can be managed using other mechanisms.

</details>

### 305. CPU has two modes-privileged and non-privileged. In order to change the mode from privileged to non-privileged:

1. A hardware interrupt is needed
2. A software interrupt is needed
3. A privileged instruction (which does not generate an interrupt) is needed
4. A non-privileged instruction (which does not generate an interrupt) is needed

<details>

<summary>Show me the answer</summary>

**Answer:** 3. A privileged instruction (which does not generate an interrupt) is needed

**Explanation:**

* A privileged instruction is required to switch from privileged to non-privileged mode.

</details>

### 306. In the absolute addressing mode:

1. An operand is inside the instruction
2. Address of the operand is inside the instruction
3. Register containing the address of the operand is specified inside the instruction
4. Location of the operand is implicit

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Address of the operand is inside the instruction

**Explanation:**

* In absolute addressing mode, the instruction contains the direct address of the operand.

</details>

### 307. The capacity of program counter (PC) is:

1. 8 bits
2. 16 bits
3. 12 bits
4. 32 bits

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 16 bits

**Explanation:**

* The program counter (PC) in many microprocessors is 16 bits wide.

</details>

### 308. The function of program counter (PC) holds:

1. Temporary
2. Memory operand
3. Address for memory
4. Address for instruction

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Address for instruction

**Explanation:**

* The program counter holds the address of the next instruction to be executed.

</details>

### 309. The Program Counter (PC):

1. Is a register
2. During execution of the current instruction, its content changes
3. Both (A) and (B)
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Both (A) and (B)

**Explanation:**

* The PC is a register, and its content changes during instruction execution.

</details>

### 310. The TRAP interrupt mechanism of the 8085 microprocessor executes:

1. An RST by hardware
2. The instructions supplied by external device through the INTA signal
3. An instruction from memory location 20H
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. An RST by hardware

**Explanation:**

* The TRAP interrupt executes an RST (Restart) instruction by hardware.

</details>

### 311. Pseudo-instructions are:

1. Assembler directives
2. Instructions in any program that have no corresponding machine code instruction
3. Instruction in any program whose presence or absence will not change the output for any input
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Assembler directives

**Explanation:**

* Pseudo-instructions are assembler directives that do not translate directly into machine code.

</details>

### 312. “The number of instructions needed to add ‘n’ numbers and store the result in memory using only one address instructions is:

1. n
2. n-1
3. n+1
4. Independent of n

<details>

<summary>Show me the answer</summary>

**Answer:** 3. n+1

**Explanation:**

* Adding $$n$$ numbers requires $$n$$ instructions, and one additional instruction to store the result.

</details>

### 313. The addressing mode used in the instruction PUSH B is:

1. Direct
2. Register indirect
3. Register
4. Immediate

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Register indirect

**Explanation:**

* The PUSH B instruction uses register indirect addressing to push the contents of the B register onto the stack.

</details>

### 314. The process of fetching and executing instructions one at a time, in order to increasing an address is called:

1. Instruction execution
2. Instruction fetch
3. Straight line sequencing
4. Random sequencing

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Straight line sequencing

**Explanation:**

* Straight line sequencing refers to executing instructions in a linear, sequential manner.

</details>

### 315. The CPU of a computer takes instruction from the memory and executes them. This process is called:

1. Load cycle
2. Fetch-execute cycle
3. Time sequence
4. Clock cycle

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Fetch-execute cycle

**Explanation:**

* The fetch-execute cycle is the process by which the CPU retrieves and executes instructions.

</details>

### 316. In a microprocessor, WAIT states are used to:

1. Make the processor wait during a DMA operation
2. Make the processor wait during a power interrupt processing
3. Make the processor wait during a power shutdown
4. Interface slow peripheral to the processor

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Interface slow peripheral to the processor

**Explanation:**

* WAIT states are used to synchronize the processor with slower peripherals.

</details>

### 317. When a program is being executed in an 8085 microprocessor, its program counter contains:

1. Number of instructions in the current program that have already been executed
2. The total number of instructions in the program being executed
3. Memory address of the instructions that is being currently executed
4. Memory address of the instructions that is to be executed next

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Memory address of the instructions that is to be executed next

**Explanation:**

* The program counter holds the address of the next instruction to be executed.

</details>

### 318. When the HLT instructions of an 8085 microprocessor is executed, the microprocessor:

1. Is disconnected from the system bus till the reset is pressed
2. Halts execution of the program and returns to monitor
3. Enters into a halt-state and the buses are tri-stated
4. Reloads the program from the location 0024 and 0025

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Enters into a halt-state and the buses are tri-stated

**Explanation:**

* The HLT instruction stops the processor and tri-states the buses.

</details>

### 319. Serial input data of 8085 can be loaded into bit 7 of the accumulator by:

1. Executing a RIM instruction
2. Using TRAP
3. Executing RST 1
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Executing a RIM instruction

**Explanation:**

* The RIM (Read Interrupt Mask) instruction loads serial input data into bit 7 of the accumulator.

</details>

### 320. Which of the following interrupts are unmaskable interrupts?

1. RST 5.5
2. TRAP
3. RST 7.5
4. INTR 1

<details>

<summary>Show me the answer</summary>

**Answer:** 2. TRAP

**Explanation:**

* The TRAP interrupt is non-maskable and cannot be disabled.

</details>

### 321. The memory address ranges to which RAM will respond:

1. 0000 H to 1 FFF H
2. 4000 H to 5 FFF H
3. 0000 H to 5 FFF H
4. 3000 H to FFFF H

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 4000 H to 5 FFF H

**Explanation:**

* The RAM responds to addresses within the range 4000 H to 5 FFF H.

</details>

### 322. The address range to which I/O chip will respond is:

1. 0000 H to FFFF H
2. 4000H to 5FFF H
3. 0000H to 5FFFH
4. 3000 H to FFFF H

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 0000H to 5FFFH

**Explanation:**

* The I/O chip responds to addresses within the range 0000 H to 5 FFF H.

</details>

### 323. Both the arithmetic logic unit (ALU) and control section of CPU employ special purpose storage location called:

1. Decoder
2. Multiplexer
3. Buffers
4. Registers

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Registers

**Explanation:**

* Registers are used for temporary storage in the ALU and control unit.

</details>

### 324. A basic instruction that can be interpreted by a computer generally has:

1. An operand and an address
2. Sequence register and decoder
3. A decoder and an accumulator
4. An address and decoder

<details>

<summary>Show me the answer</summary>

**Answer:** 1. An operand and an address

**Explanation:**

* A basic instruction typically consists of an operand and an address.

</details>

### 325. The differences between PLA and ROM is:

1. PLA is combination ROM is sequential
2. PLA economizes on the number of minterms
3. PLA has fixed AND array, ROM has fixed OR array
4. None of these

<details>

<summary>Show me the answer</summary>

**Answer:** 2. PLA economizes on the number of minterms

**Explanation:**

* PLA (Programmable Logic Array) reduces the number of minterms compared to ROM.

</details>

### 326. The control unit of computer:

1. Performs ALU operations on the data
2. Controls the operation of the output devices
3. Is a device for manually operating the computer
4. Directs the other unit of computers

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Directs the other unit of computers

**Explanation:**

* The control unit directs the operations of other units in the computer.

</details>

### 327. The ALU of a computer normally contains a number of high-speed storage elements called:

1. Semiconductor memory
2. Hard disk
3. Registers
4. Magnetic disks

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Registers

**Explanation:**

* The ALU uses registers for high-speed storage of data.

</details>

### 328. The unit of a computer system which executes program, communication with and often controls the operation of other subsystems of the computer is the:

1. CPU
2. I/O unit
3. Control unit
4. Peripheral unit

<details>

<summary>Show me the answer</summary>

**Answer:** 1. CPU

**Explanation:**

* The CPU (Central Processing Unit) executes programs and controls other subsystems.

</details>

### 329. The ability of a medium size computer system to increase in data processing capability by addition of such devices as mass storage device, I/O device etc. is called:

1. Computer expandability
2. Computer enhancement
3. Computer mobility
4. Computer upward capability

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Computer expandability

**Explanation:**

* Computer expandability refers to the ability to increase processing capability by adding devices.

</details>

### 330. The technique which repeatedly uses the same block of internal storage during different stage of problem is called:

1. Overlay
2. Swapping
3. Overlapping
4. Reuse

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Overlay

**Explanation:**

* Overlay is a technique where the same memory block is reused for different stages of a program.

</details>

### 331. The registers used as a working area in CPU is:

1. Program counter
2. Instruction decoder
3. Instruction register
4. Accumulator

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Accumulator

**Explanation:**

* The accumulator is a working register used for arithmetic and logic operations.

</details>

### 332. Which of the following information holds the information before going to the decoder?

1. Control register
2. Accumulator
3. Data register
4. Address register

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Data register

**Explanation:**

* The data register holds information before it is sent to the decoder.

</details>

### 333. Which of the following unit is used to supervise each instruction in the CPU?

1. Control logic unit
2. ALU
3. Accumulator
4. Control register

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Control logic unit

**Explanation:**

* The control logic unit supervises the execution of each instruction in the CPU.

</details>

### 334. The bus which is used to transfer data from main memory to peripheral device is:

1. Data bus
2. DMA bus
3. Input bus
4. Output bus

<details>

<summary>Show me the answer</summary>

**Answer:** 2. DMA bus

**Explanation:**

* The DMA (Direct Memory Access) bus is used for transferring data between memory and peripherals.

</details>

### 335. The device which is used to connect a peripheral to bus is called:

1. Control register
2. Communication protocol
3. Interface
4. None of these

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Interface

**Explanation:**

* An interface connects peripherals to the bus.

</details>

### 336. The bus connected between the CPU and main memory that permits transfer of information between main memory and the CPU is called:

1. DMA bus
2. Address bus
3. Memory bus
4. Control bus

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Memory bus

**Explanation:**

* The memory bus facilitates data transfer between the CPU and main memory.

</details>

### 337. What is the storage capacity of a Hollerith card which is organized into nibbles?

1. 32
2. 120
3. 64
4. 240

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 120

**Explanation:**

* A Hollerith card organized into nibbles can store 120 bits of data.

</details>

### 338. How many addresses are required for 25x40 video RAM?

1. 1020
2. 1000
3. 1920
4. 2000

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 1000

**Explanation:**

* A 25x40 video RAM requires 1000 addresses (25 rows x 40 columns).

</details>

### 339. Microprogramming is a technique for:

1. Writing small program effectively
2. Programming output/input routines
3. Programming the microprocessor
4. Programming the control steps of a computer

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Programming the control steps of a computer

**Explanation:**

* Microprogramming is used to program the control steps of a computer.

</details>

### 340. A device that works in conjunction with a computer but not as part of it is called:

1. Microprocessor
2. Hardware
3. Peripheral device
4. Memory

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Peripheral device

**Explanation:**

* A peripheral device works with a computer but is not part of the core system.

</details>

### 341. A system of letters, numbers symbols adopted by computer manufacture as an abbreviation form of instruction sets is called

1. Mesh
2. Modern
3. Monitor
4. Mnemonic

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Mnemonic

**Explanation:**

* Mnemonics are symbolic representations of instructions used in assembly language programming.

</details>

### 342. When a subroutine is called, then address of the instruction following the CALL instruction is stored in/on the

1. Stack pointer
2. Program counter
3. Accumulator
4. Stack

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Stack

**Explanation:**

* When a subroutine is called, the return address (the address of the instruction following the CALL) is stored on the stack.

</details>

### 343. In 8085 microprocessors, the value of the most significant bit of the result following the execution of any arithmetic or Boolean instruction is stored in the

1. Carry status flag
2. Sign status flag
3. Auxiliary carry status flag
4. Zero status flag

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Sign status flag

**Explanation:**

* The Sign flag (S) in the 8085 microprocessor stores the value of the most significant bit (MSB) of the result after arithmetic or logical operations.

</details>

### 344. PLA

1. Produces sum of products as the outputs
2. Is dedicated for a particular operation
3. Is general
4. Both A and B

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both A and B

**Explanation:**

* PLA (Programmable Logic Array) produces sum-of-products outputs and can be dedicated for specific operations.

</details>

### 345. The sequence of events that happen during a typical fetch operation is

1. PC-MAR-Memory-MDR-IR
2. PC-Memory-IR
3. PC-Memory-MDR-IR
4. PC-MAR-Memory-IR

<details>

<summary>Show me the answer</summary>

**Answer:** 1. PC-MAR-Memory-MDR-IR

**Explanation:**

* During a fetch operation, the Program Counter (PC) sends the address to the Memory Address Register (MAR), which fetches the instruction from memory into the Memory Data Register (MDR), and then the instruction is loaded into the Instruction Register (IR).

</details>

### 346. Which of the following is not a form of memory?

1. Instruction cache
2. Instruction opcode
3. Instruction register
4. Translation lookaside buffer

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Instruction opcode

**Explanation:**

* Instruction opcode is part of the instruction itself, not a form of memory.

</details>

### 347. Which memory is difficult to interface with processor?

1. Static memory
2. ROM
3. Dynamic memory
4. RAM

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Dynamic memory

**Explanation:**

* Dynamic memory (DRAM) requires periodic refreshing, making it more complex to interface with the processor compared to static memory.

</details>

### 348. Desirable characteristic(s) of a memory system is(are)

1. Speed and reliability
2. Durability and compactness
3. Low power consumption
4. All of these

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of these

**Explanation:**

* A good memory system should be fast, reliable, durable, compact, and consume low power.

</details>

### 349. The minimum time delay required between initiation of two successive memory operation is called

1. Memory cycle time
2. Transmission time
3. Memory access time
4. Skip time

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Memory cycle time

**Explanation:**

* Memory cycle time is the minimum time required between two successive memory operations.

</details>

### 350. Which of the following statement is wrong?

1. RAM is a type of volatile
2. Magnetic tape is non-volatile
3. Magnetic core and semiconductor memories are used as mass memory medium
4. An EPROM can be programmed, erased and reprogrammed by user with an EPROM programming instruction

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Magnetic core and semiconductor memories are used as mass memory medium

**Explanation:**

* Magnetic core memory is outdated and not used as a mass memory medium today. Semiconductor memories like DRAM and flash memory are more common.

</details>

### 351. The refreshing rate of dynamic RAMs is approximately once in:

1. Two microseconds
2. Fifty milliseconds
3. Two milliseconds
4. Two seconds

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Two milliseconds

**Explanation:**

* Dynamic RAMs (DRAMs) require refreshing approximately every 2 milliseconds to retain data.

</details>

### 352. In comparison with static RAM memory, the dynamic RAM memory has:

1. Lower bit density and higher power consumption
2. Higher bit density and higher power consumption
3. Lower bit density and lower power consumption
4. Higher bit density and lower power consumption

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Higher bit density and lower power consumption

**Explanation:**

* DRAM has higher bit density and consumes less power compared to SRAM.

</details>

### 353. Disadvantage of dynamic RAM over static RAM is:

1. Higher power consumption
2. Variable speed
3. Need to refresh the capacitor charge every once in two milliseconds
4. Higher bit density

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Need to refresh the capacitor charge every once in two milliseconds

**Explanation:**

* DRAM requires periodic refreshing, which is a disadvantage compared to SRAM.

</details>

### 354. The access time of magnetic bubble memory is approximately:

1. 30 nanoseconds
2. 30 milliseconds
3. 30 microseconds
4. 0.3 seconds

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 30 microseconds

**Explanation:**

* Magnetic bubble memory has an access time of approximately 30 microseconds.

</details>

### 355. Serial access memories are useful in applications where:

1. Data consists of numbers
2. Short access time is required
3. Each stored word is processed differently
4. Data naturally needs to flow in and out in serial form

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Data naturally needs to flow in and out in serial form

**Explanation:**

* Serial access memories are used when data flows in and out serially, such as in shift registers.

</details>

### 356. What is the main advantage of magnetic core memory over semiconductor RAM memory?

1. More compact and smaller
2. More economical
3. A bit does not have to be written after reading
4. Non-volatile

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Non-volatile

**Explanation:**

* Magnetic core memory is non-volatile, meaning it retains data even when power is lost.

</details>

### 357. Fastest types of memory from the following list is:

1. Tape
2. Disk
3. Semiconductor
4. Bubble memory

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Semiconductor

**Explanation:**

* Semiconductor memory (e.g., SRAM, DRAM) is the fastest among the listed options.

</details>

### 358. The use of hardware in Memory management is through segment relocation and protection is:

1. To perform address translation to reduce size of the memory
2. To perform address translation to reduce execution time overhead
3. Both A and B
4. None of these

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Both A and B

**Explanation:**

* Segment relocation and protection help in address translation and reduce execution time overhead.

</details>

### 359. Memory refreshing may be done:

1. By the CPU that contains a spec regress counter, only
2. By an external refresh counter, only
3. Either by CPU or by an extern refresh counter
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Either by CPU or by an extern refresh counter

**Explanation:**

* Memory refreshing can be handled by the CPU or an external refresh counter.

</details>

### 360. Choose the correct statement from the following:

1. PROM contains a programmable AND array and a fixed OR array
2. PLA contains a fixed AND array and a programmable OR array
3. PROM contains a fixed AND array and a programmable OR array
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. PROM contains a fixed AND array and a programmable OR array

**Explanation:**

* PROM (Programmable Read-Only Memory) has a fixed AND array and a programmable OR array.

</details>

### 361. Which of the following is not true of primary storage?

1. It represents the decimal number through string of binary digits
2. It stores operating system programs
3. It stores data while they are being processed by CPU
4. It stores the bulk of data used by computer application

<details>

<summary>Show me the answer</summary>

**Answer:** 4. It stores the bulk of data used by computer application

**Explanation:**

* Primary storage (e.g., RAM) is used for temporary data storage, not for bulk data storage.

</details>

### 362. A dynamic RAM consists up:

1. Six transistors
2. One transistor and one capacitor
3. Two transistors and two capacitors
4. Two capacitors only

<details>

<summary>Show me the answer</summary>

**Answer:** 2. One transistor and one capacitor

**Explanation:**

* DRAM cells consist of one transistor and one capacitor.

</details>

### 363. Semiconductor memory is:

1. Somewhat slower than magnetic core memory
2. A volatile memory
3. Somewhat longer than magnetic core memory
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. A volatile memory

**Explanation:**

* Semiconductor memory (e.g., RAM) is volatile, meaning it loses data when power is turned off.

</details>

### 364. Which of the following is the internal memory of the system (computer)?

1. CPU registers
2. Main memory
3. Cache memory
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* CPU registers, main memory, and cache memory are all part of the internal memory system.

</details>

### 365. A software program stored in a ROM that cannot be changed easily is called:

1. Hardware
2. Editor
3. Linker
4. Firmware

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Firmware

**Explanation:**

* Firmware is software embedded in ROM that cannot be easily changed.

</details>

### 366. An advantage of memory interfacing is that:

1. A large memory is obtained
2. Effective speed of the memory is increased
3. The cost of the memory is reduced
4. A non-volatile memory is obtained

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Effective speed of the memory is increased

**Explanation:**

* Memory interfacing improves the effective speed of memory access.

</details>

### 367. In a virtual memory system, the address space specified by the address line of the CPU must be \_\_\_\_\_\_ than the physical memory size and \_\_\_\_\_\_ than the secondary storage size.

1. Smaller, smaller
2. Larger, smaller
3. Smaller, larger
4. Larger, larger

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Larger, smaller

**Explanation:**

* Virtual memory allows the address space to be larger than physical memory but smaller than secondary storage.

</details>

### 368. Which of the following is /are advantage of virtual memory?

1. Faster access to memory on a average
2. Processes can be given protected address space
3. Both A and B
4. Program larger than the physical memory size can be run

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Both A and B

**Explanation:**

* Virtual memory provides faster access and protected address spaces for processes.

</details>

### 369. Which of the following need extra hardware for DRAM refreshing?

1. 8085
2. Motorola 68000
3. Both (A) and (B)
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Both (A) and (B)

**Explanation:**

* Both the 8085 and Motorola 68000 require extra hardware for DRAM refreshing.

</details>

### 371. Memory consisting of electronic circuit attached into silicon chip is known as:

1. Magnetic core memory
2. Thin film memory
3. Semiconductor memory
4. MOS memory

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Semiconductor memory

**Explanation:**

* Semiconductor memory is made up of electronic circuits integrated into silicon chips, making it a key component in modern computing.

</details>

### 372. Which of the following memory is capable of operating at electronic speed?

1. Semiconductor memory
2. Magnetic drums
3. Magnetic disks
4. Magnetic tapes

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Semiconductor memory

**Explanation:**

* Semiconductor memory operates at electronic speeds, making it much faster than magnetic storage devices like drums, disks, or tapes.

</details>

### 373. The larger the RAM of a computer, the faster is its speed, since it eliminates

1. Need of ROM
2. Frequency disk I/O
3. Need for external memory
4. Need for a data-wide path

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Frequency disk I/O

**Explanation:**

* Larger RAM reduces the need for frequent disk I/O operations, which are slower compared to accessing data directly from RAM.

</details>

### 374. What is the average access time for a drum rotating at 4000 revolution per minute?

1. 2.5 milli seconds
2. 7.5 milli seconds
3. 5.0 milli seconds
4. 4.0 milli seconds

<details>

<summary>Show me the answer</summary>

**Answer:** 1. 2.5 milli seconds

**Explanation:**

* The average access time for a drum rotating at 4000 RPM is calculated as half the time for one full rotation, which is 2.5 milliseconds.

</details>

### 375. How many input lines are needed to construct 1024-bit coincident 'core plan?'

1. 10
2. 32
3. 16
4. 64

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 64

**Explanation:**

* To construct a 1024-bit coincident core plane, 64 input lines are needed (since 1024 = 2^10, and 64 = 2^6).

</details>

### 376. What is the byte capacity of a drum which is 5-inch-high, 10-inch diameter, and which has 60 tracks per inch bit density of 800 bits per inch?

1. 942000 bytes
2. 188400 bytes
3. 471000 bytes
4. 16384 bytes

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 471000 bytes

**Explanation:**

* The byte capacity is calculated by multiplying the number of tracks, bits per track, and converting bits to bytes. The drum has 60 tracks per inch, 800 bits per inch, and a circumference of 10 inches, resulting in 471000 bytes.

</details>

### 377. The main advantage of multiple bus organization over single bus is,

1. Reduction in the number of cycles for execution
2. Increase in size of the registers
3. Better Connectivity
4. None of these

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Reduction in the number of cycles for execution

**Explanation:**

* Multiple bus organization allows parallel data transfer, reducing the number of cycles needed for execution compared to a single bus system.

</details>

### 378. Property of locality of reference may fail, if a program has

1. Many conditional jumps
2. Many operands
3. Many unconditional jumps
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Locality of reference may fail if a program has many conditional jumps, operands, or unconditional jumps, as these can disrupt the predictable access patterns.

</details>

### 379. How many RAM chips of size (256x1 bit) are required to build 1M byte memory?

1. 8
2. 24
3. 10
4. 32

<details>

<summary>Show me theanswer</summary>

**Answer:** 4. 32

**Explanation:**

* To build 1M byte memory using 256x1 bit chips, you need 32 chips (1M byte = 8M bits, and 256x1 bit chips provide 256 bits each, so 8M / 256 = 32).

</details>

### 380. If each address space represents one byte of storage space, how many address lines are needed to access RAM chips arranged in a 4x6 array, where each chip is 8K x 4 bits?

1. 13
2. 16
3. 15
4. 17

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 17

**Explanation:**

* Each chip is 8K x 4 bits, so 8K = 8192 bytes. For a 4x6 array, the total memory is 4 \* 6 \* 8192 = 196608 bytes. To address this, you need 17 address lines (2^17 = 131072, which is sufficient).

</details>

### 381. Four memory chips of 16x4 size have their address bases connected together. The system will be of size

1. 64x64
2. 32x8
3. 16x16
4. 256x1

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 16x16

**Explanation:**

* Four 16x4 chips connected together result in a 16x16 system, as the address bases are shared, and the data width is increased.

</details>

### 382. Arrange the following configurations for CPU in decreasing order or operating speeds:

1. Hard wired control, vertical micro-programming, horizontal micro-programming
2. Hard wired control, horizontal micro-programming, vertical micro-programming
3. Horizontal micro-programming, vertical micro-programming, hard wired control
4. Vertical micro-programming, horizontal micro-programming, hard wired control

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Hard wired control, horizontal micro-programming, vertical micro-programming

**Explanation:**

* Hardwired control is the fastest, followed by horizontal micro-programming, and then vertical micro-programming, which is the slowest.

</details>

### 383. The main difference (a) between a CISC and a RISC processor is/are that a RISC processor typically

1. Has fewer instructions and addressing modes
2. Has more registers
3. Is easier to implements using hard-wired control logic
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* RISC processors typically have fewer instructions, more registers, and are easier to implement using hard-wired control logic compared to CISC processors.

</details>

### 384. Comparing the time T1 taken for a single instruction on a pipelined CPU with time T2 taken on a non-pipelined but identical CPU, we can say that

1. T1=T2
2. T1>T2
3. T1\<T2
4. T1 is T2 plus time taken for one instruction fetch cycle

<details>

<summary>Show me the answer</summary>

**Answer:** 3. T1\<T2

**Explanation:**

* Pipelining allows multiple instructions to be processed simultaneously, reducing the time taken for a single instruction compared to a non-pipelined CPU.

</details>

### 385. Performance of a pipelined processor suffers if

1. The pipeline stages have different delays
2. Consecutive instructions are dependent on each other
3. The pipeline stages share hardware resources
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Pipeline performance suffers if stages have different delays, instructions are dependent, or stages share hardware resources, leading to stalls or bottlenecks.

</details>

### 386. A micro-programmed control unit

1. Is faster than a hard-wired control unit
2. Facilitates easy implementation of new instruction
3. Is useful when very small programs are to be run
4. Usually refers to the control unit of a microprocessor

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Facilitates easy implementation of new instruction

**Explanation:**

* A micro-programmed control unit allows for easier implementation of new instructions compared to hard-wired control units, as it uses software to define control logic.

</details>

### 387. Which of the following are typical characteristics of a RISC machine?

1. Highly pipelined
2. Multiple register sets
3. Both (A) and (B)
4. None of these

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Both (A) and (B)

**Explanation:**

* RISC machines are typically highly pipelined and have multiple register sets to improve performance and efficiency.

</details>

### 388. In an 8085-microprocessor system with memory mapped I/O

1. I/O device have 8-bit addresses
2. I/O devices are accessed using IN and OUT instruction
3. There can be a maximum of 256 input devices and 256 output devices
4. Arithmetic and logic operations can be directly performed with the I/O data

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Arithmetic and logic operations can be directly performed with the I/O data

**Explanation:**

* In memory-mapped I/O, I/O devices are treated like memory locations, allowing arithmetic and logic operations to be performed directly on I/O data.

</details>

### 389. How many types of storage loops exist in magnetic bubble memory?

1. 8
2. 3
3. 4
4. 2

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 2

**Explanation:**

* Magnetic bubble memory typically uses two types of storage loops: major loops and minor loops.

</details>

### 390. How many wires are threaded through the cores in a coincident current core memory?

1. 2
2. 4
3. 3
4. 6

<details>

<summary>Show me the answer</summary>

**Answer:** 1. 2

**Explanation:**

* Coincident current core memory uses two wires threaded through the cores: one for the X-axis and one for the Y-axis.

</details>

### 391. When we move from the outermost track to the innermost track in a magnetic disk, then density (bits per liner inch)

1. Increases
2. Remains the same
3. Decreases
4. Either remains constant or decreases

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Increases

**Explanation:**

* As we move from the outermost track to the innermost track on a magnetic disk, the bit density (bits per linear inch) increases due to the smaller circumference of the inner tracks.

</details>

### 392. The use of hardware in Memory management is through segment relocation and protection is

1. To perform address translation to reduce size of the memory
2. To perform address translation to reduce execution time overhead
3. Both A and B
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Both A and B

**Explanation:**

* Hardware in memory management is used for segment relocation and protection to perform address translation, which reduces memory size and execution time overhead.

</details>

### 393. The parallel operation is preferred because

1. Circuitry is simple
2. It is faster than series operation
3. It requires less memory
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. It is faster than series operation

**Explanation:**

* Parallel operation is preferred because it allows multiple operations to be performed simultaneously, making it faster than serial operation.

</details>

### 394. In comparison to the internal (main) memory, tape or disk memory is

1. Slower and more expensive
2. Faster and more expensive
3. Slower and less expensive
4. Faster and less expensive

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Slower and less expensive

**Explanation:**

* Tape or disk memory is slower than internal (main) memory but is less expensive, making it suitable for bulk storage.

</details>

### 395. The number of records contained within a block of data on magnetic tape is defined by the

1. Block definition
2. Blocking factor
3. Record contain clause
4. Record per block factor

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Blocking factor

**Explanation:**

* The blocking factor defines the number of records contained within a block of data on magnetic tape.

</details>

### 396. Transfer of information from main storage is typically n times faster than the transfer form auxiliary storage, where n is about

1. 5
2. 100
3. 10
4. 200

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 100

**Explanation:**

* Transfer of information from main storage is typically about 100 times faster than from auxiliary storage due to the speed difference between RAM and disk storage.

</details>

### 397. Which access method is used for obtaining a record form a cassette tape?

1. Direct
2. Random
3. Sequential
4. Parallel

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Sequential

**Explanation:**

* Cassette tapes use sequential access, meaning data must be read in the order it is stored on the tape.

</details>

### 398. An advantage of blocking a tape is that

1. The additional processing time is consumed
2. The direct file method can be emulated
3. The tapes contains less data and longer tapes
4. Less tape is used to store the same amount of data

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Less tape is used to store the same amount of data

**Explanation:**

* Blocking a tape reduces the amount of tape used to store the same amount of data by grouping records into blocks, reducing overhead.

</details>

### 399. The ISA standard Buses are used to connect,

1. RAM and processor
2. Hard disk and Processor
3. GPU and processor
4. CD/DVD drives and Processor

<details>

<summary>Show me the answer</summary>

**Answer:** 1. RAM and processor

**Explanation:**

* ISA (Industry Standard Architecture) buses are primarily used to connect RAM and the processor in older computer systems.

</details>

### 400. Which of the following is not true of primary storage?

1. It represents the decimal number through string of binary digits.
2. It stores operating system programs
3. It stores data while they are being processed by CPU.
4. It stores the bulk of data used by computer application

<details>

<summary>Show me the answer</summary>

**Answer:** 4. It stores the bulk of data used by computer application

**Explanation:**

* Primary storage (RAM) is used for temporary data storage while the CPU processes it, but it does not store the bulk of data used by applications, which is typically stored in secondary storage.

</details>

### 401. In modern computers bipolar semiconductor chips are often used in the arithmetic logic unit. What material is used for the slower and less expensive primary storage section?

1. Gallium arsenide (GaAs)
2. Silicon
3. Metal oxide semiconductor
4. Gallium arsenide chips

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Metal oxide semiconductor

**Explanation:**

* Metal oxide semiconductor (MOS) technology is used for slower and less expensive primary storage, such as DRAM, due to its cost-effectiveness and scalability.

</details>

### 402. Which type of memory chips are likely to be used in the primary storage of the future generation of computers?

1. Selenium chips
2. Bio chips
3. Optical chips
4. Gallium arsenide chips

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Optical chips

**Explanation:**

* Optical chips, which use light instead of electricity, are a promising technology for future primary storage due to their potential for high speed and low power consumption.

</details>

### 403. How many bits can be stored in the 8K capital?

1. 8000
2. 4000
3. 8192
4. 4096

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 8192

**Explanation:**

* 8K (kilobytes) is equivalent to 8192 bytes, and since each byte is 8 bits, the total number of bits is 8192 \* 8 = 65536 bits.

</details>

### 404. If a computer has a 1024 K memory, then what does the letter K stands for?

1. Kilometer
2. 1024
3. Thousand
4. Core

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 1024

**Explanation:**

* In computing, "K" stands for 1024 (2^10), not 1000, as memory sizes are based on binary multiples.

</details>

### 405. What was the amount of memory required by the earliest operating system called dos 1.0?

1. 4K
2. 16K
3. 8K
4. 32K

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 8K

**Explanation:**

* DOS 1.0 required a minimum of 8K of memory to operate, making it suitable for early personal computers with limited resources.

</details>

### 406. The storage device which is used to compensate for the difference in rates of flow of data from one device to another is called

1. Cache
2. Buffer
3. Concentrator
4. I/O device

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Buffer

**Explanation:**

* A buffer is used to temporarily store data to compensate for differences in data flow rates between devices, ensuring smooth data transfer.

</details>

### 407. As a secondary storage medium, what is the most important advantage of a video disk?

1. Laser disk
2. Durability
3. Potential capacity
4. Cost effectiveness

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Potential capacity

**Explanation:**

* Video disks offer high potential capacity, making them suitable for storing large amounts of data, such as video and multimedia content.

</details>

### 408. What is the size of optical compact disk which is used for recording high quality music?

1. 4.7-inch
2. 5½ inch
3. 3½ inch
4. 8 inch

<details>

<summary>Show me the answer</summary>

**Answer:** 1. 4.7-inch

**Explanation:**

* The standard size for optical compact disks (CDs) used for recording high-quality music is 4.7 inches in diameter.

</details>

### 409. Which part of the diskette never be touched?

1. Hub
2. Oval slot
3. Hole in the center
4. Corner

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Oval slot

**Explanation:**

* The oval slot on a diskette should never be touched, as it exposes the magnetic surface, which can be easily damaged.

</details>

### 410. Memory is

1. A device that performs a sequence of operations specified by instruction in memory
2. The device where information in stored
3. A sequence of instruction
4. Typically characterized by interactive processing and time-slicing of the CPU's time to allow quick response to each user

<details>

<summary>Show me the answer</summary>

**Answer:** 2. The device where information in stored

**Explanation:**

* Memory is a device where information is stored, allowing the CPU to access and process data as needed.

</details>

### 411. Virtual memory

1. Is a method of memory allocation by which the program is subdivided into equal portions, 8 pages and core is subdivided into equal portions
2. Consists of those addresses that may be generated by a processor during execution of a computation
3. Is a method of allocating processor time
4. Allows multiple programs to reside in separate areas of core at a time

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Consists of those addresses that may be generated by a processor during execution of a computation

**Explanation:**

* Virtual memory consists of addresses that may be generated by a processor during execution, allowing programs to use more memory than physically available.

</details>

### 412. AROM is used to store the table for multiplication of two 8 -bit unsigned integers. The size of ROM required is

1. 256K x 6
2. 4K x 16
3. 64K x 8
4. 64K x 16

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 64K x 8

**Explanation:**

* To store the multiplication table for two 8-bit unsigned integers, a 64K x 8 ROM is required, as it can store 65536 (2^16) entries, each 8 bits wide.

</details>

### 413. The controller uses \_\_\_\_\_\_ to help with the transfers when handling network interfaces.

1. Input Buffer Storage
2. Bridge circuits
3. Signal enhancers
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Input Buffer Storage

**Explanation:**

* Input buffer storage is used by the controller to temporarily hold data during transfers, ensuring smooth communication between network interfaces.

</details>

### 414. To overcome the conflict over the possession of the BUS we use \_\_\_\_\_\_.

1. Optimizers
2. Multiple BUS structure
3. BUS arbitrators
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. BUS arbitrators

**Explanation:**

* BUS arbitrators are used to resolve conflicts over bus access, ensuring fair and efficient sharing of the bus among multiple devices.

</details>

### 415. The seek time of a disk is 30 ms. It rotates at the rate of 30 rotations/second. The capacity of each track is 300 words. The access time is (approximately)

1. 62 ms
2. 50 ms
3. 60 ms
4. 47 ms

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 47 ms

**Explanation:**

* The access time is calculated as the sum of seek time (30 ms) and rotational latency (16.67 ms, since 30 rotations/second = 33.33 ms per rotation, and average latency is half of that). Thus, 30 + 16.67 ≈ 47 ms.

</details>

### 416. How many RAM chips of size (256K x 1 bit) are required to build 1 M byte memory?

1. 8
2. 24
3. 10
4. 32

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 32

**Explanation:**

* To build 1M byte memory using 256K x 1 bit chips, you need 32 chips (1M byte = 8M bits, and 256K x 1 bit chips provide 256K bits each, so 8M / 256K = 32).

</details>

### 417. If each address space represents one byte of storage space, how many address lines are needed to access RAM chips arranged in a 4 x 6 array, where each chip is 8K x 4 bits?

1. 13
2. 16
3. 15
4. 17

<details>

<summary>Show me the answer</summary>

**Answer:** 4. 17

**Explanation:**

* Each chip is 8K x 4 bits, so 8K = 8192 bytes. For a 4x6 array, the total memory is 4 \* 6 \* 8192 = 196608 bytes. To address this, you need 17 address lines (2^17 = 131072, which is sufficient).

</details>

### 418. In a memory system, four 256 x 8 PROM chips are used to make total memory of size 1024 x 4. What is the number of address bus lines?

1. 4
2. 10
3. 8
4. 16

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 10

**Explanation:**

* Four 256 x 8 PROM chips make a total memory of 1024 x 4, requiring 10 address lines (2^10 = 1024).

</details>

### 419. Consider a high speed 40 ns memory cache with a successful hit ratio of 80%. The regular memory has an access time of 100 ns. What is the average effective time for CPU to access memory?

1. 52 ns
2. 70 ns
3. 60 ns
4. 80 ns

<details>

<summary>Show me the answer</summary>

**Answer:** 1. 52 ns

**Explanation:**

* The average effective access time is calculated as (Hit ratio \* Cache access time) + (Miss ratio \* Memory access time) = (0.8 \* 40) + (0.2 \* 100) = 32 + 20 = 52 ns.

</details>

### 420. What is the hit ratio of a cache if a system performs memory access at 30 nano seconds with the cache and 150 nano seconds without it? Assume that the each uses 20 nano sec memory, choose the closest approximate

1. 81%
2. 92%
3. 75%
4. 87%

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 92%

**Explanation:**

* The hit ratio can be calculated using the formula: Hit ratio = (Memory access time without cache - Memory access time with cache) / (Cache access time - Memory access time without cache). Plugging in the values: (150 - 30) / (20 - 150) ≈ 92%.

</details>

### 421. Consider a disk with the following characteristics

1. Track size: 10,000 bytes
2. Rotational latency: 10 ms / revaluation
3. Block size: 1,000 bytes
4. What is the maximum transfer rate per track measured in bits per second as is conventional for this disk unit?
5. 400 Mbps
6. 6,400 Mbps
7. 8 Mbps
8. 4,250 Mbps

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 8 Mbps

**Explanation:**

* The maximum transfer rate per track is calculated as (Track size / Rotational latency) = (10,000 bytes / 10 ms) = 1,000,000 bytes per second = 8 Mbps (since 1 byte = 8 bits).

</details>

### 422. Increasing the RAM of a computer typically improves the performance because:

1. Virtual memory increases
2. Larger RAMs are faster
3. Fewer page faults occurs
4. Fewer segmentation faults occur

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Fewer page faults occurs

**Explanation:**

* Increasing RAM reduces the number of page faults, as more data can be stored in physical memory, reducing the need to access slower secondary storage.

</details>

### 423. Which of the following requires a device driver?

1. Register
2. Cache
3. Main memory
4. Disk

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Disk

**Explanation:**

* Disks require device drivers to manage communication between the operating system and the disk hardware.

</details>

### 424. Which one of the following statements is false?

1. Virtual memory implements the translation of a programs address space into physical memory address
2. Virtual memory allows each program to exceed the size of the primary memory
3. Virtual memory increases the degree of multiprogramming
4. Virtual memory reduces the context switching overhead

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Virtual memory reduces the context switching overhead

**Explanation:**

* Virtual memory does not reduce context switching overhead; it may even increase it due to the need to manage page tables and swap space.

</details>

### 425. The advantage of CMOS technology over a MOS is

1. Lower power dissipation
2. Greater speed
3. Smaller chip size
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* CMOS technology offers lower power dissipation, greater speed, and smaller chip size compared to traditional MOS technology.

</details>

### 426. The advantage of synchronous circuits over asynchronous one is...

1. Faster operation
2. Better noise immunity
3. Both A and B
4. Lower hardware equipment

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Both A and B

**Explanation:**

* Synchronous circuits offer faster operation and better noise immunity compared to asynchronous circuits, making them more reliable and efficient.

</details>

### 427. Which of the following is not a form of memory?

1. Instruction cache
2. Instruction register
3. Instruction code
4. Translation lookaside buffer

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Instruction code

**Explanation:**

* Instruction code is not a form of memory; it refers to the binary representation of instructions executed by the CPU.

</details>

### 428. In 2's complement, addition overflow

1. Is tagged whenever there is a carry for sign bit addition
2. Cannot occur when a positive value is added to a negative value
3. Is flagged when the carries from sign bit and previous bit match
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Is flagged when the carries from sign bit and previous bit match

**Explanation:**

* In 2's complement addition, overflow is flagged when the carries from the sign bit and the previous bit match, indicating an incorrect result.

</details>

### 429. The performance of the pipelined processor suffers if...

1. The pipeline stage has different delay
2. Consecutive instructions depend on each other
3. The pipeline sages share hardware resources
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Pipeline performance suffers if stages have different delays, instructions are dependent, or stages share hardware resources, leading to stalls or bottlenecks.

</details>

### 430. In absolute addressing mode...

1. The operand is inside the instruction
2. The address of the operand is inside the instruction
3. The register containing the address of the operand is specified in the instruction
4. Location of the operand is implicit

<details>

<summary>Show me the answer</summary>

**Answer:** 2. The address of the operand is inside the instruction

**Explanation:**

* In absolute addressing mode, the address of the operand is directly specified in the instruction, allowing direct access to memory locations.

</details>

### 431. A processor needs software interrupt to

1. Test the interrupt system of the processor
2. Implement co routines
3. Obtain system services which need execution of privileged instructions
4. Return from subroutine

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Obtain system services which need execution of privileged instructions

**Explanation:**

* Software interrupts are used by a processor to obtain system services that require the execution of privileged instructions, such as accessing hardware resources.

</details>

### 432. Horizontal microprogramming...

1. Does not require use of signal decoders
2. Results in larger sized micro-instructions than vertical micro-programming
3. Use one bit for each control signal
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* Horizontal microprogramming uses one bit for each control signal, resulting in larger micro-instructions and eliminating the need for signal decoders.

</details>

### 433. The main difference (s) between a CISC and RISC processor is/are that a RISC processor typically has

1. A fewer instruction
2. A fewer addressing mode
3. A more register, an ease to implement using hardwired control logic
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* RISC processors typically have fewer instructions, fewer addressing modes, more registers, and are easier to implement using hardwired control logic compared to CISC processors.

</details>

### 434. The exponent of a floating-point number is represented in excess -N code so that

1. The dynamic range is large
2. The precision is high
3. The smallest number is represented by all zeros
4. Overflow is avoided

<details>

<summary>Show me the answer</summary>

**Answer:** 3. The smallest number is represented by all zeros

**Explanation:**

* The exponent in floating-point numbers is represented in excess-N code so that the smallest number is represented by all zeros, simplifying comparisons and arithmetic operations.

</details>

### 435. If negative numbers are stored in 2's complement form, the range of numbers that can be stored in 8 bits is......

1. -128 to +128
2. -128 to +127
3. -127 to +128
4. -127 to +127

<details>

<summary>Show me the answer</summary>

**Answer:** 2. -128 to +127

**Explanation:**

* In 2's complement form, an 8-bit number can represent values from -128 to +127, as the most significant bit is used to indicate the sign.

</details>

### 436. On receiving an interrupt from an I/O device, the CPU

1. Halts for a pre-determined time
2. Hands over control of address bus and data bus to the interrupting device
3. Branches off to the interrupt service routine immediately
4. Branches off to the interrupt service routine after completion of the current instruction

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Branches off to the interrupt service routine after completion of the current instruction

**Explanation:**

* The CPU typically completes the current instruction before branching to the interrupt service routine to ensure the integrity of the program state.

</details>

### 437. In serial communication, an extra clock is needed

1. To synchronize the devices
2. For programmed baud rate control
3. To make efficient use of RS-232
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. To synchronize the devices

**Explanation:**

* In serial communication, an extra clock is needed to synchronize the transmitting and receiving devices, ensuring accurate data transfer.

</details>

### 438. Which of the following rules regarding the addition of 2 given numbers is correct, if negative numbers are represented in 2's complement form?

1. Add sign bit and discard carry, if any.
2. Add sign bit and add carry, if any.
3. Don't add sign bit and discard carry, if any.
4. Don't add sign bit and add carry, if any.

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Don't add sign bit and add carry, if any.

**Explanation:**

* In 2's complement addition, the sign bit is not added separately, and the carry is added to the result if it occurs, ensuring correct arithmetic operations.

</details>

### 439. The difference between 80486 and 80386 is/are...

1. Presence of floating-point co-processor
2. Speed of operation
3. Presence of 8 K cache on chip, presence of memory controller
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* The 80486 includes a floating-point co-processor, operates at higher speeds, and has an 8K on-chip cache and memory controller, distinguishing it from the 80386.

</details>

### 440. In virtual memory system, the addresses used by the programmer belongs to

1. Memory space
2. Physical addresses
3. Address space
4. Main memory address

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Address space

**Explanation:**

* In a virtual memory system, the addresses used by the programmer belong to the address space, which is mapped to physical memory by the memory management unit.

</details>

### 441. The method for updating the main memory as soon as word is removed from the cache is called

1. Write-through
2. Write-back
3. Protected-write
4. Cache write

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Write-back

**Explanation:**

* The write-back method updates main memory only when a word is removed from the cache, reducing the number of memory writes and improving performance.

</details>

### 442. Which is true for a typical RISC architecture?

1. Micro programmed control unit
2. Instruction takes multiple cycles
3. Have fewer register in CPU
4. Emphasis on optimizing instruction pipelines.

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Emphasis on optimizing instruction pipelines.

**Explanation:**

* RISC architectures emphasize optimizing instruction pipelines to improve performance, often using hardwired control units and single-cycle instructions.

</details>

### 443. After reset, CPU begins execution of instruction from memory address

1. 0101H
2. 8000H
3. 0000H
4. FFFFH

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 0000H

**Explanation:**

* After a reset, the CPU typically begins execution from memory address 0000H, where the bootloader or initial program is stored.

</details>

### 444. In 8085 microprocessors how many I/O devices can be interfaced in I/O mapped I/O technique?

1. Either 256 input devices or 256 output devices.
2. 256 I/O devices.
3. 256 input devices & 256 output devices.
4. 512 input-output devices.

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 256 I/O devices.

**Explanation:**

* In I/O mapped I/O technique, the 8085 microprocessor can interface up to 256 I/O devices, using 8-bit addressing.

</details>

### 445. DMA interface unit eliminates the need to use CPU registers to transfer data from

1. MAR to MBR
2. I/O units to memory
3. MBR to MAR
4. Memory to I/O units

<details>

<summary>Show me the answer</summary>

**Answer:** 2. I/O units to memory

**Explanation:**

* The DMA (Direct Memory Access) interface unit allows data to be transferred directly between I/O units and memory without involving the CPU registers.

</details>

### 446. How many 128 x 8 RAM chips are needed to provide a memory capacity of 2048 bytes?

1. 8
2. 16
3. 24
4. 32

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 16

**Explanation:**

* To provide 2048 bytes of memory using 128 x 8 RAM chips, you need 16 chips (2048 bytes / 128 bytes per chip = 16).

</details>

### 447. What is the bit storage capacity of a ROM with a 512 x 4-organization?

1. 2049
2. 2048
3. 2047
4. 2046

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 2048

**Explanation:**

* A ROM with a 512 x 4 organization has a bit storage capacity of 512 \* 4 = 2048 bits.

</details>

### 448. How many different addresses are required by the memories that contain 16K words?

1. 16,380
2. 16,382
3. 16,384
4. 16,386

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 16,384

**Explanation:**

* A memory containing 16K words requires 16,384 unique addresses (16K = 16 \* 1024 = 16,384).

</details>

### 449. The content of a 4-bit register is initially 1101. The register is shifted 2 times to the right with the serial input being 1011101. What is the content of the register after each shift?

1. 1110,0111
2. 0001,1000
3. 1101,1011
4. 1001,1001

<details>

<summary>Show me the answer</summary>

**Answer:** 1. 1110,0111

**Explanation:**

* After two right shifts with the serial input 1011101, the register content changes to 1110 and then 0111.

</details>

### 450. ABCD - seven segment decoder / driver in connected to an LED display. Which segments are illuminated for the input code DCBA = 0001?

1. b,c
2. c,b
3. a,b,c
4. a,b,c,d

<details>

<summary>Show me the answer</summary>

**Answer:** 1. b,c

**Explanation:**

* For the input code DCBA = 0001, segments b and c are illuminated in a seven-segment display, representing the digit "1".

</details>

### 451. Address symbol table is generated by

1. Memory management software
2. Assembler
3. Match logic of associative memory
4. Generated by operating system

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Assembler

**Explanation:**

* The address symbol table is generated by the assembler during the assembly process. It maps symbolic addresses to their corresponding memory addresses.

</details>

### 452. When an instruction is read from the memory, it is called

1. Memory read cycle
2. Fetch cycle
3. Instruction cycle
4. Memory write cycle

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Fetch cycle

**Explanation:**

* The fetch cycle is the process of retrieving an instruction from memory. It is the first step in the instruction cycle.

</details>

### 453. Which activity does not take place during execution cycle?

1. ALU performs the arithmetic and logical operation
2. Effective address is calculated
3. Next instruction is fetched
4. Branch address is calculated and branching conditions are checked

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Next instruction is fetched

**Explanation:**

* The next instruction is fetched during the fetch cycle, not the execution cycle. The execution cycle involves performing operations like ALU calculations, effective address calculation, and branching.

</details>

### 454. The time for which the D-input of a D-FF must not change after the clock is applied is known as

1. Hold time
2. Set-up time
3. Transition time
4. Delay time

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Hold time

**Explanation:**

* Hold time is the minimum time for which the input (D-input) must remain stable after the clock edge to ensure proper operation of the flip-flop.

</details>

### 455. How many memory chips of (128 x 8) are needed to provide a memory capacity of 4096 x 16?

1. 64
2. 16
3. 32
4. 128

<details>

<summary>Show me the answer</summary>

**Answer:** 1. 64

**Explanation:**

* Each chip provides 128 x 8 bits = 1024 bits. For 4096 x 16 bits = 65536 bits, the number of chips required is 65536 / 1024 = 64.

</details>

### 456. In addition of two signed numbers, represented in 2's complement form generates an overflow if

1. A. B = 0
2. A = 0
3. A. B = 1
4. A + B = 1

<details>

<summary>Show me the answer</summary>

**Answer:** 3. A. B = 1

**Explanation:**

* Overflow occurs in 2's complement addition if the sign bits of the operands are the same but differ from the sign bit of the result.

</details>

### 457. In DMA the data transfer is controlled by...

1. Microprocessor
2. RAM
3. Memory
4. I/O devices

<details>

<summary>Show me the answer</summary>

**Answer:** 4. I/O devices

**Explanation:**

* In DMA (Direct Memory Access), data transfer is controlled by I/O devices, bypassing the CPU to directly access memory.

</details>

### 458. Synchronous means...

1. At irregular intervals
2. At same time
3. At variable time
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. At same time

**Explanation:**

* Synchronous operations occur at the same time or are coordinated by a clock signal.

</details>

### 459. Excess-3 equivalent representation of (1234) H is

1. (1237) Ex-3
2. (4567) Ex-3
3. (7993) Ex-3
4. (4663) Ex-3

<details>

<summary>Show me the answer</summary>

**Answer:** 2. (4567) Ex-3

**Explanation:**

* Excess-3 code is obtained by adding 3 to each digit of the hexadecimal number. For (1234)H, the Excess-3 equivalent is (4567)Ex-3.

</details>

### 460. Which of the memory holds the information when the Power Supply is switched off?

1. Static RAM
2. Dynamic RAM
3. EEROM
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. EEROM

**Explanation:**

* EEROM (Electrically Erasable Read-Only Memory) retains data even when the power is switched off, unlike volatile memories like SRAM and DRAM.

</details>

### 461. Minimum no. of NAND gate required implementing an Ex-OR function is

1. 2
2. 3
3. 4
4. 5

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 4

**Explanation:**

* A minimum of 4 NAND gates are required to implement an XOR function.

</details>

### 462. Which of the following expression is not equivalent to x?

1. x NAND x
2. x NOR x
3. x NAND 1
4. x NOR 1

<details>

<summary>Show me the answer</summary>

**Answer:** 4. x NOR 1

**Explanation:**

* The expression `x NOR 1` is equivalent to `NOT x`, which is not the same as `x`.

</details>

### 463. BCD equivalent of Two's complement is

1. Nine's complement
2. One's complement+1
3. Ten's complement
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Ten's complement

**Explanation:**

* The BCD equivalent of Two's complement is Ten's complement.

</details>

### 464. Associative memory is sometimes called as...

1. Virtual memory
2. Cache memory
3. Main memory
4. Content addressable memory

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Content addressable memory

**Explanation:**

* Associative memory is also known as Content Addressable Memory (CAM), where data is accessed based on its content rather than an address.

</details>

### 465. When CPU is not fully loaded, which of the following method of data transfer is preferred?

1. DMA
2. Interrupt
3. Polling
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Interrupt

**Explanation:**

* When the CPU is not fully loaded, interrupt-driven data transfer is preferred as it allows the CPU to handle other tasks while waiting for I/O operations.

</details>

### 466. 8085 microprocessor carryout the subtraction by

1. BCD subtraction method
2. Hexadecimal subtraction method
3. 2's complement method
4. Floating Point subtraction method

<details>

<summary>Show me the answer</summary>

**Answer:** 3. 2's complement method

**Explanation:**

* The 8085 microprocessor performs subtraction using the 2's complement method.

</details>

### 467. PAL circuit consists of

1. Fixed OR & programmable AND logic
2. Programmable OR & Fixed AND Logic
3. Fixed OR & fixed AND logic
4. Programmable OR & programmable AND logic

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Fixed OR & programmable AND logic

**Explanation:**

* PAL (Programmable Array Logic) consists of a fixed OR array and a programmable AND array.

</details>

### 468. CPU checks for an interrupt signal during

1. Starting of last Machine cycle
2. First T-State of interrupt cycle
3. Last T-State of instruction cycle
4. Fetch cycle

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Last T-State of instruction cycle

**Explanation:**

* The CPU checks for interrupt signals during the last T-State of the instruction cycle.

</details>

### 469. Which of the following is not a characteristic of RISC architecture......?

1. Larger instruction set
2. Simple addressing mode
3. One instruction per cycle
4. Register to register operation

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Larger instruction set

**Explanation:**

* RISC architecture is characterized by a smaller instruction set, not a larger one.

</details>

### 470. Memory interleaving technique is used to address the memory modules in order to have

1. Higher average utilization
2. Faster access to a block of data
3. Reduced complexity in mapping hardware
4. Both (A) and (B)

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both (A) and (B)

**Explanation:**

* Memory interleaving improves average utilization and provides faster access to data blocks by distributing memory accesses across multiple modules.

</details>

### 471. In a multiprogramming system, which of the following is used?

1. Data parallelism
2. L1 cache
3. Paging concept
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Paging concept

**Explanation:**

* Multiprogramming systems use the paging concept to manage memory efficiently and allow multiple programs to run concurrently.

</details>

### 472. Cycle stealing technique is used in

1. Interrupt based data transfer
2. DMA based data transfer
3. Polled mode data transfer
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. DMA based data transfer

**Explanation:**

* Cycle stealing is a technique used in DMA (Direct Memory Access) where the DMA controller temporarily takes control of the bus to transfer data.

</details>

### 473. During DMA acknowledge cycle, CPU relinquishes

1. Address bus only
2. Control bus and data bus
3. Address bus and control bus
4. Data bus and address bus

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Data bus and address bus

**Explanation:**

* During a DMA acknowledge cycle, the CPU relinquishes control of the data bus and address bus to the DMA controller.

</details>

### 474. If the stack pointer is initialized with (4FEB) H, then after execution of Push operation in 8085 microprocessors, the Stack Pointer shall be

1. 4FEA
2. 4FEC
3. 4FED
4. 4FE9

<details>

<summary>Show me the answer</summary>

**Answer:** 1. 4FEA

**Explanation:**

* In the 8085 microprocessor, the stack pointer decrements by 2 after a push operation. So, 4FEB - 2 = 4FEA.

</details>

### 475. A more efficient way to organize a Page Table is by means of an associative memory having

1. Number of words equal to number of pages
2. Number of words more than the number of pages
3. Number of words less than the number of pages
4. Any one of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Number of words equal to number of pages

**Explanation:**

* An associative memory (like a TLB) is most efficient when the number of words equals the number of pages.

</details>

### 476. If there are four ROM ICs of 8K and two RAM ICs of 4K words, then the address range of 1st RAM is (Assume initial addresses correspond to ROMs)

1. (8000) H to (9FFF) H
2. (8000) H to (8FFF) H
3. (6000) H to (7FFF) H
4. (9000) H to (9FFF) H

<details>

<summary>Show me the answer</summary>

**Answer:** 2. (8000) H to (8FFF) H

**Explanation:**

* The first RAM starts after the ROMs. Since ROMs occupy 32K (4 x 8K), the RAM starts at 8000H and ends at 8FFFH.

</details>

### 477. A.B.C is equal to A B C for

1. A=0, B=1, C=0
2. A=1, B=0, C=1
3. A=1, B=1, C=1
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* The expression A.B.C is equivalent to A B C for all combinations of A, B, and C.

</details>

### 478. Gray code equivalent of (1000)2 is

1. 1111
2. 1100
3. 1000
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 1100

**Explanation:**

* The Gray code equivalent of binary 1000 is 1100.

</details>

### 479. The memory blocks are mapped on to the cache with the help of......

1. Hash functions
2. Vectors
3. Mapping functions
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Mapping functions

**Explanation:**

* Memory blocks are mapped to cache using mapping functions like direct, associative, or set-associative mapping.

</details>

### 480. During a write operation if the required block is not present in the cache then...... occurs

1. Write latency
2. Write hit
3. Write delay
4. Write miss

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Write miss

**Explanation:**

* A write miss occurs when the required block is not present in the cache during a write operation.

</details>

### 481. In...... protocol the information is directly written into main....

1. Write through
2. Write back
3. Write first
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Write through

**Explanation:**

* In the write-through protocol, data is written directly to both the cache and the main memory.

</details>

### 482. The method of mapping the consecutive memory blocks to consecutive cache blocks is called....

1. Set associative
2. Associative
3. Direct
4. Indirect

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Direct

**Explanation:**

* Direct mapping maps consecutive memory blocks to consecutive cache blocks in a fixed manner.

</details>

### 483. While using the direct mapping technique, in a 16-bit system the higher order 5 bits is used for....

1. Tag
2. Block
3. Word
4. Id

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Tag

**Explanation:**

* In direct mapping, the higher-order bits are used as the tag to identify the memory block.

</details>

### 484. The technique of searching for a block by going through all tags is......

1. Linear search
2. Binary search
3. Associative search
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Associative search

**Explanation:**

* Associative search involves comparing all tags simultaneously to find a match.

</details>

### 485. In case of Zero-address instruction method the operands are stored in....

1. Register
2. Accumulators
3. Push down stack
4. Cache

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Push down stack

**Explanation:**

* In zero-address instructions, operands are stored in a push-down stack.

</details>

### 486. The addressing mode which makes use of in-direction pointer is......

1. Indirect addressing mode
2. Index addressing mode
3. Relative addressing mode
4. Offset addressing mode

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Indirect addressing mode

**Explanation:**

* Indirect addressing mode uses a pointer to the memory location where the actual operand is stored.

</details>

### 487. The addressing mode, where you directly specify the operand value is

1. Immediate
2. Direct
3. Definite
4. Relative

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Immediate

**Explanation:**

* Immediate addressing mode directly specifies the operand value in the instruction.

</details>

### 488. ...addressing mode is most suitable to change the normal sequence of execution of instructions.

1. Relative
2. Indirect
3. Index with offset
4. Immediate

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Relative

**Explanation:**

* Relative addressing mode is used to change the normal sequence of execution by specifying an offset from the current instruction pointer.

</details>

### 489. The pipelining process is also called as....

1. Superscalar operation
2. Assembly line operation
3. Von Neumann cycle
4. None of the mentioned

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Assembly line operation

**Explanation:**

* Pipelining is often compared to an assembly line, where multiple stages of instruction execution overlap.

</details>

### 490. The fetch and execution cycles are interleaved with the help of......

1. Modification in processor architecture
2. Clock
3. Special unit
4. Control unit

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Clock

**Explanation:**

* The clock synchronizes the fetch and execution cycles, allowing them to interleave efficiently.

</details>

### 491. The situation where in the data of operands are not available is called...

1. Data hazard
2. Stock
3. Deadlock
4. Structural hazard

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Data hazard

**Explanation:**

* A data hazard occurs when the data required for an instruction is not yet available.

</details>

### 492. The reason for the implementation of the cache memory is

1. To increase the internal memory of the system
2. The difference in speeds of operation of the processor and memory
3. To reduce the memory access and cycle time
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. The difference in speeds of operation of the processor and memory

**Explanation:**

* Cache memory is implemented to bridge the speed gap between the processor and main memory.

</details>

### 493. The effectiveness of the cache memory is based on the property of \_\_\_\_\_\_.

1. Locality of reference
2. Memory localization
3. Memory size
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Locality of reference

**Explanation:**

* Cache memory leverages the principle of locality of reference, where programs tend to access the same data or nearby data repeatedly.

</details>

### 494. The temporal aspect of the locality of reference means

1. That the recently executed instruction won't be executed soon
2. That the recently executed instruction is temporarily not referenced
3. That the recently executed instruction will be executed soon again
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. That the recently executed instruction will be executed soon again

**Explanation:**

* Temporal locality refers to the tendency of a program to reuse the same data or instructions in the near future.

</details>

### 495. The spatial aspect of the locality of reference means

1. That the recently executed instruction is executed again next
2. That the recently executed won't be executed again
3. That the instruction executed will be executed at a later time
4. That the instruction in close proximity of the instruction executed will be executed in future

<details>

<summary>Show me the answer</summary>

**Answer:** 4. That the instruction in close proximity of the instruction executed will be executed in future

**Explanation:**

* Spatial locality refers to the tendency of a program to access data or instructions that are close to recently accessed data.

</details>

### 496. The algorithm to remove and place new contents into the cache is called \_\_\_\_\_\_.

1. Renewal algorithm
2. Updating
3. Replacement algorithm
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Replacement algorithm

**Explanation:**

* The replacement algorithm determines which cache block to replace when new data needs to be loaded.

</details>

### 497. The key factor/s in commercial success of a computer is/are......

1. Performance
2. Cost
3. Speed
4. Both A and B

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both A and B

**Explanation:**

* The commercial success of a computer depends on both performance and cost.

</details>

### 498. The main objective of the computer system is

1. To provide optimal power operation
2. To provide best performance at low cost
3. To provide speedy operation at low power consumption
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. To provide best performance at low cost

**Explanation:**

* The primary objective of a computer system is to deliver the best performance at the lowest possible cost.

</details>

### 499. A common measure of performance is:

1. Price/performance ratio
2. Performance /price ratio
3. Operation/price ratio
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Price/performance ratio

**Explanation:**

* The price/performance ratio is a common metric used to evaluate the efficiency of a computer system.

</details>

### 500. The main purpose of having memory hierarchy is to

1. Reduce access time
2. Provide large capacity
3. Reduce propagation time
4. Both A and B

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Both A and B

**Explanation:**

* Memory hierarchy aims to reduce access time and provide large storage capacity.

</details>

### 501. Who developed the basic architecture of computer?

1. Blaise Pascal
2. Charles Babbage
3. John Von Neumann
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. John Von Neumann

**Explanation:**

* John Von Neumann developed the basic architecture of modern computers, known as the Von Neumann architecture.

</details>

### 502. Which of the following allows simultaneous write and read operations?

1. ROM
2. FROM
3. RAM
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. RAM

**Explanation:**

* RAM (Random Access Memory) allows simultaneous read and write operations.

</details>

### 503. Which of the following is not considered as a peripheral device?

1. CPU
2. Keyboard
3. Monitor
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. CPU

**Explanation:**

* The CPU is the central processing unit and is not considered a peripheral device. Peripherals include input/output devices like keyboards and monitors.

</details>

### 504. Which of the following computer memory is fastest?

1. Register
2. Hard disk
3. RAM
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Register

**Explanation:**

* Registers are the fastest memory in a computer, located directly in the CPU.

</details>

### 505. Which of the following operations is/are performed by the ALU?

1. Data manipulation
2. Exponential
3. Square root
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 4. All of the above

**Explanation:**

* The ALU (Arithmetic Logic Unit) performs data manipulation, exponential calculations, and square root operations, among others.

</details>

### 506. Which of the following format is used to store data?

1. Decimal
2. Octal
3. BCD
4. Hexadecimal

<details>

<summary>Show me the answer</summary>

**Answer:** 3. BCD

**Explanation:**

* BCD (Binary Coded Decimal) is a format used to store decimal numbers in binary form.

</details>

### 507. Which of the following memory of the computer is used to speed up the computer processing?

1. Cache memory
2. RAM
3. ROM
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Cache memory

**Explanation:**

* Cache memory is used to speed up computer processing by storing frequently accessed data closer to the CPU.

</details>

### 508. Computer address, bus is -

1. Multidirectional
2. Bidirectional
3. Unidirectional
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Unidirectional

**Explanation:**

* The address bus is unidirectional, carrying addresses from the CPU to memory or I/O devices.

</details>

### 509. Which of the following circuit is used to store one bit of data?

1. Flip Flop
2. Decoder
3. Encoder
4. Register

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Flip Flop

**Explanation:**

* A flip-flop is a basic circuit used to store one bit of data.

</details>

### 510. Which of the following is a way in which the components of a computer are connected to each other?

1. Computer parts
2. Computer architecture
3. Computer hardware
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Computer architecture

**Explanation:**

* Computer architecture defines how components of a computer are connected and interact with each other.

</details>

### 511. Which of the following circuit convert the binary data into a decimal?

1. Decoder
2. Encoder
3. Code converter
4. Multiplexer

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Code converter

**Explanation:**

* A code converter is used to convert binary data into decimal or other formats.

</details>

### 512. The address in the main memory is known as -

1. Logical address
2. Physical address
3. Memory address
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Physical address

**Explanation:**

* The address in the main memory is referred to as the physical address.

</details>

### 513. Subtraction in computers is carried out by -

1. 1's complement
2. 2's complement
3. 3's complement
4. 9's complement

<details>

<summary>Show me the answer</summary>

**Answer:** 2. 2's complement

**Explanation:**

* Subtraction in computers is typically performed using the 2's complement method.

</details>

### 514. Which of the following computer bus connects the CPU to a memory on the system board?

1. Expansion bus
2. Width bus
3. System bus
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. System bus

**Explanation:**

* The system bus connects the CPU to memory and other components on the system board.

</details>

### 515. Which of the following memory unit communicates directly with the CPU?

1. Auxiliary memory
2. Main memory
3. Secondary memory
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Main memory

**Explanation:**

* Main memory (RAM) communicates directly with the CPU.

</details>

### 516. The collection of 8-bits is called as -

1. Byte
2. Nibble
3. Word
4. Record

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Byte

**Explanation:**

* A collection of 8 bits is called a byte.

</details>

### 517. Which of the following register can interact with the secondary storage?

1. PC
2. MAR
3. MDR
4. IR

<details>

<summary>Show me the answer</summary>

**Answer:** 3. MDR

**Explanation:**

* The Memory Data Register (MDR) interacts with secondary storage during data transfer.

</details>

### 518. In which of the following form the computer stores its data in memory?

1. Hexadecimal form
2. Octal form
3. Binary form
4. Decimal form

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Binary form

**Explanation:**

* Computers store data in binary form (0s and 1s).

</details>

### 519. Which of the following is a combinational logic circuit which sends data from a single source to two or more separate destinations?

1. Multiplexer
2. Demultiplexer
3. Encoder
4. Decoder

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Demultiplexer

**Explanation:**

* A demultiplexer sends data from a single source to multiple destinations.

</details>

### 520. Which of the following is a group of bits that tells the computer to perform a particular operation?

1. Accumulator
2. Register
3. Instruction code
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Instruction code

**Explanation:**

* The instruction code is a group of bits that tells the computer what operation to perform.

</details>

### 521. Where is the document temporarily stored during working on a document on PC?

1. ROM
2. CPU
3. RAM
4. Flash memory

<details>

<summary>Show me the answer</summary>

**Answer:** 3. RAM

**Explanation:**

* Documents are temporarily stored in RAM while being worked on.

</details>

### 522. Where is the decoded instruction stored?

1. Registers
2. MDR
3. PC
4. IR

<details>

<summary>Show me the answer</summary>

**Answer:** 4. IR

**Explanation:**

* The decoded instruction is stored in the Instruction Register (IR).

</details>

### 523. What does MIMD stand for?

1. Multiple Instruction Memory Data
2. Multiple Instruction Multiple Data
3. Memory Instruction Multiple Data
4. Memory Information Memory Data

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Multiple Instruction Multiple Data

**Explanation:**

* MIMD stands for Multiple Instruction Multiple Data, a parallel computing architecture.

</details>

### 524. The status bit is also called as -

1. Unsigned bit
2. Signed bit
3. Flag bit
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Flag bit

**Explanation:**

* The status bit is also known as the flag bit, indicating the status of operations.

</details>

### 525. Which of the following register keeps track of the instructions stored in the program stored in memory?

1. Accumulator
2. Address Register
3. Program Counter
4. Index Register

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Program Counter

**Explanation:**

* The Program Counter (PC) keeps track of the next instruction to be executed.

</details>

### 526. The Program Counter is also called as

1. Instruction Pointer
2. Data Counter
3. Memory pointer
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Instruction Pointer

**Explanation:**

* The Program Counter (PC) is also known as the Instruction Pointer.

</details>

### 527. Which of the following topology is used in Ethernet?

1. Ring topology
2. Bus topology
3. Mesh topology
4. Star topology

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Bus topology

**Explanation:**

* Ethernet commonly uses a bus topology.

</details>

### 528. Which of the following is correct about memory and storage?

1. Memory is temporary, Storage is temporary
2. Memory is temporary, Storage is permanent
3. Memory is permanent, Storage is temporary
4. Memory is slow, Storage is fast

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Memory is temporary, Storage is permanent

**Explanation:**

* Memory (RAM) is temporary, while storage (like hard drives) is permanent.

</details>

### 529. Which of the following is equal to 4 bits?

1. Byte
2. Nibble
3. Record
4. All of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Nibble

**Explanation:**

* A nibble is equal to 4 bits.

</details>

### 530. What does one thousand bytes represent?

1. Kilobyte (KB)
2. Megabyte (MB)
3. Gigabyte (GB)
4. Terabyte (TB)

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Kilobyte (KB)

**Explanation:**

* One thousand bytes represent a kilobyte (KB).

</details>

### 531. What is the content of stack pointer (SP)?

1. Address of the top element in the stack
2. Address of current instruction
3. Address of next instruction
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Address of the top element in the stack

**Explanation:**

* The stack pointer (SP) holds the address of the top element in the stack, which is the last element added to the stack.

</details>

### 532. An n-bit microprocessor has -

1. n-bit instruction register
2. n-bit address register
3. n-bit program counter
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. n-bit instruction register

**Explanation:**

* An n-bit microprocessor typically has an n-bit instruction register to hold the current instruction being executed.

</details>

### 533. Which of the following is the operation executed on data stored in registers?

1. Byte operation
2. Bit operation
3. Macrooperation
4. Microoperation

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Microoperation

**Explanation:**

* Microoperations are the basic operations performed on data stored in registers, such as arithmetic, logic, and shift operations.

</details>

### 534. What does a computer bus line consist of?

1. Set of parallel lines
2. Accumulators
3. Registers
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Set of parallel lines

**Explanation:**

* A computer bus consists of a set of parallel lines that carry data, addresses, and control signals between components.

</details>

### 535. Which of the following is performed by half adder?

1. Binary addition operation for 2 decimal inputs
2. Binary addition operation for 2 binary inputs
3. Decimal addition operation for 2 decimal inputs
4. Binary addition operation for 2 binary inputs

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Binary addition operation for 2 binary inputs

**Explanation:**

* A half adder performs binary addition on two single-bit binary inputs, producing a sum and a carry output.

</details>

### 536. Which of the following is a combinational logic circuit which converts binary information from n coded inputs to a maximum of 2n unique outputs?

1. Multiplexer
2. Demultiplexer
3. Encoder
4. Decoder

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Decoder

**Explanation:**

* A decoder converts binary information from n inputs to a maximum of 2^n unique outputs, typically used in address decoding.

</details>

### 537. Which of the following is a combinational logic circuit that change the binary information into N output lines?

1. Multiplexer
2. Demultiplexer
3. Encoder
4. Decoder

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Demultiplexer

**Explanation:**

* A demultiplexer takes a single input and directs it to one of several output lines based on the control signals.

</details>

### 538. Which of the following is a combinational logic circuit that has 2^n input lines and a single output line?

1. Multiplexer
2. Demultiplexer
3. Encoder
4. Decoder

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Multiplexer

**Explanation:**

* A multiplexer selects one of several input lines and forwards it to a single output line based on control signals.

</details>

### 539. Which of the following building block can be used to implement any combinational logic circuit?

1. AND
2. OR
3. NAND
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. NAND

**Explanation:**

* NAND gates are universal gates, meaning any combinational logic circuit can be implemented using only NAND gates.

</details>

### 540. Which of the following is the circuit board on which chips and processor are placed?

1. Master circuit
2. Motherboard
3. Big board
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Motherboard

**Explanation:**

* The motherboard is the main circuit board in a computer, where the CPU, memory, and other components are connected.

</details>

### 541. Which of the following computer register collects the result of computation?

1. Accumulator
2. Instruction Pointer
3. Storage register
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Accumulator

**Explanation:**

* The accumulator is a register that stores the results of arithmetic and logic operations performed by the CPU.

</details>

### 542. CISC stands for -

1. Complex Instruction Set Computer
2. Complete Instruction Sequential Compilation
3. Complex Instruction Sequential Compiler
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Complex Instruction Set Computer

**Explanation:**

* CISC (Complex Instruction Set Computer) is a type of microprocessor architecture that uses complex instructions to perform multiple operations in a single instruction.

</details>

### 543. Which of the following is the function of the control unit in the CPU?

1. It stores program instruction
2. It decodes program instruction
3. It performs logic operations
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 2. It decodes program instruction

**Explanation:**

* The control unit in the CPU is responsible for decoding instructions and generating control signals to execute them.

</details>

### 544. What does EEPROM stands for?

1. Electrically Erasable and Programmable Read-Only Memory
2. Electronically Erasable and Programmable Read-Only Memory
3. Electrically Enabled and Programmable Read-Only Memory
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Electrically Erasable and Programmable Read-Only Memory

**Explanation:**

* EEPROM (Electrically Erasable and Programmable Read-Only Memory) is a type of non-volatile memory that can be erased and reprogrammed electrically.

</details>

### 545. In which of the following term the performance of cache memory is measured?

1. Chat ratio
2. Hit ratio
3. Copy ratio
4. Data ratio

<details>

<summary>Show me the answer</summary>

**Answer:** 2. Hit ratio

**Explanation:**

* The performance of cache memory is often measured by the hit ratio, which is the percentage of memory accesses that are found in the cache.

</details>

### 546. RISC stands for -

1. Reduce Instruction Set Computer
2. Risk Instruction Sequential Compilation
3. Risk Instruction Source Compiler
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 1. Reduce Instruction Set Computer

**Explanation:**

* RISC (Reduced Instruction Set Computer) is a type of microprocessor architecture that uses a small, highly optimized set of instructions.

</details>

### 547. Which of the following is an essential data transfer technique?

1. MMA
2. DMA
3. CAD
4. CAM

<details>

<summary>Show me the answer</summary>

**Answer:** 2. DMA

**Explanation:**

* DMA (Direct Memory Access) is a data transfer technique that allows peripherals to access memory directly without CPU intervention.

</details>

### 548. Which of the following is page fault?

1. Page fault occurs when a program accesses a page of another program
2. Page fault occurs when a program accesses a page in main memory
3. Page fault occurs when there is an error in particular page
4. Page fault occurs when a program accesses a page which is not present in main memory

<details>

<summary>Show me the answer</summary>

**Answer:** 4. Page fault occurs when a program accesses a page which is not present in main memory

**Explanation:**

* A page fault occurs when a program tries to access a page that is not currently in the main memory, requiring the operating system to load it from secondary storage.

</details>

### 549. What does DRAM stand for?

1. Dynamic Read Access Memory
2. Digital Random-Access Memory
3. Dynamic Random-Access Memory
4. Dynamic Read Allocation Memory

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Dynamic Random-Access Memory

**Explanation:**

* DRAM (Dynamic Random-Access Memory) is a type of volatile memory that stores each bit of data in a separate capacitor within an integrated circuit.

</details>

### 550. Which of the following is known as the step by step procedure to solve a problem?

1. Graph
2. Table
3. Algorithm
4. None of the above

<details>

<summary>Show me the answer</summary>

**Answer:** 3. Algorithm

**Explanation:**

* An algorithm is a step-by-step procedure or set of rules to solve a problem or perform a computation.

</details>
