|gpio_test
CLK_50 => ram:vram.wrclock
CLK_50 => counter[0].CLK
CLK_50 => counter[1].CLK
CLK_50 => counter[2].CLK
CLK_50 => counter[3].CLK
CLK_50 => counter[4].CLK
CLK_50 => counter[5].CLK
CLK_50 => counter[6].CLK
CLK_50 => counter[7].CLK
CLK_50 => counter[8].CLK
CLK_50 => counter[9].CLK
CLK_50 => counter[10].CLK
CLK_50 => counter[11].CLK
CLK_50 => counter[12].CLK
CLK_50 => counter[13].CLK
CLK_50 => counter[14].CLK
CLK_50 => counter[15].CLK
CLK_50 => counter[16].CLK
CLK_50 => counter[17].CLK
CLK_50 => counter[18].CLK
CLK_50 => counter[19].CLK
CLK_50 => counter[20].CLK
CLK_50 => counter[21].CLK
CLK_50 => counter[22].CLK
CLK_50 => counter[23].CLK
CLK_50 => counter[24].CLK
CLK_50 => counter[25].CLK
CLK_50 => counter[26].CLK
CLK_50 => counter[27].CLK
CLK_50 => counter[28].CLK
CLK_50 => counter[29].CLK
CLK_50 => counter[30].CLK
CLK_50 => counter[31].CLK
CLK_50 => counter[32].CLK
SW[0] => ~NO_FANOUT~
SW[1] => spi_oled_control:oled.reset_in
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= <VCC>
LEDR[1] <= <VCC>
LEDR[2] <= <VCC>
LEDR[3] <= <VCC>
LEDR[4] <= <VCC>
GPIO_0[0] <= spi_oled_control:oled.spi_clk
GPIO_0[1] <= <GND>
GPIO_0[2] <= spi_oled_control:oled.spi_mosi
GPIO_0[3] <= <GND>
GPIO_0[4] <= spi_oled_control:oled.spi_reset
GPIO_0[5] <= <GND>
GPIO_0[6] <= spi_oled_control:oled.spi_data_or_command
GPIO_0[7] <= <GND>
GPIO_0[8] <= <GND>
GPIO_0[9] <= <GND>
GPIO_0[10] <= <GND>
GPIO_0[11] <= <GND>
GPIO_0[12] <= <GND>
GPIO_0[13] <= <GND>
GPIO_0[14] <= <GND>
GPIO_0[15] <= <GND>
GPIO_0[16] <= <GND>
GPIO_0[17] <= <GND>
GPIO_0[18] <= <GND>
GPIO_0[19] <= <GND>
GPIO_0[20] <= <GND>
GPIO_0[21] <= <GND>
GPIO_0[22] <= <GND>
GPIO_0[23] <= <GND>
GPIO_0[24] <= <GND>
GPIO_0[25] <= <GND>
GPIO_0[26] <= <GND>
GPIO_0[27] <= <GND>
GPIO_0[28] <= <GND>
GPIO_0[29] <= <GND>
GPIO_0[30] <= <GND>
GPIO_0[31] <= <GND>
GPIO_0[32] <= <GND>
GPIO_0[33] <= <GND>
GPIO_0[34] <= <GND>
GPIO_0[35] <= <GND>


|gpio_test|ram:vram
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]


|gpio_test|ram:vram|altsyncram:altsyncram_component
wren_a => altsyncram_4mn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4mn1:auto_generated.data_a[0]
data_a[1] => altsyncram_4mn1:auto_generated.data_a[1]
data_a[2] => altsyncram_4mn1:auto_generated.data_a[2]
data_a[3] => altsyncram_4mn1:auto_generated.data_a[3]
data_a[4] => altsyncram_4mn1:auto_generated.data_a[4]
data_a[5] => altsyncram_4mn1:auto_generated.data_a[5]
data_a[6] => altsyncram_4mn1:auto_generated.data_a[6]
data_a[7] => altsyncram_4mn1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_4mn1:auto_generated.address_a[0]
address_a[1] => altsyncram_4mn1:auto_generated.address_a[1]
address_a[2] => altsyncram_4mn1:auto_generated.address_a[2]
address_a[3] => altsyncram_4mn1:auto_generated.address_a[3]
address_a[4] => altsyncram_4mn1:auto_generated.address_a[4]
address_a[5] => altsyncram_4mn1:auto_generated.address_a[5]
address_a[6] => altsyncram_4mn1:auto_generated.address_a[6]
address_a[7] => altsyncram_4mn1:auto_generated.address_a[7]
address_a[8] => altsyncram_4mn1:auto_generated.address_a[8]
address_a[9] => altsyncram_4mn1:auto_generated.address_a[9]
address_b[0] => altsyncram_4mn1:auto_generated.address_b[0]
address_b[1] => altsyncram_4mn1:auto_generated.address_b[1]
address_b[2] => altsyncram_4mn1:auto_generated.address_b[2]
address_b[3] => altsyncram_4mn1:auto_generated.address_b[3]
address_b[4] => altsyncram_4mn1:auto_generated.address_b[4]
address_b[5] => altsyncram_4mn1:auto_generated.address_b[5]
address_b[6] => altsyncram_4mn1:auto_generated.address_b[6]
address_b[7] => altsyncram_4mn1:auto_generated.address_b[7]
address_b[8] => altsyncram_4mn1:auto_generated.address_b[8]
address_b[9] => altsyncram_4mn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4mn1:auto_generated.clock0
clock1 => altsyncram_4mn1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_4mn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_4mn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_4mn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_4mn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_4mn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_4mn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_4mn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_4mn1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|gpio_test|ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated
address_a[0] => altsyncram_mqn1:altsyncram1.address_b[0]
address_a[1] => altsyncram_mqn1:altsyncram1.address_b[1]
address_a[2] => altsyncram_mqn1:altsyncram1.address_b[2]
address_a[3] => altsyncram_mqn1:altsyncram1.address_b[3]
address_a[4] => altsyncram_mqn1:altsyncram1.address_b[4]
address_a[5] => altsyncram_mqn1:altsyncram1.address_b[5]
address_a[6] => altsyncram_mqn1:altsyncram1.address_b[6]
address_a[7] => altsyncram_mqn1:altsyncram1.address_b[7]
address_a[8] => altsyncram_mqn1:altsyncram1.address_b[8]
address_a[9] => altsyncram_mqn1:altsyncram1.address_b[9]
address_b[0] => altsyncram_mqn1:altsyncram1.address_a[0]
address_b[1] => altsyncram_mqn1:altsyncram1.address_a[1]
address_b[2] => altsyncram_mqn1:altsyncram1.address_a[2]
address_b[3] => altsyncram_mqn1:altsyncram1.address_a[3]
address_b[4] => altsyncram_mqn1:altsyncram1.address_a[4]
address_b[5] => altsyncram_mqn1:altsyncram1.address_a[5]
address_b[6] => altsyncram_mqn1:altsyncram1.address_a[6]
address_b[7] => altsyncram_mqn1:altsyncram1.address_a[7]
address_b[8] => altsyncram_mqn1:altsyncram1.address_a[8]
address_b[9] => altsyncram_mqn1:altsyncram1.address_a[9]
clock0 => altsyncram_mqn1:altsyncram1.clock1
clock1 => altsyncram_mqn1:altsyncram1.clock0
data_a[0] => altsyncram_mqn1:altsyncram1.data_b[0]
data_a[1] => altsyncram_mqn1:altsyncram1.data_b[1]
data_a[2] => altsyncram_mqn1:altsyncram1.data_b[2]
data_a[3] => altsyncram_mqn1:altsyncram1.data_b[3]
data_a[4] => altsyncram_mqn1:altsyncram1.data_b[4]
data_a[5] => altsyncram_mqn1:altsyncram1.data_b[5]
data_a[6] => altsyncram_mqn1:altsyncram1.data_b[6]
data_a[7] => altsyncram_mqn1:altsyncram1.data_b[7]
q_b[0] <= altsyncram_mqn1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_mqn1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_mqn1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_mqn1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_mqn1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_mqn1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_mqn1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_mqn1:altsyncram1.q_a[7]
wren_a => altsyncram_mqn1:altsyncram1.clocken1
wren_a => altsyncram_mqn1:altsyncram1.wren_b


|gpio_test|ram:vram|altsyncram:altsyncram_component|altsyncram_4mn1:auto_generated|altsyncram_mqn1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE


|gpio_test|spi_oled_control:oled
clk_in => shifter_data[0].CLK
clk_in => shifter_data[1].CLK
clk_in => shifter_data[2].CLK
clk_in => shifter_data[3].CLK
clk_in => shifter_data[4].CLK
clk_in => shifter_data[5].CLK
clk_in => shifter_data[6].CLK
clk_in => shifter_data[7].CLK
clk_in => shifter_reset.CLK
clk_in => spi_data_or_command~reg0.CLK
clk_in => spi_reset~reg0.CLK
clk_in => vram_addr[0].CLK
clk_in => vram_addr[1].CLK
clk_in => vram_addr[2].CLK
clk_in => vram_addr[3].CLK
clk_in => vram_addr[4].CLK
clk_in => vram_addr[5].CLK
clk_in => vram_addr[6].CLK
clk_in => vram_addr[7].CLK
clk_in => vram_addr[8].CLK
clk_in => vram_addr[9].CLK
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => count[2].CLK
clk_in => count[3].CLK
clk_in => count[4].CLK
clk_in => count[5].CLK
clk_in => count[6].CLK
clk_in => count[7].CLK
clk_in => count[8].CLK
clk_in => count[9].CLK
clk_in => count[10].CLK
clk_in => count[11].CLK
clk_in => count[12].CLK
clk_in => spi_mosi~reg0.CLK
clk_in => spi_clk~reg0.CLK
clk_in => shifter_data_s[0].CLK
clk_in => shifter_data_s[1].CLK
clk_in => shifter_data_s[2].CLK
clk_in => shifter_data_s[3].CLK
clk_in => shifter_data_s[4].CLK
clk_in => shifter_data_s[5].CLK
clk_in => shifter_data_s[6].CLK
clk_in => shifter_data_s[7].CLK
clk_in => shifter_counter[0].CLK
clk_in => shifter_counter[1].CLK
clk_in => shifter_counter[2].CLK
clk_in => shifter_counter[3].CLK
clk_in => shifter_ready.CLK
clk_in => shifter_state[0].CLK
clk_in => shifter_state[1].CLK
clk_in => shifter_state[2].CLK
clk_in => shifter_state[3].CLK
clk_in => state~14.DATAIN
reset_in => shifter_reset.PRESET
reset_in => spi_data_or_command~reg0.ACLR
reset_in => spi_reset~reg0.ACLR
reset_in => vram_addr[0].ACLR
reset_in => vram_addr[1].ACLR
reset_in => vram_addr[2].ACLR
reset_in => vram_addr[3].ACLR
reset_in => vram_addr[4].ACLR
reset_in => vram_addr[5].ACLR
reset_in => vram_addr[6].ACLR
reset_in => vram_addr[7].ACLR
reset_in => vram_addr[8].ACLR
reset_in => vram_addr[9].ACLR
reset_in => count[0].ACLR
reset_in => count[1].ACLR
reset_in => count[2].ACLR
reset_in => count[3].ACLR
reset_in => count[4].ACLR
reset_in => count[5].ACLR
reset_in => count[6].ACLR
reset_in => count[7].ACLR
reset_in => count[8].ACLR
reset_in => count[9].ACLR
reset_in => count[10].ACLR
reset_in => count[11].ACLR
reset_in => count[12].ACLR
reset_in => state~16.DATAIN
reset_in => shifter_data[0].ENA
reset_in => shifter_data[7].ENA
reset_in => shifter_data[6].ENA
reset_in => shifter_data[5].ENA
reset_in => shifter_data[4].ENA
reset_in => shifter_data[3].ENA
reset_in => shifter_data[2].ENA
reset_in => shifter_data[1].ENA
data_address[0] <= vram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
data_address[1] <= vram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
data_address[2] <= vram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
data_address[3] <= vram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
data_address[4] <= vram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
data_address[5] <= vram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
data_address[6] <= vram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
data_address[7] <= vram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
data_address[8] <= vram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
data_address[9] <= vram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => Selector9.IN4
data_in[1] => Selector8.IN4
data_in[2] => Selector7.IN4
data_in[3] => Selector6.IN4
data_in[4] => Selector5.IN5
data_in[5] => Selector4.IN5
data_in[6] => Selector3.IN3
data_in[7] => Selector2.IN5
spi_data_or_command <= spi_data_or_command~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_mosi <= spi_mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk <= spi_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_reset <= spi_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE


