INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BarIlan/DDP/exercises/RiscV_pipe/riscv_pipe/riscv_pipe/riscv_pipe.sim/sim_1/impl/timing/xsim/inst_bram_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BarIlan/DDP/exercises/RiscV_pipe/riscv_pipe/riscv_pipe/riscv_pipe.srcs/sim_1/new/inst_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_bram_tb
