$comment
	File created using the following command:
		vcd file andOrAndGate.msim.vcd -direction
$end
$date
	Wed Oct 03 00:01:47 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module andorandgate_vhd_vec_tst $end
$var wire 1 ! in1 $end
$var wire 1 " in2 $end
$var wire 1 # in3 $end
$var wire 1 $ X $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_in1 $end
$var wire 1 / ww_in2 $end
$var wire 1 0 ww_in3 $end
$var wire 1 1 ww_X $end
$var wire 1 2 \X~output_o\ $end
$var wire 1 3 \in1~input_o\ $end
$var wire 1 4 \in3~input_o\ $end
$var wire 1 5 \in2~input_o\ $end
$var wire 1 6 \X~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
00
11
12
03
04
05
16
$end
#1000000
1!
1.
13
#2000000
0!
1"
0.
1/
15
03
#3000000
1!
1.
13
#4000000
0!
0"
1#
0.
0/
10
14
05
03
06
02
01
0$
#5000000
1!
1.
13
#6000000
0!
1"
0.
1/
15
03
#7000000
1!
1.
13
16
12
11
1$
#8000000
0!
0"
0#
0.
0/
00
04
05
03
#9000000
1!
1.
13
#10000000
0!
1"
0.
1/
15
03
#11000000
1!
1.
13
#12000000
0!
0"
1#
0.
0/
10
14
05
03
06
02
01
0$
#13000000
1!
1.
13
#14000000
0!
1"
0.
1/
15
03
#15000000
1!
1.
13
16
12
11
1$
#16000000
0!
0"
0#
0.
0/
00
04
05
03
#17000000
1!
1.
13
#18000000
0!
1"
0.
1/
15
03
#19000000
1!
1.
13
#20000000
