---
en_name: luoguojie
cn_name: 罗国杰
img_url: https://eecs.pku.edu.cn/__local/5/BD/ED/C115A245187B9D94B697CDBE757_11553D73_5F2A.jpg?e=.jpg
homepage: https://eecs.pku.edu.cn/info/1341/6097.htm
intro: ['职称：研究员', '研究所：高能效计算与应用中心', '研究领域：电子设计自动化、基于FPGA及新型器件的异构计算、以及医学图像分析算法 ', '办公电话：86-10-63769592', '电子邮件：gluo@pku.edu.cn ', '个人主页：http://ceca.pku.edu.cn/team.php?action=show&member_id=18 ']
google_info: {'_filled': True, 'affiliation': 'Peking University', 'citedby': 1137, 'citedby5y': 762, 'cites_per_year': {2008: 13, 2009: 22, 2010: 48, 2011: 53, 2012: 53, 2013: 90, 2014: 92, 2015: 88, 2016: 96, 2017: 186, 2018: 184, 2019: 182, 2020: 26}}
publicationTitles: ['Thermal-aware 3D IC placement via transformation', 'Quantitative studies of impact of 3D IC design on repeater usage', 'Energy-Efficient CNN Implementation on a Deeply Pipelined FPGA Cluster', 'Optimizing routability in large-scale mixed-size placement', 'Thermal-aware cell and through-silicon-via co-placement for 3D ICs', 'A multilevel analytical placement for 3D ICs', 'Sextant: Towards ubiquitous indoor localization service by photo-taking of the environment', 'An analytical placement framework for 3-D ICs and its extension on thermal awareness', 'Multi-Story Indoor Floor Plan Reconstruction via Mobile Crowdsensing', 'Memory partitioning and scheduling co-optimization in behavioral synthesis', 'Logic-on-logic 3D integration and placement', 'Smartphone-based Real Time Vehicle Tracking in Indoor Parking Structures', 'Highly efficient gradient computation for density-constrained analytical placement methods', 'VeTrack: Real Time Vehicle Tracking in Uninstrumented Indoor Environments', 'FF-bond: multi-bit flip-flop bonding at placement', 'A 3D physical design flow based on Open Access', 'Highly efficient gradient computation for density-constrained analytical placement', 'Accelerate FPGA routing with parallel recursive partitioning', 'A Parallel Bandit-Based Approach for Autotuning FPGA Compilation', 'Corolla: GPU-Accelerated FPGA Routing Based on Subgraph Dynamic Expansion', 'Towards layout-friendly high-level synthesis', 'Analytical Clustering Score with Application to Post-Placement Multi-Bit Flip-Flop Merging', 'VeLoc: finding your car in the parking lot', 'An analytical placer for mixed-size 3D placement', 'Accelerating Mobile Applications at the Network Edge with Software-Programmable FPGAs', 'A Fast and Low Computation Consumption Model for System-Level Thermal Management in 3D IC', 'cuMBIR: An Efficient Framework for Low-dose X-ray CT Image Reconstruction on GPUs', 'Early chip planning cockpit', 'Thermal-aware 3D placement', 'Erratum to: NFAT5-mediated CACNA1C expression is critical for cardiac electrophysiological development and maturation', 'NFAT5-mediated CACNA1C expression is critical for cardiac electrophysiological development and maturation', 'Advances and challenges in 3D physical design', 'Advances and challenges in 3D physical design', 'FPGA-Based Real-Time Super-Resolution System for Ultra High Definition Videos', 'FPGA acceleration by asynchronous parallelization for simultaneous image reconstruction and segmentation based on the Mumford-Shah regularization', 'Fpga acceleration for simultaneous medical image reconstruction and segmentation', 'A coordinated synchronous and asynchronous parallel routing approach for FPGAs', 'FPGA Acceleration for Simultaneous Image Reconstruction and Segmentation based on the Mumford-Shah Regularization', 'Data-Flow Graph Mapping Optimization for CGRA With Deep Reinforcement Learning', 'Frequency Improvement of Systolic Array-Based CNNs on FPGAs', 'Data-Flow Graph Mapping Optimization for CGRA with Deep Reinforcement Learning', 'Dependency-aware parallel routing for large-scale FPGAs', 'Analyzing the impact of heterogeneous blocks on FPGA placement quality', 'A unified optimization framework for simultaneous gate sizing and placement under density constraints', 'Placement and Design Planning for Three-Dimensional Integrated Circuits', 'An Efficient Mapping Approach to Large-Scale DNNs on Multi-FPGA Architectures', 'Indoor Map Construction via Mobile Crowdsensing', 'Scaling Up Physical Design: Challenges and Opportunities', 'A Fast and Simple Block-Based Approach for Common Path Pessimism Removal in Static Timing Analysis', 'Serial-Equivalent Static and Dynamic Parallel Routing for FPGAs', 'Exploiting Box Expansion and Grid Partitioning for Parallel FPGA Routing', 'Search space reduction for the non-exact projective NPNP Boolean matching problem', 'Megrez: Parallelizing FPGA Routing with Strictly-Ordered Partitioning', 'VeMap: Indoor Road Map Construction via Smartphone-based Vehicle Tracking', 'Analytical Clustering Score with Application to Postplacement Register Clustering', 'Rapid design space exploration of two-level unified caches', 'Floorplanning challenges in early chip planning', 'Winograd-Based Real-Time Super-Resolution System on FPGA', 'An Analytical Method of Automatic Alignment for Electron Tomography', 'EEPC: A Framework for Energy-Efficient Parallel Control of Connected Cars', 'Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design', 'Exploring GPU-Accelerated Routing for FPGAs', 'Adaptive-precision framework for SGD using deep Q-learning', 'V-PIM: An Analytical Overhead Model for Processing-in-Memory Architectures', 'Smartphone-Based Indoor Map Construction: Principles and Applications', 'DATuner: An Extensible Distributed Autotuning Framework for FPGA Design and Design Automation', 'BoxPlacer: Force Directed-Based Timing-Driven Placement for Large-Scale FPGAs', 'Mapping Large-Scale DNNs on Asymmetric FPGAs', 'Towards Serial-Equivalent Parallel Routing for FPGAs', 'Indoor Localization by Photo-Taking of the Environment', 'Incremental Indoor Map Construction with a Single User', 'Introduction of Indoor Map Construction', 'Tiguan: Energy-aware collision-free control for large-scale connected vehicles', 'FPGA Acceleration for Computational Glass-Free Displays', 'A fast and accurate approach for common path pessimism removal in static timing analysis', 'Physical hierarchy exploration of 3D processors', '3D Physical Design', 'SMART-Scalable Multicore Architecture with RF and 3D Interconnects', 'SRC 1091.001 Final Deliverable Report for Oct 2006: Highly Scalable Multilevel Placement Algorithm for Mixed-size with Complex Constraints']
---
