vhdl xil_defaultlib  \
"../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_0/1_bit_Full_Adder.srcs/sources_1/new/Full_adder.vhd" \
"../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_0/sim/four_bit_Adder_Full_adder_0_0.vhd" \
"../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_1/sim/four_bit_Adder_Full_adder_0_1.vhd" \
"../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_2/sim/four_bit_Adder_Full_adder_0_2.vhd" \
"../../../bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_3/sim/four_bit_Adder_Full_adder_0_3.vhd" \

# Do not sort compile order
nosort
