$date
	Sun Sep 28 18:36:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module SRFF_tb $end
$var wire 1 ! Q $end
$var reg 1 " R $end
$var reg 1 # S $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module SRFF_ins $end
$var wire 1 " R $end
$var wire 1 # S $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1
1$
#2
0$
1"
#3
1$
#4
0$
0"
1#
#5
1$
#6
0$
1"
#7
1$
#8
0$
1%
0"
0#
#9
1$
#10
0$
1"
#11
1$
#12
1!
0$
0"
1#
#13
1$
#14
x!
0$
1"
#15
1$
#16
0$
