interrupts [31] {
  it_timer1 = 5;
};

/**
 * reserved id (see UM10114.pdf) :
 *
 * 0 (Watchdog)
 * 1 -
 * 2 (ARMCore0)
 * 3 (ARMCore0)
 * 4 (TIMER0)
 * 5 (TIMER1)
 * 6 (UART0)
 * 7 (UART1)
 * 8 (PWM)
 * 9 (IDC)
 * 10 (SPI0)
 * 11 (SPI1/SSP)
 * 12 (PLL)
 * 13 (RTC)
 * 14 (EINT0)
 * 15 (EINT1)
 * 16 (EINT2)
 * 17 (EINT3)
 * 18 (ADC)
 * 19 (CAN Common)
 * 20 (CAN1 TX)
 * 21 (CAN2 TX)
 * 22 (CAN3 TX)
 * 23 (CAN4 TX)
 * 24 -
 * 25 -
 * 26 (CAN1 RX)
 * 27 (CAN2 RX)
 * 28 (CAN3 RX)
 * 29 (CAN4 RX)
 * 30 -
 * 31 -
 *
 */
 
 
 
