{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564667075913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564667075953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 01 15:44:35 2019 " "Processing started: Thu Aug 01 15:44:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564667075953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667075953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDR3_VIP -c DDR3_VIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDR3_VIP -c DDR3_VIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667075953 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564667097149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564667097150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667130731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667130731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667130793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667130793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667130871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667130871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667130950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667130950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667131033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667131107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667131175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131255 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667131255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667131307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667131385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667131510 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564667131557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564667131573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131589 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667131589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564667131651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564667131667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131729 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667131729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667131917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667131995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667131995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ddr3_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ddr3_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ddr3_0 " "Found entity 1: soc_system_ddr3_0" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ddr3_0_mm_interconnect_0 " "Found entity 1: soc_system_ddr3_0_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ddr3_0_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_ddr3_0_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ddr3_0_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_ddr3_0_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ddr3_0_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_ddr3_0_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667132917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667132917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133072 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133072 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133072 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133072 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667133072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564667133157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667133182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667133251 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564667133292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667133323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667133386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667133464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667133573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667133761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_ddr3_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_ddr3_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564667133823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_ddr3_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_ddr3_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564667133839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ddr3_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_ddr3_0_mm_interconnect_0_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133870 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_ddr3_0_mm_interconnect_0_router_001 " "Found entity 2: soc_system_ddr3_0_mm_interconnect_0_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667133870 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_ddr3_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_ddr3_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564667133932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_ddr3_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_ddr3_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1564667133948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ddr3_0_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_ddr3_0_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133995 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_ddr3_0_mm_interconnect_0_router " "Found entity 2: soc_system_ddr3_0_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667133995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667133995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "soc_system/synthesis/submodules/altera_edge_detector.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "soc_system/synthesis/submodules/hps_reset.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_reset_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_reset_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset_manager " "Found entity 1: hps_reset_manager" {  } { { "soc_system/synthesis/submodules/hps_reset_manager.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_reset_manager.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ddr3_0_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ddr3_0_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ddr3_0_hps " "Found entity 1: soc_system_ddr3_0_hps" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_hps.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ddr3_0_hps_hps_io " "Found entity 1: soc_system_ddr3_0_hps_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667134934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667134934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667135015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667135015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667135092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667135092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667135169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667135169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667135252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667135252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667135339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667135339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667135557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667135557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667135636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667135636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667135724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667135724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667135799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667135799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667135871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667135871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667135949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667135949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667136036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667136036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ddr3_0_hps_hps_io_border " "Found entity 1: soc_system_ddr3_0_hps_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io_border.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667136115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667136115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ddr3_0_hps_fpga_interfaces " "Found entity 1: soc_system_ddr3_0_hps_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667136206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667136206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "soc_system/synthesis/submodules/altera_address_span_extender.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667136291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667136291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_vfb_0 " "Found entity 1: soc_system_alt_vip_cl_vfb_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667136385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667136385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (soc_system) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (soc_system)" {  } { { "soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667137117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667137117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667137653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667137653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667138036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667138036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_sync_ctrl " "Found entity 1: alt_vip_vfb_sync_ctrl" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_sync_ctrl.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667138605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667138605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667138871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667138871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667139271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667139271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667139823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667139823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_message_pipeline_stage " "Found entity 1: alt_vip_common_message_pipeline_stage" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667140116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667140116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sop_align " "Found entity 1: alt_vip_common_sop_align" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667140402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667140402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667140746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667140746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_rd_ctrl " "Found entity 1: alt_vip_vfb_rd_ctrl" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667141175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667141175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_dc_mixed_widths_fifo " "Found entity 1: alt_vip_common_dc_mixed_widths_fifo" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667141510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667141510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo2 " "Found entity 1: alt_vip_common_fifo2" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667141885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667141885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_delay " "Found entity 1: alt_vip_common_delay" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_delay/src_hdl/alt_vip_common_delay.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667142159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667142159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_clock_crossing_bridge_grey " "Found entity 1: alt_vip_common_clock_crossing_bridge_grey" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_clock_crossing_bridge_grey/src_hdl/alt_vip_common_clock_crossing_bridge_grey.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667142417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667142417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_pack_proc " "Found entity 1: alt_vip_packet_transfer_pack_proc" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_pack_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667142682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667142682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram " "Found entity 1: alt_vip_packet_transfer_twofold_ram" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667143141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667143141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_twofold_ram_reversed " "Found entity 1: alt_vip_packet_transfer_twofold_ram_reversed" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667143480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667143480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_read_proc " "Found entity 1: alt_vip_packet_transfer_read_proc" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667144015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667144015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer_write_proc " "Found entity 1: alt_vip_packet_transfer_write_proc" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667144589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667144589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_packet_transfer " "Found entity 1: alt_vip_packet_transfer" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667144948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667144948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_vfb_wr_ctrl " "Found entity 1: alt_vip_vfb_wr_ctrl" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667145479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667145479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_vfb_0_video_in " "Found entity 1: soc_system_alt_vip_cl_vfb_0_video_in" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667145604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667145604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_cmd " "Found entity 1: alt_vip_video_input_bridge_cmd" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667145885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667145885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_1_to_latency_0 " "Found entity 1: alt_vip_common_latency_1_to_latency_0" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667146184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667146184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_decode " "Found entity 1: alt_vip_common_video_packet_decode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667146589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667146589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_resp " "Found entity 1: alt_vip_video_input_bridge_resp" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667147027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667147027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_tpg_0 " "Found entity 1: soc_system_alt_vip_cl_tpg_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667147158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667147158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core " "Found entity 1: alt_vip_tpg_bars_alg_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667147511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667147511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core_par_lut " "Found entity 1: alt_vip_tpg_bars_alg_core_par_lut" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667148026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667148026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core_seq_lut " "Found entity 1: alt_vip_tpg_bars_alg_core_seq_lut" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667148370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667148370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_slave_interface " "Found entity 1: alt_vip_common_slave_interface" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667148885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667148885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_slave_interface_mux " "Found entity 1: alt_vip_common_slave_interface_mux" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667149247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667149247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_multi_scheduler " "Found entity 1: alt_vip_tpg_multi_scheduler" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667149621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667149621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_tpg_0_scheduler " "Found entity 1: soc_system_alt_vip_cl_tpg_0_scheduler" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667149746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667149746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_cvo_0 " "Found entity 1: soc_system_alt_vip_cl_cvo_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667149886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667149886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_stream_marker " "Found entity 1: alt_vip_cvo_stream_marker" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667150195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667150195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_core " "Found entity 1: alt_vip_cvo_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667150667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667150667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_compare " "Found entity 1: alt_vip_cvo_sync_compare" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667150979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667150979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_conditioner " "Found entity 1: alt_vip_cvo_sync_conditioner" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667151370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667151370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_generation " "Found entity 1: alt_vip_cvo_sync_generation" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667151682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667151682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_calculate_mode " "Found entity 1: alt_vip_cvo_calculate_mode" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667151963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667151963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_mode_banks " "Found entity 1: alt_vip_cvo_mode_banks" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667152465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667152465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_statemachine " "Found entity 1: alt_vip_cvo_statemachine" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667152777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667152777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo " "Found entity 1: alt_vip_common_fifo" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667153059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667153059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_generic_step_count " "Found entity 1: alt_vip_common_generic_step_count" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667153354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667153354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_to_binary " "Found entity 1: alt_vip_common_to_binary" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667153635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667153635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sync " "Found entity 1: alt_vip_common_sync" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667153916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667153916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_trigger_sync " "Found entity 1: alt_vip_common_trigger_sync" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667154192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667154192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sync_generation " "Found entity 1: alt_vip_common_sync_generation" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667154510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667154510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_frame_counter " "Found entity 1: alt_vip_common_frame_counter" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667154807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667154807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sample_counter " "Found entity 1: alt_vip_common_sample_counter" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667155111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667155111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_pip_sop_realign " "Found entity 1: alt_vip_pip_sop_realign" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667155402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667155402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_scheduler " "Found entity 1: alt_vip_cvo_scheduler" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667155824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667155824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_cvo_0_video_in " "Found entity 1: soc_system_alt_vip_cl_cvo_0_video_in" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667155934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667155934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667156127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667156127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_hdmi_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_hdmi_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "I2C_HDMI_Config.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/I2C_HDMI_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667156292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667156292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667156463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667156463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr3_vip.v 1 1 " "Found 1 design units, including 1 entities, in source file ddr3_vip.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDR3_VIP " "Found entity 1: DDR3_VIP" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667156635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667156635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "soc_system/synthesis/submodules/altera_edge_detector.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667156635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667156635 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(202) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(202): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 202 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564667156713 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(203) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(203): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 203 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564667156713 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(204) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(204): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 204 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564667156713 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(205) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(205): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 205 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564667156713 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(207) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(207): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 207 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564667156713 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(210) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(210): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 210 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564667156713 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_common_frame_counter alt_vip_common_frame_counter.v(49) " "Verilog HDL Parameter Declaration warning at alt_vip_common_frame_counter.v(49): Parameter Declaration in module \"alt_vip_common_frame_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1564667156760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDR3_VIP " "Elaborating entity \"DDR3_VIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564667163495 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED DDR3_VIP.v(59) " "Output port \"LED\" at DDR3_VIP.v(59) has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564667163495 "|DDR3_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST DDR3_VIP.v(9) " "Output port \"ADC_CONVST\" at DDR3_VIP.v(9) has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564667163495 "|DDR3_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK DDR3_VIP.v(10) " "Output port \"ADC_SCK\" at DDR3_VIP.v(10) has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564667163495 "|DDR3_VIP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI DDR3_VIP.v(11) " "Output port \"ADC_SDI\" at DDR3_VIP.v(11) has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564667163495 "|DDR3_VIP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config I2C_HDMI_Config:u_I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\"" {  } { { "DDR3_VIP.v" "u_I2C_HDMI_Config" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667163729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_HDMI_Config.v(48) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(48): truncated value with size 32 to match size of target (16)" {  } { { "I2C_HDMI_Config.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/I2C_HDMI_Config.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667163729 "|DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_HDMI_Config.v(98) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(98): truncated value with size 32 to match size of target (6)" {  } { { "I2C_HDMI_Config.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/I2C_HDMI_Config.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667163729 "|DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "I2C_HDMI_Config.v" "u0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/I2C_HDMI_Config.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667163964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(57) " "Verilog HDL assignment warning at I2C_Controller.v(57): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/I2C_Controller.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667163964 "|DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\"" {  } { { "I2C_Controller.v" "wrd" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/I2C_Controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667164221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(54) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(54): truncated value with size 32 to match size of target (8)" {  } { { "I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/I2C_WRITE_WDATA.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667164223 "|DDR3_VIP|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "DDR3_VIP.v" "u0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667164651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_cvo_0 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0 " "Elaborating entity \"soc_system_alt_vip_cl_cvo_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_cvo_0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/soc_system.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667164838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_cvo_0_video_in soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in " "Elaborating entity \"soc_system_alt_vip_cl_cvo_0_video_in\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "video_in" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667165177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_resp soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front " "Elaborating entity \"alt_vip_video_input_bridge_resp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" "vid_front" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667165432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "video_input" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667165885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_1_to_latency_0 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter " "Elaborating entity \"alt_vip_common_latency_1_to_latency_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "latency_converter" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667166291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "rsp_output" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667166651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "data_output" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667167080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_cmd soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back " "Elaborating entity \"alt_vip_video_input_bridge_cmd\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" "vid_back" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667167449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "cmd_input" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667167810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "din_decoder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667168193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "data_output" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667168465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_scheduler soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler " "Elaborating entity \"alt_vip_cvo_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "scheduler" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667168856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_vib_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_vib_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "cmd_vib_encoder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667169557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "cmd_mode_banks_encoder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667170093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_decode:resp_mode_banks_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_decode:resp_mode_banks_decoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "resp_mode_banks_decoder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667171017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_pip_sop_realign soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_pip_sop_realign:sop_align " "Elaborating entity \"alt_vip_pip_sop_realign\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_pip_sop_realign:sop_align\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "sop_align" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667171356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_core soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core " "Elaborating entity \"alt_vip_cvo_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "cvo_core" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667171809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:enable_resync_sync " "Elaborating entity \"alt_vip_common_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:enable_resync_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "enable_resync_sync" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667172530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_trigger_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vip_common_trigger_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "mode_change_trigger_sync" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667173277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_stream_marker soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_stream_marker:stream_marker " "Elaborating entity \"alt_vip_cvo_stream_marker\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_stream_marker:stream_marker\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "stream_marker" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667174451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_mode_banks soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks " "Elaborating entity \"alt_vip_cvo_mode_banks\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "mode_banks" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667175089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_calculate_mode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_cvo_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vip_cvo_calculate_mode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_cvo_calculate_mode:u_calculate_mode\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667175541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_common_sync:interlaced_field_sync " "Elaborating entity \"alt_vip_common_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_common_sync:interlaced_field_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "interlaced_field_sync" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667176309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_generic_step_count soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:h_counter " "Elaborating entity \"alt_vip_common_generic_step_count\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:h_counter\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "h_counter" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667176637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_generic_step_count soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:pixel_lane_vertical_counter\[0\].v_counter " "Elaborating entity \"alt_vip_common_generic_step_count\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:pixel_lane_vertical_counter\[0\].v_counter\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "pixel_lane_vertical_counter\[0\].v_counter" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667177207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vip_common_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:genlock_enable_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "genlock_enable_sync" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667177874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo " "Elaborating entity \"alt_vip_common_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "input_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667178147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" "input_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667182077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qpq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_qpq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qpq1 " "Found entity 1: dcfifo_qpq1" {  } { { "db/dcfifo_qpq1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667183044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667183044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qpq1 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated " "Elaborating entity \"dcfifo_qpq1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667183180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rab " "Found entity 1: a_gray2bin_rab" {  } { { "db/a_gray2bin_rab.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_gray2bin_rab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667183621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667183621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rab soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rab\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|a_gray2bin_rab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_qpq1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667183793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qv6 " "Found entity 1: a_graycounter_qv6" {  } { { "db/a_graycounter_qv6.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_graycounter_qv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667184948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667184948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qv6 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|a_graycounter_qv6:rdptr_g1p " "Elaborating entity \"a_graycounter_qv6\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|a_graycounter_qv6:rdptr_g1p\"" {  } { { "db/dcfifo_qpq1.tdf" "rdptr_g1p" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667185138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mdc " "Found entity 1: a_graycounter_mdc" {  } { { "db/a_graycounter_mdc.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_graycounter_mdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667185636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667185636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mdc soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|a_graycounter_mdc:wrptr_g1p " "Elaborating entity \"a_graycounter_mdc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|a_graycounter_mdc:wrptr_g1p\"" {  } { { "db/dcfifo_qpq1.tdf" "wrptr_g1p" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667185807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8d1 " "Found entity 1: altsyncram_s8d1" {  } { { "db/altsyncram_s8d1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/altsyncram_s8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667186324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667186324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8d1 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|altsyncram_s8d1:fifo_ram " "Elaborating entity \"altsyncram_s8d1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|altsyncram_s8d1:fifo_ram\"" {  } { { "db/dcfifo_qpq1.tdf" "fifo_ram" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667186496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667186933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667186933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_qpq1.tdf" "rdaclr" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667187127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667187579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667187579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|dffpipe_re9:rs_brp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|dffpipe_re9:rs_brp\"" {  } { { "db/dcfifo_qpq1.tdf" "rs_brp" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667187750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667188401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667188401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_qpq1.tdf" "rs_dgwp" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667188573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667188995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667188995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe15 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe15\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe15" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667189248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667190119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667190119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_qpq1.tdf" "ws_dgrp" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667190293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667190715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667190715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe18 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe18\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe18" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667190965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/cmpr_vu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667191479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667191479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_qpq1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667191651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/cmpr_uu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667192237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667192237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_qpq1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667192433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667194386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667194386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_qpq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_qpq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_qpq1.tdf" 107 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667194558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_sync_conditioner soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner " "Elaborating entity \"alt_vip_cvo_sync_conditioner\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "pixel_channel_sync_conditioner" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667196464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_sync_generation soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner\|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs\[0\].pixel_lane_sync_generator " "Elaborating entity \"alt_vip_cvo_sync_generation\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner\|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs\[0\].pixel_lane_sync_generator\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" "internal_sync_signalling.gen_hdmi_syncs\[0\].pixel_lane_sync_generator" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667196824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_statemachine soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_statemachine:statemachine " "Elaborating entity \"alt_vip_cvo_statemachine\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_statemachine:statemachine\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "statemachine" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667197225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_tpg_0 soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0 " "Elaborating entity \"soc_system_alt_vip_cl_tpg_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_tpg_0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/soc_system.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667197534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "video_out" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667197784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "cmd_input" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667198156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:data_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_event_packet_decode:data_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "data_input" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667198447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_message_pipeline_stage soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage " "Elaborating entity \"alt_vip_common_message_pipeline_stage\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_message_pipeline_stage:din_pipe_stage\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "din_pipe_stage" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667198760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "video_output" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667199146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_empty soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_video_packet_empty:empty_converter " "Elaborating entity \"alt_vip_common_video_packet_empty\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_video_packet_empty:empty_converter\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "empty_converter" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667199574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667199965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_tpg_0_scheduler soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler " "Elaborating entity \"soc_system_alt_vip_cl_tpg_0_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "scheduler" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667200307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_multi_scheduler soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst " "Elaborating entity \"alt_vip_tpg_multi_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" "tpg_multi_scheduler_inst" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667200604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0 " "Elaborating entity \"alt_vip_tpg_bars_alg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "core_0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667201746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[0\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[0\].in_par_lut\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[0\].in_par_lut" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667202738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[1\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[1\].in_par_lut\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[1\].in_par_lut" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667203060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[2\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[2\].in_par_lut\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[2\].in_par_lut" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667203293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_vfb_0 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0 " "Elaborating entity \"soc_system_alt_vip_cl_vfb_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_vfb_0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/soc_system.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667203543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_vfb_0_video_in soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in " "Elaborating entity \"soc_system_alt_vip_cl_vfb_0_video_in\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "video_in" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667204003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_resp soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front " "Elaborating entity \"alt_vip_video_input_bridge_resp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|soc_system_alt_vip_cl_vfb_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" "vid_front" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0_video_in.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667204255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_wr_ctrl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl " "Elaborating entity \"alt_vip_vfb_wr_ctrl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "wr_ctrl" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667206274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:vib_resp_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:vib_resp_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "vib_resp_input" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667207096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:vib_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:vib_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "vib_cmd_encoder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667207371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:sync_resp_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "sync_resp_encoder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667207895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "din_decoder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667208401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_wr_ctrl:wr_ctrl\|alt_vip_common_event_packet_encode:prioritze_bwdth.dout_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" "prioritze_bwdth.dout_encoder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_wr_ctrl.sv" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667208682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr " "Elaborating entity \"alt_vip_packet_transfer\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "pkt_trans_wr" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667209111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "cmd_input" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667209667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_write_proc soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance " "Elaborating entity \"alt_vip_packet_transfer_write_proc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "WRITE_BLOCK.write_proc_instance" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667209995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_twofold_ram soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram " "Elaborating entity \"alt_vip_packet_transfer_twofold_ram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "biram" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667210901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0 " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "ram_inst0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667213277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 560 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667213340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0 " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 00000000000000000000010000000000 " "Parameter \"numwords_a\" = \"00000000000000000000010000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 00000000000000000000001000000000 " "Parameter \"numwords_b\" = \"00000000000000000000001000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 00000000000000000000000000001001 " "Parameter \"widthad_b\" = \"00000000000000000000000000001001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667213340 ""}  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 560 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564667213340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5u1 " "Found entity 1: altsyncram_i5u1" {  } { { "db/altsyncram_i5u1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/altsyncram_i5u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667214173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667214173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i5u1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\|altsyncram_i5u1:auto_generated " "Elaborating entity \"altsyncram_i5u1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|altsyncram:ram_inst0\|altsyncram_i5u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667214292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|alt_vip_common_delay:start_seg_std_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_packet_transfer_twofold_ram:biram\|alt_vip_common_delay:start_seg_std_delay_line\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" "start_seg_std_delay_line" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram.sv" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667215869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "state_delay_line" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667216238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line_2 " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:state_delay_line_2\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "state_delay_line_2" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667216448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_target_addr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_target_addr\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_target_addr" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667216683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_addr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_addr\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_addr" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667216901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_valid_bits " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_ctxt_valid_bits\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_ctxt_valid_bits" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667217139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_filled_buffer_ctr " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:dl_filled_buffer_ctr\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "dl_filled_buffer_ctr" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 1930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667217386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:unload_req_crosser " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_delay:unload_req_crosser\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "unload_req_crosser" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 2283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667217599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_clock_crossing_bridge_grey soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser " "Elaborating entity \"alt_vip_common_clock_crossing_bridge_grey\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_wr\|alt_vip_packet_transfer_write_proc:WRITE_BLOCK.write_proc_instance\|alt_vip_common_clock_crossing_bridge_grey:mem_ctr_crosser\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" "mem_ctr_crosser" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_write_proc.sv" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667218015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_rd_ctrl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl " "Elaborating entity \"alt_vip_vfb_rd_ctrl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "rd_ctrl" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667218572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:pt_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "pt_cmd_encoder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667219729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_decode:prioritze_bwdth.din_decoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "prioritze_bwdth.din_decoder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667220102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_rd_ctrl:rd_ctrl\|alt_vip_common_event_packet_encode:dout_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" "dout_encoder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_vfb_rd_ctrl.sv" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667220609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "video_out" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667220991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_video_output_bridge:video_out\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "video_output" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667221901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd " "Elaborating entity \"alt_vip_packet_transfer\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "pkt_trans_rd" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667222505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_read_proc soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance " "Elaborating entity \"alt_vip_packet_transfer_read_proc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "READ_BLOCK.read_proc_instance" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667223182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_packet_transfer_twofold_ram_reversed soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed " "Elaborating entity \"alt_vip_packet_transfer_twofold_ram_reversed\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "biram_reversed" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667224240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "ram_inst0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667224792 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667224886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0 " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 00000000000000000000001000000000 " "Parameter \"numwords_a\" = \"00000000000000000000001000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 00000000000000000000010000000000 " "Parameter \"numwords_b\" = \"00000000000000000000010000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 00000000000000000000000000001001 " "Parameter \"widthad_a\" = \"00000000000000000000000000001001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667224886 ""}  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_twofold_ram_reversed.sv" 598 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564667224886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqq1 " "Found entity 1: altsyncram_uqq1" {  } { { "db/altsyncram_uqq1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/altsyncram_uqq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667225744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667225744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqq1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\|altsyncram_uqq1:auto_generated " "Elaborating entity \"altsyncram_uqq1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_packet_transfer_twofold_ram_reversed:biram_reversed\|altsyncram:ram_inst0\|altsyncram_uqq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667225869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:control_signal_delay_line\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "control_signal_delay_line" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667227771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_cid_delay_line\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_cid_delay_line" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667227990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_delay soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line " "Elaborating entity \"alt_vip_common_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_delay:output_did_delay_line\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_did_delay_line" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667228238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "output_msg_queue" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667228464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667230948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667231026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667231026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667231026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 1 " "Parameter \"almost_full_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667231026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667231026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667231026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667231026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667231026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667231026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667231026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667231026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667231026 ""}  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564667231026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_scd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_scd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_scd1 " "Found entity 1: scfifo_scd1" {  } { { "db/scfifo_scd1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/scfifo_scd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667231838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667231838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_scd1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated " "Elaborating entity \"scfifo_scd1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667231963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e471 " "Found entity 1: a_dpfifo_e471" {  } { { "db/a_dpfifo_e471.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_dpfifo_e471.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667232448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667232448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e471 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo " "Elaborating entity \"a_dpfifo_e471\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\"" {  } { { "db/scfifo_scd1.tdf" "dpfifo" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/scfifo_scd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667232631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_aaf " "Found entity 1: a_fefifo_aaf" {  } { { "db/a_fefifo_aaf.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_fefifo_aaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667233095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667233095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_aaf soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|a_fefifo_aaf:fifo_state " "Elaborating entity \"a_fefifo_aaf\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|a_fefifo_aaf:fifo_state\"" {  } { { "db/a_dpfifo_e471.tdf" "fifo_state" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_dpfifo_e471.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667233338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qg7 " "Found entity 1: cntr_qg7" {  } { { "db/cntr_qg7.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/cntr_qg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667233871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667233871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qg7 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_qg7:count_usedw " "Elaborating entity \"cntr_qg7\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|a_fefifo_aaf:fifo_state\|cntr_qg7:count_usedw\"" {  } { { "db/a_fefifo_aaf.tdf" "count_usedw" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_fefifo_aaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667234210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ums1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ums1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ums1 " "Found entity 1: altsyncram_ums1" {  } { { "db/altsyncram_ums1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/altsyncram_ums1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667234762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667234762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ums1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|altsyncram_ums1:FIFOram " "Elaborating entity \"altsyncram_ums1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|altsyncram_ums1:FIFOram\"" {  } { { "db/a_dpfifo_e471.tdf" "FIFOram" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_dpfifo_e471.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667235020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egb " "Found entity 1: cntr_egb" {  } { { "db/cntr_egb.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/cntr_egb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667235573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667235573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_egb soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|cntr_egb:rd_ptr_count " "Elaborating entity \"cntr_egb\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|cntr_egb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e471.tdf" "rd_ptr_count" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_dpfifo_e471.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667235838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo2 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue " "Elaborating entity \"alt_vip_common_fifo2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_queue" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667236838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "scfifo_component" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667237746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667237793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667237793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667237793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 3 " "Parameter \"almost_full_value\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667237793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667237793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667237793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667237793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667237793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667237793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667237793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667237793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667237793 ""}  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564667237793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vcd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vcd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vcd1 " "Found entity 1: scfifo_vcd1" {  } { { "db/scfifo_vcd1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/scfifo_vcd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667238573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667238573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vcd1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated " "Elaborating entity \"scfifo_vcd1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667238698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f471 " "Found entity 1: a_dpfifo_f471" {  } { { "db/a_dpfifo_f471.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_dpfifo_f471.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667239176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667239176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f471 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo " "Elaborating entity \"a_dpfifo_f471\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\"" {  } { { "db/scfifo_vcd1.tdf" "dpfifo" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/scfifo_vcd1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667239354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_daf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_daf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_daf " "Found entity 1: a_fefifo_daf" {  } { { "db/a_fefifo_daf.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_fefifo_daf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667239807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667239807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_daf soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state " "Elaborating entity \"a_fefifo_daf\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\"" {  } { { "db/a_dpfifo_f471.tdf" "fifo_state" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_dpfifo_f471.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667240091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rg7 " "Found entity 1: cntr_rg7" {  } { { "db/cntr_rg7.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/cntr_rg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667240619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667240619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rg7 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\|cntr_rg7:count_usedw " "Elaborating entity \"cntr_rg7\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|a_fefifo_daf:fifo_state\|cntr_rg7:count_usedw\"" {  } { { "db/a_fefifo_daf.tdf" "count_usedw" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_fefifo_daf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667240963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ns1 " "Found entity 1: altsyncram_0ns1" {  } { { "db/altsyncram_0ns1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/altsyncram_0ns1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667241526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667241526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ns1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram " "Elaborating entity \"altsyncram_0ns1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|altsyncram_0ns1:FIFOram\"" {  } { { "db/a_dpfifo_f471.tdf" "FIFOram" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_dpfifo_f471.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667241776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/cntr_fgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667242338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667242338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|cntr_fgb:rd_ptr_count " "Elaborating entity \"cntr_fgb\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:mm_msg_queue\|scfifo:scfifo_component\|scfifo_vcd1:auto_generated\|a_dpfifo_f471:dpfifo\|cntr_fgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_f471.tdf" "rd_ptr_count" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_dpfifo_f471.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667242591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_dc_mixed_widths_fifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue " "Elaborating entity \"alt_vip_common_dc_mixed_widths_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "load_msg_queue" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667243573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "input_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667244731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667244793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667244793 ""}  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sv" 170 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564667244793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bha2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bha2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bha2 " "Found entity 1: dcfifo_bha2" {  } { { "db/dcfifo_bha2.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_bha2.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667245683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667245683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bha2 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated " "Elaborating entity \"dcfifo_bha2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667245823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_a9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_a9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_a9b " "Found entity 1: a_gray2bin_a9b" {  } { { "db/a_gray2bin_a9b.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_gray2bin_a9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667246292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667246292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_a9b soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_gray2bin_a9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_a9b\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_gray2bin_a9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bha2.tdf" "rdptr_g_gray2bin" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_bha2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667246464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9u6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9u6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9u6 " "Found entity 1: a_graycounter_9u6" {  } { { "db/a_graycounter_9u6.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_graycounter_9u6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667247748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667247748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9u6 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_9u6:rdptr_g1p " "Elaborating entity \"a_graycounter_9u6\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_9u6:rdptr_g1p\"" {  } { { "db/dcfifo_bha2.tdf" "rdptr_g1p" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_bha2.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667247920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5cc " "Found entity 1: a_graycounter_5cc" {  } { { "db/a_graycounter_5cc.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_graycounter_5cc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667248462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667248462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5cc soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_5cc:wrptr_g1p " "Elaborating entity \"a_graycounter_5cc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|a_graycounter_5cc:wrptr_g1p\"" {  } { { "db/dcfifo_bha2.tdf" "wrptr_g1p" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_bha2.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667248634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2d1 " "Found entity 1: altsyncram_e2d1" {  } { { "db/altsyncram_e2d1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/altsyncram_e2d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667249187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667249187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2d1 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|altsyncram_e2d1:fifo_ram " "Elaborating entity \"altsyncram_e2d1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|altsyncram_e2d1:fifo_ram\"" {  } { { "db/dcfifo_bha2.tdf" "fifo_ram" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_bha2.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667249354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ad9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ad9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ad9 " "Found entity 1: dffpipe_ad9" {  } { { "db/dffpipe_ad9.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dffpipe_ad9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667250038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667250038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ad9 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_ad9:rs_brp " "Elaborating entity \"dffpipe_ad9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|dffpipe_ad9:rs_brp\"" {  } { { "db/dcfifo_bha2.tdf" "rs_brp" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_bha2.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667250218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qnl " "Found entity 1: alt_synch_pipe_qnl" {  } { { "db/alt_synch_pipe_qnl.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/alt_synch_pipe_qnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667250948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667250948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qnl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qnl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\"" {  } { { "db/dcfifo_bha2.tdf" "rs_dgwp" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_bha2.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667251135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dffpipe_bd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667251589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667251589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe7 " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|alt_synch_pipe_qnl:rs_dgwp\|dffpipe_bd9:dffpipe7\"" {  } { { "db/alt_synch_pipe_qnl.tdf" "dffpipe7" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/alt_synch_pipe_qnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667251839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ru5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ru5 " "Found entity 1: cmpr_ru5" {  } { { "db/cmpr_ru5.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/cmpr_ru5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667253651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667253651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ru5 soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|cmpr_ru5:rdempty_eq_comp " "Elaborating entity \"cmpr_ru5\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_dc_mixed_widths_fifo:load_msg_queue\|dcfifo:input_fifo\|dcfifo_bha2:auto_generated\|cmpr_ru5:rdempty_eq_comp\"" {  } { { "db/dcfifo_bha2.tdf" "rdempty_eq_comp" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/dcfifo_bha2.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667253839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_vfb_sync_ctrl soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl " "Elaborating entity \"alt_vip_vfb_sync_ctrl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_vfb_sync_ctrl:sync_ctrl\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "sync_ctrl" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667255854 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1564667256241 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "next_anc_buffer_info " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"next_anc_buffer_info\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1564667256241 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "frame_buffer_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"frame_buffer_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1564667256242 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "anc_buffer_address " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"anc_buffer_address\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1564667256242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0 soc_system:u0\|soc_system_ddr3_0:ddr3_0 " "Elaborating entity \"soc_system_ddr3_0\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\"" {  } { { "soc_system/synthesis/soc_system.v" "ddr3_0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/soc_system.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667257608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender soc_system:u0\|soc_system_ddr3_0:ddr3_0\|altera_address_span_extender:address_span_extender_0 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|altera_address_span_extender:address_span_extender_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0.v" "address_span_extender_0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667257795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_hps soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps " "Elaborating entity \"soc_system_ddr3_0_hps\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0.v" "hps" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667258007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_hps_fpga_interfaces soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_ddr3_0_hps_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_hps.v" "fpga_interfaces" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667258168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_hps_hps_io soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io " "Elaborating entity \"soc_system_ddr3_0_hps_hps_io\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_hps.v" "hps_io" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667258355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_hps_hps_io_border soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border " "Elaborating entity \"soc_system_ddr3_0_hps_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io.v" "border" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667258495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_hps_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667258683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667258886 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564667258886 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564667258886 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667259087 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667259091 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667259308 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1564667259324 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667259324 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1564667259340 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564667259340 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667259683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564667259683 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1564667259683 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667259840 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564667259855 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564667259855 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564667259855 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1564667259855 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667260023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667262387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667262578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667262734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667262906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667264762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667264824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667264824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667264824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667264824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667264824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667264824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667264824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667264824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667264824 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564667264824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667265651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667265651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667265791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667266448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667266651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667266838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667268454 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1564667268454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667268626 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667268689 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667268689 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667268689 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667268689 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667268689 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667268689 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_hps:hps|soc_system_ddr3_0_hps_hps_io:hps_io|soc_system_ddr3_0_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667269604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_hps:hps\|soc_system_ddr3_0_hps_hps_io:hps_io\|soc_system_ddr3_0_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667269745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset_manager soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0 " "Elaborating entity \"hps_reset_manager\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0.v" "hps_reset_manager_0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667269901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\"" {  } { { "soc_system/synthesis/submodules/hps_reset_manager.v" "hps_reset_inst" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_reset_manager.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667270040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "soc_system/synthesis/submodules/hps_reset.v" "altsource_probe_component" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667270965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "soc_system/synthesis/submodules/hps_reset.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667271041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667271041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667271041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667271041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667271041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667271041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667271041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 2 " "Parameter \"source_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667271041 ""}  } { { "soc_system/synthesis/submodules/hps_reset.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564667271041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667274463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667275791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667276785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667277110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667278076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_cold_reset\"" {  } { { "soc_system/synthesis/submodules/hps_reset_manager.v" "pulse_cold_reset" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_reset_manager.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667278668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|hps_reset_manager:hps_reset_manager_0\|altera_edge_detector:pulse_warm_reset\"" {  } { { "soc_system/synthesis/submodules/hps_reset_manager.v" "pulse_warm_reset" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_reset_manager.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667278781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_mm_interconnect_0 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_ddr3_0_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0.v" "mm_interconnect_0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667278906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "address_span_extender_0_expanded_master_translator" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667279269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_f2h_sdram0_data_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "hps_f2h_sdram0_data_translator" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667279418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "address_span_extender_0_expanded_master_agent" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667279560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "hps_f2h_sdram0_data_agent" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667279716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667279857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "hps_f2h_sdram0_data_agent_rsp_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667280000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_mm_interconnect_0_router soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_ddr3_0_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "router" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667280805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_router:router\|soc_system_ddr3_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_ddr3_0_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_router:router\|soc_system_ddr3_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667281012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_mm_interconnect_0_router_001 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_ddr3_0_mm_interconnect_0_router_001\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "router_001" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667281147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_mm_interconnect_0_router_001_default_decode soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_router_001:router_001\|soc_system_ddr3_0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_ddr3_0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_router_001:router_001\|soc_system_ddr3_0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667281276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "hps_f2h_sdram0_data_burst_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667281385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667281526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 13 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1564667281542 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667281792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667281932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667282056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667282184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667282291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_ddr3_0_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667283090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_ddr3_0_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667283222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ddr3_0_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_ddr3_0_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_ddr3_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667283417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0_mm_interconnect_0.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667283542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|soc_system_ddr3_0_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667283667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_ddr3_0:ddr3_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_ddr3_0.v" "rst_controller" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_ddr3_0.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667283776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_ddr3_0:ddr3_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667283885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_ddr3_0:ddr3_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_ddr3_0:ddr3_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667283995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:u0\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/soc_system.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667284266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667285588 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1564667285619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667285697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 65.000000 MHz " "Parameter \"output_clock_frequency1\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564667285697 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564667285697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/soc_system.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667285993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_rd_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_rd_translator" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667286416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_cl_vfb_0_mem_master_wr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_wr_translator" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667286557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ddr3_0_hps_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ddr3_0_hps_f2h_sdram0_data_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "ddr3_0_hps_f2h_sdram0_data_translator" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667286713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_rd_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_rd_agent" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667286885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_cl_vfb_0_mem_master_wr_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_cl_vfb_0_mem_master_wr_agent" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667286994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_0_hps_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_0_hps_f2h_sdram0_data_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "ddr3_0_hps_f2h_sdram0_data_agent" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667287147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "ddr3_0_hps_f2h_sdram0_data_agent_rsp_fifo" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667287370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667287581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667287722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667287925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667288056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667288160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667288340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667288512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667288621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667288731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667288887 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/hps_reset.v" "altsource_probe_component" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1564667293558 "|DDR3_VIP|soc_system:u0|soc_system_ddr3_0:ddr3_0|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset_value h_counter 32 16 " "Port \"reset_value\" on the entity instantiation of \"h_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "h_counter" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 795 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294123 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_anc_line u_calculate_mode 32 16 " "Port \"is_anc_line\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294132 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_ap_line u_calculate_mode 32 16 " "Port \"is_ap_line\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294133 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_f_falling_edge u_calculate_mode 32 16 " "Port \"is_f_falling_edge\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294133 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_f_rising_edge u_calculate_mode 32 16 " "Port \"is_f_rising_edge\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294133 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_blank u_calculate_mode 32 16 " "Port \"is_h_blank\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294133 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_front_porch u_calculate_mode 32 16 " "Port \"is_h_front_porch\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294134 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_sync_length u_calculate_mode 32 16 " "Port \"is_h_sync_length\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294134 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_sync_polarity u_calculate_mode 32 1 " "Port \"is_h_sync_polarity\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294134 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_interlaced u_calculate_mode 32 1 " "Port \"is_interlaced\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294134 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_line_count_f0 u_calculate_mode 32 16 " "Port \"is_line_count_f0\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294134 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_line_count_f1 u_calculate_mode 32 16 " "Port \"is_line_count_f1\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294135 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_sample_count_f0 u_calculate_mode 32 16 " "Port \"is_sample_count_f0\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294135 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_sample_count_f1 u_calculate_mode 32 16 " "Port \"is_sample_count_f1\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294135 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_anc_line u_calculate_mode 32 16 " "Port \"is_v1_anc_line\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294135 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_blank u_calculate_mode 32 16 " "Port \"is_v1_blank\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294136 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_front_porch u_calculate_mode 32 16 " "Port \"is_v1_front_porch\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294136 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_rising_edge u_calculate_mode 32 16 " "Port \"is_v1_rising_edge\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294136 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_sync_length u_calculate_mode 32 16 " "Port \"is_v1_sync_length\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294136 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_blank u_calculate_mode 32 16 " "Port \"is_v_blank\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294137 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_front_porch u_calculate_mode 32 16 " "Port \"is_v_front_porch\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294137 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_sync_length u_calculate_mode 32 16 " "Port \"is_v_sync_length\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294137 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_sync_polarity u_calculate_mode 32 1 " "Port \"is_v_sync_polarity\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294137 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "trs u_calculate_mode 32 4 " "Port \"trs\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667294138 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "vid_std mode_banks 1 16 " "Port \"vid_std\" on the entity instantiation of \"mode_banks\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "mode_banks" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 666 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1564667294148 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "av_st_din_data stream_marker 56 91 " "Port \"av_st_din_data\" on the entity instantiation of \"stream_marker\" is connected to a signal of width 56. The formal width of the signal in the module is 91.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "stream_marker" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 572 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1564667294150 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_stream_marker:stream_marker"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1564667299589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.08.01.15:48:32 Progress: Loading sld43a066bb/alt_sld_fab_wrapper_hw.tcl " "2019.08.01.15:48:32 Progress: Loading sld43a066bb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667312811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667320698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667321232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667329292 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667329713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667330166 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667330637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667330668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667330684 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1564667331542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43a066bb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld43a066bb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld43a066bb/alt_sld_fab.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/ip/sld43a066bb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667333588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667333588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667334151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667334151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667334449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667334449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667334934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667334934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667335401 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667335401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667335401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/ip/sld43a066bb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564667335885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667335885 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|altsyncram_ums1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|alt_vip_common_fifo2:output_msg_queue\|scfifo:scfifo_component\|scfifo_scd1:auto_generated\|a_dpfifo_e471:dpfifo\|altsyncram_ums1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_ums1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/altsyncram_ums1.tdf" 39 2 0 } } { "db/a_dpfifo_e471.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/a_dpfifo_e471.tdf" 43 2 0 } } { "db/scfifo_scd1.tdf" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/db/scfifo_scd1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sv" 105 0 0 } } { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1514 0 0 } } { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer.sv" 488 0 0 } } { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_vfb_0.v" 735 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/soc_system.v" 206 0 0 } } { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667348307 "|DDR3_VIP|soc_system:u0|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0|alt_vip_packet_transfer:pkt_trans_rd|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance|alt_vip_common_fifo2:output_msg_queue|scfifo:scfifo_component|scfifo_scd1:auto_generated|a_dpfifo_e471:dpfifo|altsyncram_ums1:FIFOram|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1564667348307 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1564667348307 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Video and Image Processing Suite " "\"Video and Image Processing Suite\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1564667377058 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1564667377058 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-FRAME_BUFFER_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-FRAME_BUFFER_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1564667377269 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1564667377269 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Frame Buffer II MegaCore function will be disabled after time-out is reached " "The Frame Buffer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1564667377269 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1564667377269 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-TEST_PATTERN_GENERATOR_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-TEST_PATTERN_GENERATOR_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1564667377269 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1564667377269 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1564667377269 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-CVO_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-CVO_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The CVO II MegaCore function will be disabled after time-out is reached " "The CVO II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1564667377269 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The CVO II MegaCore function will be disabled after time-out is reached " "The CVO II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1564667377269 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1564667377269 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1564667377269 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1564667377269 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1564667377270 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "47 " "47 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1564667377292 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"HDMI_I2C_SCL\" and its non-tri-state driver." {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 24 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1564667378979 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1564667378979 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_LRCLK " "bidirectional pin \"HDMI_LRCLK\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 27 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_SCLK " "bidirectional pin \"HDMI_SCLK\" has no driver" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1564667378979 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1564667378979 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_I2C_SCL~synth " "Node \"HDMI_I2C_SCL~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667385604 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1564667385604 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564667385619 "|DDR3_VIP|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564667385619 "|DDR3_VIP|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564667385619 "|DDR3_VIP|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564667385619 "|DDR3_VIP|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564667385619 "|DDR3_VIP|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564667385619 "|DDR3_VIP|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564667385619 "|DDR3_VIP|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564667385619 "|DDR3_VIP|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564667385619 "|DDR3_VIP|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564667385619 "|DDR3_VIP|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1564667385619 "|DDR3_VIP|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1564667385619 ""}
{ "Warning" "WSTA_COULD_NOT_GET_VALUE_FROM_CLOCK_PERIOD" "destination  set_net_delay \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_field_reg\[*\]\}\] \[get_keepers \{*\|cvo_core*\|mode_banks\|vid_interlaced_field\[*\]\}\] " "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_field_reg\[*\]\}\]\" to \"\[get_keepers \{*\|cvo_core*\|mode_banks\|vid_interlaced_field\[*\]\}\]\". This assignment will be ignored." {  } {  } 0 17897 "No %1!s!clock period was found satisfying the %2!s! assignment from \"%3!s!\" to \"%4!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1564667387863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667387878 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "308 " "308 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564667393902 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[4\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[4\]" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667393980 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[5\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[5\]" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667393980 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[6\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[6\]" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667393980 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[7\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[7\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[7\]" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667393980 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[8\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[8\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[8\]" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667393980 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[9\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[9\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[9\]" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667393980 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[0\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[0\]" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667393980 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[1\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[1\]" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667393980 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[2\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[2\]" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667393980 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\] " "Logic cell \"soc_system:u0\|soc_system_alt_vip_cl_vfb_0:alt_vip_cl_vfb_0\|alt_vip_packet_transfer:pkt_trans_rd\|alt_vip_packet_transfer_read_proc:READ_BLOCK.read_proc_instance\|mm_msg_din\[3\]\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" "mm_msg_din\[3\]" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/soc_system/synthesis/submodules/src_hdl/alt_vip_packet_transfer_read_proc.sv" 1764 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667393980 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1564667393980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_ddr3_0_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_ddr3_0_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667396103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667399019 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667401635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.map.smsg " "Generated suppressed messages file C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667412948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "22 0 2 0 0 " "Adding 22 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564667837907 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564667837907 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667841558 "|DDR3_VIP|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667841558 "|DDR3_VIP|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667841558 "|DDR3_VIP|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667841558 "|DDR3_VIP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667841558 "|DDR3_VIP|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667841558 "|DDR3_VIP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667841558 "|DDR3_VIP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DDR3_VIP.v" "" { Text "C:/Users/Dejan/13m041vs_projekat/resources/FPGA/DDR3_VIP/DDR3_VIP.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1564667841558 "|DDR3_VIP|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1564667841558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7027 " "Implemented 7027 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564667841590 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564667841590 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "63 " "Implemented 63 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1564667841590 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6049 " "Implemented 6049 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564667841590 ""} { "Info" "ICUT_CUT_TM_RAMS" "184 " "Implemented 184 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1564667841590 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1564667841590 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1564667841590 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1564667841590 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564667841590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 171 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5221 " "Peak virtual memory: 5221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564667841933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 01 15:57:21 2019 " "Processing ended: Thu Aug 01 15:57:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564667841933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:12:46 " "Elapsed time: 00:12:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564667841933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:39 " "Total CPU time (on all processors): 00:13:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564667841933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564667841933 ""}
