<stg><name>needwun_Pipeline_pad_a</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %a_str_idx_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="a_str_idx_1_0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %trunc_ln3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln3

]]></Node>
<StgValue><ssdm name="trunc_ln3_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i32 %trunc_ln3_read, i32 %a_str_idx_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc139.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc139.0:0 %a_str_idx_1_0_load = load i32 %a_str_idx_1_0

]]></Node>
<StgValue><ssdm name="a_str_idx_1_0_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc139.0:1 %icmp_ln85 = icmp_eq  i32 %a_str_idx_1_0_load, i32 256

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc139.0:2 %br_ln85 = br i1 %icmp_ln85, void %for.inc139.split.0, void %for.inc139.0.for.inc147.preheader_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32">
<![CDATA[
for.inc139.split.0:0 %trunc_ln85 = trunc i32 %a_str_idx_1_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
for.inc139.split.0:1 %zext_ln85 = zext i32 %a_str_idx_1_0_load

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc139.split.0:2 %specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_13

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc139.split.0:3 %specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln20"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc139.split.0:4 %alignedA_addr = getelementptr i8 %alignedA, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="alignedA_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc139.split.0:5 %store_ln86 = store i8 95, i8 %alignedA_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc139.split.0:6 %add_ln85 = add i9 %trunc_ln85, i9 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="9">
<![CDATA[
for.inc139.split.0:7 %zext_ln85_1 = zext i9 %add_ln85

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc139.split.0:8 %icmp_ln85_1 = icmp_eq  i9 %add_ln85, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln85_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc139.split.0:9 %br_ln85 = br i1 %icmp_ln85_1, void %for.inc139.split.1, void %for.inc139.0.for.inc147.preheader_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc139.split.1:0 %alignedA_addr_1 = getelementptr i8 %alignedA, i64 0, i64 %zext_ln85_1

]]></Node>
<StgValue><ssdm name="alignedA_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc139.split.1:1 %store_ln86 = store i8 95, i8 %alignedA_addr_1

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc139.split.1:2 %add_ln85_1 = add i32 %a_str_idx_1_0_load, i32 2

]]></Node>
<StgValue><ssdm name="add_ln85_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc139.split.1:3 %store_ln85 = store i32 %add_ln85_1, i32 %a_str_idx_1_0

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
<literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
for.inc139.split.1:4 %br_ln85 = br void %for.inc139.0

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
for.inc139.0.for.inc147.preheader_crit_edge.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="trunc_ln3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln3"/></StgValue>
</port>
<port id="36" name="alignedA" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="alignedA"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="a_str_idx_1_0" fromId="37" toId="4">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="41" from="alignedA" to="specinterface_ln0" fromId="36" toId="5">
</dataflow>
<dataflow id="43" from="empty_12" to="specinterface_ln0" fromId="42" toId="5">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="46" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="48" from="empty_13" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="51" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="52" from="empty_13" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="53" from="empty_13" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="54" from="empty_13" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="55" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="56" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="57" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="58" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="59" from="empty_13" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="60" from="empty_13" to="specinterface_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="61" from="StgValue_49" to="specinterface_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="62" from="StgValue_44" to="specinterface_ln0" fromId="44" toId="5">
</dataflow>
<dataflow id="64" from="_ssdm_op_Read.ap_auto.i32" to="trunc_ln3_read" fromId="63" toId="6">
</dataflow>
<dataflow id="65" from="trunc_ln3" to="trunc_ln3_read" fromId="35" toId="6">
</dataflow>
<dataflow id="66" from="trunc_ln3_read" to="store_ln0" fromId="6" toId="7">
</dataflow>
<dataflow id="67" from="a_str_idx_1_0" to="store_ln0" fromId="4" toId="7">
</dataflow>
<dataflow id="68" from="a_str_idx_1_0" to="a_str_idx_1_0_load" fromId="4" toId="9">
</dataflow>
<dataflow id="69" from="a_str_idx_1_0_load" to="icmp_ln85" fromId="9" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="icmp_ln85" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="icmp_ln85" to="br_ln85" fromId="10" toId="11">
</dataflow>
<dataflow id="73" from="a_str_idx_1_0_load" to="trunc_ln85" fromId="9" toId="12">
</dataflow>
<dataflow id="74" from="a_str_idx_1_0_load" to="zext_ln85" fromId="9" toId="13">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecPipeline" to="specpipeline_ln6" fromId="75" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_49" to="specpipeline_ln6" fromId="49" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_37" to="specpipeline_ln6" fromId="37" toId="14">
</dataflow>
<dataflow id="79" from="StgValue_44" to="specpipeline_ln6" fromId="44" toId="14">
</dataflow>
<dataflow id="80" from="StgValue_44" to="specpipeline_ln6" fromId="44" toId="14">
</dataflow>
<dataflow id="81" from="empty_13" to="specpipeline_ln6" fromId="47" toId="14">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecLoopName" to="specloopname_ln20" fromId="82" toId="15">
</dataflow>
<dataflow id="85" from="empty_15" to="specloopname_ln20" fromId="84" toId="15">
</dataflow>
<dataflow id="86" from="alignedA" to="alignedA_addr" fromId="36" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_87" to="alignedA_addr" fromId="87" toId="16">
</dataflow>
<dataflow id="89" from="zext_ln85" to="alignedA_addr" fromId="13" toId="16">
</dataflow>
<dataflow id="91" from="StgValue_90" to="store_ln86" fromId="90" toId="17">
</dataflow>
<dataflow id="92" from="alignedA_addr" to="store_ln86" fromId="16" toId="17">
</dataflow>
<dataflow id="93" from="trunc_ln85" to="add_ln85" fromId="12" toId="18">
</dataflow>
<dataflow id="95" from="StgValue_94" to="add_ln85" fromId="94" toId="18">
</dataflow>
<dataflow id="96" from="add_ln85" to="zext_ln85_1" fromId="18" toId="19">
</dataflow>
<dataflow id="97" from="add_ln85" to="icmp_ln85_1" fromId="18" toId="20">
</dataflow>
<dataflow id="99" from="StgValue_98" to="icmp_ln85_1" fromId="98" toId="20">
</dataflow>
<dataflow id="100" from="icmp_ln85_1" to="br_ln85" fromId="20" toId="21">
</dataflow>
<dataflow id="101" from="alignedA" to="alignedA_addr_1" fromId="36" toId="22">
</dataflow>
<dataflow id="102" from="StgValue_87" to="alignedA_addr_1" fromId="87" toId="22">
</dataflow>
<dataflow id="103" from="zext_ln85_1" to="alignedA_addr_1" fromId="19" toId="22">
</dataflow>
<dataflow id="104" from="StgValue_90" to="store_ln86" fromId="90" toId="23">
</dataflow>
<dataflow id="105" from="alignedA_addr_1" to="store_ln86" fromId="22" toId="23">
</dataflow>
<dataflow id="106" from="a_str_idx_1_0_load" to="add_ln85_1" fromId="9" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_107" to="add_ln85_1" fromId="107" toId="24">
</dataflow>
<dataflow id="109" from="add_ln85_1" to="store_ln85" fromId="24" toId="25">
</dataflow>
<dataflow id="110" from="a_str_idx_1_0" to="store_ln85" fromId="4" toId="25">
</dataflow>
<dataflow id="111" from="icmp_ln85" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="112" from="icmp_ln85_1" to="StgValue_2" fromId="20" toId="2">
</dataflow>
</dataflows>


</stg>
