GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v'
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v'
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":14)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\screenVGA\VGAMod.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\screenVGA\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":3)
Undeclared symbol 'msw_irq', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":87)
Undeclared symbol 'mtimer_irq', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":88)
Undeclared symbol 'memReady', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":90)
WARN  (EX3638) : 'memReady' is already implicitly declared on line 90("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":103)
Undeclared symbol 'btn_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":121)
Undeclared symbol 'flash_data_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":122)
Undeclared symbol 'counter27M', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":126)
Undeclared symbol 'counter1M', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":127)
Undeclared symbol 'clint_data_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":130)
Undeclared symbol 'clint_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":134)
Undeclared symbol 'clint_wen', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":135)
Undeclared symbol 'flash_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":142)
Undeclared symbol 'flash_wen', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":143)
Undeclared symbol 'btn_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":145)
WARN  (EX3638) : 'clint_ren' is already implicitly declared on line 134("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":151)
WARN  (EX3638) : 'clint_wen' is already implicitly declared on line 135("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":152)
WARN  (EX3638) : 'clint_data_out' is already implicitly declared on line 130("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":153)
WARN  (EX3638) : 'msw_irq' is already implicitly declared on line 87("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":154)
WARN  (EX3638) : 'mtimer_irq' is already implicitly declared on line 88("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":155)
WARN  (EX3638) : 'btn_ren' is already implicitly declared on line 145("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":181)
WARN  (EX3638) : 'btn_out' is already implicitly declared on line 121("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":182)
WARN  (EX3638) : 'flash_ren' is already implicitly declared on line 142("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":193)
WARN  (EX3638) : 'flash_wen' is already implicitly declared on line 143("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":194)
WARN  (EX3638) : 'flash_data_out' is already implicitly declared on line 122("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":195)
WARN  (EX3638) : 'counter1M' is already implicitly declared on line 127("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":336)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Buses\bus.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Buses\bus.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Buses\bus.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Buses\bus.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\ALUCPU.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\ALUCPU.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\ALUCPU.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\ALUCPU.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\ALUCPU.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\CSRFile.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\CSRFile.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\CSRFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\CSRFile.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\CSRFile.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\CSRFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\CSRFile.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\RegFile.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\RegFile.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\RegFile.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\RegFile.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\RegFile.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\SignExtendSelector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\SignExtendSelector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\SignExtendSelector.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\SignExtendSelector.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\SignExtendSelector.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_alu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_alu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_alu.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_alu.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_alu.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_branch.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_branch.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_branch.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_branch.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_branch.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_bypass_ex.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_bypass_ex.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_bypass_ex.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_bypass_ex.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_bypass_ex.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_main.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_main.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_main.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_main.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_main.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_stall_id.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_stall_id.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_stall_id.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_stall_id.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_stall_id.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_read_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_read_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_read_selector.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_read_selector.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_read_selector.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_write_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_write_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_write_selector.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_write_selector.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_write_selector.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\signExtend.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\signExtend.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\signExtend.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\signExtend.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\signExtend.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\buttonModule.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\cpuTimer.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\uart.v'
WARN  (EX2478) : Non-net output port 'byteReady' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\uart.v":10)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\uartController.v'
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\uartController.v":9)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\InteruptControllers\CLINT.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\DPBRAM.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v'
WARN  (EX2478) : Non-net output port 'flashClk' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v":12)
WARN  (EX2478) : Non-net output port 'flashMosi' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v":13)
WARN  (EX2478) : Non-net output port 'flashCs' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v":14)
WARN  (EX2478) : Non-net output port 'ready' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v":16)
WARN  (EX2478) : Non-net output port 'data_out' cannot be initialized at declaration in SystemVerilog mode("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v":17)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\memory.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\memory.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\memory.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\memory.v":2)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\memory.v":3)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\memory.v'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\memory.v":3)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v'
Undeclared symbol 'dina', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":59)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\config.vh'
Compiling module 'top'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":10)
WARN  (EX3780) : Using initial value of 'clk_btn' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":56)
Compiling module 'cpu'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":15)
Compiling module 'signExtend'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\signExtend.v":10)
Compiling module 'RegFile'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\RegFile.v":13)
Compiling module 'SignExtendSelector'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\SignExtendSelector.v":10)
Compiling module 'CSRFile'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\CSRFile.v":11)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\CSRFile.v":134)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\CSRFile.v":143)
Compiling module 'control_main'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_main.v":11)
Compiling module 'control_stall_id'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_stall_id.v":11)
Compiling module 'ALUCPU'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\ALUCPU.v":9)
Compiling module 'control_alu'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_alu.v":10)
Compiling module 'control_bypass_ex'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_bypass_ex.v":16)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 32 for port 'idex_csr_addr'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":739)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 32 for port 'exmem_csr_addr'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":740)
WARN  (EX3670) : Actual bit length 12 differs from formal bit length 32 for port 'memwb_csr_addr'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":741)
Compiling module 'mem_write_selector'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_write_selector.v":10)
Compiling module 'control_branch'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\control_branch.v":10)
Compiling module 'mem_read_selector'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\mem_read_selector.v":10)
Compiling module 'bus'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Buses\bus.v":6)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 32 for port 'counter27M'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":126)
Compiling module 'clint'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\InteruptControllers\CLINT.v":1)
Compiling module 'memory'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\memory.v":10)
Extracting RAM for identifier 'data_mem'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\memory.v":24)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\memory.v":88)
Compiling module 'buttonModule'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\buttonModule.v":1)
Compiling module 'DebounceFSM'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\buttonModule.v":55)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\buttonModule.v":88)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'address'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":190)
Compiling module 'flashController'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":1)
Compiling module 'flashNavigator'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v":2)
WARN  (EX3780) : Using initial value of 'command' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v":20)
Extracting RAM for identifier 'stored_characters'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v":49)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v":93)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\flash.v":116)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'readAddress'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":127)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'writeAddress'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":128)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataToWrite'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":129)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'address'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":206)
Compiling module 'programMemory'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":1)
Compiling module 'Gowin_DPB_program'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v":10)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":58)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":59)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":66)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":67)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":79)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":80)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":87)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":88)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":100)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":101)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":108)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":109)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":121)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":122)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":129)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":130)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":142)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":143)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":150)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":151)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":163)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":164)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":171)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":172)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":184)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":185)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":192)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":193)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":205)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":206)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":213)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":214)
WARN  (EX1998) : Net 'dina' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\programMemory.v":59)
Compiling module 'Gowin_rPLL'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\screenVGA\gowin_rpll\gowin_rpll.v":9)
Compiling module 'PPU'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":1)
WARN  (EX3780) : Using initial value of 'fontMem' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":37)
Compiling module 'DPBRAM(ADDR_WIDTH=11)'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\DPBRAM.v":1)
Extracting RAM for identifier 'mem'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\DPBRAM.v":18)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'addr_a'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":73)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'addr_b'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":78)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'addr_a'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":90)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'addr_b'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":95)
Compiling module 'DPBRAM(ADDR_WIDTH=12)'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\DPBRAM.v":1)
Extracting RAM for identifier 'mem'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\Memories\DPBRAM.v":18)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 12 for port 'addr_a'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":152)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 12 for port 'addr_b'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":157)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 15("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":259)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":275)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":290)
WARN  (EX3779) : 'lineBuffer' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":349)
WARN  (EX3779) : 'dataOutTxt' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":383)
WARN  (EX3779) : 'dataOutSprite' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":386)
WARN  (EX3779) : 'spriteCursor_x' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":386)
WARN  (EX3779) : 'charMem' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":411)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":411)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":411)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":412)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":417)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":422)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":427)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":432)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":437)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":442)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":447)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":452)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":457)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":462)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":467)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":472)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":477)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":482)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":487)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":495)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":500)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":505)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":510)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":515)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":520)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":525)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":530)
WARN  (EX3779) : 'hblank' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":560)
WARN  (EX2565) : Input 'din_b[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":81)
WARN  (EX2565) : Input 'din_b[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":81)
WARN  (EX2565) : Input 'din_b[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":81)
WARN  (EX2565) : Input 'din_b[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":81)
WARN  (EX2565) : Input 'din_b[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":81)
WARN  (EX2565) : Input 'din_b[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":81)
WARN  (EX2565) : Input 'din_b[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":81)
WARN  (EX2565) : Input 'din_b[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":81)
WARN  (EX2565) : Input 'din_b[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":98)
WARN  (EX2565) : Input 'din_b[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":98)
WARN  (EX2565) : Input 'din_b[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":98)
WARN  (EX2565) : Input 'din_b[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":98)
WARN  (EX2565) : Input 'din_b[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":98)
WARN  (EX2565) : Input 'din_b[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":98)
WARN  (EX2565) : Input 'din_b[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":98)
WARN  (EX2565) : Input 'din_b[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":98)
WARN  (EX2565) : Input 'din_b[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":160)
WARN  (EX2565) : Input 'din_b[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":160)
WARN  (EX2565) : Input 'din_b[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":160)
WARN  (EX2565) : Input 'din_b[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":160)
WARN  (EX2565) : Input 'din_b[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":160)
WARN  (EX2565) : Input 'din_b[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":160)
WARN  (EX2565) : Input 'din_b[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":160)
WARN  (EX2565) : Input 'din_b[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":160)
Compiling module 'VGAMod'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\screenVGA\VGAMod.v":1)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\screenVGA\VGAMod.v":69)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\screenVGA\VGAMod.v":76)
Compiling module 'cpuTimer(DIVISION=50)'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\cpuTimer.v":17)
Compiling module 'cpuTimer(DIVISION=1)'("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\GPIO\cpuTimer.v":17)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":360)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":374)
WARN  (EX1998) : Net 'uart_data_out[31]' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":112)
WARN  (EX1998) : Net 'usb_data_out[31]' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":114)
WARN  (EX1998) : Net 'counter27M' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":126)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0206) : Instance "rpll_inst" 's parameter "DEVICE" value invalid("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\screenVGA\gowin_rpll\gowin_rpll.v":38)
WARN  (EX0211) : The output port "data_out[31]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[30]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[29]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[28]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[27]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[26]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[25]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[24]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[23]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[22]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[21]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[20]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[19]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[18]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[17]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[16]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[15]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[14]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[13]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[12]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[11]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[10]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[9]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[8]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[7]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[6]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[5]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[4]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[3]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[2]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[1]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "data_out[0]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":13)
WARN  (EX0211) : The output port "uart_tx" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":34)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input uart_rx is unused("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":33)
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "textEn" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":229)
WARN  (DI0002) : Asynchronous register "flash_enable" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\flashController.v":119)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "cpuTimer" instantiated to "counter50mhz" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\soc.v":349)
WARN  (NL0002) : The module "control_alu" instantiated to "control_alu" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":722)
WARN  (NL0002) : The module "control_branch" instantiated to "control_branch" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":823)
WARN  (NL0002) : The module "control_main" instantiated to "control_main" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":580)
WARN  (NL0002) : The module "mem_read_selector" instantiated to "mem_read_selector" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":833)
WARN  (NL0002) : The module "signExtend" instantiated to "signExtendUnit" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\src\CPU\cpu.v":321)
WARN  (NL0002) : The module "DPBRAM" instantiated to "attributes_Buffer" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\PPU.v":98)
[95%] Generate netlist file "C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\Gowin\RISCY\impl\gwsynthesis\RISCY.vg" completed
[100%] Generate report file "C:\Users\Panagiotis\Documents\GitHub\RiscYNew\RISCY_SRC\Nano_20k\Gowin\RISCY\impl\gwsynthesis\RISCY_syn.rpt.html" completed
GowinSynthesis finish
