{
    "code": "module fsm_serial_input (\n    input logic clk,\n    input logic reset,\n    input logic serial_in,\n    output logic [3:0] bit_count,\n    output logic result\n);\n\n    typedef enum logic [1:0] {\n        IDLE = 2'b00,\n        COUNT = 2'b01,\n        CHECK = 2'b10\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [3:0] bit_counter;\n    logic result_reg;\n\n    // State transition logic\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            bit_counter <= 4'b0000;\n            result_reg <= 1'b0;\n        end else begin\n            current_state <= next_state;\n            if (current_state == COUNT) begin\n                bit_counter <= bit_counter + 1;\n            end else if (current_state == CHECK) begin\n                bit_counter <= 4'b0000;\n            end\n        end\n    end\n\n    // Next state logic\n    always @(*) begin\n        case (current_state)\n            IDLE: begin\n                if (serial_in) begin\n                    next_state = COUNT;\n                end else begin\n                    next_state = IDLE;\n                end\n            end\n            COUNT: begin\n                if (bit_counter == 4'b1111) begin\n                    next_state = CHECK;\n                end else begin\n                    next_state = COUNT;\n                end\n            end\n            CHECK: begin\n                next_state = IDLE;\n            end\n            default: next_state = IDLE;\n        endcase\n    end\n\n    // Output logic\n    always @(*) begin\n        case (current_state)\n            CHECK: result_reg = (bit_counter == 4'b1111);\n            default: result_reg = 1'b0;\n        endcase\n    end\n\n    assign bit_count = bit_counter;\n    assign result = result_reg;\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}