#-----------------------------------------------------------
# xsim v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Feb 03 22:49:53 2015
# Process ID: 6308
# Log file: C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/proj_axi_master/solution2/sim/verilog/xsim.log
# Journal file: C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/proj_axi_master/solution2/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/example/xsim_script.tcl
# xsim {example} -maxdeltaid 10000 -tclbatch {example.tcl}
Vivado Simulator 2014.4
Time resolution is 1 ps
source example.tcl
## run all
$finish called at time : 931650 ps : File "C:/Projects/2014-03-04_TLS-Aspect/FPGA/HLS/Tests/axi_master/proj_axi_master/solution2/sim/verilog/example.autotb.v" Line 308
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb 03 22:50:11 2015...
