---
MainSourceFile:  /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW2/Codes/HW/Sobel_Edge_Detector_PL/solution1/.autopilot/db/edge_detection.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_18_1:  '
    FileOffset:      18
    FilePath:        /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW2/Codes/HW/Sobel_Edge_Detector_PL/src/edge_detection.cpp
    Replacements:    
      - FilePath:        /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW2/Codes/HW/Sobel_Edge_Detector_PL/solution1/.autopilot/db/edge_detection.pp.0.cpp
        Offset:          220769
        Length:          0
        ReplacementText: 'VITIS_LOOP_18_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_21_2:  '
    FileOffset:      21
    FilePath:        /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW2/Codes/HW/Sobel_Edge_Detector_PL/src/edge_detection.cpp
    Replacements:    
      - FilePath:        /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW2/Codes/HW/Sobel_Edge_Detector_PL/solution1/.autopilot/db/edge_detection.pp.0.cpp
        Offset:          220843
        Length:          0
        ReplacementText: 'VITIS_LOOP_21_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_38_3:  '
    FileOffset:      38
    FilePath:        /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW2/Codes/HW/Sobel_Edge_Detector_PL/src/edge_detection.cpp
    Replacements:    
      - FilePath:        /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW2/Codes/HW/Sobel_Edge_Detector_PL/solution1/.autopilot/db/edge_detection.pp.0.cpp
        Offset:          221179
        Length:          0
        ReplacementText: 'VITIS_LOOP_38_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_41_4:  '
    FileOffset:      41
    FilePath:        /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW2/Codes/HW/Sobel_Edge_Detector_PL/src/edge_detection.cpp
    Replacements:    
      - FilePath:        /mnt/9636D17436D15639/University/CE-Github-Repository/M.Sc-Computer-Architecture/Reconfigurable-Computing-System/HWs/HW2/Codes/HW/Sobel_Edge_Detector_PL/solution1/.autopilot/db/edge_detection.pp.0.cpp
        Offset:          221253
        Length:          0
        ReplacementText: 'VITIS_LOOP_41_4: '
...
