# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ece383_hw1.srcs/sources_1/new/priority_encoder.vhd" \
"../../../../ece383_hw1.srcs/sources_1/new/priority_encoder_tb.vhd" \

# Do not sort compile order
nosort
