--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* keep =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:1.1-19.10" *)
+(* top =  1  *)
 module top();
 (* keep = 32'd1 *)
 (* src = "dut.sv:11.20-11.22" *)
@@ -19,7 +19,7 @@
 (* src = "dut.sv:10.20-10.24" *)
 (* wiretype = "\\int8_t" *)
 wire [7:0] int8;
-(* src = "dut.sv:14.12-14.33" *)
+(* src = "dut.sv:16.12-16.40" *)
 \$check  #(
 .ARGS_WIDTH(32'd0),
 .FLAVOR("assert"),
