#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2735370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2735500 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x27252d0 .functor NOT 1, L_0x279d730, C4<0>, C4<0>, C4<0>;
L_0x279d510 .functor XOR 2, L_0x279d3b0, L_0x279d470, C4<00>, C4<00>;
L_0x279d620 .functor XOR 2, L_0x279d510, L_0x279d580, C4<00>, C4<00>;
v0x2791a10_0 .net *"_ivl_10", 1 0, L_0x279d580;  1 drivers
v0x2791b10_0 .net *"_ivl_12", 1 0, L_0x279d620;  1 drivers
v0x2791bf0_0 .net *"_ivl_2", 1 0, L_0x2794dd0;  1 drivers
v0x2791cb0_0 .net *"_ivl_4", 1 0, L_0x279d3b0;  1 drivers
v0x2791d90_0 .net *"_ivl_6", 1 0, L_0x279d470;  1 drivers
v0x2791ec0_0 .net *"_ivl_8", 1 0, L_0x279d510;  1 drivers
v0x2791fa0_0 .net "a", 0 0, v0x278af30_0;  1 drivers
v0x2792040_0 .net "b", 0 0, v0x278afd0_0;  1 drivers
v0x27920e0_0 .net "c", 0 0, v0x278b070_0;  1 drivers
v0x2792180_0 .var "clk", 0 0;
v0x2792220_0 .net "d", 0 0, v0x278b1b0_0;  1 drivers
v0x27922c0_0 .net "out_pos_dut", 0 0, L_0x279d250;  1 drivers
v0x2792360_0 .net "out_pos_ref", 0 0, L_0x2793890;  1 drivers
v0x2792400_0 .net "out_sop_dut", 0 0, L_0x2796f20;  1 drivers
v0x27924a0_0 .net "out_sop_ref", 0 0, L_0x27656e0;  1 drivers
v0x2792540_0 .var/2u "stats1", 223 0;
v0x27925e0_0 .var/2u "strobe", 0 0;
v0x2792680_0 .net "tb_match", 0 0, L_0x279d730;  1 drivers
v0x2792750_0 .net "tb_mismatch", 0 0, L_0x27252d0;  1 drivers
v0x27927f0_0 .net "wavedrom_enable", 0 0, v0x278b480_0;  1 drivers
v0x27928c0_0 .net "wavedrom_title", 511 0, v0x278b520_0;  1 drivers
L_0x2794dd0 .concat [ 1 1 0 0], L_0x2793890, L_0x27656e0;
L_0x279d3b0 .concat [ 1 1 0 0], L_0x2793890, L_0x27656e0;
L_0x279d470 .concat [ 1 1 0 0], L_0x279d250, L_0x2796f20;
L_0x279d580 .concat [ 1 1 0 0], L_0x2793890, L_0x27656e0;
L_0x279d730 .cmp/eeq 2, L_0x2794dd0, L_0x279d620;
S_0x2735690 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2735500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27256b0 .functor AND 1, v0x278b070_0, v0x278b1b0_0, C4<1>, C4<1>;
L_0x2725a90 .functor NOT 1, v0x278af30_0, C4<0>, C4<0>, C4<0>;
L_0x2725e70 .functor NOT 1, v0x278afd0_0, C4<0>, C4<0>, C4<0>;
L_0x27260f0 .functor AND 1, L_0x2725a90, L_0x2725e70, C4<1>, C4<1>;
L_0x273ff00 .functor AND 1, L_0x27260f0, v0x278b070_0, C4<1>, C4<1>;
L_0x27656e0 .functor OR 1, L_0x27256b0, L_0x273ff00, C4<0>, C4<0>;
L_0x2792d10 .functor NOT 1, v0x278afd0_0, C4<0>, C4<0>, C4<0>;
L_0x2792d80 .functor OR 1, L_0x2792d10, v0x278b1b0_0, C4<0>, C4<0>;
L_0x2792e90 .functor AND 1, v0x278b070_0, L_0x2792d80, C4<1>, C4<1>;
L_0x2792f50 .functor NOT 1, v0x278af30_0, C4<0>, C4<0>, C4<0>;
L_0x2793020 .functor OR 1, L_0x2792f50, v0x278afd0_0, C4<0>, C4<0>;
L_0x2793090 .functor AND 1, L_0x2792e90, L_0x2793020, C4<1>, C4<1>;
L_0x2793210 .functor NOT 1, v0x278afd0_0, C4<0>, C4<0>, C4<0>;
L_0x2793280 .functor OR 1, L_0x2793210, v0x278b1b0_0, C4<0>, C4<0>;
L_0x27931a0 .functor AND 1, v0x278b070_0, L_0x2793280, C4<1>, C4<1>;
L_0x2793410 .functor NOT 1, v0x278af30_0, C4<0>, C4<0>, C4<0>;
L_0x2793510 .functor OR 1, L_0x2793410, v0x278b1b0_0, C4<0>, C4<0>;
L_0x27935d0 .functor AND 1, L_0x27931a0, L_0x2793510, C4<1>, C4<1>;
L_0x2793780 .functor XNOR 1, L_0x2793090, L_0x27935d0, C4<0>, C4<0>;
v0x2724c00_0 .net *"_ivl_0", 0 0, L_0x27256b0;  1 drivers
v0x2725000_0 .net *"_ivl_12", 0 0, L_0x2792d10;  1 drivers
v0x27253e0_0 .net *"_ivl_14", 0 0, L_0x2792d80;  1 drivers
v0x27257c0_0 .net *"_ivl_16", 0 0, L_0x2792e90;  1 drivers
v0x2725ba0_0 .net *"_ivl_18", 0 0, L_0x2792f50;  1 drivers
v0x2725f80_0 .net *"_ivl_2", 0 0, L_0x2725a90;  1 drivers
v0x2726200_0 .net *"_ivl_20", 0 0, L_0x2793020;  1 drivers
v0x27894a0_0 .net *"_ivl_24", 0 0, L_0x2793210;  1 drivers
v0x2789580_0 .net *"_ivl_26", 0 0, L_0x2793280;  1 drivers
v0x2789660_0 .net *"_ivl_28", 0 0, L_0x27931a0;  1 drivers
v0x2789740_0 .net *"_ivl_30", 0 0, L_0x2793410;  1 drivers
v0x2789820_0 .net *"_ivl_32", 0 0, L_0x2793510;  1 drivers
v0x2789900_0 .net *"_ivl_36", 0 0, L_0x2793780;  1 drivers
L_0x7fe24cbe7018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27899c0_0 .net *"_ivl_38", 0 0, L_0x7fe24cbe7018;  1 drivers
v0x2789aa0_0 .net *"_ivl_4", 0 0, L_0x2725e70;  1 drivers
v0x2789b80_0 .net *"_ivl_6", 0 0, L_0x27260f0;  1 drivers
v0x2789c60_0 .net *"_ivl_8", 0 0, L_0x273ff00;  1 drivers
v0x2789d40_0 .net "a", 0 0, v0x278af30_0;  alias, 1 drivers
v0x2789e00_0 .net "b", 0 0, v0x278afd0_0;  alias, 1 drivers
v0x2789ec0_0 .net "c", 0 0, v0x278b070_0;  alias, 1 drivers
v0x2789f80_0 .net "d", 0 0, v0x278b1b0_0;  alias, 1 drivers
v0x278a040_0 .net "out_pos", 0 0, L_0x2793890;  alias, 1 drivers
v0x278a100_0 .net "out_sop", 0 0, L_0x27656e0;  alias, 1 drivers
v0x278a1c0_0 .net "pos0", 0 0, L_0x2793090;  1 drivers
v0x278a280_0 .net "pos1", 0 0, L_0x27935d0;  1 drivers
L_0x2793890 .functor MUXZ 1, L_0x7fe24cbe7018, L_0x2793090, L_0x2793780, C4<>;
S_0x278a400 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2735500;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x278af30_0 .var "a", 0 0;
v0x278afd0_0 .var "b", 0 0;
v0x278b070_0 .var "c", 0 0;
v0x278b110_0 .net "clk", 0 0, v0x2792180_0;  1 drivers
v0x278b1b0_0 .var "d", 0 0;
v0x278b2a0_0 .var/2u "fail", 0 0;
v0x278b340_0 .var/2u "fail1", 0 0;
v0x278b3e0_0 .net "tb_match", 0 0, L_0x279d730;  alias, 1 drivers
v0x278b480_0 .var "wavedrom_enable", 0 0;
v0x278b520_0 .var "wavedrom_title", 511 0;
E_0x2733ce0/0 .event negedge, v0x278b110_0;
E_0x2733ce0/1 .event posedge, v0x278b110_0;
E_0x2733ce0 .event/or E_0x2733ce0/0, E_0x2733ce0/1;
S_0x278a730 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x278a400;
 .timescale -12 -12;
v0x278a970_0 .var/2s "i", 31 0;
E_0x2733b80 .event posedge, v0x278b110_0;
S_0x278aa70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x278a400;
 .timescale -12 -12;
v0x278ac70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x278ad50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x278a400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x278b700 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2735500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2793a40 .functor NOT 1, v0x278af30_0, C4<0>, C4<0>, C4<0>;
L_0x2793ad0 .functor NOT 1, v0x278afd0_0, C4<0>, C4<0>, C4<0>;
L_0x2793c70 .functor AND 1, L_0x2793a40, L_0x2793ad0, C4<1>, C4<1>;
L_0x2793d80 .functor NOT 1, v0x278b070_0, C4<0>, C4<0>, C4<0>;
L_0x2793f30 .functor AND 1, L_0x2793c70, L_0x2793d80, C4<1>, C4<1>;
L_0x2794040 .functor NOT 1, v0x278b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x2794200 .functor AND 1, L_0x2793f30, L_0x2794040, C4<1>, C4<1>;
L_0x2794310 .functor NOT 1, v0x278af30_0, C4<0>, C4<0>, C4<0>;
L_0x27944e0 .functor NOT 1, v0x278afd0_0, C4<0>, C4<0>, C4<0>;
L_0x2794550 .functor AND 1, L_0x2794310, L_0x27944e0, C4<1>, C4<1>;
L_0x27946c0 .functor AND 1, L_0x2794550, v0x278b070_0, C4<1>, C4<1>;
L_0x2794730 .functor NOT 1, v0x278b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x2794810 .functor AND 1, L_0x27946c0, L_0x2794730, C4<1>, C4<1>;
L_0x2794920 .functor OR 1, L_0x2794200, L_0x2794810, C4<0>, C4<0>;
L_0x27947a0 .functor AND 1, v0x278af30_0, v0x278afd0_0, C4<1>, C4<1>;
L_0x2794ab0 .functor AND 1, L_0x27947a0, v0x278b070_0, C4<1>, C4<1>;
L_0x2794c00 .functor AND 1, L_0x2794ab0, v0x278b1b0_0, C4<1>, C4<1>;
L_0x2794cc0 .functor OR 1, L_0x2794920, L_0x2794c00, C4<0>, C4<0>;
L_0x2794e70 .functor AND 1, v0x278af30_0, v0x278afd0_0, C4<1>, C4<1>;
L_0x2794ee0 .functor AND 1, L_0x2794e70, v0x278b070_0, C4<1>, C4<1>;
L_0x2795050 .functor NOT 1, v0x278b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x27950c0 .functor AND 1, L_0x2794ee0, L_0x2795050, C4<1>, C4<1>;
L_0x2795290 .functor OR 1, L_0x2794cc0, L_0x27950c0, C4<0>, C4<0>;
L_0x27953a0 .functor AND 1, v0x278af30_0, v0x278afd0_0, C4<1>, C4<1>;
L_0x27954e0 .functor NOT 1, v0x278b070_0, C4<0>, C4<0>, C4<0>;
L_0x2795550 .functor AND 1, L_0x27953a0, L_0x27954e0, C4<1>, C4<1>;
L_0x2795740 .functor AND 1, L_0x2795550, v0x278b1b0_0, C4<1>, C4<1>;
L_0x2795800 .functor OR 1, L_0x2795290, L_0x2795740, C4<0>, C4<0>;
L_0x2795a00 .functor NOT 1, v0x278afd0_0, C4<0>, C4<0>, C4<0>;
L_0x2795a70 .functor AND 1, v0x278af30_0, L_0x2795a00, C4<1>, C4<1>;
L_0x2795c30 .functor AND 1, L_0x2795a70, v0x278b070_0, C4<1>, C4<1>;
L_0x2795cf0 .functor AND 1, L_0x2795c30, v0x278b1b0_0, C4<1>, C4<1>;
L_0x2795ec0 .functor OR 1, L_0x2795800, L_0x2795cf0, C4<0>, C4<0>;
L_0x2795fd0 .functor NOT 1, v0x278afd0_0, C4<0>, C4<0>, C4<0>;
L_0x2796160 .functor AND 1, v0x278af30_0, L_0x2795fd0, C4<1>, C4<1>;
L_0x2796220 .functor NOT 1, v0x278b070_0, C4<0>, C4<0>, C4<0>;
L_0x27963c0 .functor AND 1, L_0x2796160, L_0x2796220, C4<1>, C4<1>;
L_0x27964d0 .functor AND 1, L_0x27963c0, v0x278b1b0_0, C4<1>, C4<1>;
L_0x2796290 .functor OR 1, L_0x2795ec0, L_0x27964d0, C4<0>, C4<0>;
L_0x27966d0 .functor NOT 1, v0x278afd0_0, C4<0>, C4<0>, C4<0>;
L_0x2796890 .functor AND 1, v0x278af30_0, L_0x27966d0, C4<1>, C4<1>;
L_0x2796950 .functor NOT 1, v0x278b070_0, C4<0>, C4<0>, C4<0>;
L_0x2796b20 .functor AND 1, L_0x2796890, L_0x2796950, C4<1>, C4<1>;
L_0x2796c30 .functor NOT 1, v0x278b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x2796e10 .functor AND 1, L_0x2796b20, L_0x2796c30, C4<1>, C4<1>;
L_0x2796f20 .functor OR 1, L_0x2796290, L_0x2796e10, C4<0>, C4<0>;
L_0x2797200 .functor OR 1, v0x278af30_0, v0x278afd0_0, C4<0>, C4<0>;
L_0x2797270 .functor OR 1, L_0x2797200, v0x278b070_0, C4<0>, C4<0>;
L_0x27976d0 .functor OR 1, L_0x2797270, v0x278b1b0_0, C4<0>, C4<0>;
L_0x27979a0 .functor OR 1, v0x278af30_0, v0x278afd0_0, C4<0>, C4<0>;
L_0x2797dc0 .functor OR 1, L_0x27979a0, v0x278b070_0, C4<0>, C4<0>;
L_0x2797e80 .functor NOT 1, v0x278b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x27980a0 .functor OR 1, L_0x2797dc0, L_0x2797e80, C4<0>, C4<0>;
L_0x27981b0 .functor AND 1, L_0x27976d0, L_0x27980a0, C4<1>, C4<1>;
L_0x2798480 .functor OR 1, v0x278af30_0, v0x278afd0_0, C4<0>, C4<0>;
L_0x27984f0 .functor NOT 1, v0x278b070_0, C4<0>, C4<0>, C4<0>;
L_0x2798730 .functor OR 1, L_0x2798480, L_0x27984f0, C4<0>, C4<0>;
L_0x2798840 .functor OR 1, L_0x2798730, v0x278b1b0_0, C4<0>, C4<0>;
L_0x2798ae0 .functor AND 1, L_0x27981b0, L_0x2798840, C4<1>, C4<1>;
L_0x2798bf0 .functor OR 1, v0x278af30_0, v0x278afd0_0, C4<0>, C4<0>;
L_0x2798e50 .functor NOT 1, v0x278b070_0, C4<0>, C4<0>, C4<0>;
L_0x2798ec0 .functor OR 1, L_0x2798bf0, L_0x2798e50, C4<0>, C4<0>;
L_0x27991d0 .functor NOT 1, v0x278b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x2799240 .functor OR 1, L_0x2798ec0, L_0x27991d0, C4<0>, C4<0>;
L_0x2799560 .functor AND 1, L_0x2798ae0, L_0x2799240, C4<1>, C4<1>;
L_0x2799670 .functor NOT 1, v0x278afd0_0, C4<0>, C4<0>, C4<0>;
L_0x2799900 .functor OR 1, v0x278af30_0, L_0x2799670, C4<0>, C4<0>;
L_0x27999c0 .functor OR 1, L_0x2799900, v0x278b070_0, C4<0>, C4<0>;
L_0x2799cb0 .functor OR 1, L_0x27999c0, v0x278b1b0_0, C4<0>, C4<0>;
L_0x2799d70 .functor AND 1, L_0x2799560, L_0x2799cb0, C4<1>, C4<1>;
L_0x279a0c0 .functor NOT 1, v0x278af30_0, C4<0>, C4<0>, C4<0>;
L_0x279a130 .functor OR 1, L_0x279a0c0, v0x278afd0_0, C4<0>, C4<0>;
L_0x279a440 .functor OR 1, L_0x279a130, v0x278b070_0, C4<0>, C4<0>;
L_0x279a500 .functor NOT 1, v0x278b1b0_0, C4<0>, C4<0>, C4<0>;
L_0x279a7d0 .functor OR 1, L_0x279a440, L_0x279a500, C4<0>, C4<0>;
L_0x279a8e0 .functor AND 1, L_0x2799d70, L_0x279a7d0, C4<1>, C4<1>;
L_0x279ac60 .functor NOT 1, v0x278af30_0, C4<0>, C4<0>, C4<0>;
L_0x279acd0 .functor OR 1, L_0x279ac60, v0x278afd0_0, C4<0>, C4<0>;
L_0x279b010 .functor NOT 1, v0x278b070_0, C4<0>, C4<0>, C4<0>;
L_0x279b080 .functor OR 1, L_0x279acd0, L_0x279b010, C4<0>, C4<0>;
L_0x279b420 .functor OR 1, L_0x279b080, v0x278b1b0_0, C4<0>, C4<0>;
L_0x279b4e0 .functor AND 1, L_0x279a8e0, L_0x279b420, C4<1>, C4<1>;
L_0x279b890 .functor NOT 1, v0x278af30_0, C4<0>, C4<0>, C4<0>;
L_0x279b900 .functor NOT 1, v0x278afd0_0, C4<0>, C4<0>, C4<0>;
L_0x279bc20 .functor OR 1, L_0x279b890, L_0x279b900, C4<0>, C4<0>;
L_0x279bd30 .functor OR 1, L_0x279bc20, v0x278b070_0, C4<0>, C4<0>;
L_0x279c0b0 .functor OR 1, L_0x279bd30, v0x278b1b0_0, C4<0>, C4<0>;
L_0x279c170 .functor AND 1, L_0x279b4e0, L_0x279c0b0, C4<1>, C4<1>;
L_0x279c550 .functor NOT 1, v0x278af30_0, C4<0>, C4<0>, C4<0>;
L_0x279c5c0 .functor NOT 1, v0x278afd0_0, C4<0>, C4<0>, C4<0>;
L_0x279c910 .functor OR 1, L_0x279c550, L_0x279c5c0, C4<0>, C4<0>;
L_0x279ca20 .functor NOT 1, v0x278b070_0, C4<0>, C4<0>, C4<0>;
L_0x279cd80 .functor OR 1, L_0x279c910, L_0x279ca20, C4<0>, C4<0>;
L_0x279ce90 .functor OR 1, L_0x279cd80, v0x278b1b0_0, C4<0>, C4<0>;
L_0x279d250 .functor AND 1, L_0x279c170, L_0x279ce90, C4<1>, C4<1>;
v0x278b8c0_0 .net *"_ivl_0", 0 0, L_0x2793a40;  1 drivers
v0x278b9a0_0 .net *"_ivl_10", 0 0, L_0x2794040;  1 drivers
v0x278ba80_0 .net *"_ivl_100", 0 0, L_0x2797dc0;  1 drivers
v0x278bb70_0 .net *"_ivl_102", 0 0, L_0x2797e80;  1 drivers
v0x278bc50_0 .net *"_ivl_104", 0 0, L_0x27980a0;  1 drivers
v0x278bd80_0 .net *"_ivl_106", 0 0, L_0x27981b0;  1 drivers
v0x278be60_0 .net *"_ivl_108", 0 0, L_0x2798480;  1 drivers
v0x278bf40_0 .net *"_ivl_110", 0 0, L_0x27984f0;  1 drivers
v0x278c020_0 .net *"_ivl_112", 0 0, L_0x2798730;  1 drivers
v0x278c190_0 .net *"_ivl_114", 0 0, L_0x2798840;  1 drivers
v0x278c270_0 .net *"_ivl_116", 0 0, L_0x2798ae0;  1 drivers
v0x278c350_0 .net *"_ivl_118", 0 0, L_0x2798bf0;  1 drivers
v0x278c430_0 .net *"_ivl_12", 0 0, L_0x2794200;  1 drivers
v0x278c510_0 .net *"_ivl_120", 0 0, L_0x2798e50;  1 drivers
v0x278c5f0_0 .net *"_ivl_122", 0 0, L_0x2798ec0;  1 drivers
v0x278c6d0_0 .net *"_ivl_124", 0 0, L_0x27991d0;  1 drivers
v0x278c7b0_0 .net *"_ivl_126", 0 0, L_0x2799240;  1 drivers
v0x278c9a0_0 .net *"_ivl_128", 0 0, L_0x2799560;  1 drivers
v0x278ca80_0 .net *"_ivl_130", 0 0, L_0x2799670;  1 drivers
v0x278cb60_0 .net *"_ivl_132", 0 0, L_0x2799900;  1 drivers
v0x278cc40_0 .net *"_ivl_134", 0 0, L_0x27999c0;  1 drivers
v0x278cd20_0 .net *"_ivl_136", 0 0, L_0x2799cb0;  1 drivers
v0x278ce00_0 .net *"_ivl_138", 0 0, L_0x2799d70;  1 drivers
v0x278cee0_0 .net *"_ivl_14", 0 0, L_0x2794310;  1 drivers
v0x278cfc0_0 .net *"_ivl_140", 0 0, L_0x279a0c0;  1 drivers
v0x278d0a0_0 .net *"_ivl_142", 0 0, L_0x279a130;  1 drivers
v0x278d180_0 .net *"_ivl_144", 0 0, L_0x279a440;  1 drivers
v0x278d260_0 .net *"_ivl_146", 0 0, L_0x279a500;  1 drivers
v0x278d340_0 .net *"_ivl_148", 0 0, L_0x279a7d0;  1 drivers
v0x278d420_0 .net *"_ivl_150", 0 0, L_0x279a8e0;  1 drivers
v0x278d500_0 .net *"_ivl_152", 0 0, L_0x279ac60;  1 drivers
v0x278d5e0_0 .net *"_ivl_154", 0 0, L_0x279acd0;  1 drivers
v0x278d6c0_0 .net *"_ivl_156", 0 0, L_0x279b010;  1 drivers
v0x278d9b0_0 .net *"_ivl_158", 0 0, L_0x279b080;  1 drivers
v0x278da90_0 .net *"_ivl_16", 0 0, L_0x27944e0;  1 drivers
v0x278db70_0 .net *"_ivl_160", 0 0, L_0x279b420;  1 drivers
v0x278dc50_0 .net *"_ivl_162", 0 0, L_0x279b4e0;  1 drivers
v0x278dd30_0 .net *"_ivl_164", 0 0, L_0x279b890;  1 drivers
v0x278de10_0 .net *"_ivl_166", 0 0, L_0x279b900;  1 drivers
v0x278def0_0 .net *"_ivl_168", 0 0, L_0x279bc20;  1 drivers
v0x278dfd0_0 .net *"_ivl_170", 0 0, L_0x279bd30;  1 drivers
v0x278e0b0_0 .net *"_ivl_172", 0 0, L_0x279c0b0;  1 drivers
v0x278e190_0 .net *"_ivl_174", 0 0, L_0x279c170;  1 drivers
v0x278e270_0 .net *"_ivl_176", 0 0, L_0x279c550;  1 drivers
v0x278e350_0 .net *"_ivl_178", 0 0, L_0x279c5c0;  1 drivers
v0x278e430_0 .net *"_ivl_18", 0 0, L_0x2794550;  1 drivers
v0x278e510_0 .net *"_ivl_180", 0 0, L_0x279c910;  1 drivers
v0x278e5f0_0 .net *"_ivl_182", 0 0, L_0x279ca20;  1 drivers
v0x278e6d0_0 .net *"_ivl_184", 0 0, L_0x279cd80;  1 drivers
v0x278e7b0_0 .net *"_ivl_186", 0 0, L_0x279ce90;  1 drivers
v0x278e890_0 .net *"_ivl_2", 0 0, L_0x2793ad0;  1 drivers
v0x278e970_0 .net *"_ivl_20", 0 0, L_0x27946c0;  1 drivers
v0x278ea50_0 .net *"_ivl_22", 0 0, L_0x2794730;  1 drivers
v0x278eb30_0 .net *"_ivl_24", 0 0, L_0x2794810;  1 drivers
v0x278ec10_0 .net *"_ivl_26", 0 0, L_0x2794920;  1 drivers
v0x278ecf0_0 .net *"_ivl_28", 0 0, L_0x27947a0;  1 drivers
v0x278edd0_0 .net *"_ivl_30", 0 0, L_0x2794ab0;  1 drivers
v0x278eeb0_0 .net *"_ivl_32", 0 0, L_0x2794c00;  1 drivers
v0x278ef90_0 .net *"_ivl_34", 0 0, L_0x2794cc0;  1 drivers
v0x278f070_0 .net *"_ivl_36", 0 0, L_0x2794e70;  1 drivers
v0x278f150_0 .net *"_ivl_38", 0 0, L_0x2794ee0;  1 drivers
v0x278f230_0 .net *"_ivl_4", 0 0, L_0x2793c70;  1 drivers
v0x278f310_0 .net *"_ivl_40", 0 0, L_0x2795050;  1 drivers
v0x278f3f0_0 .net *"_ivl_42", 0 0, L_0x27950c0;  1 drivers
v0x278f4d0_0 .net *"_ivl_44", 0 0, L_0x2795290;  1 drivers
v0x278f9c0_0 .net *"_ivl_46", 0 0, L_0x27953a0;  1 drivers
v0x278faa0_0 .net *"_ivl_48", 0 0, L_0x27954e0;  1 drivers
v0x278fb80_0 .net *"_ivl_50", 0 0, L_0x2795550;  1 drivers
v0x278fc60_0 .net *"_ivl_52", 0 0, L_0x2795740;  1 drivers
v0x278fd40_0 .net *"_ivl_54", 0 0, L_0x2795800;  1 drivers
v0x278fe20_0 .net *"_ivl_56", 0 0, L_0x2795a00;  1 drivers
v0x278ff00_0 .net *"_ivl_58", 0 0, L_0x2795a70;  1 drivers
v0x278ffe0_0 .net *"_ivl_6", 0 0, L_0x2793d80;  1 drivers
v0x27900c0_0 .net *"_ivl_60", 0 0, L_0x2795c30;  1 drivers
v0x27901a0_0 .net *"_ivl_62", 0 0, L_0x2795cf0;  1 drivers
v0x2790280_0 .net *"_ivl_64", 0 0, L_0x2795ec0;  1 drivers
v0x2790360_0 .net *"_ivl_66", 0 0, L_0x2795fd0;  1 drivers
v0x2790440_0 .net *"_ivl_68", 0 0, L_0x2796160;  1 drivers
v0x2790520_0 .net *"_ivl_70", 0 0, L_0x2796220;  1 drivers
v0x2790600_0 .net *"_ivl_72", 0 0, L_0x27963c0;  1 drivers
v0x27906e0_0 .net *"_ivl_74", 0 0, L_0x27964d0;  1 drivers
v0x27907c0_0 .net *"_ivl_76", 0 0, L_0x2796290;  1 drivers
v0x27908a0_0 .net *"_ivl_78", 0 0, L_0x27966d0;  1 drivers
v0x2790980_0 .net *"_ivl_8", 0 0, L_0x2793f30;  1 drivers
v0x2790a60_0 .net *"_ivl_80", 0 0, L_0x2796890;  1 drivers
v0x2790b40_0 .net *"_ivl_82", 0 0, L_0x2796950;  1 drivers
v0x2790c20_0 .net *"_ivl_84", 0 0, L_0x2796b20;  1 drivers
v0x2790d00_0 .net *"_ivl_86", 0 0, L_0x2796c30;  1 drivers
v0x2790de0_0 .net *"_ivl_88", 0 0, L_0x2796e10;  1 drivers
v0x2790ec0_0 .net *"_ivl_92", 0 0, L_0x2797200;  1 drivers
v0x2790fa0_0 .net *"_ivl_94", 0 0, L_0x2797270;  1 drivers
v0x2791080_0 .net *"_ivl_96", 0 0, L_0x27976d0;  1 drivers
v0x2791160_0 .net *"_ivl_98", 0 0, L_0x27979a0;  1 drivers
v0x2791240_0 .net "a", 0 0, v0x278af30_0;  alias, 1 drivers
v0x27912e0_0 .net "b", 0 0, v0x278afd0_0;  alias, 1 drivers
v0x27913d0_0 .net "c", 0 0, v0x278b070_0;  alias, 1 drivers
v0x27914c0_0 .net "d", 0 0, v0x278b1b0_0;  alias, 1 drivers
v0x27915b0_0 .net "out_pos", 0 0, L_0x279d250;  alias, 1 drivers
v0x2791670_0 .net "out_sop", 0 0, L_0x2796f20;  alias, 1 drivers
S_0x27917f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2735500;
 .timescale -12 -12;
E_0x271a9f0 .event anyedge, v0x27925e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27925e0_0;
    %nor/r;
    %assign/vec4 v0x27925e0_0, 0;
    %wait E_0x271a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x278a400;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x278b340_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x278a400;
T_4 ;
    %wait E_0x2733ce0;
    %load/vec4 v0x278b3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x278b2a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x278a400;
T_5 ;
    %wait E_0x2733b80;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %wait E_0x2733b80;
    %load/vec4 v0x278b2a0_0;
    %store/vec4 v0x278b340_0, 0, 1;
    %fork t_1, S_0x278a730;
    %jmp t_0;
    .scope S_0x278a730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x278a970_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x278a970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2733b80;
    %load/vec4 v0x278a970_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x278a970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x278a970_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x278a400;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2733ce0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x278b1b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x278afd0_0, 0;
    %assign/vec4 v0x278af30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x278b2a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x278b340_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2735500;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2792180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27925e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2735500;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2792180_0;
    %inv;
    %store/vec4 v0x2792180_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2735500;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x278b110_0, v0x2792750_0, v0x2791fa0_0, v0x2792040_0, v0x27920e0_0, v0x2792220_0, v0x27924a0_0, v0x2792400_0, v0x2792360_0, v0x27922c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2735500;
T_9 ;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2792540_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2735500;
T_10 ;
    %wait E_0x2733ce0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2792540_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792540_0, 4, 32;
    %load/vec4 v0x2792680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792540_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2792540_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792540_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27924a0_0;
    %load/vec4 v0x27924a0_0;
    %load/vec4 v0x2792400_0;
    %xor;
    %load/vec4 v0x27924a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792540_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792540_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2792360_0;
    %load/vec4 v0x2792360_0;
    %load/vec4 v0x27922c0_0;
    %xor;
    %load/vec4 v0x2792360_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792540_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2792540_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2792540_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter3/response4/top_module.sv";
