$date
	Sat Oct 22 19:51:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#962117
b110 !
1"
#962118
b110 &
b110 %
1$
#962119
0"
#962122
b11 &
b11 %
#962126
b1010 &
b1010 %
#962130
b101 &
b101 %
#962134
b10000 &
b10000 %
#962138
b1000 &
b1000 %
#962142
b100 &
b100 %
#962146
b10 &
b10 %
#962150
b1 &
1#
b1 %
#962154
b0 &
b0 %
0#
0$
#2018243
b111 !
1"
#2018246
b111 &
b111 %
1$
#2018247
0"
#2018250
b10110 &
b10110 %
#2018254
b1011 &
b1011 %
#2018258
b100010 &
b100010 %
#2018262
b10001 &
b10001 %
#2018266
b110100 &
b110100 %
#2018270
b11010 &
b11010 %
#2018274
b1101 &
b1101 %
#2018278
b101000 &
b101000 %
#2018282
b10100 &
b10100 %
#2018286
b1010 &
b1010 %
#2018290
b101 &
b101 %
#2018294
b10000 &
b10000 %
#2018298
b1000 &
b1000 %
#2018302
b100 &
b100 %
#2018306
b10 &
b10 %
#2018310
b1 &
1#
b1 %
#2018314
b0 &
b0 %
0#
0$
#3049438
b1000 &
b1000 %
1$
b1000 !
1"
#3049439
0"
#3049442
b100 &
b100 %
#3049446
b10 &
b10 %
#3049450
b1 &
b1 %
1#
#3049454
b0 &
0#
b0 %
0$
#4500012
