

================================================================
== Vivado HLS Report for 'mandelbrot'
================================================================
* Date:           Sun Feb 25 21:47:21 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mandelbrot
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  515|  517|  515|  517|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- myloop  |  512|  512|         2|          -|          -|   256|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     10|       0|    2104|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      0|     100|      54|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     179|
|Register         |        -|      -|     770|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     10|     870|    2337|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |mandelbrot_fpext_bkb_U1  |mandelbrot_fpext_bkb  |        0|      0|  100|  54|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      0|  100|  54|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |p_Val2_12_fu_791_p2        |     *    |      3|  0|   21|          32|          32|
    |p_Val2_15_fu_831_p2        |     *    |      4|  0|   22|          32|          33|
    |p_Val2_9_fu_759_p2         |     *    |      3|  0|   21|          32|          32|
    |i_1_fu_745_p2              |     +    |      0|  0|   16|           9|           1|
    |p_Val2_11_fu_857_p2        |     +    |      0|  0|   39|          32|          32|
    |p_Val2_14_fu_865_p2        |     +    |      0|  0|   39|          32|          32|
    |p_Val2_16_fu_900_p2        |     +    |      0|  0|   67|          60|          60|
    |p_Val2_18_fu_917_p2        |     +    |      0|  0|   39|          32|          32|
    |p_Val2_1_fu_935_p2         |     +    |      0|  0|   32|          32|          32|
    |p_Val2_5_fu_388_p2         |     +    |      0|  0|   39|          32|          32|
    |p_Val2_6_fu_654_p2         |     +    |      0|  0|   39|          32|          32|
    |r_V_fu_878_p2              |     +    |      0|  0|   40|          33|          33|
    |tmp_13_fu_361_p2           |     +    |      0|  0|   19|           6|          12|
    |tmp_20_fu_543_p2           |     +    |      0|  0|   19|           6|          12|
    |tmp_31_fu_627_p2           |     +    |      0|  0|   19|           6|          12|
    |tmp_40_fu_894_p2           |     +    |      0|  0|   16|           9|           9|
    |tmp_s_fu_277_p2            |     +    |      0|  0|   19|           6|          12|
    |F2_1_fu_531_p2             |     -    |      0|  0|   19|          11|          12|
    |F2_fu_265_p2               |     -    |      0|  0|   19|          11|          12|
    |man_V_1_fu_245_p2          |     -    |      0|  0|   61|           1|          54|
    |man_V_6_fu_511_p2          |     -    |      0|  0|   61|           1|          54|
    |p_Val2_s_8_fu_929_p2       |     -    |      0|  0|   32|          32|          32|
    |tmp_1_fu_283_p2            |     -    |      0|  0|   19|           5|          12|
    |tmp_21_fu_549_p2           |     -    |      0|  0|   19|           5|          12|
    |sel_tmp11_fu_697_p2        |    and   |      0|  0|    8|           1|           1|
    |sel_tmp2_fu_419_p2         |    and   |      0|  0|    8|           1|           1|
    |sel_tmp7_fu_431_p2         |    and   |      0|  0|    8|           1|           1|
    |sel_tmp8_fu_685_p2         |    and   |      0|  0|    8|           1|           1|
    |tmp_27_fu_598_p2           |   ashr   |      0|  0|  162|          54|          54|
    |tmp_6_fu_332_p2            |   ashr   |      0|  0|  162|          54|          54|
    |exitcond_fu_739_p2         |   icmp   |      0|  0|   13|           9|          10|
    |icmp5_fu_588_p2            |   icmp   |      0|  0|   11|           7|           1|
    |icmp_fu_322_p2             |   icmp   |      0|  0|   11|           7|           1|
    |sel_tmp10_fu_660_p2        |   icmp   |      0|  0|   13|          12|           5|
    |sel_tmp6_fu_394_p2         |   icmp   |      0|  0|   13|          12|           5|
    |tmp_12_fu_356_p2           |   icmp   |      0|  0|   13|          12|           6|
    |tmp_15_fu_399_p2           |   icmp   |      0|  0|   13|          12|           5|
    |tmp_18_fu_525_p2           |   icmp   |      0|  0|   29|          63|           1|
    |tmp_19_fu_537_p2           |   icmp   |      0|  0|   13|          12|           5|
    |tmp_22_fu_564_p2           |   icmp   |      0|  0|   13|          12|           5|
    |tmp_23_fu_572_p2           |   icmp   |      0|  0|   13|          12|           6|
    |tmp_30_fu_622_p2           |   icmp   |      0|  0|   13|          12|           6|
    |tmp_33_fu_665_p2           |   icmp   |      0|  0|   13|          12|           5|
    |tmp_39_fu_884_p2           |   icmp   |      0|  0|   21|          33|          31|
    |tmp_3_fu_298_p2            |   icmp   |      0|  0|   13|          12|           5|
    |tmp_5_fu_306_p2            |   icmp   |      0|  0|   13|          12|           6|
    |tmp_7_fu_259_p2            |   icmp   |      0|  0|   29|          63|           1|
    |tmp_9_fu_271_p2            |   icmp   |      0|  0|   13|          12|           5|
    |man_V_11_fu_517_p3         |  select  |      0|  0|   54|           1|          54|
    |man_V_4_fu_251_p3          |  select  |      0|  0|   54|           1|          54|
    |p_2_fu_701_p3              |  select  |      0|  0|   32|           1|          32|
    |p_Val2_0_i_i_i1_fu_341_p3  |  select  |      0|  0|    2|           1|           2|
    |p_Val2_0_i_i_i5_fu_607_p3  |  select  |      0|  0|    2|           1|           2|
    |p_Val2_3_fu_614_p3         |  select  |      0|  0|   32|           1|          32|
    |p_Val2_4_fu_348_p3         |  select  |      0|  0|   32|           1|          32|
    |p_s_fu_435_p3              |  select  |      0|  0|   32|           1|          32|
    |qb_1_fu_643_p3             |  select  |      0|  0|    2|           1|           1|
    |qb_fu_377_p3               |  select  |      0|  0|    2|           1|           1|
    |sel_tmp3_fu_424_p3         |  select  |      0|  0|   32|           1|          32|
    |sel_tmp4_fu_674_p3         |  select  |      0|  0|   32|           1|          32|
    |sel_tmp9_fu_690_p3         |  select  |      0|  0|   32|           1|          32|
    |sel_tmp_fu_408_p3          |  select  |      0|  0|   32|           1|          32|
    |sh_amt_1_fu_555_p3         |  select  |      0|  0|   12|           1|          12|
    |sh_amt_fu_289_p3           |  select  |      0|  0|   12|           1|          12|
    |tmp_15_s_fu_451_p3         |  select  |      0|  0|   32|           1|          32|
    |tmp_43_mux_fu_711_p3       |  select  |      0|  0|   32|           1|          32|
    |tmp_4_mux_fu_445_p3        |  select  |      0|  0|   32|           1|          32|
    |tmp_50_s_fu_717_p3         |  select  |      0|  0|   32|           1|          32|
    |tmp_10_fu_404_p2           |    shl   |      0|  0|  101|          32|          32|
    |tmp_28_fu_670_p2           |    shl   |      0|  0|  101|          32|          32|
    |sel_tmp1_fu_414_p2         |    xor   |      0|  0|    8|           1|           2|
    |sel_tmp5_fu_680_p2         |    xor   |      0|  0|    8|           1|           2|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |     10|  0| 2104|        1013|        1439|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  41|          8|    1|          8|
    |ap_phi_mux_p_1_phi_fu_137_p6       |  15|          3|   32|         96|
    |ap_phi_mux_p_3_phi_fu_163_p6       |  15|          3|   32|         96|
    |ap_phi_mux_p_Val2_8_phi_fu_150_p6  |   9|          2|   32|         64|
    |grp_fu_195_p0                      |  15|          3|   32|         96|
    |i_reg_184                          |   9|          2|    9|         18|
    |mandelbrot_float_fl_reg_172        |   9|          2|    9|         18|
    |p_1_reg_133                        |  15|          3|   32|         96|
    |p_3_reg_159                        |  15|          3|   32|         96|
    |p_Val2_2_reg_119                   |   9|          2|   32|         64|
    |p_Val2_8_reg_146                   |   9|          2|   32|         64|
    |z_im_V                             |   9|          2|   32|         64|
    |z_re_V                             |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 179|         37|  339|        844|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |F2_1_reg_1051                |  12|   0|   12|          0|
    |F2_reg_969                   |  12|   0|   12|          0|
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |i_1_reg_1124                 |   9|   0|    9|          0|
    |i_reg_184                    |   9|   0|    9|          0|
    |icmp5_reg_1095               |   1|   0|    1|          0|
    |icmp_reg_1013                |   1|   0|    1|          0|
    |isneg_1_reg_1034             |   1|   0|    1|          0|
    |isneg_reg_952                |   1|   0|    1|          0|
    |man_V_11_reg_1040            |  54|   0|   54|          0|
    |man_V_4_reg_958              |  54|   0|   54|          0|
    |mandelbrot_float_fl_reg_172  |   9|   0|    9|          0|
    |p_1_reg_133                  |  32|   0|   32|          0|
    |p_3_reg_159                  |  32|   0|   32|          0|
    |p_Val2_10_reg_1129           |  32|   0|   32|          0|
    |p_Val2_13_reg_1139           |  32|   0|   32|          0|
    |p_Val2_2_reg_119             |  32|   0|   32|          0|
    |p_Val2_5_reg_1019            |  32|   0|   32|          0|
    |p_Val2_6_reg_1101            |  32|   0|   32|          0|
    |p_Val2_8_reg_146             |  32|   0|   32|          0|
    |sel_tmp10_reg_1107           |   1|   0|    1|          0|
    |sel_tmp6_reg_1025            |   1|   0|    1|          0|
    |sh_amt_1_cast_reg_1076       |  32|   0|   32|          0|
    |sh_amt_cast_reg_994          |  32|   0|   32|          0|
    |tmp_15_reg_1030              |   1|   0|    1|          0|
    |tmp_18_reg_1047              |   1|   0|    1|          0|
    |tmp_19_reg_1059              |   1|   0|    1|          0|
    |tmp_1_reg_989                |  12|   0|   12|          0|
    |tmp_20_reg_1065              |  12|   0|   12|          0|
    |tmp_21_reg_1071              |  12|   0|   12|          0|
    |tmp_22_reg_1081              |   1|   0|    1|          0|
    |tmp_24_reg_1006              |  32|   0|   32|          0|
    |tmp_33_reg_1112              |   1|   0|    1|          0|
    |tmp_34_reg_1116              |  32|   0|   60|         28|
    |tmp_3_reg_999                |   1|   0|    1|          0|
    |tmp_47_reg_1088              |  32|   0|   32|          0|
    |tmp_51_reg_1134              |   1|   0|    1|          0|
    |tmp_52_reg_1144              |   1|   0|    1|          0|
    |tmp_53_reg_1149              |  59|   0|   60|          1|
    |tmp_54_reg_1154              |   1|   0|    1|          0|
    |tmp_7_reg_965                |   1|   0|    1|          0|
    |tmp_9_reg_977                |   1|   0|    1|          0|
    |tmp_s_reg_983                |  12|   0|   12|          0|
    |z_im_V                       |  32|   0|   32|          0|
    |z_re_V                       |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 770|   0|  799|         29|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_start     |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_done      | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_idle      | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_ready     | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|re           |  in |   32|   ap_none  |      re      |    scalar    |
|im           |  in |   32|   ap_none  |      im      |    scalar    |
|outp         | out |   16|   ap_vld   |     outp     |    pointer   |
|outp_ap_vld  | out |    1|   ap_vld   |     outp     |    pointer   |
+-------------+-----+-----+------------+--------------+--------------+

