<stg><name>fir</name>


<trans_list>

<trans id="169" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="17" op_0_bw="32">
<![CDATA[
entry:0 %reg_81 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_81"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:1 %n10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n10"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="17" op_0_bw="32">
<![CDATA[
entry:2 %reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="17" op_0_bw="32">
<![CDATA[
entry:3 %reg_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="17" op_0_bw="32">
<![CDATA[
entry:4 %reg_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="17" op_0_bw="32">
<![CDATA[
entry:5 %reg_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="32">
<![CDATA[
entry:6 %reg_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="17" op_0_bw="32">
<![CDATA[
entry:7 %reg_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="32">
<![CDATA[
entry:8 %reg_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="17" op_0_bw="32">
<![CDATA[
entry:9 %reg_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="reg_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:10 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln5 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_r, void @empty_13, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_r, void @empty_13, i32 1, i32 1, void @empty_14, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_9, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:17 %store_ln9 = store i17 0, i17 %reg_7

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:18 %store_ln9 = store i17 0, i17 %reg_6

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:19 %store_ln9 = store i17 0, i17 %reg_5

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:20 %store_ln9 = store i17 0, i17 %reg_4

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:21 %store_ln9 = store i17 0, i17 %reg_3

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:22 %store_ln9 = store i17 0, i17 %reg_2

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:23 %store_ln9 = store i17 0, i17 %reg_1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:24 %store_ln9 = store i17 0, i17 %reg

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:25 %store_ln0 = store i7 0, i7 %n10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:26 %store_ln0 = store i17 0, i17 %reg_81

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
entry:27 %br_ln12 = br void %fpga_resource_hint.shift_loop.8

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:1 %n10_load = load i7 %n10

]]></Node>
<StgValue><ssdm name="n10_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:7 %reg_11 = load i17 %reg_5

]]></Node>
<StgValue><ssdm name="reg_11"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:8 %reg_10 = load i17 %reg_6

]]></Node>
<StgValue><ssdm name="reg_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:9 %reg_9 = load i17 %reg_7

]]></Node>
<StgValue><ssdm name="reg_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.shift_loop.8:13 %in_r_read = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in_r

]]></Node>
<StgValue><ssdm name="in_r_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="24">
<![CDATA[
fpga_resource_hint.shift_loop.8:14 %reg_17 = trunc i24 %in_r_read

]]></Node>
<StgValue><ssdm name="reg_17"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:16 %sext_ln25 = sext i17 %reg_9

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:17 %mul_ln25 = mul i32 %sext_ln25, i32 4294954188

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:25 %sext_ln25_2 = sext i17 %reg_10

]]></Node>
<StgValue><ssdm name="sext_ln25_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:26 %mul_ln25_1 = mul i32 %sext_ln25_2, i32 9830

]]></Node>
<StgValue><ssdm name="mul_ln25_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.shift_loop.8:99 %n = add i7 %n10_load, i7 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.shift_loop.8:100 %icmp_ln12 = icmp_eq  i7 %n10_load, i7 99

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:101 %store_ln9 = store i17 %reg_17, i17 %reg_7

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:102 %store_ln9 = store i17 %reg_9, i17 %reg_6

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:103 %store_ln9 = store i17 %reg_10, i17 %reg_5

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:109 %store_ln12 = store i7 %n, i7 %n10

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:111 %br_ln12 = br i1 %icmp_ln12, void %fpga_resource_hint.shift_loop.8, void %for.end25

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:4 %reg_14 = load i17 %reg_2

]]></Node>
<StgValue><ssdm name="reg_14"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:5 %reg_13 = load i17 %reg_3

]]></Node>
<StgValue><ssdm name="reg_13"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:6 %reg_12 = load i17 %reg_4

]]></Node>
<StgValue><ssdm name="reg_12"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:17 %mul_ln25 = mul i32 %sext_ln25, i32 4294954188

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:18 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="17" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:19 %shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i17.i14, i17 %reg_17, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:20 %sext_ln25_1 = sext i31 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln25_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:21 %add_ln25 = add i32 %sext_ln25_1, i32 %mul_ln25

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:22 %trunc_ln = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %add_ln25, i32 14, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:26 %mul_ln25_1 = mul i32 %sext_ln25_2, i32 9830

]]></Node>
<StgValue><ssdm name="mul_ln25_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:27 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25_1, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:34 %sext_ln25_5 = sext i17 %reg_11

]]></Node>
<StgValue><ssdm name="sext_ln25_5"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:35 %mul_ln25_2 = mul i31 %sext_ln25_5, i31 2147477094

]]></Node>
<StgValue><ssdm name="mul_ln25_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="29" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:43 %sext_ln25_7 = sext i17 %reg_12

]]></Node>
<StgValue><ssdm name="sext_ln25_7"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.shift_loop.8:44 %mul_ln25_3 = mul i29 %sext_ln25_7, i29 1638

]]></Node>
<StgValue><ssdm name="mul_ln25_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:52 %sext_ln25_9 = sext i17 %reg_13

]]></Node>
<StgValue><ssdm name="sext_ln25_9"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:53 %mul_ln25_4 = mul i32 %sext_ln25_9, i32 9830

]]></Node>
<StgValue><ssdm name="mul_ln25_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:104 %store_ln9 = store i17 %reg_11, i17 %reg_4

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:105 %store_ln9 = store i17 %reg_12, i17 %reg_3

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:106 %store_ln9 = store i17 %reg_13, i17 %reg_2

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:0 %reg_81_load = load i17 %reg_81

]]></Node>
<StgValue><ssdm name="reg_81_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:2 %reg_16 = load i17 %reg

]]></Node>
<StgValue><ssdm name="reg_16"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:3 %reg_15 = load i17 %reg_1

]]></Node>
<StgValue><ssdm name="reg_15"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:28 %tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln, i14 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:29 %sext_ln25_3 = sext i32 %tmp_1

]]></Node>
<StgValue><ssdm name="sext_ln25_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:30 %sext_ln25_4 = sext i32 %mul_ln25_1

]]></Node>
<StgValue><ssdm name="sext_ln25_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:31 %add_ln25_1 = add i33 %sext_ln25_3, i33 %sext_ln25_4

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:35 %mul_ln25_2 = mul i31 %sext_ln25_5, i31 2147477094

]]></Node>
<StgValue><ssdm name="mul_ln25_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:36 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln25_2, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:37 %tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_1, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:38 %shl_ln25_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_2, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="33" op_0_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:39 %sext_ln25_6 = sext i31 %mul_ln25_2

]]></Node>
<StgValue><ssdm name="sext_ln25_6"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:40 %add_ln25_2 = add i33 %shl_ln25_2, i33 %sext_ln25_6

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
fpga_resource_hint.shift_loop.8:44 %mul_ln25_3 = mul i29 %sext_ln25_7, i29 1638

]]></Node>
<StgValue><ssdm name="mul_ln25_3"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:45 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i29 %mul_ln25_3, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:46 %tmp_3 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_2, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:53 %mul_ln25_4 = mul i32 %sext_ln25_9, i32 9830

]]></Node>
<StgValue><ssdm name="mul_ln25_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:54 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25_4, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:61 %sext_ln25_11 = sext i17 %reg_14

]]></Node>
<StgValue><ssdm name="sext_ln25_11"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:62 %mul_ln25_5 = mul i32 %sext_ln25_11, i32 4294957465

]]></Node>
<StgValue><ssdm name="mul_ln25_5"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="31" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:70 %sext_ln25_13 = sext i17 %reg_15

]]></Node>
<StgValue><ssdm name="sext_ln25_13"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:71 %mul_ln25_6 = mul i31 %sext_ln25_13, i31 6553

]]></Node>
<StgValue><ssdm name="mul_ln25_6"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="30" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:79 %sext_ln25_15 = sext i17 %reg_16

]]></Node>
<StgValue><ssdm name="sext_ln25_15"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:80 %mul_ln25_7 = mul i30 %sext_ln25_15, i30 3276

]]></Node>
<StgValue><ssdm name="mul_ln25_7"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="30" op_0_bw="17">
<![CDATA[
fpga_resource_hint.shift_loop.8:88 %sext_ln25_17 = sext i17 %reg_81_load

]]></Node>
<StgValue><ssdm name="sext_ln25_17"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:89 %mul_ln25_8 = mul i30 %sext_ln25_17, i30 1073738547

]]></Node>
<StgValue><ssdm name="mul_ln25_8"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:107 %store_ln9 = store i17 %reg_14, i17 %reg_1

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:108 %store_ln9 = store i17 %reg_15, i17 %reg

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:110 %store_ln25 = store i17 %reg_16, i17 %reg_81

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:47 %shl_ln25_3 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_3, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_3"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="33" op_0_bw="29">
<![CDATA[
fpga_resource_hint.shift_loop.8:48 %sext_ln25_8 = sext i29 %mul_ln25_3

]]></Node>
<StgValue><ssdm name="sext_ln25_8"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:49 %add_ln25_3 = add i33 %shl_ln25_3, i33 %sext_ln25_8

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:55 %tmp_4 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_3, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:56 %shl_ln25_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_4, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_4"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:57 %sext_ln25_10 = sext i32 %mul_ln25_4

]]></Node>
<StgValue><ssdm name="sext_ln25_10"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:58 %add_ln25_4 = add i33 %shl_ln25_4, i33 %sext_ln25_10

]]></Node>
<StgValue><ssdm name="add_ln25_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:62 %mul_ln25_5 = mul i32 %sext_ln25_11, i32 4294957465

]]></Node>
<StgValue><ssdm name="mul_ln25_5"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:63 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_ln25_5, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:64 %tmp_5 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_4, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:65 %shl_ln25_5 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_5, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="33" op_0_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:66 %sext_ln25_12 = sext i32 %mul_ln25_5

]]></Node>
<StgValue><ssdm name="sext_ln25_12"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:67 %add_ln25_5 = add i33 %shl_ln25_5, i33 %sext_ln25_12

]]></Node>
<StgValue><ssdm name="add_ln25_5"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:71 %mul_ln25_6 = mul i31 %sext_ln25_13, i31 6553

]]></Node>
<StgValue><ssdm name="mul_ln25_6"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:72 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i31 %mul_ln25_6, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:73 %tmp_6 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_5, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:80 %mul_ln25_7 = mul i30 %sext_ln25_15, i30 3276

]]></Node>
<StgValue><ssdm name="mul_ln25_7"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:81 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln25_7, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:89 %mul_ln25_8 = mul i30 %sext_ln25_17, i30 1073738547

]]></Node>
<StgValue><ssdm name="mul_ln25_8"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:90 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i30 %mul_ln25_8, i64 12, i64 4, i64 1

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:74 %shl_ln25_6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_6, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_6"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="33" op_0_bw="31">
<![CDATA[
fpga_resource_hint.shift_loop.8:75 %sext_ln25_14 = sext i31 %mul_ln25_6

]]></Node>
<StgValue><ssdm name="sext_ln25_14"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:76 %add_ln25_6 = add i33 %shl_ln25_6, i33 %sext_ln25_14

]]></Node>
<StgValue><ssdm name="add_ln25_6"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:82 %tmp_7 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_6, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:83 %shl_ln25_7 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_7, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_7"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="33" op_0_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:84 %sext_ln25_16 = sext i30 %mul_ln25_7

]]></Node>
<StgValue><ssdm name="sext_ln25_16"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:85 %add_ln25_7 = add i33 %shl_ln25_7, i33 %sext_ln25_16

]]></Node>
<StgValue><ssdm name="add_ln25_7"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:91 %tmp_8 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_7, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="33" op_0_bw="33" op_1_bw="19" op_2_bw="14">
<![CDATA[
fpga_resource_hint.shift_loop.8:92 %shl_ln25_8 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i19.i14, i19 %tmp_8, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln25_8"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="33" op_0_bw="30">
<![CDATA[
fpga_resource_hint.shift_loop.8:93 %sext_ln25_18 = sext i30 %mul_ln25_8

]]></Node>
<StgValue><ssdm name="sext_ln25_18"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
fpga_resource_hint.shift_loop.8:94 %add_ln25_8 = add i33 %shl_ln25_8, i33 %sext_ln25_18

]]></Node>
<StgValue><ssdm name="add_ln25_8"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="19" op_0_bw="19" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:96 %tmp_9 = partselect i19 @_ssdm_op_PartSelect.i19.i33.i32.i32, i33 %add_ln25_8, i32 14, i32 32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="19">
<![CDATA[
fpga_resource_hint.shift_loop.8:97 %zext_ln29 = zext i19 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.shift_loop.8:98 %write_ln29 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_r, i24 %zext_ln29

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:10 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.shift_loop.8:11 %speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln9"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:12 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:15 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:23 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:24 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:32 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:33 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:41 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:42 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:50 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:51 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:59 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:60 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:68 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:69 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:77 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:78 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:86 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.shift_loop.8:87 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.shift_loop.8:95 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
fpga_resource_hint.shift_loop.8:98 %write_ln29 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_r, i24 %zext_ln29

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0">
<![CDATA[
for.end25:0 %ret_ln31 = ret

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="176" name="in_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="177" name="out_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="179" from="StgValue_178" to="reg_81" fromId="178" toId="9">
</dataflow>
<dataflow id="180" from="StgValue_178" to="n10" fromId="178" toId="10">
</dataflow>
<dataflow id="181" from="StgValue_178" to="reg" fromId="178" toId="11">
</dataflow>
<dataflow id="182" from="StgValue_178" to="reg_1" fromId="178" toId="12">
</dataflow>
<dataflow id="183" from="StgValue_178" to="reg_2" fromId="178" toId="13">
</dataflow>
<dataflow id="184" from="StgValue_178" to="reg_3" fromId="178" toId="14">
</dataflow>
<dataflow id="185" from="StgValue_178" to="reg_4" fromId="178" toId="15">
</dataflow>
<dataflow id="186" from="StgValue_178" to="reg_5" fromId="178" toId="16">
</dataflow>
<dataflow id="187" from="StgValue_178" to="reg_6" fromId="178" toId="17">
</dataflow>
<dataflow id="188" from="StgValue_178" to="reg_7" fromId="178" toId="18">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln5" fromId="189" toId="19">
</dataflow>
<dataflow id="192" from="empty_0" to="spectopmodule_ln5" fromId="191" toId="19">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecInterface" to="specinterface_ln5" fromId="193" toId="20">
</dataflow>
<dataflow id="196" from="StgValue_195" to="specinterface_ln5" fromId="195" toId="20">
</dataflow>
<dataflow id="198" from="empty_10" to="specinterface_ln5" fromId="197" toId="20">
</dataflow>
<dataflow id="199" from="StgValue_195" to="specinterface_ln5" fromId="195" toId="20">
</dataflow>
<dataflow id="200" from="StgValue_195" to="specinterface_ln5" fromId="195" toId="20">
</dataflow>
<dataflow id="202" from="empty_12" to="specinterface_ln5" fromId="201" toId="20">
</dataflow>
<dataflow id="203" from="StgValue_195" to="specinterface_ln5" fromId="195" toId="20">
</dataflow>
<dataflow id="204" from="StgValue_195" to="specinterface_ln5" fromId="195" toId="20">
</dataflow>
<dataflow id="205" from="empty_12" to="specinterface_ln5" fromId="201" toId="20">
</dataflow>
<dataflow id="206" from="empty_12" to="specinterface_ln5" fromId="201" toId="20">
</dataflow>
<dataflow id="207" from="empty_12" to="specinterface_ln5" fromId="201" toId="20">
</dataflow>
<dataflow id="208" from="StgValue_195" to="specinterface_ln5" fromId="195" toId="20">
</dataflow>
<dataflow id="209" from="StgValue_195" to="specinterface_ln5" fromId="195" toId="20">
</dataflow>
<dataflow id="210" from="StgValue_195" to="specinterface_ln5" fromId="195" toId="20">
</dataflow>
<dataflow id="211" from="StgValue_195" to="specinterface_ln5" fromId="195" toId="20">
</dataflow>
<dataflow id="212" from="empty_12" to="specinterface_ln5" fromId="201" toId="20">
</dataflow>
<dataflow id="213" from="empty_12" to="specinterface_ln5" fromId="201" toId="20">
</dataflow>
<dataflow id="215" from="StgValue_214" to="specinterface_ln5" fromId="214" toId="20">
</dataflow>
<dataflow id="216" from="StgValue_195" to="specinterface_ln5" fromId="195" toId="20">
</dataflow>
<dataflow id="217" from="StgValue_195" to="specinterface_ln5" fromId="195" toId="20">
</dataflow>
<dataflow id="218" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="193" toId="21">
</dataflow>
<dataflow id="219" from="in_r" to="specinterface_ln0" fromId="176" toId="21">
</dataflow>
<dataflow id="221" from="empty_13" to="specinterface_ln0" fromId="220" toId="21">
</dataflow>
<dataflow id="222" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="21">
</dataflow>
<dataflow id="223" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="21">
</dataflow>
<dataflow id="225" from="empty_14" to="specinterface_ln0" fromId="224" toId="21">
</dataflow>
<dataflow id="226" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="21">
</dataflow>
<dataflow id="227" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="21">
</dataflow>
<dataflow id="228" from="empty_12" to="specinterface_ln0" fromId="201" toId="21">
</dataflow>
<dataflow id="229" from="empty_12" to="specinterface_ln0" fromId="201" toId="21">
</dataflow>
<dataflow id="230" from="empty_12" to="specinterface_ln0" fromId="201" toId="21">
</dataflow>
<dataflow id="231" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="21">
</dataflow>
<dataflow id="232" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="21">
</dataflow>
<dataflow id="233" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="21">
</dataflow>
<dataflow id="234" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="21">
</dataflow>
<dataflow id="235" from="empty_12" to="specinterface_ln0" fromId="201" toId="21">
</dataflow>
<dataflow id="236" from="empty_12" to="specinterface_ln0" fromId="201" toId="21">
</dataflow>
<dataflow id="237" from="StgValue_214" to="specinterface_ln0" fromId="214" toId="21">
</dataflow>
<dataflow id="238" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="21">
</dataflow>
<dataflow id="239" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="21">
</dataflow>
<dataflow id="241" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="240" toId="22">
</dataflow>
<dataflow id="242" from="in_r" to="specbitsmap_ln0" fromId="176" toId="22">
</dataflow>
<dataflow id="243" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="193" toId="23">
</dataflow>
<dataflow id="244" from="out_r" to="specinterface_ln0" fromId="177" toId="23">
</dataflow>
<dataflow id="245" from="empty_13" to="specinterface_ln0" fromId="220" toId="23">
</dataflow>
<dataflow id="246" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="23">
</dataflow>
<dataflow id="247" from="StgValue_178" to="specinterface_ln0" fromId="178" toId="23">
</dataflow>
<dataflow id="248" from="empty_14" to="specinterface_ln0" fromId="224" toId="23">
</dataflow>
<dataflow id="249" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="23">
</dataflow>
<dataflow id="250" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="23">
</dataflow>
<dataflow id="251" from="empty_12" to="specinterface_ln0" fromId="201" toId="23">
</dataflow>
<dataflow id="252" from="empty_12" to="specinterface_ln0" fromId="201" toId="23">
</dataflow>
<dataflow id="253" from="empty_12" to="specinterface_ln0" fromId="201" toId="23">
</dataflow>
<dataflow id="254" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="23">
</dataflow>
<dataflow id="255" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="23">
</dataflow>
<dataflow id="256" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="23">
</dataflow>
<dataflow id="257" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="23">
</dataflow>
<dataflow id="258" from="empty_12" to="specinterface_ln0" fromId="201" toId="23">
</dataflow>
<dataflow id="259" from="empty_12" to="specinterface_ln0" fromId="201" toId="23">
</dataflow>
<dataflow id="260" from="StgValue_214" to="specinterface_ln0" fromId="214" toId="23">
</dataflow>
<dataflow id="261" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="23">
</dataflow>
<dataflow id="262" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="23">
</dataflow>
<dataflow id="263" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="240" toId="24">
</dataflow>
<dataflow id="264" from="out_r" to="specbitsmap_ln0" fromId="177" toId="24">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="193" toId="25">
</dataflow>
<dataflow id="266" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="25">
</dataflow>
<dataflow id="268" from="empty_7" to="specinterface_ln0" fromId="267" toId="25">
</dataflow>
<dataflow id="269" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="25">
</dataflow>
<dataflow id="270" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="25">
</dataflow>
<dataflow id="271" from="empty_12" to="specinterface_ln0" fromId="201" toId="25">
</dataflow>
<dataflow id="272" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="25">
</dataflow>
<dataflow id="273" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="25">
</dataflow>
<dataflow id="275" from="empty_9" to="specinterface_ln0" fromId="274" toId="25">
</dataflow>
<dataflow id="276" from="empty_12" to="specinterface_ln0" fromId="201" toId="25">
</dataflow>
<dataflow id="277" from="empty_12" to="specinterface_ln0" fromId="201" toId="25">
</dataflow>
<dataflow id="278" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="25">
</dataflow>
<dataflow id="279" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="25">
</dataflow>
<dataflow id="280" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="25">
</dataflow>
<dataflow id="281" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="25">
</dataflow>
<dataflow id="282" from="empty_12" to="specinterface_ln0" fromId="201" toId="25">
</dataflow>
<dataflow id="283" from="empty_12" to="specinterface_ln0" fromId="201" toId="25">
</dataflow>
<dataflow id="284" from="StgValue_214" to="specinterface_ln0" fromId="214" toId="25">
</dataflow>
<dataflow id="285" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="25">
</dataflow>
<dataflow id="286" from="StgValue_195" to="specinterface_ln0" fromId="195" toId="25">
</dataflow>
<dataflow id="288" from="StgValue_287" to="store_ln9" fromId="287" toId="26">
</dataflow>
<dataflow id="289" from="reg_7" to="store_ln9" fromId="18" toId="26">
</dataflow>
<dataflow id="290" from="StgValue_287" to="store_ln9" fromId="287" toId="27">
</dataflow>
<dataflow id="291" from="reg_6" to="store_ln9" fromId="17" toId="27">
</dataflow>
<dataflow id="292" from="StgValue_287" to="store_ln9" fromId="287" toId="28">
</dataflow>
<dataflow id="293" from="reg_5" to="store_ln9" fromId="16" toId="28">
</dataflow>
<dataflow id="294" from="StgValue_287" to="store_ln9" fromId="287" toId="29">
</dataflow>
<dataflow id="295" from="reg_4" to="store_ln9" fromId="15" toId="29">
</dataflow>
<dataflow id="296" from="StgValue_287" to="store_ln9" fromId="287" toId="30">
</dataflow>
<dataflow id="297" from="reg_3" to="store_ln9" fromId="14" toId="30">
</dataflow>
<dataflow id="298" from="StgValue_287" to="store_ln9" fromId="287" toId="31">
</dataflow>
<dataflow id="299" from="reg_2" to="store_ln9" fromId="13" toId="31">
</dataflow>
<dataflow id="300" from="StgValue_287" to="store_ln9" fromId="287" toId="32">
</dataflow>
<dataflow id="301" from="reg_1" to="store_ln9" fromId="12" toId="32">
</dataflow>
<dataflow id="302" from="StgValue_287" to="store_ln9" fromId="287" toId="33">
</dataflow>
<dataflow id="303" from="reg" to="store_ln9" fromId="11" toId="33">
</dataflow>
<dataflow id="305" from="StgValue_304" to="store_ln0" fromId="304" toId="34">
</dataflow>
<dataflow id="306" from="n10" to="store_ln0" fromId="10" toId="34">
</dataflow>
<dataflow id="307" from="StgValue_287" to="store_ln0" fromId="287" toId="35">
</dataflow>
<dataflow id="308" from="reg_81" to="store_ln0" fromId="9" toId="35">
</dataflow>
<dataflow id="309" from="n10" to="n10_load" fromId="10" toId="37">
</dataflow>
<dataflow id="310" from="reg_5" to="reg_11" fromId="16" toId="38">
</dataflow>
<dataflow id="311" from="reg_6" to="reg_10" fromId="17" toId="39">
</dataflow>
<dataflow id="312" from="reg_7" to="reg_9" fromId="18" toId="40">
</dataflow>
<dataflow id="314" from="_ssdm_op_Read.axis.volatile.i24P128A" to="in_r_read" fromId="313" toId="41">
</dataflow>
<dataflow id="315" from="in_r" to="in_r_read" fromId="176" toId="41">
</dataflow>
<dataflow id="316" from="in_r_read" to="reg_17" fromId="41" toId="42">
</dataflow>
<dataflow id="317" from="reg_9" to="sext_ln25" fromId="40" toId="43">
</dataflow>
<dataflow id="318" from="sext_ln25" to="mul_ln25" fromId="43" toId="44">
</dataflow>
<dataflow id="320" from="StgValue_319" to="mul_ln25" fromId="319" toId="44">
</dataflow>
<dataflow id="321" from="reg_10" to="sext_ln25_2" fromId="39" toId="45">
</dataflow>
<dataflow id="322" from="sext_ln25_2" to="mul_ln25_1" fromId="45" toId="46">
</dataflow>
<dataflow id="324" from="StgValue_323" to="mul_ln25_1" fromId="323" toId="46">
</dataflow>
<dataflow id="325" from="n10_load" to="n" fromId="37" toId="47">
</dataflow>
<dataflow id="327" from="StgValue_326" to="n" fromId="326" toId="47">
</dataflow>
<dataflow id="328" from="n10_load" to="icmp_ln12" fromId="37" toId="48">
</dataflow>
<dataflow id="330" from="StgValue_329" to="icmp_ln12" fromId="329" toId="48">
</dataflow>
<dataflow id="331" from="reg_17" to="store_ln9" fromId="42" toId="49">
</dataflow>
<dataflow id="332" from="reg_7" to="store_ln9" fromId="18" toId="49">
</dataflow>
<dataflow id="333" from="reg_9" to="store_ln9" fromId="40" toId="50">
</dataflow>
<dataflow id="334" from="reg_6" to="store_ln9" fromId="17" toId="50">
</dataflow>
<dataflow id="335" from="reg_10" to="store_ln9" fromId="39" toId="51">
</dataflow>
<dataflow id="336" from="reg_5" to="store_ln9" fromId="16" toId="51">
</dataflow>
<dataflow id="337" from="n" to="store_ln12" fromId="47" toId="52">
</dataflow>
<dataflow id="338" from="n10" to="store_ln12" fromId="10" toId="52">
</dataflow>
<dataflow id="339" from="icmp_ln12" to="br_ln12" fromId="48" toId="53">
</dataflow>
<dataflow id="340" from="reg_2" to="reg_14" fromId="13" toId="54">
</dataflow>
<dataflow id="341" from="reg_3" to="reg_13" fromId="14" toId="55">
</dataflow>
<dataflow id="342" from="reg_4" to="reg_12" fromId="15" toId="56">
</dataflow>
<dataflow id="343" from="sext_ln25" to="mul_ln25" fromId="43" toId="57">
</dataflow>
<dataflow id="344" from="StgValue_319" to="mul_ln25" fromId="319" toId="57">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="345" toId="58">
</dataflow>
<dataflow id="347" from="mul_ln25" to="specfucore_ln24" fromId="57" toId="58">
</dataflow>
<dataflow id="349" from="StgValue_348" to="specfucore_ln24" fromId="348" toId="58">
</dataflow>
<dataflow id="351" from="StgValue_350" to="specfucore_ln24" fromId="350" toId="58">
</dataflow>
<dataflow id="353" from="StgValue_352" to="specfucore_ln24" fromId="352" toId="58">
</dataflow>
<dataflow id="355" from="_ssdm_op_BitConcatenate.i31.i17.i14" to="shl_ln" fromId="354" toId="59">
</dataflow>
<dataflow id="356" from="reg_17" to="shl_ln" fromId="42" toId="59">
</dataflow>
<dataflow id="358" from="StgValue_357" to="shl_ln" fromId="357" toId="59">
</dataflow>
<dataflow id="359" from="shl_ln" to="sext_ln25_1" fromId="59" toId="60">
</dataflow>
<dataflow id="360" from="sext_ln25_1" to="add_ln25" fromId="60" toId="61">
</dataflow>
<dataflow id="361" from="mul_ln25" to="add_ln25" fromId="57" toId="61">
</dataflow>
<dataflow id="363" from="_ssdm_op_PartSelect.i18.i32.i32.i32" to="trunc_ln" fromId="362" toId="62">
</dataflow>
<dataflow id="364" from="add_ln25" to="trunc_ln" fromId="61" toId="62">
</dataflow>
<dataflow id="366" from="StgValue_365" to="trunc_ln" fromId="365" toId="62">
</dataflow>
<dataflow id="368" from="StgValue_367" to="trunc_ln" fromId="367" toId="62">
</dataflow>
<dataflow id="369" from="sext_ln25_2" to="mul_ln25_1" fromId="45" toId="63">
</dataflow>
<dataflow id="370" from="StgValue_323" to="mul_ln25_1" fromId="323" toId="63">
</dataflow>
<dataflow id="371" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="345" toId="64">
</dataflow>
<dataflow id="372" from="mul_ln25_1" to="specfucore_ln24" fromId="63" toId="64">
</dataflow>
<dataflow id="373" from="StgValue_348" to="specfucore_ln24" fromId="348" toId="64">
</dataflow>
<dataflow id="374" from="StgValue_350" to="specfucore_ln24" fromId="350" toId="64">
</dataflow>
<dataflow id="375" from="StgValue_352" to="specfucore_ln24" fromId="352" toId="64">
</dataflow>
<dataflow id="376" from="reg_11" to="sext_ln25_5" fromId="38" toId="65">
</dataflow>
<dataflow id="377" from="sext_ln25_5" to="mul_ln25_2" fromId="65" toId="66">
</dataflow>
<dataflow id="379" from="StgValue_378" to="mul_ln25_2" fromId="378" toId="66">
</dataflow>
<dataflow id="380" from="reg_12" to="sext_ln25_7" fromId="56" toId="67">
</dataflow>
<dataflow id="381" from="sext_ln25_7" to="mul_ln25_3" fromId="67" toId="68">
</dataflow>
<dataflow id="383" from="StgValue_382" to="mul_ln25_3" fromId="382" toId="68">
</dataflow>
<dataflow id="384" from="reg_13" to="sext_ln25_9" fromId="55" toId="69">
</dataflow>
<dataflow id="385" from="sext_ln25_9" to="mul_ln25_4" fromId="69" toId="70">
</dataflow>
<dataflow id="386" from="StgValue_323" to="mul_ln25_4" fromId="323" toId="70">
</dataflow>
<dataflow id="387" from="reg_11" to="store_ln9" fromId="38" toId="71">
</dataflow>
<dataflow id="388" from="reg_4" to="store_ln9" fromId="15" toId="71">
</dataflow>
<dataflow id="389" from="reg_12" to="store_ln9" fromId="56" toId="72">
</dataflow>
<dataflow id="390" from="reg_3" to="store_ln9" fromId="14" toId="72">
</dataflow>
<dataflow id="391" from="reg_13" to="store_ln9" fromId="55" toId="73">
</dataflow>
<dataflow id="392" from="reg_2" to="store_ln9" fromId="13" toId="73">
</dataflow>
<dataflow id="393" from="reg_81" to="reg_81_load" fromId="9" toId="74">
</dataflow>
<dataflow id="394" from="reg" to="reg_16" fromId="11" toId="75">
</dataflow>
<dataflow id="395" from="reg_1" to="reg_15" fromId="12" toId="76">
</dataflow>
<dataflow id="397" from="_ssdm_op_BitConcatenate.i32.i18.i14" to="tmp_1" fromId="396" toId="77">
</dataflow>
<dataflow id="398" from="trunc_ln" to="tmp_1" fromId="62" toId="77">
</dataflow>
<dataflow id="399" from="StgValue_357" to="tmp_1" fromId="357" toId="77">
</dataflow>
<dataflow id="400" from="tmp_1" to="sext_ln25_3" fromId="77" toId="78">
</dataflow>
<dataflow id="401" from="mul_ln25_1" to="sext_ln25_4" fromId="63" toId="79">
</dataflow>
<dataflow id="402" from="sext_ln25_3" to="add_ln25_1" fromId="78" toId="80">
</dataflow>
<dataflow id="403" from="sext_ln25_4" to="add_ln25_1" fromId="79" toId="80">
</dataflow>
<dataflow id="404" from="sext_ln25_5" to="mul_ln25_2" fromId="65" toId="81">
</dataflow>
<dataflow id="405" from="StgValue_378" to="mul_ln25_2" fromId="378" toId="81">
</dataflow>
<dataflow id="406" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="345" toId="82">
</dataflow>
<dataflow id="407" from="mul_ln25_2" to="specfucore_ln24" fromId="81" toId="82">
</dataflow>
<dataflow id="408" from="StgValue_348" to="specfucore_ln24" fromId="348" toId="82">
</dataflow>
<dataflow id="409" from="StgValue_350" to="specfucore_ln24" fromId="350" toId="82">
</dataflow>
<dataflow id="410" from="StgValue_352" to="specfucore_ln24" fromId="352" toId="82">
</dataflow>
<dataflow id="412" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_2" fromId="411" toId="83">
</dataflow>
<dataflow id="413" from="add_ln25_1" to="tmp_2" fromId="80" toId="83">
</dataflow>
<dataflow id="414" from="StgValue_365" to="tmp_2" fromId="365" toId="83">
</dataflow>
<dataflow id="416" from="StgValue_415" to="tmp_2" fromId="415" toId="83">
</dataflow>
<dataflow id="418" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="shl_ln25_2" fromId="417" toId="84">
</dataflow>
<dataflow id="419" from="tmp_2" to="shl_ln25_2" fromId="83" toId="84">
</dataflow>
<dataflow id="420" from="StgValue_357" to="shl_ln25_2" fromId="357" toId="84">
</dataflow>
<dataflow id="421" from="mul_ln25_2" to="sext_ln25_6" fromId="81" toId="85">
</dataflow>
<dataflow id="422" from="shl_ln25_2" to="add_ln25_2" fromId="84" toId="86">
</dataflow>
<dataflow id="423" from="sext_ln25_6" to="add_ln25_2" fromId="85" toId="86">
</dataflow>
<dataflow id="424" from="sext_ln25_7" to="mul_ln25_3" fromId="67" toId="87">
</dataflow>
<dataflow id="425" from="StgValue_382" to="mul_ln25_3" fromId="382" toId="87">
</dataflow>
<dataflow id="426" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="345" toId="88">
</dataflow>
<dataflow id="427" from="mul_ln25_3" to="specfucore_ln24" fromId="87" toId="88">
</dataflow>
<dataflow id="428" from="StgValue_348" to="specfucore_ln24" fromId="348" toId="88">
</dataflow>
<dataflow id="429" from="StgValue_350" to="specfucore_ln24" fromId="350" toId="88">
</dataflow>
<dataflow id="430" from="StgValue_352" to="specfucore_ln24" fromId="352" toId="88">
</dataflow>
<dataflow id="431" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_3" fromId="411" toId="89">
</dataflow>
<dataflow id="432" from="add_ln25_2" to="tmp_3" fromId="86" toId="89">
</dataflow>
<dataflow id="433" from="StgValue_365" to="tmp_3" fromId="365" toId="89">
</dataflow>
<dataflow id="434" from="StgValue_415" to="tmp_3" fromId="415" toId="89">
</dataflow>
<dataflow id="435" from="sext_ln25_9" to="mul_ln25_4" fromId="69" toId="90">
</dataflow>
<dataflow id="436" from="StgValue_323" to="mul_ln25_4" fromId="323" toId="90">
</dataflow>
<dataflow id="437" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="345" toId="91">
</dataflow>
<dataflow id="438" from="mul_ln25_4" to="specfucore_ln24" fromId="90" toId="91">
</dataflow>
<dataflow id="439" from="StgValue_348" to="specfucore_ln24" fromId="348" toId="91">
</dataflow>
<dataflow id="440" from="StgValue_350" to="specfucore_ln24" fromId="350" toId="91">
</dataflow>
<dataflow id="441" from="StgValue_352" to="specfucore_ln24" fromId="352" toId="91">
</dataflow>
<dataflow id="442" from="reg_14" to="sext_ln25_11" fromId="54" toId="92">
</dataflow>
<dataflow id="443" from="sext_ln25_11" to="mul_ln25_5" fromId="92" toId="93">
</dataflow>
<dataflow id="445" from="StgValue_444" to="mul_ln25_5" fromId="444" toId="93">
</dataflow>
<dataflow id="446" from="reg_15" to="sext_ln25_13" fromId="76" toId="94">
</dataflow>
<dataflow id="447" from="sext_ln25_13" to="mul_ln25_6" fromId="94" toId="95">
</dataflow>
<dataflow id="449" from="StgValue_448" to="mul_ln25_6" fromId="448" toId="95">
</dataflow>
<dataflow id="450" from="reg_16" to="sext_ln25_15" fromId="75" toId="96">
</dataflow>
<dataflow id="451" from="sext_ln25_15" to="mul_ln25_7" fromId="96" toId="97">
</dataflow>
<dataflow id="453" from="StgValue_452" to="mul_ln25_7" fromId="452" toId="97">
</dataflow>
<dataflow id="454" from="reg_81_load" to="sext_ln25_17" fromId="74" toId="98">
</dataflow>
<dataflow id="455" from="sext_ln25_17" to="mul_ln25_8" fromId="98" toId="99">
</dataflow>
<dataflow id="457" from="StgValue_456" to="mul_ln25_8" fromId="456" toId="99">
</dataflow>
<dataflow id="458" from="reg_14" to="store_ln9" fromId="54" toId="100">
</dataflow>
<dataflow id="459" from="reg_1" to="store_ln9" fromId="12" toId="100">
</dataflow>
<dataflow id="460" from="reg_15" to="store_ln9" fromId="76" toId="101">
</dataflow>
<dataflow id="461" from="reg" to="store_ln9" fromId="11" toId="101">
</dataflow>
<dataflow id="462" from="reg_16" to="store_ln25" fromId="75" toId="102">
</dataflow>
<dataflow id="463" from="reg_81" to="store_ln25" fromId="9" toId="102">
</dataflow>
<dataflow id="464" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="shl_ln25_3" fromId="417" toId="103">
</dataflow>
<dataflow id="465" from="tmp_3" to="shl_ln25_3" fromId="89" toId="103">
</dataflow>
<dataflow id="466" from="StgValue_357" to="shl_ln25_3" fromId="357" toId="103">
</dataflow>
<dataflow id="467" from="mul_ln25_3" to="sext_ln25_8" fromId="87" toId="104">
</dataflow>
<dataflow id="468" from="shl_ln25_3" to="add_ln25_3" fromId="103" toId="105">
</dataflow>
<dataflow id="469" from="sext_ln25_8" to="add_ln25_3" fromId="104" toId="105">
</dataflow>
<dataflow id="470" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_4" fromId="411" toId="106">
</dataflow>
<dataflow id="471" from="add_ln25_3" to="tmp_4" fromId="105" toId="106">
</dataflow>
<dataflow id="472" from="StgValue_365" to="tmp_4" fromId="365" toId="106">
</dataflow>
<dataflow id="473" from="StgValue_415" to="tmp_4" fromId="415" toId="106">
</dataflow>
<dataflow id="474" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="shl_ln25_4" fromId="417" toId="107">
</dataflow>
<dataflow id="475" from="tmp_4" to="shl_ln25_4" fromId="106" toId="107">
</dataflow>
<dataflow id="476" from="StgValue_357" to="shl_ln25_4" fromId="357" toId="107">
</dataflow>
<dataflow id="477" from="mul_ln25_4" to="sext_ln25_10" fromId="90" toId="108">
</dataflow>
<dataflow id="478" from="shl_ln25_4" to="add_ln25_4" fromId="107" toId="109">
</dataflow>
<dataflow id="479" from="sext_ln25_10" to="add_ln25_4" fromId="108" toId="109">
</dataflow>
<dataflow id="480" from="sext_ln25_11" to="mul_ln25_5" fromId="92" toId="110">
</dataflow>
<dataflow id="481" from="StgValue_444" to="mul_ln25_5" fromId="444" toId="110">
</dataflow>
<dataflow id="482" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="345" toId="111">
</dataflow>
<dataflow id="483" from="mul_ln25_5" to="specfucore_ln24" fromId="110" toId="111">
</dataflow>
<dataflow id="484" from="StgValue_348" to="specfucore_ln24" fromId="348" toId="111">
</dataflow>
<dataflow id="485" from="StgValue_350" to="specfucore_ln24" fromId="350" toId="111">
</dataflow>
<dataflow id="486" from="StgValue_352" to="specfucore_ln24" fromId="352" toId="111">
</dataflow>
<dataflow id="487" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_5" fromId="411" toId="112">
</dataflow>
<dataflow id="488" from="add_ln25_4" to="tmp_5" fromId="109" toId="112">
</dataflow>
<dataflow id="489" from="StgValue_365" to="tmp_5" fromId="365" toId="112">
</dataflow>
<dataflow id="490" from="StgValue_415" to="tmp_5" fromId="415" toId="112">
</dataflow>
<dataflow id="491" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="shl_ln25_5" fromId="417" toId="113">
</dataflow>
<dataflow id="492" from="tmp_5" to="shl_ln25_5" fromId="112" toId="113">
</dataflow>
<dataflow id="493" from="StgValue_357" to="shl_ln25_5" fromId="357" toId="113">
</dataflow>
<dataflow id="494" from="mul_ln25_5" to="sext_ln25_12" fromId="110" toId="114">
</dataflow>
<dataflow id="495" from="shl_ln25_5" to="add_ln25_5" fromId="113" toId="115">
</dataflow>
<dataflow id="496" from="sext_ln25_12" to="add_ln25_5" fromId="114" toId="115">
</dataflow>
<dataflow id="497" from="sext_ln25_13" to="mul_ln25_6" fromId="94" toId="116">
</dataflow>
<dataflow id="498" from="StgValue_448" to="mul_ln25_6" fromId="448" toId="116">
</dataflow>
<dataflow id="499" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="345" toId="117">
</dataflow>
<dataflow id="500" from="mul_ln25_6" to="specfucore_ln24" fromId="116" toId="117">
</dataflow>
<dataflow id="501" from="StgValue_348" to="specfucore_ln24" fromId="348" toId="117">
</dataflow>
<dataflow id="502" from="StgValue_350" to="specfucore_ln24" fromId="350" toId="117">
</dataflow>
<dataflow id="503" from="StgValue_352" to="specfucore_ln24" fromId="352" toId="117">
</dataflow>
<dataflow id="504" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_6" fromId="411" toId="118">
</dataflow>
<dataflow id="505" from="add_ln25_5" to="tmp_6" fromId="115" toId="118">
</dataflow>
<dataflow id="506" from="StgValue_365" to="tmp_6" fromId="365" toId="118">
</dataflow>
<dataflow id="507" from="StgValue_415" to="tmp_6" fromId="415" toId="118">
</dataflow>
<dataflow id="508" from="sext_ln25_15" to="mul_ln25_7" fromId="96" toId="119">
</dataflow>
<dataflow id="509" from="StgValue_452" to="mul_ln25_7" fromId="452" toId="119">
</dataflow>
<dataflow id="510" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="345" toId="120">
</dataflow>
<dataflow id="511" from="mul_ln25_7" to="specfucore_ln24" fromId="119" toId="120">
</dataflow>
<dataflow id="512" from="StgValue_348" to="specfucore_ln24" fromId="348" toId="120">
</dataflow>
<dataflow id="513" from="StgValue_350" to="specfucore_ln24" fromId="350" toId="120">
</dataflow>
<dataflow id="514" from="StgValue_352" to="specfucore_ln24" fromId="352" toId="120">
</dataflow>
<dataflow id="515" from="sext_ln25_17" to="mul_ln25_8" fromId="98" toId="121">
</dataflow>
<dataflow id="516" from="StgValue_456" to="mul_ln25_8" fromId="456" toId="121">
</dataflow>
<dataflow id="517" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="345" toId="122">
</dataflow>
<dataflow id="518" from="mul_ln25_8" to="specfucore_ln24" fromId="121" toId="122">
</dataflow>
<dataflow id="519" from="StgValue_348" to="specfucore_ln24" fromId="348" toId="122">
</dataflow>
<dataflow id="520" from="StgValue_350" to="specfucore_ln24" fromId="350" toId="122">
</dataflow>
<dataflow id="521" from="StgValue_352" to="specfucore_ln24" fromId="352" toId="122">
</dataflow>
<dataflow id="522" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="shl_ln25_6" fromId="417" toId="123">
</dataflow>
<dataflow id="523" from="tmp_6" to="shl_ln25_6" fromId="118" toId="123">
</dataflow>
<dataflow id="524" from="StgValue_357" to="shl_ln25_6" fromId="357" toId="123">
</dataflow>
<dataflow id="525" from="mul_ln25_6" to="sext_ln25_14" fromId="116" toId="124">
</dataflow>
<dataflow id="526" from="shl_ln25_6" to="add_ln25_6" fromId="123" toId="125">
</dataflow>
<dataflow id="527" from="sext_ln25_14" to="add_ln25_6" fromId="124" toId="125">
</dataflow>
<dataflow id="528" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_7" fromId="411" toId="126">
</dataflow>
<dataflow id="529" from="add_ln25_6" to="tmp_7" fromId="125" toId="126">
</dataflow>
<dataflow id="530" from="StgValue_365" to="tmp_7" fromId="365" toId="126">
</dataflow>
<dataflow id="531" from="StgValue_415" to="tmp_7" fromId="415" toId="126">
</dataflow>
<dataflow id="532" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="shl_ln25_7" fromId="417" toId="127">
</dataflow>
<dataflow id="533" from="tmp_7" to="shl_ln25_7" fromId="126" toId="127">
</dataflow>
<dataflow id="534" from="StgValue_357" to="shl_ln25_7" fromId="357" toId="127">
</dataflow>
<dataflow id="535" from="mul_ln25_7" to="sext_ln25_16" fromId="119" toId="128">
</dataflow>
<dataflow id="536" from="shl_ln25_7" to="add_ln25_7" fromId="127" toId="129">
</dataflow>
<dataflow id="537" from="sext_ln25_16" to="add_ln25_7" fromId="128" toId="129">
</dataflow>
<dataflow id="538" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_8" fromId="411" toId="130">
</dataflow>
<dataflow id="539" from="add_ln25_7" to="tmp_8" fromId="129" toId="130">
</dataflow>
<dataflow id="540" from="StgValue_365" to="tmp_8" fromId="365" toId="130">
</dataflow>
<dataflow id="541" from="StgValue_415" to="tmp_8" fromId="415" toId="130">
</dataflow>
<dataflow id="542" from="_ssdm_op_BitConcatenate.i33.i19.i14" to="shl_ln25_8" fromId="417" toId="131">
</dataflow>
<dataflow id="543" from="tmp_8" to="shl_ln25_8" fromId="130" toId="131">
</dataflow>
<dataflow id="544" from="StgValue_357" to="shl_ln25_8" fromId="357" toId="131">
</dataflow>
<dataflow id="545" from="mul_ln25_8" to="sext_ln25_18" fromId="121" toId="132">
</dataflow>
<dataflow id="546" from="shl_ln25_8" to="add_ln25_8" fromId="131" toId="133">
</dataflow>
<dataflow id="547" from="sext_ln25_18" to="add_ln25_8" fromId="132" toId="133">
</dataflow>
<dataflow id="548" from="_ssdm_op_PartSelect.i19.i33.i32.i32" to="tmp_9" fromId="411" toId="134">
</dataflow>
<dataflow id="549" from="add_ln25_8" to="tmp_9" fromId="133" toId="134">
</dataflow>
<dataflow id="550" from="StgValue_365" to="tmp_9" fromId="365" toId="134">
</dataflow>
<dataflow id="551" from="StgValue_415" to="tmp_9" fromId="415" toId="134">
</dataflow>
<dataflow id="552" from="tmp_9" to="zext_ln29" fromId="134" toId="135">
</dataflow>
<dataflow id="554" from="_ssdm_op_Write.axis.volatile.i24P128A" to="write_ln29" fromId="553" toId="136">
</dataflow>
<dataflow id="555" from="out_r" to="write_ln29" fromId="177" toId="136">
</dataflow>
<dataflow id="556" from="zext_ln29" to="write_ln29" fromId="135" toId="136">
</dataflow>
<dataflow id="558" from="_ssdm_op_SpecPipeline" to="specpipeline_ln9" fromId="557" toId="137">
</dataflow>
<dataflow id="559" from="StgValue_214" to="specpipeline_ln9" fromId="214" toId="137">
</dataflow>
<dataflow id="560" from="StgValue_195" to="specpipeline_ln9" fromId="195" toId="137">
</dataflow>
<dataflow id="561" from="StgValue_195" to="specpipeline_ln9" fromId="195" toId="137">
</dataflow>
<dataflow id="562" from="StgValue_195" to="specpipeline_ln9" fromId="195" toId="137">
</dataflow>
<dataflow id="563" from="empty_12" to="specpipeline_ln9" fromId="201" toId="137">
</dataflow>
<dataflow id="565" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln9" fromId="564" toId="138">
</dataflow>
<dataflow id="567" from="StgValue_566" to="speclooptripcount_ln9" fromId="566" toId="138">
</dataflow>
<dataflow id="568" from="StgValue_566" to="speclooptripcount_ln9" fromId="566" toId="138">
</dataflow>
<dataflow id="569" from="StgValue_566" to="speclooptripcount_ln9" fromId="566" toId="138">
</dataflow>
<dataflow id="571" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="570" toId="139">
</dataflow>
<dataflow id="573" from="empty_11" to="specloopname_ln12" fromId="572" toId="139">
</dataflow>
<dataflow id="575" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="574" toId="140">
</dataflow>
<dataflow id="577" from="empty_2" to="rbegin4" fromId="576" toId="140">
</dataflow>
<dataflow id="579" from="_ssdm_op_SpecRegionEnd" to="rend16" fromId="578" toId="141">
</dataflow>
<dataflow id="580" from="empty_2" to="rend16" fromId="576" toId="141">
</dataflow>
<dataflow id="581" from="rbegin4" to="rend16" fromId="140" toId="141">
</dataflow>
<dataflow id="582" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="574" toId="142">
</dataflow>
<dataflow id="584" from="empty_8" to="rbegin6" fromId="583" toId="142">
</dataflow>
<dataflow id="585" from="_ssdm_op_SpecRegionEnd" to="rend14" fromId="578" toId="143">
</dataflow>
<dataflow id="586" from="empty_8" to="rend14" fromId="583" toId="143">
</dataflow>
<dataflow id="587" from="rbegin6" to="rend14" fromId="142" toId="143">
</dataflow>
<dataflow id="588" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="574" toId="144">
</dataflow>
<dataflow id="590" from="empty_1" to="rbegin8" fromId="589" toId="144">
</dataflow>
<dataflow id="591" from="_ssdm_op_SpecRegionEnd" to="rend12" fromId="578" toId="145">
</dataflow>
<dataflow id="592" from="empty_1" to="rend12" fromId="589" toId="145">
</dataflow>
<dataflow id="593" from="rbegin8" to="rend12" fromId="144" toId="145">
</dataflow>
<dataflow id="594" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="574" toId="146">
</dataflow>
<dataflow id="596" from="empty" to="rbegin9" fromId="595" toId="146">
</dataflow>
<dataflow id="597" from="_ssdm_op_SpecRegionEnd" to="rend10" fromId="578" toId="147">
</dataflow>
<dataflow id="598" from="empty" to="rend10" fromId="595" toId="147">
</dataflow>
<dataflow id="599" from="rbegin9" to="rend10" fromId="146" toId="147">
</dataflow>
<dataflow id="600" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="574" toId="148">
</dataflow>
<dataflow id="602" from="empty_6" to="rbegin7" fromId="601" toId="148">
</dataflow>
<dataflow id="603" from="_ssdm_op_SpecRegionEnd" to="rend8" fromId="578" toId="149">
</dataflow>
<dataflow id="604" from="empty_6" to="rend8" fromId="601" toId="149">
</dataflow>
<dataflow id="605" from="rbegin7" to="rend8" fromId="148" toId="149">
</dataflow>
<dataflow id="606" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="574" toId="150">
</dataflow>
<dataflow id="608" from="empty_15" to="rbegin5" fromId="607" toId="150">
</dataflow>
<dataflow id="609" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="578" toId="151">
</dataflow>
<dataflow id="610" from="empty_15" to="rend6" fromId="607" toId="151">
</dataflow>
<dataflow id="611" from="rbegin5" to="rend6" fromId="150" toId="151">
</dataflow>
<dataflow id="612" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="574" toId="152">
</dataflow>
<dataflow id="614" from="empty_5" to="rbegin3" fromId="613" toId="152">
</dataflow>
<dataflow id="615" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="578" toId="153">
</dataflow>
<dataflow id="616" from="empty_5" to="rend4" fromId="613" toId="153">
</dataflow>
<dataflow id="617" from="rbegin3" to="rend4" fromId="152" toId="153">
</dataflow>
<dataflow id="618" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="574" toId="154">
</dataflow>
<dataflow id="620" from="empty_4" to="rbegin1" fromId="619" toId="154">
</dataflow>
<dataflow id="621" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="578" toId="155">
</dataflow>
<dataflow id="622" from="empty_4" to="rend2" fromId="619" toId="155">
</dataflow>
<dataflow id="623" from="rbegin1" to="rend2" fromId="154" toId="155">
</dataflow>
<dataflow id="624" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="574" toId="156">
</dataflow>
<dataflow id="626" from="empty_3" to="rbegin" fromId="625" toId="156">
</dataflow>
<dataflow id="627" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="578" toId="157">
</dataflow>
<dataflow id="628" from="empty_3" to="rend" fromId="625" toId="157">
</dataflow>
<dataflow id="629" from="rbegin" to="rend" fromId="156" toId="157">
</dataflow>
<dataflow id="630" from="_ssdm_op_Write.axis.volatile.i24P128A" to="write_ln29" fromId="553" toId="158">
</dataflow>
<dataflow id="631" from="out_r" to="write_ln29" fromId="177" toId="158">
</dataflow>
<dataflow id="632" from="zext_ln29" to="write_ln29" fromId="135" toId="158">
</dataflow>
<dataflow id="633" from="icmp_ln12" to="StgValue_7" fromId="48" toId="7">
</dataflow>
</dataflows>


</stg>
