--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/DIST/it/sw/amd64/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 1 -n 3 -fastpaths -xml FIFO_asynch_tl.twx FIFO_asynch_tl.ncd -o
FIFO_asynch_tl.twr FIFO_asynch_tl.pcf -ucf FIFO_asynch_tl.ucf

Design file:              FIFO_asynch_tl.ncd
Physical constraint file: FIFO_asynch_tl.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-01-07, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock rd_clk_i
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rd_en_i     |    1.547(R)|    0.996(R)|rd_clk_i_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock wr_clk_i
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
din_i<0>    |    2.094(R)|    0.750(R)|wr_clk_i_BUFGP    |   0.000|
din_i<1>    |    1.737(R)|    1.081(R)|wr_clk_i_BUFGP    |   0.000|
din_i<2>    |    2.114(R)|    0.732(R)|wr_clk_i_BUFGP    |   0.000|
din_i<3>    |    1.955(R)|    0.880(R)|wr_clk_i_BUFGP    |   0.000|
din_i<4>    |    2.057(R)|    0.785(R)|wr_clk_i_BUFGP    |   0.000|
din_i<5>    |    2.075(R)|    0.769(R)|wr_clk_i_BUFGP    |   0.000|
din_i<6>    |    2.077(R)|    0.766(R)|wr_clk_i_BUFGP    |   0.000|
din_i<7>    |    2.089(R)|    0.754(R)|wr_clk_i_BUFGP    |   0.000|
din_i<8>    |    0.866(R)|    1.882(R)|wr_clk_i_BUFGP    |   0.000|
din_i<9>    |    0.839(R)|    1.908(R)|wr_clk_i_BUFGP    |   0.000|
din_i<10>   |    0.869(R)|    1.879(R)|wr_clk_i_BUFGP    |   0.000|
din_i<11>   |    0.807(R)|    1.938(R)|wr_clk_i_BUFGP    |   0.000|
din_i<12>   |    0.817(R)|    1.926(R)|wr_clk_i_BUFGP    |   0.000|
din_i<13>   |    0.974(R)|    1.783(R)|wr_clk_i_BUFGP    |   0.000|
din_i<14>   |    0.791(R)|    1.950(R)|wr_clk_i_BUFGP    |   0.000|
din_i<15>   |    0.807(R)|    1.935(R)|wr_clk_i_BUFGP    |   0.000|
wr_en_i     |    1.030(R)|    1.798(R)|wr_clk_i_BUFGP    |   0.000|
------------+------------+------------+------------------+--------+

Clock rd_clk_i to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
dout_o<0>         |   13.339(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<1>         |   13.107(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<2>         |   12.904(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<3>         |   12.617(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<4>         |   13.155(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<5>         |   12.963(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<6>         |   13.033(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<7>         |   12.972(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<8>         |   12.112(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<9>         |   11.472(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<10>        |   11.605(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<11>        |   11.606(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<12>        |   11.692(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<13>        |   11.616(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<14>        |   11.639(R)|rd_clk_i_BUFGP    |   0.000|
dout_o<15>        |   11.681(R)|rd_clk_i_BUFGP    |   0.000|
empty_o           |   11.376(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<0>|    9.207(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<1>|    9.232(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<2>|    9.426(R)|rd_clk_i_BUFGP    |   0.000|
rd_data_count_o<3>|    9.444(R)|rd_clk_i_BUFGP    |   0.000|
valid_o           |    8.960(R)|rd_clk_i_BUFGP    |   0.000|
------------------+------------+------------------+--------+

Clock wr_clk_i to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
almost_full_o     |    8.836(R)|wr_clk_i_BUFGP    |   0.000|
full_o            |   11.171(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<0>|    9.092(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<1>|    9.248(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<2>|    9.272(R)|wr_clk_i_BUFGP    |   0.000|
wr_data_count_o<3>|    9.493(R)|wr_clk_i_BUFGP    |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock rd_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk_i       |    2.778|         |         |         |
wr_clk_i       |    1.275|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock wr_clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rd_clk_i       |    1.388|         |         |         |
wr_clk_i       |    3.539|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Aug  5 19:38:45 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 597 MB



