// Seed: 49203549
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wand id_2,
    output uwire id_3,
    input supply0 id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri id_8,
    output wand id_9
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11
  );
  supply0 id_12;
  wire id_13;
  assign id_12 = 1;
  integer id_14;
endmodule
