###############################################################
#  Generated by:      Cadence Innovus 23.11-s109_1
#  OS:                Linux x86_64(Host ID nfdpcsr404)
#  Generated on:      Wed Dec 10 08:48:04 2025
#  Design:            CDN_104H_cdn_hs_phy_data_slice_EW
#  Command:           check_design -out_file checkItemOutFile/IMP-7-0-0-05.rpt -type all
###############################################################
#Design Check : netlist (5)
# --------------------------------------------------------------------------------------
# Message: Hierarchy instance input hpin '%s' is undriven.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks netlist CHKNETLIST-1 {
  severity warning
  count 5
  violations {
    {inst_data_lvl_top/dfi_rddata_en[1]}
    {inst_data_lvl_top/dfi_rddata_en[0]}
    {inst_data_lvl_top/enable_dq[0]}
    {inst_data_lvl_top/lvl_pattern0_phy[7]}
    {inst_data_lvl_top/lvl_pattern0_phy[6]}
  }
}

#Design Check : netlist (20)
# --------------------------------------------------------------------------------------
# Message: Input pin '%s' is constant.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks netlist CHKNETLIST-12 {
  severity warning
  count 4
  violations {
    {inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_0/PAD1_HV_IN_XTC}
    {inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_0/PAD2_HV_IN_XTC}
    {inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_1/PAD1_HV_IN_XTC}
    {inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_1/PAD2_HV_IN_XTC}
    }
}

#Design Check : netlist (12)
# --------------------------------------------------------------------------------------
# Message: Hierarchy instance input/inout hpin '%s' is multi-driven.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks netlist CHKNETLIST-15 {
  severity warning
  count 4
  violations {
    {inst_data_path_top/atb0_int}
    {inst_data_path_top/atb1_int}
    {inst_data_path_top/vddr_1ui_obs_opad}
    {inst_data_path_top/vddr_6ui_obs_opad}
    }
}

#Design Check : netlist (4)
# --------------------------------------------------------------------------------------
# Message: Instance input pin '%s' is undriven.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks netlist CHKNETLIST-2 {
  severity warning
  count 4
  violations {
    {inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/gate_feedback_pad/PADN_HV}
    {inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/gate_feedback_pad/PADP_HV}
    {inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/x4_gate_feedback_pad/PADN_HV}
    {inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/x4_gate_feedback_pad/PADP_HV}
  }
}

#Design Check : netlist (2)
# --------------------------------------------------------------------------------------
# Message: Output/inout port '%s' is multi-driven.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks netlist CHKNETLIST-3 {
  severity warning
  count 2
  violations {
    {atb0_int}
    {atb1_int}
  }
}

#Design Check : netlist (53)
# --------------------------------------------------------------------------------------
# Message: Input port '%s' is unload.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks netlist CHKNETLIST-5 {
  severity warning
  count 53
  violations {
    {dfi_calvl_cs[0]}
    {dfi_lvl_pattern0[7]}
    {dfi_lvl_pattern0[6]}
  }
}

#Design Check : power_intent (1)
# --------------------------------------------------------------------------------------
# Message: There are %d missing isolation violation nets and %d missing level shifter violation nets.  Use check_power_domains -nets_missing_iso -nets_missing_shifter to check those LP violations in details.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks power_intent IMPMSMV-8350 {
  severity error
  count 1
  violations {
    {0 1}
  }
}

#Design Check : power_intent (4)
# --------------------------------------------------------------------------------------
# Message: Primary PG term %s of Instance %s is connected to net %s which conflicts with primary power net %s of the domain %s specified in UPF. This can impact the run time and quality of results.
#    Help: This error might lead to power shortage, and need to be fixed.
#Use report_power_domain -inst <inst_name> -verbose to see connection details.
# --------------------------------------------------------------------------------------
dict set design_checks power_intent IMPMSMV-8623 {
  severity error
  count 4
  violations {
    {VDD DCAP_4_dl_LEFT_0 VDDR VDD PD_VDD}
    {VDD DCAP_4_dl_LEFT_1 VDDR VDD PD_VDD}
    {VDD DCAP_4_dl_LEFT_2 VDDR VDD PD_VDD}
  }
}

#Design Check : timing (4)
# --------------------------------------------------------------------------------------
# Message: Clock pin %s of instance %s has no clock constraint for view name %s.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks timing CHKTIM-4 {
  severity warning
  count 4
  violations {
    {clk_gen_out_d inst_bit_macro_dm func_func_ssgnp_0p765v_125c_rcworst_CCworst_T_rcworst_CCworst_T_setup}
    {clk_phy_phase_half_clk_wr inst_bit_macro_dm func_func_ssgnp_0p765v_125c_rcworst_CCworst_T_rcworst_CCworst_T_setup}
    {clk_gen_out inst_bit_macro_dm func_func_ssgnp_0p765v_125c_rcworst_CCworst_T_rcworst_CCworst_T_setup}
    {clk_phy_phase_0_clk_wr inst_bit_macro_dm func_func_ssgnp_0p765v_125c_rcworst_CCworst_T_rcworst_CCworst_T_setup}
    {clk_wdm inst_bit_macro_dm func_func_ssgnp_0p765v_125c_rcworst_CCworst_T_rcworst_CCworst_T_setup}
  }
}

#Design Check : place (1)
# --------------------------------------------------------------------------------------
# Message: Design has util %.1f% > 100%, placer cannot proceed. The problem may be caused by density screens (softBlockages and partial blockages) or user-specified cell padding. Please correct this problem first.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks place CHKPLC-41 {
  severity error
  count 1
  violations {
    {100.0}
  }
}

#Design Check : place (2)
# --------------------------------------------------------------------------------------
# Message: Follow pin (Pin Box:%s) routed over hard macro (%s) should be cut at macro boundary.
#    Help: {Follow pin cannot be routed over hard macros. So it should be cut at macro boundary.}
# --------------------------------------------------------------------------------------
dict set design_checks place IMPFP-7006 {
  severity error
  count 2
  violations {
    {{(503.1680000000 , 268.4600000000) (750.0800000000 , 268.5400000000)} clk_phy_bypass_short_2}
    {{(503.1680000000 , 269.0600000000) (750.0800000000 , 269.1400000000)} clk_phy_bypass_short_2}
  }
}

#Design Check : place (3)
# --------------------------------------------------------------------------------------
# Message: The color of PG wire which is a default width %f wire for net %s in layer %s should have the same color with the track at %f %f.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks place IMPPP-4419 {
  severity error
  count 3
  violations {
    {0.040000 VDD M1 603.008000 161.700000}
    {0.040000 VDD M1 602.944000 161.700000}
    {0.040000 VDD M1 602.944000 162.900000}
  }
}

#Design Check : opt (1)
# --------------------------------------------------------------------------------------
# Message: Timing data-to-data checks are present and will be disabled during optimization. To enable data-to-data checks during optimization use'set_db opt_enable_data_to_data_checks true'.
#    Help: Timing data-to-data checks are found in the design and are disabled during optimization so that optimization focuses on regular data-to-clock timing checks.  To enable data-to-data checks during optimization use 'set_db opt_enable_data_to_data_checks true'.
# --------------------------------------------------------------------------------------
dict set design_checks opt IMPOPT-7075 {
  severity warning
  count 1
  violations {
    {}
  }
}

#Design Check : signoff (1)
# --------------------------------------------------------------------------------------
# Message: There are %d sequential cells marked as Fixed. Tool will only be able to perform swapping on those and no resizing, which will limit timing/power optimization.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks signoff IMPESO-446 {
  severity warning
  count 1
  violations {
    {2982}
  }
}

#Design Check : signoff (1)
# --------------------------------------------------------------------------------------
# Message: Tempus executable is not part of the PATH environment variable, so tool won't be able to run signoff timing analysis.
#    Help: 
# --------------------------------------------------------------------------------------
dict set design_checks signoff IMPESO-450 {
  severity error
  count 1
  violations {
    {}
  }
}