$date
	Sun Oct 23 10:05:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#274290
b110 &
b110 %
1$
b110 !
1"
#274291
0"
#274294
b11 &
b11 %
#274298
b1010 &
b1010 %
#274302
b101 &
b101 %
#274306
b10000 &
b10000 %
#274310
b1000 &
b1000 %
#274314
b100 &
b100 %
#274318
b10 &
b10 %
#274322
b1 &
b1 %
1#
#274326
b0 &
0#
b0 %
0$
#1269703
b1100 !
1"
#1269706
b1100 &
b1100 %
1$
#1269707
0"
#1269710
b110 &
b110 %
#1269714
b11 &
b11 %
#1269718
b1010 &
b1010 %
#1269722
b101 &
b101 %
#1269726
b10000 &
b10000 %
#1269730
b1000 &
b1000 %
#1269734
b100 &
b100 %
#1269738
b10 &
b10 %
#1269742
b1 &
1#
b1 %
#1269746
b0 &
b0 %
0#
0$
#2248913
b1010 !
1"
#2248914
b1010 &
b1010 %
1$
#2248915
0"
#2248918
b101 &
b101 %
#2248922
b10000 &
b10000 %
#2248926
b1000 &
b1000 %
#2248930
b100 &
b100 %
#2248934
b10 &
b10 %
#2248938
b1 &
b1 %
1#
#2248942
b0 &
0#
b0 %
0$
#4500012
