#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b17d3ebd60 .scope module, "cpu" "cpu" 2 19;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instr_if";
    .port_info 3 /INPUT 32 "dmem_data_out";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "dmem_data_in";
    .port_info 6 /OUTPUT 32 "alu_result_ma";
    .port_info 7 /OUTPUT 2 "mem_write_ma";
    .port_info 8 /OUTPUT 2 "mem_read_ma";
v000001b17d553390_0 .net "alu_input2_ex", 31 0, L_000001b17d5bce80;  1 drivers
v000001b17d5545b0_0 .net "alu_op_ex", 4 0, v000001b17d54f070_0;  1 drivers
v000001b17d554010_0 .net "alu_result_ex", 31 0, v000001b17d4f6390_0;  1 drivers
v000001b17d5537f0_0 .net "alu_result_ma", 31 0, v000001b17d550330_0;  1 drivers
v000001b17d553b10_0 .net "alu_result_wb", 31 0, v000001b17d5528f0_0;  1 drivers
v000001b17d5540b0_0 .net "aluop_id", 4 0, L_000001b17d55f3b0;  1 drivers
v000001b17d5531b0_0 .net "branch_jump_ex", 1 0, v000001b17d54f430_0;  1 drivers
v000001b17d553610_0 .net "branch_jump_id", 1 0, L_000001b17d5bdd80;  1 drivers
o000001b17d4f95d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b17d553bb0_0 .net "clk", 0 0, o000001b17d4f95d8;  0 drivers
v000001b17d5541f0_0 .net "dmem_data_in", 31 0, v000001b17d54ee90_0;  1 drivers
o000001b17d4fa448 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001b17d553c50_0 .net "dmem_data_out", 31 0, o000001b17d4fa448;  0 drivers
v000001b17d554330_0 .net "dmem_out_wb", 31 0, v000001b17d5527b0_0;  1 drivers
v000001b17d55e0f0_0 .net "imm_ex", 31 0, v000001b17d54f6b0_0;  1 drivers
v000001b17d55d790_0 .net "imm_id", 31 0, v000001b17d553570_0;  1 drivers
v000001b17d55d470_0 .net "imm_sel_id", 2 0, L_000001b17d55f9f0;  1 drivers
v000001b17d55de70_0 .net "instr_ex", 4 0, v000001b17d54f610_0;  1 drivers
v000001b17d55cc50_0 .net "instr_id", 31 0, v000001b17d550d70_0;  1 drivers
o000001b17d4fa298 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001b17d55e2d0_0 .net "instr_if", 31 0, o000001b17d4fa298;  0 drivers
v000001b17d55dd30_0 .net "instr_ma", 4 0, v000001b17d54ff70_0;  1 drivers
v000001b17d55dbf0_0 .net "instr_wb", 4 0, v000001b17d551db0_0;  1 drivers
v000001b17d55e870_0 .net "mem_read_ex", 1 0, v000001b17d54f750_0;  1 drivers
v000001b17d55e370_0 .net "mem_read_id", 1 0, L_000001b17d55f6d0;  1 drivers
v000001b17d55ca70_0 .net "mem_read_ma", 1 0, v000001b17d5503d0_0;  1 drivers
v000001b17d55eeb0_0 .net "mem_write_ex", 1 0, v000001b17d54f890_0;  1 drivers
v000001b17d55d510_0 .net "mem_write_id", 1 0, L_000001b17d55f270;  1 drivers
v000001b17d55e7d0_0 .net "mem_write_ma", 1 0, v000001b17d54efd0_0;  1 drivers
v000001b17d55e690_0 .net "op_sel_ex", 0 0, v000001b17d54f930_0;  1 drivers
v000001b17d55cb10_0 .net "op_sel_id", 0 0, L_000001b17d5602b0;  1 drivers
v000001b17d55ccf0_0 .net "pc_ex", 31 0, v000001b17d54fc50_0;  1 drivers
v000001b17d55d5b0_0 .net "pc_id", 31 0, v000001b17d551630_0;  1 drivers
v000001b17d55d1f0_0 .net "pc_initial_if", 31 0, L_000001b17d55ce30;  1 drivers
v000001b17d55ef50_0 .net "pc_ma", 31 0, v000001b17d550010_0;  1 drivers
v000001b17d55cbb0_0 .net "pc_out", 31 0, v000001b17d5511d0_0;  1 drivers
v000001b17d55e230_0 .net "pc_plus_4_if", 31 0, L_000001b17d55e410;  1 drivers
v000001b17d55c9d0_0 .net "pc_plus_4_ma", 31 0, L_000001b17d5bcde0;  1 drivers
v000001b17d55d830_0 .net "pc_plus_4_wb", 31 0, v000001b17d552df0_0;  1 drivers
v000001b17d55ced0_0 .net "pc_plus_offset_ma", 31 0, L_000001b17d5bd240;  1 drivers
v000001b17d55d8d0_0 .net "pc_sel_ex", 0 0, v000001b17d54a4e0_0;  1 drivers
v000001b17d55eaf0_0 .net "pc_sel_ma", 0 0, v000001b17d54ec10_0;  1 drivers
v000001b17d55dc90_0 .net "reg_write_data_wb", 31 0, L_000001b17d5c08a0;  1 drivers
v000001b17d55f130_0 .net "reg_write_enable_ex", 0 0, v000001b17d550e10_0;  1 drivers
v000001b17d55ea50_0 .net "reg_write_enable_id", 0 0, L_000001b17d55fc70;  1 drivers
v000001b17d55d970_0 .net "reg_write_enable_ma", 0 0, v000001b17d54fed0_0;  1 drivers
v000001b17d55da10_0 .net "reg_write_enable_wb", 0 0, v000001b17d552710_0;  1 drivers
v000001b17d55d6f0_0 .net "reg_write_select_ex", 1 0, v000001b17d5523f0_0;  1 drivers
v000001b17d55cf70_0 .net "reg_write_select_id", 1 0, L_000001b17d55fdb0;  1 drivers
v000001b17d55d330_0 .net "reg_write_select_ma", 1 0, v000001b17d550790_0;  1 drivers
v000001b17d55e910_0 .net "reg_write_select_wb", 1 0, v000001b17d551310_0;  1 drivers
o000001b17d4f98d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b17d55cd90_0 .net "reset", 0 0, o000001b17d4f98d8;  0 drivers
v000001b17d55e5f0_0 .net "rs_data_ex", 31 0, v000001b17d551270_0;  1 drivers
v000001b17d55e9b0_0 .net "rs_data_id", 31 0, L_000001b17d4e6e60;  1 drivers
v000001b17d55dab0_0 .net "rt_data_ex", 31 0, v000001b17d550f50_0;  1 drivers
v000001b17d55e190_0 .net "rt_data_id", 31 0, L_000001b17d4e75d0;  1 drivers
v000001b17d55eb90_0 .net "zero", 0 0, v000001b17d4f6250_0;  1 drivers
L_000001b17d55dfb0 .part v000001b17d550d70_0, 15, 5;
L_000001b17d55e4b0 .part v000001b17d550d70_0, 20, 5;
L_000001b17d5bd420 .part v000001b17d550d70_0, 0, 7;
L_000001b17d5bf0e0 .part v000001b17d550d70_0, 12, 3;
L_000001b17d5be460 .part v000001b17d550d70_0, 25, 7;
L_000001b17d5be0a0 .part v000001b17d550d70_0, 7, 25;
L_000001b17d5bdf60 .part v000001b17d550d70_0, 7, 5;
S_000001b17d444640 .scope module, "alu" "alu" 2 204, 3 5 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
L_000001b17d4e6ca0/d .functor XOR 32, v000001b17d551270_0, L_000001b17d5bce80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b17d4e6ca0 .delay 32 (2000,2000,2000) L_000001b17d4e6ca0/d;
L_000001b17d4e6d10/d .functor OR 32, v000001b17d551270_0, L_000001b17d5bce80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b17d4e6d10 .delay 32 (2000,2000,2000) L_000001b17d4e6d10/d;
L_000001b17d4e7250/d .functor AND 32, v000001b17d551270_0, L_000001b17d5bce80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b17d4e7250 .delay 32 (2000,2000,2000) L_000001b17d4e7250/d;
v000001b17d4f5d50_0 .net "DATA1", 31 0, v000001b17d551270_0;  alias, 1 drivers
v000001b17d4f62f0_0 .net "DATA2", 31 0, L_000001b17d5bce80;  alias, 1 drivers
v000001b17d4f6390_0 .var "RESULT", 31 0;
v000001b17d4f55d0_0 .net "SELECT", 4 0, v000001b17d54f070_0;  alias, 1 drivers
v000001b17d4f6250_0 .var "ZERO", 0 0;
v000001b17d4f5850_0 .net *"_ivl_1", 4 0, L_000001b17d5bedc0;  1 drivers
v000001b17d4f5350_0 .net *"_ivl_20", 0 0, L_000001b17d5bea00;  1 drivers
L_000001b17d563d90 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b17d4f6430_0 .net/2u *"_ivl_22", 31 0, L_000001b17d563d90;  1 drivers
L_000001b17d563dd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f64d0_0 .net/2u *"_ivl_24", 31 0, L_000001b17d563dd8;  1 drivers
v000001b17d4f4a90_0 .net *"_ivl_28", 0 0, L_000001b17d5bda60;  1 drivers
L_000001b17d563e20 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b17d4f6570_0 .net/2u *"_ivl_30", 31 0, L_000001b17d563e20;  1 drivers
L_000001b17d563e68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f6610_0 .net/2u *"_ivl_32", 31 0, L_000001b17d563e68;  1 drivers
L_000001b17d563f88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f5df0_0 .net/2u *"_ivl_46", 31 0, L_000001b17d563f88;  1 drivers
v000001b17d4f5030_0 .net *"_ivl_48", 0 0, L_000001b17d5bdc40;  1 drivers
v000001b17d4f5670_0 .net *"_ivl_5", 4 0, L_000001b17d5be5a0;  1 drivers
L_000001b17d563fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f5fd0_0 .net/2u *"_ivl_50", 31 0, L_000001b17d563fd0;  1 drivers
v000001b17d4f6750_0 .net *"_ivl_52", 31 0, L_000001b17d5bebe0;  1 drivers
L_000001b17d564018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f66b0_0 .net/2u *"_ivl_56", 31 0, L_000001b17d564018;  1 drivers
v000001b17d4f50d0_0 .net *"_ivl_58", 0 0, L_000001b17d5bd060;  1 drivers
L_000001b17d564060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f6070_0 .net/2u *"_ivl_60", 31 0, L_000001b17d564060;  1 drivers
v000001b17d4f48b0_0 .net *"_ivl_62", 31 0, L_000001b17d5bcb60;  1 drivers
L_000001b17d5640a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f4d10_0 .net/2u *"_ivl_66", 31 0, L_000001b17d5640a8;  1 drivers
v000001b17d4f52b0_0 .net *"_ivl_68", 0 0, L_000001b17d5bcac0;  1 drivers
L_000001b17d5640f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f5210_0 .net/2u *"_ivl_70", 31 0, L_000001b17d5640f0;  1 drivers
v000001b17d4f4f90_0 .net *"_ivl_72", 31 0, L_000001b17d5bcc00;  1 drivers
L_000001b17d564138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f4950_0 .net/2u *"_ivl_76", 31 0, L_000001b17d564138;  1 drivers
v000001b17d4f57b0_0 .net *"_ivl_78", 0 0, L_000001b17d5bd4c0;  1 drivers
L_000001b17d564180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f4ef0_0 .net/2u *"_ivl_80", 31 0, L_000001b17d564180;  1 drivers
v000001b17d4f6110_0 .net *"_ivl_82", 31 0, L_000001b17d5bcd40;  1 drivers
v000001b17d4f49f0_0 .net *"_ivl_9", 4 0, L_000001b17d5bd740;  1 drivers
v000001b17d4f4db0_0 .net "addData", 31 0, L_000001b17d5be1e0;  1 drivers
v000001b17d4f4e50_0 .net "andData", 31 0, L_000001b17d4e7250;  1 drivers
v000001b17d4f5990_0 .net "divData", 31 0, L_000001b17d5bec80;  1 drivers
v000001b17d4f4b30_0 .net "divuData", 31 0, L_000001b17d5bca20;  1 drivers
v000001b17d4f53f0_0 .net "mulData", 31 0, L_000001b17d5bdb00;  1 drivers
L_000001b17d563eb0 .delay 32 (4000,4000,4000) L_000001b17d563eb0/d;
L_000001b17d563eb0/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f4bd0_0 .net "mulhData", 31 0, L_000001b17d563eb0;  1 drivers
L_000001b17d563ef8 .delay 32 (4000,4000,4000) L_000001b17d563ef8/d;
L_000001b17d563ef8/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f4c70_0 .net "mulhsuData", 31 0, L_000001b17d563ef8;  1 drivers
L_000001b17d563f40 .delay 32 (4000,4000,4000) L_000001b17d563f40/d;
L_000001b17d563f40/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d4f5490_0 .net "mulhuData", 31 0, L_000001b17d563f40;  1 drivers
v000001b17d4f5530_0 .net "orData", 31 0, L_000001b17d4e6d10;  1 drivers
v000001b17d4f5170_0 .net "remData", 31 0, L_000001b17d5bcca0;  1 drivers
v000001b17d4f5710_0 .net "remuData", 31 0, L_000001b17d5bd2e0;  1 drivers
v000001b17d4f5a30_0 .net "sllData", 31 0, L_000001b17d5bd1a0;  1 drivers
v000001b17d4f5ad0_0 .net "sltData", 31 0, L_000001b17d5befa0;  1 drivers
v000001b17d4f5b70_0 .net "sltuData", 31 0, L_000001b17d5bf040;  1 drivers
v000001b17d4f5e90_0 .net "sraData", 31 0, L_000001b17d5be960;  1 drivers
v000001b17d4f5cb0_0 .net "srlData", 31 0, L_000001b17d5be140;  1 drivers
v000001b17d4f5f30_0 .net "subData", 31 0, L_000001b17d5beb40;  1 drivers
v000001b17d4d1c20_0 .net "xorData", 31 0, L_000001b17d4e6ca0;  1 drivers
E_000001b17d4ca660/0 .event anyedge, v000001b17d4f55d0_0, v000001b17d4f4db0_0, v000001b17d4f5f30_0, v000001b17d4f5a30_0;
E_000001b17d4ca660/1 .event anyedge, v000001b17d4f5ad0_0, v000001b17d4f5b70_0, v000001b17d4d1c20_0, v000001b17d4f5cb0_0;
E_000001b17d4ca660/2 .event anyedge, v000001b17d4f5e90_0, v000001b17d4f5530_0, v000001b17d4f4e50_0, v000001b17d4f53f0_0;
E_000001b17d4ca660/3 .event anyedge, v000001b17d4f4bd0_0, v000001b17d4f4c70_0, v000001b17d4f5490_0, v000001b17d4f5990_0;
E_000001b17d4ca660/4 .event anyedge, v000001b17d4f4b30_0, v000001b17d4f5170_0, v000001b17d4f5710_0, v000001b17d4f6390_0;
E_000001b17d4ca660 .event/or E_000001b17d4ca660/0, E_000001b17d4ca660/1, E_000001b17d4ca660/2, E_000001b17d4ca660/3, E_000001b17d4ca660/4;
L_000001b17d5bedc0 .part L_000001b17d5bce80, 0, 5;
L_000001b17d5bd1a0 .delay 32 (1000,1000,1000) L_000001b17d5bd1a0/d;
L_000001b17d5bd1a0/d .shift/l 32, v000001b17d551270_0, L_000001b17d5bedc0;
L_000001b17d5be5a0 .part L_000001b17d5bce80, 0, 5;
L_000001b17d5be140 .delay 32 (1000,1000,1000) L_000001b17d5be140/d;
L_000001b17d5be140/d .shift/r 32, v000001b17d551270_0, L_000001b17d5be5a0;
L_000001b17d5bd740 .part L_000001b17d5bce80, 0, 5;
L_000001b17d5be960 .delay 32 (1000,1000,1000) L_000001b17d5be960/d;
L_000001b17d5be960/d .shift/rs 32, v000001b17d551270_0, L_000001b17d5bd740;
L_000001b17d5be1e0 .delay 32 (2000,2000,2000) L_000001b17d5be1e0/d;
L_000001b17d5be1e0/d .arith/sum 32, v000001b17d551270_0, L_000001b17d5bce80;
L_000001b17d5bea00 .cmp/gt.s 32, L_000001b17d5bce80, v000001b17d551270_0;
L_000001b17d5befa0 .delay 32 (2000,2000,2000) L_000001b17d5befa0/d;
L_000001b17d5befa0/d .functor MUXZ 32, L_000001b17d563dd8, L_000001b17d563d90, L_000001b17d5bea00, C4<>;
L_000001b17d5bda60 .cmp/gt 32, L_000001b17d5bce80, v000001b17d551270_0;
L_000001b17d5bf040 .delay 32 (2000,2000,2000) L_000001b17d5bf040/d;
L_000001b17d5bf040/d .functor MUXZ 32, L_000001b17d563e68, L_000001b17d563e20, L_000001b17d5bda60, C4<>;
L_000001b17d5beb40 .delay 32 (3000,3000,3000) L_000001b17d5beb40/d;
L_000001b17d5beb40/d .arith/sub 32, v000001b17d551270_0, L_000001b17d5bce80;
L_000001b17d5bdb00 .delay 32 (4000,4000,4000) L_000001b17d5bdb00/d;
L_000001b17d5bdb00/d .arith/mult 32, v000001b17d551270_0, L_000001b17d5bce80;
L_000001b17d5bdc40 .cmp/eq 32, L_000001b17d5bce80, L_000001b17d563f88;
L_000001b17d5bebe0 .arith/div 32, v000001b17d551270_0, L_000001b17d5bce80;
L_000001b17d5bec80 .delay 32 (4000,4000,4000) L_000001b17d5bec80/d;
L_000001b17d5bec80/d .functor MUXZ 32, L_000001b17d5bebe0, L_000001b17d563fd0, L_000001b17d5bdc40, C4<>;
L_000001b17d5bd060 .cmp/eq 32, L_000001b17d5bce80, L_000001b17d564018;
L_000001b17d5bcb60 .arith/div 32, v000001b17d551270_0, L_000001b17d5bce80;
L_000001b17d5bca20 .delay 32 (4000,4000,4000) L_000001b17d5bca20/d;
L_000001b17d5bca20/d .functor MUXZ 32, L_000001b17d5bcb60, L_000001b17d564060, L_000001b17d5bd060, C4<>;
L_000001b17d5bcac0 .cmp/eq 32, L_000001b17d5bce80, L_000001b17d5640a8;
L_000001b17d5bcc00 .arith/mod 32, v000001b17d551270_0, L_000001b17d5bce80;
L_000001b17d5bcca0 .delay 32 (4000,4000,4000) L_000001b17d5bcca0/d;
L_000001b17d5bcca0/d .functor MUXZ 32, L_000001b17d5bcc00, L_000001b17d5640f0, L_000001b17d5bcac0, C4<>;
L_000001b17d5bd4c0 .cmp/eq 32, L_000001b17d5bce80, L_000001b17d564138;
L_000001b17d5bcd40 .arith/mod 32, v000001b17d551270_0, L_000001b17d5bce80;
L_000001b17d5bd2e0 .delay 32 (4000,4000,4000) L_000001b17d5bd2e0/d;
L_000001b17d5bd2e0/d .functor MUXZ 32, L_000001b17d5bcd40, L_000001b17d564180, L_000001b17d5bd4c0, C4<>;
S_000001b17d4369a0 .scope module, "alu_input2_mux" "mux_32b_2to1" 2 196, 4 3 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001b17d4d1d60_0 .net "in0", 31 0, v000001b17d550f50_0;  alias, 1 drivers
v000001b17d4de6a0_0 .net "in1", 31 0, v000001b17d54f6b0_0;  alias, 1 drivers
v000001b17d4dd020_0 .net "out", 31 0, L_000001b17d5bce80;  alias, 1 drivers
v000001b17d549900_0 .net "sel", 0 0, v000001b17d54f930_0;  alias, 1 drivers
L_000001b17d5bce80 .delay 32 (1000,1000,1000) L_000001b17d5bce80/d;
L_000001b17d5bce80/d .functor MUXZ 32, v000001b17d550f50_0, v000001b17d54f6b0_0, v000001b17d54f930_0, C4<>;
S_000001b17d436b30 .scope module, "branch_selector" "branch_selector" 2 214, 5 3 0, S_000001b17d3ebd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "BRANCH_SEL";
    .port_info 1 /INPUT 1 "ZERO";
    .port_info 2 /OUTPUT 1 "PC_SEL";
v000001b17d5499a0_0 .net "BRANCH_SEL", 1 0, v000001b17d54f430_0;  alias, 1 drivers
v000001b17d54a4e0_0 .var "PC_SEL", 0 0;
v000001b17d54a300_0 .net "ZERO", 0 0, v000001b17d4f6250_0;  alias, 1 drivers
E_000001b17d4ca3a0 .event anyedge, v000001b17d5499a0_0, v000001b17d4f6250_0;
S_000001b17d462440 .scope module, "control_unit" "control_unit" 2 137, 6 4 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 3 "imm_sel";
    .port_info 4 /OUTPUT 5 "alu_op";
    .port_info 5 /OUTPUT 2 "branch_sel";
    .port_info 6 /OUTPUT 1 "use_imm";
    .port_info 7 /OUTPUT 2 "mem_write";
    .port_info 8 /OUTPUT 2 "mem_read";
    .port_info 9 /OUTPUT 2 "write_back_sel";
    .port_info 10 /OUTPUT 1 "reg_write_en";
L_000001b17d4e6c30 .functor OR 1, L_000001b17d55ecd0, L_000001b17d55f090, C4<0>, C4<0>;
L_000001b17d4e73a0 .functor OR 1, L_000001b17d55d010, L_000001b17d55d150, C4<0>, C4<0>;
L_000001b17d4e7640 .functor OR 1, L_000001b17d55d290, L_000001b17d55d3d0, C4<0>, C4<0>;
L_000001b17d4e6a70 .functor OR 1, L_000001b17d560210, L_000001b17d55f310, C4<0>, C4<0>;
L_000001b17d4e6ed0 .functor OR 1, L_000001b17d55f1d0, L_000001b17d5600d0, C4<0>, C4<0>;
L_000001b17d4e7330 .functor OR 1, L_000001b17d4e6ed0, L_000001b17d55f450, C4<0>, C4<0>;
L_000001b17d4e74f0 .functor OR 1, L_000001b17d4e7330, L_000001b17d560170, C4<0>, C4<0>;
L_000001b17d4e7560 .functor OR 1, L_000001b17d560350, L_000001b17d5605d0, C4<0>, C4<0>;
L_000001b17d4e7100 .functor OR 1, L_000001b17d4e7560, L_000001b17d560030, C4<0>, C4<0>;
L_000001b17d4e6a00 .functor OR 1, L_000001b17d560850, L_000001b17d5603f0, C4<0>, C4<0>;
L_000001b17d4e76b0 .functor OR 1, L_000001b17d55fb30, L_000001b17d55fbd0, C4<0>, C4<0>;
L_000001b17d4e7800 .functor OR 1, L_000001b17d55fef0, L_000001b17d5bd100, C4<0>, C4<0>;
L_000001b17d4e6ae0 .functor OR 1, L_000001b17d4e7800, L_000001b17d5bd380, C4<0>, C4<0>;
L_000001b17d4e6b50 .functor OR 1, L_000001b17d5bd9c0, L_000001b17d5be640, C4<0>, C4<0>;
L_000001b17d4e6bc0 .functor OR 1, L_000001b17d4e6b50, L_000001b17d5bd6a0, C4<0>, C4<0>;
L_000001b17d4e71e0 .functor OR 1, L_000001b17d5bde20, L_000001b17d5bed20, C4<0>, C4<0>;
L_000001b17d562a70 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v000001b17d54a080_0 .net/2u *"_ivl_0", 6 0, L_000001b17d562a70;  1 drivers
L_000001b17d562ab8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001b17d549860_0 .net/2u *"_ivl_10", 6 0, L_000001b17d562ab8;  1 drivers
L_000001b17d563058 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001b17d549ae0_0 .net/2u *"_ivl_100", 6 0, L_000001b17d563058;  1 drivers
v000001b17d549040_0 .net *"_ivl_102", 0 0, L_000001b17d55f450;  1 drivers
v000001b17d5497c0_0 .net *"_ivl_105", 0 0, L_000001b17d4e7330;  1 drivers
L_000001b17d5630a0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001b17d549e00_0 .net/2u *"_ivl_106", 6 0, L_000001b17d5630a0;  1 drivers
v000001b17d548b40_0 .net *"_ivl_108", 0 0, L_000001b17d560170;  1 drivers
v000001b17d548dc0_0 .net *"_ivl_111", 0 0, L_000001b17d4e74f0;  1 drivers
L_000001b17d5630e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b17d548d20_0 .net/2u *"_ivl_112", 0 0, L_000001b17d5630e8;  1 drivers
L_000001b17d563130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b17d54a800_0 .net/2u *"_ivl_114", 0 0, L_000001b17d563130;  1 drivers
L_000001b17d563178 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001b17d54a1c0_0 .net/2u *"_ivl_118", 6 0, L_000001b17d563178;  1 drivers
v000001b17d54a620_0 .net *"_ivl_12", 0 0, L_000001b17d55e050;  1 drivers
v000001b17d549180_0 .net *"_ivl_120", 0 0, L_000001b17d560350;  1 drivers
L_000001b17d5631c0 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001b17d549f40_0 .net/2u *"_ivl_122", 6 0, L_000001b17d5631c0;  1 drivers
v000001b17d548e60_0 .net *"_ivl_124", 0 0, L_000001b17d5605d0;  1 drivers
v000001b17d54a6c0_0 .net *"_ivl_127", 0 0, L_000001b17d4e7560;  1 drivers
L_000001b17d563208 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001b17d54a260_0 .net/2u *"_ivl_128", 6 0, L_000001b17d563208;  1 drivers
v000001b17d549400_0 .net *"_ivl_130", 0 0, L_000001b17d560030;  1 drivers
v000001b17d549fe0_0 .net *"_ivl_133", 0 0, L_000001b17d4e7100;  1 drivers
L_000001b17d563250 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b17d548fa0_0 .net/2u *"_ivl_134", 2 0, L_000001b17d563250;  1 drivers
L_000001b17d563298 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001b17d549cc0_0 .net/2u *"_ivl_136", 6 0, L_000001b17d563298;  1 drivers
v000001b17d549ea0_0 .net *"_ivl_138", 0 0, L_000001b17d5607b0;  1 drivers
L_000001b17d562b00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b17d54a120_0 .net/2u *"_ivl_14", 1 0, L_000001b17d562b00;  1 drivers
L_000001b17d5632e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b17d54a3a0_0 .net/2u *"_ivl_140", 2 0, L_000001b17d5632e0;  1 drivers
L_000001b17d563328 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001b17d54a760_0 .net/2u *"_ivl_142", 6 0, L_000001b17d563328;  1 drivers
v000001b17d54a440_0 .net *"_ivl_144", 0 0, L_000001b17d55f950;  1 drivers
L_000001b17d563370 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b17d5490e0_0 .net/2u *"_ivl_146", 2 0, L_000001b17d563370;  1 drivers
L_000001b17d5633b8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001b17d5494a0_0 .net/2u *"_ivl_148", 6 0, L_000001b17d5633b8;  1 drivers
v000001b17d549b80_0 .net *"_ivl_150", 0 0, L_000001b17d560850;  1 drivers
L_000001b17d563400 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000001b17d54a580_0 .net/2u *"_ivl_152", 6 0, L_000001b17d563400;  1 drivers
v000001b17d549a40_0 .net *"_ivl_154", 0 0, L_000001b17d5603f0;  1 drivers
v000001b17d548960_0 .net *"_ivl_157", 0 0, L_000001b17d4e6a00;  1 drivers
L_000001b17d563448 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b17d549c20_0 .net/2u *"_ivl_158", 2 0, L_000001b17d563448;  1 drivers
v000001b17d549220_0 .net *"_ivl_16", 4 0, L_000001b17d55eff0;  1 drivers
L_000001b17d563490 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001b17d549720_0 .net/2u *"_ivl_160", 6 0, L_000001b17d563490;  1 drivers
v000001b17d548a00_0 .net *"_ivl_162", 0 0, L_000001b17d55f810;  1 drivers
L_000001b17d5634d8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b17d548c80_0 .net/2u *"_ivl_164", 2 0, L_000001b17d5634d8;  1 drivers
L_000001b17d563520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b17d548f00_0 .net/2u *"_ivl_166", 2 0, L_000001b17d563520;  1 drivers
v000001b17d548aa0_0 .net *"_ivl_168", 2 0, L_000001b17d560490;  1 drivers
v000001b17d548be0_0 .net *"_ivl_170", 2 0, L_000001b17d55f630;  1 drivers
v000001b17d549d60_0 .net *"_ivl_172", 2 0, L_000001b17d55f8b0;  1 drivers
v000001b17d5492c0_0 .net *"_ivl_174", 2 0, L_000001b17d560670;  1 drivers
L_000001b17d563568 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001b17d549360_0 .net/2u *"_ivl_178", 6 0, L_000001b17d563568;  1 drivers
L_000001b17d562b48 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001b17d549540_0 .net/2u *"_ivl_18", 6 0, L_000001b17d562b48;  1 drivers
v000001b17d5495e0_0 .net *"_ivl_180", 0 0, L_000001b17d55f4f0;  1 drivers
L_000001b17d5635b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b17d549680_0 .net/2u *"_ivl_182", 1 0, L_000001b17d5635b0;  1 drivers
L_000001b17d5635f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b17d54bcd0_0 .net/2u *"_ivl_184", 1 0, L_000001b17d5635f8;  1 drivers
L_000001b17d563640 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001b17d54a970_0 .net/2u *"_ivl_188", 6 0, L_000001b17d563640;  1 drivers
v000001b17d54c6d0_0 .net *"_ivl_190", 0 0, L_000001b17d55f590;  1 drivers
L_000001b17d563688 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b17d54b0f0_0 .net/2u *"_ivl_192", 1 0, L_000001b17d563688;  1 drivers
L_000001b17d5636d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b17d54c1d0_0 .net/2u *"_ivl_194", 1 0, L_000001b17d5636d0;  1 drivers
L_000001b17d563718 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001b17d54c310_0 .net/2u *"_ivl_198", 6 0, L_000001b17d563718;  1 drivers
v000001b17d54add0_0 .net *"_ivl_2", 0 0, L_000001b17d55ec30;  1 drivers
v000001b17d54b7d0_0 .net *"_ivl_20", 0 0, L_000001b17d55ee10;  1 drivers
v000001b17d54bd70_0 .net *"_ivl_200", 0 0, L_000001b17d55fa90;  1 drivers
L_000001b17d563760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b17d54c3b0_0 .net/2u *"_ivl_202", 1 0, L_000001b17d563760;  1 drivers
L_000001b17d5637a8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001b17d54b370_0 .net/2u *"_ivl_204", 6 0, L_000001b17d5637a8;  1 drivers
v000001b17d54beb0_0 .net *"_ivl_206", 0 0, L_000001b17d55fb30;  1 drivers
L_000001b17d5637f0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001b17d54b870_0 .net/2u *"_ivl_208", 6 0, L_000001b17d5637f0;  1 drivers
v000001b17d54b910_0 .net *"_ivl_210", 0 0, L_000001b17d55fbd0;  1 drivers
v000001b17d54c630_0 .net *"_ivl_213", 0 0, L_000001b17d4e76b0;  1 drivers
L_000001b17d563838 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b17d54bb90_0 .net/2u *"_ivl_214", 1 0, L_000001b17d563838;  1 drivers
L_000001b17d563880 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b17d54bff0_0 .net/2u *"_ivl_216", 1 0, L_000001b17d563880;  1 drivers
v000001b17d54b9b0_0 .net *"_ivl_218", 1 0, L_000001b17d55fd10;  1 drivers
L_000001b17d562b90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b17d54bf50_0 .net/2u *"_ivl_22", 2 0, L_000001b17d562b90;  1 drivers
L_000001b17d5638c8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001b17d54abf0_0 .net/2u *"_ivl_222", 6 0, L_000001b17d5638c8;  1 drivers
v000001b17d54ba50_0 .net *"_ivl_224", 0 0, L_000001b17d55fe50;  1 drivers
L_000001b17d563910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b17d54ac90_0 .net/2u *"_ivl_226", 2 0, L_000001b17d563910;  1 drivers
v000001b17d54aa10_0 .net *"_ivl_228", 0 0, L_000001b17d55fef0;  1 drivers
L_000001b17d563958 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001b17d54c090_0 .net/2u *"_ivl_230", 2 0, L_000001b17d563958;  1 drivers
v000001b17d54af10_0 .net *"_ivl_232", 0 0, L_000001b17d5bd100;  1 drivers
v000001b17d54c450_0 .net *"_ivl_235", 0 0, L_000001b17d4e7800;  1 drivers
L_000001b17d5639a0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v000001b17d54be10_0 .net/2u *"_ivl_236", 2 0, L_000001b17d5639a0;  1 drivers
v000001b17d54b4b0_0 .net *"_ivl_238", 0 0, L_000001b17d5bd380;  1 drivers
v000001b17d54c4f0_0 .net *"_ivl_24", 0 0, L_000001b17d55ecd0;  1 drivers
v000001b17d54bc30_0 .net *"_ivl_241", 0 0, L_000001b17d4e6ae0;  1 drivers
L_000001b17d5639e8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b17d54afb0_0 .net/2u *"_ivl_242", 1 0, L_000001b17d5639e8;  1 drivers
L_000001b17d563a30 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b17d54b550_0 .net/2u *"_ivl_244", 2 0, L_000001b17d563a30;  1 drivers
v000001b17d54baf0_0 .net *"_ivl_246", 0 0, L_000001b17d5bd9c0;  1 drivers
L_000001b17d563a78 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b17d54ad30_0 .net/2u *"_ivl_248", 2 0, L_000001b17d563a78;  1 drivers
v000001b17d54c590_0 .net *"_ivl_250", 0 0, L_000001b17d5be640;  1 drivers
v000001b17d54c130_0 .net *"_ivl_253", 0 0, L_000001b17d4e6b50;  1 drivers
L_000001b17d563ac0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v000001b17d54c270_0 .net/2u *"_ivl_254", 2 0, L_000001b17d563ac0;  1 drivers
v000001b17d54c770_0 .net *"_ivl_256", 0 0, L_000001b17d5bd6a0;  1 drivers
v000001b17d54c810_0 .net *"_ivl_259", 0 0, L_000001b17d4e6bc0;  1 drivers
L_000001b17d562bd8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b17d54aab0_0 .net/2u *"_ivl_26", 2 0, L_000001b17d562bd8;  1 drivers
L_000001b17d563b08 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b17d54b190_0 .net/2u *"_ivl_260", 1 0, L_000001b17d563b08;  1 drivers
L_000001b17d563b50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b17d54b230_0 .net/2u *"_ivl_262", 1 0, L_000001b17d563b50;  1 drivers
v000001b17d54b2d0_0 .net *"_ivl_264", 1 0, L_000001b17d5be280;  1 drivers
v000001b17d54ab50_0 .net *"_ivl_266", 1 0, L_000001b17d5be320;  1 drivers
L_000001b17d563b98 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001b17d54ae70_0 .net/2u *"_ivl_268", 6 0, L_000001b17d563b98;  1 drivers
v000001b17d54b050_0 .net *"_ivl_270", 0 0, L_000001b17d5bde20;  1 drivers
L_000001b17d563be0 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001b17d54b410_0 .net/2u *"_ivl_272", 6 0, L_000001b17d563be0;  1 drivers
v000001b17d54b5f0_0 .net *"_ivl_274", 0 0, L_000001b17d5bed20;  1 drivers
v000001b17d54b690_0 .net *"_ivl_277", 0 0, L_000001b17d4e71e0;  1 drivers
L_000001b17d563c28 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001b17d54b730_0 .net/2u *"_ivl_278", 1 0, L_000001b17d563c28;  1 drivers
v000001b17d54c980_0 .net *"_ivl_28", 0 0, L_000001b17d55f090;  1 drivers
L_000001b17d563c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b17d54e780_0 .net/2u *"_ivl_280", 1 0, L_000001b17d563c70;  1 drivers
v000001b17d54e5a0_0 .net *"_ivl_282", 1 0, L_000001b17d5bd600;  1 drivers
v000001b17d54e3c0_0 .net *"_ivl_31", 0 0, L_000001b17d4e6c30;  1 drivers
L_000001b17d562c20 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v000001b17d54da60_0 .net/2u *"_ivl_32", 4 0, L_000001b17d562c20;  1 drivers
L_000001b17d562c68 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b17d54e820_0 .net/2u *"_ivl_34", 2 0, L_000001b17d562c68;  1 drivers
v000001b17d54dd80_0 .net *"_ivl_36", 0 0, L_000001b17d55d010;  1 drivers
L_000001b17d562cb0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001b17d54dc40_0 .net/2u *"_ivl_38", 2 0, L_000001b17d562cb0;  1 drivers
v000001b17d54e640_0 .net *"_ivl_40", 0 0, L_000001b17d55d150;  1 drivers
v000001b17d54d1a0_0 .net *"_ivl_43", 0 0, L_000001b17d4e73a0;  1 drivers
L_000001b17d562cf8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v000001b17d54d740_0 .net/2u *"_ivl_44", 4 0, L_000001b17d562cf8;  1 drivers
L_000001b17d562d40 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v000001b17d54e140_0 .net/2u *"_ivl_46", 2 0, L_000001b17d562d40;  1 drivers
v000001b17d54e460_0 .net *"_ivl_48", 0 0, L_000001b17d55d290;  1 drivers
v000001b17d54e320_0 .net *"_ivl_5", 0 0, L_000001b17d55ed70;  1 drivers
L_000001b17d562d88 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v000001b17d54de20_0 .net/2u *"_ivl_50", 2 0, L_000001b17d562d88;  1 drivers
v000001b17d54d240_0 .net *"_ivl_52", 0 0, L_000001b17d55d3d0;  1 drivers
v000001b17d54e1e0_0 .net *"_ivl_55", 0 0, L_000001b17d4e7640;  1 drivers
L_000001b17d562dd0 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v000001b17d54e500_0 .net/2u *"_ivl_56", 4 0, L_000001b17d562dd0;  1 drivers
L_000001b17d562e18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b17d54cde0_0 .net/2u *"_ivl_58", 4 0, L_000001b17d562e18;  1 drivers
v000001b17d54d380_0 .net *"_ivl_60", 4 0, L_000001b17d55d650;  1 drivers
v000001b17d54e6e0_0 .net *"_ivl_62", 4 0, L_000001b17d55f770;  1 drivers
v000001b17d54d420_0 .net *"_ivl_64", 4 0, L_000001b17d55ff90;  1 drivers
L_000001b17d562e60 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b17d54dec0_0 .net/2u *"_ivl_66", 4 0, L_000001b17d562e60;  1 drivers
v000001b17d54dce0_0 .net *"_ivl_68", 4 0, L_000001b17d560530;  1 drivers
v000001b17d54ca20_0 .net *"_ivl_7", 0 0, L_000001b17d55d0b0;  1 drivers
v000001b17d54d560_0 .net *"_ivl_70", 4 0, L_000001b17d560710;  1 drivers
L_000001b17d562ea8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001b17d54ce80_0 .net/2u *"_ivl_74", 6 0, L_000001b17d562ea8;  1 drivers
v000001b17d54d600_0 .net *"_ivl_76", 0 0, L_000001b17d560210;  1 drivers
L_000001b17d562ef0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001b17d54cac0_0 .net/2u *"_ivl_78", 6 0, L_000001b17d562ef0;  1 drivers
v000001b17d54e0a0_0 .net *"_ivl_8", 4 0, L_000001b17d55ddd0;  1 drivers
v000001b17d54cf20_0 .net *"_ivl_80", 0 0, L_000001b17d55f310;  1 drivers
v000001b17d54d2e0_0 .net *"_ivl_83", 0 0, L_000001b17d4e6a70;  1 drivers
L_000001b17d562f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b17d54df60_0 .net/2u *"_ivl_84", 0 0, L_000001b17d562f38;  1 drivers
L_000001b17d562f80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b17d54d6a0_0 .net/2u *"_ivl_86", 0 0, L_000001b17d562f80;  1 drivers
L_000001b17d562fc8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001b17d54cfc0_0 .net/2u *"_ivl_90", 6 0, L_000001b17d562fc8;  1 drivers
v000001b17d54d4c0_0 .net *"_ivl_92", 0 0, L_000001b17d55f1d0;  1 drivers
L_000001b17d563010 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001b17d54e000_0 .net/2u *"_ivl_94", 6 0, L_000001b17d563010;  1 drivers
v000001b17d54e280_0 .net *"_ivl_96", 0 0, L_000001b17d5600d0;  1 drivers
v000001b17d54cb60_0 .net *"_ivl_99", 0 0, L_000001b17d4e6ed0;  1 drivers
v000001b17d54d7e0_0 .net "alu_op", 4 0, L_000001b17d55f3b0;  alias, 1 drivers
v000001b17d54cc00_0 .net "branch_sel", 1 0, L_000001b17d5bdd80;  alias, 1 drivers
v000001b17d54cca0_0 .net "funct3", 2 0, L_000001b17d5bf0e0;  1 drivers
v000001b17d54cd40_0 .net "funct7", 6 0, L_000001b17d5be460;  1 drivers
v000001b17d54d060_0 .net "imm_sel", 2 0, L_000001b17d55f9f0;  alias, 1 drivers
v000001b17d54db00_0 .net "mem_read", 1 0, L_000001b17d55f6d0;  alias, 1 drivers
v000001b17d54d100_0 .net "mem_write", 1 0, L_000001b17d55f270;  alias, 1 drivers
v000001b17d54d880_0 .net "opcode", 6 0, L_000001b17d5bd420;  1 drivers
v000001b17d54d920_0 .net "reg_write_en", 0 0, L_000001b17d55fc70;  alias, 1 drivers
v000001b17d54d9c0_0 .net "use_imm", 0 0, L_000001b17d5602b0;  alias, 1 drivers
v000001b17d54dba0_0 .net "write_back_sel", 1 0, L_000001b17d55fdb0;  alias, 1 drivers
L_000001b17d55ec30 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d562a70;
L_000001b17d55ed70 .part L_000001b17d5be460, 5, 1;
L_000001b17d55d0b0 .part L_000001b17d5be460, 0, 1;
L_000001b17d55ddd0 .concat [ 3 1 1 0], L_000001b17d5bf0e0, L_000001b17d55d0b0, L_000001b17d55ed70;
L_000001b17d55e050 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d562ab8;
L_000001b17d55eff0 .concat [ 3 2 0 0], L_000001b17d5bf0e0, L_000001b17d562b00;
L_000001b17d55ee10 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d562b48;
L_000001b17d55ecd0 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d562b90;
L_000001b17d55f090 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d562bd8;
L_000001b17d55d010 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d562c68;
L_000001b17d55d150 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d562cb0;
L_000001b17d55d290 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d562d40;
L_000001b17d55d3d0 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d562d88;
L_000001b17d55d650 .functor MUXZ 5, L_000001b17d562e18, L_000001b17d562dd0, L_000001b17d4e7640, C4<>;
L_000001b17d55f770 .functor MUXZ 5, L_000001b17d55d650, L_000001b17d562cf8, L_000001b17d4e73a0, C4<>;
L_000001b17d55ff90 .functor MUXZ 5, L_000001b17d55f770, L_000001b17d562c20, L_000001b17d4e6c30, C4<>;
L_000001b17d560530 .functor MUXZ 5, L_000001b17d562e60, L_000001b17d55ff90, L_000001b17d55ee10, C4<>;
L_000001b17d560710 .functor MUXZ 5, L_000001b17d560530, L_000001b17d55eff0, L_000001b17d55e050, C4<>;
L_000001b17d55f3b0 .delay 5 (3000,3000,3000) L_000001b17d55f3b0/d;
L_000001b17d55f3b0/d .functor MUXZ 5, L_000001b17d560710, L_000001b17d55ddd0, L_000001b17d55ec30, C4<>;
L_000001b17d560210 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d562ea8;
L_000001b17d55f310 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d562ef0;
L_000001b17d55fc70 .delay 1 (3000,3000,3000) L_000001b17d55fc70/d;
L_000001b17d55fc70/d .functor MUXZ 1, L_000001b17d562f80, L_000001b17d562f38, L_000001b17d4e6a70, C4<>;
L_000001b17d55f1d0 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d562fc8;
L_000001b17d5600d0 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563010;
L_000001b17d55f450 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563058;
L_000001b17d560170 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d5630a0;
L_000001b17d5602b0 .delay 1 (3000,3000,3000) L_000001b17d5602b0/d;
L_000001b17d5602b0/d .functor MUXZ 1, L_000001b17d563130, L_000001b17d5630e8, L_000001b17d4e74f0, C4<>;
L_000001b17d560350 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563178;
L_000001b17d5605d0 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d5631c0;
L_000001b17d560030 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563208;
L_000001b17d5607b0 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563298;
L_000001b17d55f950 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563328;
L_000001b17d560850 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d5633b8;
L_000001b17d5603f0 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563400;
L_000001b17d55f810 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563490;
L_000001b17d560490 .functor MUXZ 3, L_000001b17d563520, L_000001b17d5634d8, L_000001b17d55f810, C4<>;
L_000001b17d55f630 .functor MUXZ 3, L_000001b17d560490, L_000001b17d563448, L_000001b17d4e6a00, C4<>;
L_000001b17d55f8b0 .functor MUXZ 3, L_000001b17d55f630, L_000001b17d563370, L_000001b17d55f950, C4<>;
L_000001b17d560670 .functor MUXZ 3, L_000001b17d55f8b0, L_000001b17d5632e0, L_000001b17d5607b0, C4<>;
L_000001b17d55f9f0 .delay 3 (2000,2000,2000) L_000001b17d55f9f0/d;
L_000001b17d55f9f0/d .functor MUXZ 3, L_000001b17d560670, L_000001b17d563250, L_000001b17d4e7100, C4<>;
L_000001b17d55f4f0 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563568;
L_000001b17d55f270 .delay 2 (2000,2000,2000) L_000001b17d55f270/d;
L_000001b17d55f270/d .functor MUXZ 2, L_000001b17d5635f8, L_000001b17d5635b0, L_000001b17d55f4f0, C4<>;
L_000001b17d55f590 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563640;
L_000001b17d55f6d0 .delay 2 (2000,2000,2000) L_000001b17d55f6d0/d;
L_000001b17d55f6d0/d .functor MUXZ 2, L_000001b17d5636d0, L_000001b17d563688, L_000001b17d55f590, C4<>;
L_000001b17d55fa90 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563718;
L_000001b17d55fb30 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d5637a8;
L_000001b17d55fbd0 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d5637f0;
L_000001b17d55fd10 .functor MUXZ 2, L_000001b17d563880, L_000001b17d563838, L_000001b17d4e76b0, C4<>;
L_000001b17d55fdb0 .delay 2 (2000,2000,2000) L_000001b17d55fdb0/d;
L_000001b17d55fdb0/d .functor MUXZ 2, L_000001b17d55fd10, L_000001b17d563760, L_000001b17d55fa90, C4<>;
L_000001b17d55fe50 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d5638c8;
L_000001b17d55fef0 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d563910;
L_000001b17d5bd100 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d563958;
L_000001b17d5bd380 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d5639a0;
L_000001b17d5bd9c0 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d563a30;
L_000001b17d5be640 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d563a78;
L_000001b17d5bd6a0 .cmp/eq 3, L_000001b17d5bf0e0, L_000001b17d563ac0;
L_000001b17d5be280 .functor MUXZ 2, L_000001b17d563b50, L_000001b17d563b08, L_000001b17d4e6bc0, C4<>;
L_000001b17d5be320 .functor MUXZ 2, L_000001b17d5be280, L_000001b17d5639e8, L_000001b17d4e6ae0, C4<>;
L_000001b17d5bde20 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563b98;
L_000001b17d5bed20 .cmp/eq 7, L_000001b17d5bd420, L_000001b17d563be0;
L_000001b17d5bd600 .functor MUXZ 2, L_000001b17d563c70, L_000001b17d563c28, L_000001b17d4e71e0, C4<>;
L_000001b17d5bdd80 .delay 2 (2000,2000,2000) L_000001b17d5bdd80/d;
L_000001b17d5bdd80/d .functor MUXZ 2, L_000001b17d5bd600, L_000001b17d5be320, L_000001b17d55fe50, C4<>;
S_000001b17d4625d0 .scope module, "data_mux" "mux_32b_4to1" 2 288, 7 3 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
L_000001b17d564258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b17d54f4d0_0 .net/2u *"_ivl_0", 1 0, L_000001b17d564258;  1 drivers
v000001b17d54f250_0 .net *"_ivl_10", 0 0, L_000001b17d5bdec0;  1 drivers
v000001b17d550150_0 .net *"_ivl_12", 31 0, L_000001b17d5bf220;  1 drivers
v000001b17d54ed50_0 .net *"_ivl_14", 31 0, L_000001b17d5c0260;  1 drivers
v000001b17d54fcf0_0 .net *"_ivl_2", 0 0, L_000001b17d5bd560;  1 drivers
L_000001b17d5642a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b17d54fd90_0 .net/2u *"_ivl_4", 1 0, L_000001b17d5642a0;  1 drivers
v000001b17d54f9d0_0 .net *"_ivl_6", 0 0, L_000001b17d5bdce0;  1 drivers
L_000001b17d5642e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b17d550290_0 .net/2u *"_ivl_8", 1 0, L_000001b17d5642e8;  1 drivers
v000001b17d54ef30_0 .net "in0", 31 0, v000001b17d552df0_0;  alias, 1 drivers
v000001b17d54fe30_0 .net "in1", 31 0, v000001b17d5528f0_0;  alias, 1 drivers
v000001b17d54fa70_0 .net "in2", 31 0, v000001b17d5527b0_0;  alias, 1 drivers
L_000001b17d564330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d54f570_0 .net "in3", 31 0, L_000001b17d564330;  1 drivers
v000001b17d5501f0_0 .net "out", 31 0, L_000001b17d5c08a0;  alias, 1 drivers
v000001b17d5506f0_0 .net "sel", 1 0, v000001b17d551310_0;  alias, 1 drivers
L_000001b17d5bd560 .cmp/eq 2, v000001b17d551310_0, L_000001b17d564258;
L_000001b17d5bdce0 .cmp/eq 2, v000001b17d551310_0, L_000001b17d5642a0;
L_000001b17d5bdec0 .cmp/eq 2, v000001b17d551310_0, L_000001b17d5642e8;
L_000001b17d5bf220 .functor MUXZ 32, L_000001b17d564330, v000001b17d5527b0_0, L_000001b17d5bdec0, C4<>;
L_000001b17d5c0260 .functor MUXZ 32, L_000001b17d5bf220, v000001b17d5528f0_0, L_000001b17d5bdce0, C4<>;
L_000001b17d5c08a0 .delay 32 (1000,1000,1000) L_000001b17d5c08a0/d;
L_000001b17d5c08a0/d .functor MUXZ 32, L_000001b17d5c0260, v000001b17d552df0_0, L_000001b17d5bd560, C4<>;
S_000001b17d483c70 .scope module, "ex_ma_reg" "EX_MA_reg" 2 224, 8 10 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "ALU_RESULT";
    .port_info 1 /INPUT 5 "DEST_REG";
    .port_info 2 /INPUT 32 "PC_PLUS_4";
    .port_info 3 /INPUT 32 "IMMEDIATE";
    .port_info 4 /INPUT 2 "MEM_WRITE";
    .port_info 5 /INPUT 2 "MEM_READ";
    .port_info 6 /INPUT 2 "REG_WRITE_SEL";
    .port_info 7 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 8 /INPUT 1 "PC_SEL";
    .port_info 9 /INPUT 1 "CLK";
    .port_info 10 /INPUT 1 "RESET";
    .port_info 11 /OUTPUT 32 "OUT_ALU_RESULT";
    .port_info 12 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 13 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 14 /OUTPUT 32 "OUT_IMMEDIATE";
    .port_info 15 /OUTPUT 2 "OUT_MEM_WRITE";
    .port_info 16 /OUTPUT 2 "OUT_MEM_READ";
    .port_info 17 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 18 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
    .port_info 19 /OUTPUT 1 "OUT_PC_SEL";
v000001b17d54f7f0_0 .net "ALU_RESULT", 31 0, v000001b17d4f6390_0;  alias, 1 drivers
v000001b17d550510_0 .net "CLK", 0 0, o000001b17d4f95d8;  alias, 0 drivers
v000001b17d54f390_0 .net "DEST_REG", 4 0, v000001b17d54f610_0;  alias, 1 drivers
v000001b17d54eb70_0 .net "IMMEDIATE", 31 0, v000001b17d54f6b0_0;  alias, 1 drivers
v000001b17d550830_0 .net "MEM_READ", 1 0, v000001b17d54f750_0;  alias, 1 drivers
v000001b17d54fb10_0 .net "MEM_WRITE", 1 0, v000001b17d54f890_0;  alias, 1 drivers
v000001b17d550330_0 .var "OUT_ALU_RESULT", 31 0;
v000001b17d54ff70_0 .var "OUT_DEST_REG", 4 0;
v000001b17d54ee90_0 .var "OUT_IMMEDIATE", 31 0;
v000001b17d5503d0_0 .var "OUT_MEM_READ", 1 0;
v000001b17d54efd0_0 .var "OUT_MEM_WRITE", 1 0;
v000001b17d550010_0 .var "OUT_PC_PLUS_4", 31 0;
v000001b17d54ec10_0 .var "OUT_PC_SEL", 0 0;
v000001b17d54fed0_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v000001b17d550790_0 .var "OUT_REG_WRITE_SEL", 1 0;
v000001b17d5500b0_0 .net "PC_PLUS_4", 31 0, v000001b17d54fc50_0;  alias, 1 drivers
v000001b17d550470_0 .net "PC_SEL", 0 0, v000001b17d54a4e0_0;  alias, 1 drivers
v000001b17d54e990_0 .net "REG_WRITE_ENABLE", 0 0, v000001b17d550e10_0;  alias, 1 drivers
v000001b17d5505b0_0 .net "REG_WRITE_SEL", 1 0, v000001b17d5523f0_0;  alias, 1 drivers
v000001b17d54f1b0_0 .net "RESET", 0 0, o000001b17d4f98d8;  alias, 0 drivers
E_000001b17d4caba0 .event posedge, v000001b17d54f1b0_0, v000001b17d550510_0;
S_000001b17d483e00 .scope module, "id_ex_reg" "ID_EX_reg" 2 163, 9 9 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "DEST_REG";
    .port_info 1 /INPUT 32 "PC_PLUS_4";
    .port_info 2 /INPUT 32 "READ_DATA1";
    .port_info 3 /INPUT 32 "READ_DATA2";
    .port_info 4 /INPUT 32 "IMMEDIATE";
    .port_info 5 /INPUT 5 "ALU_OP";
    .port_info 6 /INPUT 2 "BRANCH_JUMP";
    .port_info 7 /INPUT 1 "OP_SEL";
    .port_info 8 /INPUT 2 "MEM_WRITE";
    .port_info 9 /INPUT 2 "MEM_READ";
    .port_info 10 /INPUT 2 "REG_WRITE_SEL";
    .port_info 11 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RESET";
    .port_info 14 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 15 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 16 /OUTPUT 32 "OUT_READ_DATA1";
    .port_info 17 /OUTPUT 32 "OUT_READ_DATA2";
    .port_info 18 /OUTPUT 32 "OUT_IMMEDIATE";
    .port_info 19 /OUTPUT 5 "OUT_ALU_OP";
    .port_info 20 /OUTPUT 2 "OUT_BRANCH_JUMP";
    .port_info 21 /OUTPUT 1 "OUT_OP_SEL";
    .port_info 22 /OUTPUT 2 "OUT_MEM_WRITE";
    .port_info 23 /OUTPUT 2 "OUT_MEM_READ";
    .port_info 24 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 25 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
v000001b17d550650_0 .net "ALU_OP", 4 0, L_000001b17d55f3b0;  alias, 1 drivers
v000001b17d54ea30_0 .net "BRANCH_JUMP", 1 0, L_000001b17d5bdd80;  alias, 1 drivers
v000001b17d54f2f0_0 .net "CLK", 0 0, o000001b17d4f95d8;  alias, 0 drivers
v000001b17d54fbb0_0 .net "DEST_REG", 4 0, L_000001b17d5bdf60;  1 drivers
v000001b17d54ecb0_0 .net "IMMEDIATE", 31 0, v000001b17d553570_0;  alias, 1 drivers
v000001b17d54ead0_0 .net "MEM_READ", 1 0, L_000001b17d55f6d0;  alias, 1 drivers
v000001b17d54edf0_0 .net "MEM_WRITE", 1 0, L_000001b17d55f270;  alias, 1 drivers
v000001b17d54f110_0 .net "OP_SEL", 0 0, L_000001b17d5602b0;  alias, 1 drivers
v000001b17d54f070_0 .var "OUT_ALU_OP", 4 0;
v000001b17d54f430_0 .var "OUT_BRANCH_JUMP", 1 0;
v000001b17d54f610_0 .var "OUT_DEST_REG", 4 0;
v000001b17d54f6b0_0 .var "OUT_IMMEDIATE", 31 0;
v000001b17d54f750_0 .var "OUT_MEM_READ", 1 0;
v000001b17d54f890_0 .var "OUT_MEM_WRITE", 1 0;
v000001b17d54f930_0 .var "OUT_OP_SEL", 0 0;
v000001b17d54fc50_0 .var "OUT_PC_PLUS_4", 31 0;
v000001b17d551270_0 .var "OUT_READ_DATA1", 31 0;
v000001b17d550f50_0 .var "OUT_READ_DATA2", 31 0;
v000001b17d550e10_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v000001b17d5523f0_0 .var "OUT_REG_WRITE_SEL", 1 0;
v000001b17d552210_0 .net "PC_PLUS_4", 31 0, v000001b17d551630_0;  alias, 1 drivers
v000001b17d5509b0_0 .net "READ_DATA1", 31 0, L_000001b17d4e6e60;  alias, 1 drivers
v000001b17d551770_0 .net "READ_DATA2", 31 0, L_000001b17d4e75d0;  alias, 1 drivers
v000001b17d550eb0_0 .net "REG_WRITE_ENABLE", 0 0, L_000001b17d55fc70;  alias, 1 drivers
v000001b17d550a50_0 .net "REG_WRITE_SEL", 1 0, L_000001b17d55fdb0;  alias, 1 drivers
v000001b17d552ad0_0 .net "RESET", 0 0, o000001b17d4f98d8;  alias, 0 drivers
S_000001b17d43a250 .scope module, "if_id_reg" "IF_ID_reg" 2 111, 10 10 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 32 "PC_PLUS_4";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /OUTPUT 32 "OUT_INSTRUCTION";
    .port_info 5 /OUTPUT 32 "OUT_PC_PLUS_4";
v000001b17d5518b0_0 .net "CLK", 0 0, o000001b17d4f95d8;  alias, 0 drivers
v000001b17d5520d0_0 .net "INSTRUCTION", 31 0, o000001b17d4fa298;  alias, 0 drivers
v000001b17d550d70_0 .var "OUT_INSTRUCTION", 31 0;
v000001b17d551630_0 .var "OUT_PC_PLUS_4", 31 0;
v000001b17d552c10_0 .net "PC_PLUS_4", 31 0, v000001b17d5511d0_0;  alias, 1 drivers
v000001b17d5522b0_0 .net "RESET", 0 0, o000001b17d4f98d8;  alias, 0 drivers
S_000001b17d45fb50 .scope module, "ma_wb_reg" "MA_WB_reg" 2 267, 11 9 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "ALU_RESULT";
    .port_info 1 /INPUT 5 "DEST_REG";
    .port_info 2 /INPUT 32 "PC_PLUS_4";
    .port_info 3 /INPUT 32 "DATA_OUT";
    .port_info 4 /INPUT 2 "REG_WRITE_SEL";
    .port_info 5 /INPUT 1 "REG_WRITE_ENABLE";
    .port_info 6 /INPUT 1 "CLK";
    .port_info 7 /INPUT 1 "RESET";
    .port_info 8 /OUTPUT 32 "OUT_ALU_RESULT";
    .port_info 9 /OUTPUT 5 "OUT_DEST_REG";
    .port_info 10 /OUTPUT 32 "OUT_PC_PLUS_4";
    .port_info 11 /OUTPUT 32 "OUT_DATA_OUT";
    .port_info 12 /OUTPUT 2 "OUT_REG_WRITE_SEL";
    .port_info 13 /OUTPUT 1 "OUT_REG_WRITE_ENABLE";
v000001b17d551130_0 .net "ALU_RESULT", 31 0, v000001b17d550330_0;  alias, 1 drivers
v000001b17d552350_0 .net "CLK", 0 0, o000001b17d4f95d8;  alias, 0 drivers
v000001b17d550ff0_0 .net "DATA_OUT", 31 0, o000001b17d4fa448;  alias, 0 drivers
v000001b17d551950_0 .net "DEST_REG", 4 0, v000001b17d54ff70_0;  alias, 1 drivers
v000001b17d5528f0_0 .var "OUT_ALU_RESULT", 31 0;
v000001b17d5527b0_0 .var "OUT_DATA_OUT", 31 0;
v000001b17d551db0_0 .var "OUT_DEST_REG", 4 0;
v000001b17d552df0_0 .var "OUT_PC_PLUS_4", 31 0;
v000001b17d552710_0 .var "OUT_REG_WRITE_ENABLE", 0 0;
v000001b17d551310_0 .var "OUT_REG_WRITE_SEL", 1 0;
v000001b17d553070_0 .net "PC_PLUS_4", 31 0, L_000001b17d5bcde0;  alias, 1 drivers
v000001b17d552d50_0 .net "REG_WRITE_ENABLE", 0 0, v000001b17d54fed0_0;  alias, 1 drivers
v000001b17d550c30_0 .net "REG_WRITE_SEL", 1 0, v000001b17d550790_0;  alias, 1 drivers
v000001b17d551b30_0 .net "RESET", 0 0, o000001b17d4f98d8;  alias, 0 drivers
S_000001b17d45fce0 .scope module, "pc" "pc" 2 100, 12 3 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
v000001b17d551090_0 .net "clk", 0 0, o000001b17d4f95d8;  alias, 0 drivers
v000001b17d552030_0 .net "pc_in", 31 0, L_000001b17d55ce30;  alias, 1 drivers
v000001b17d5511d0_0 .var "pc_out", 31 0;
v000001b17d551590_0 .net "reset", 0 0, o000001b17d4f98d8;  alias, 0 drivers
S_000001b17d4eec50 .scope module, "pc_adder" "pc_adder_32b" 2 94, 13 5 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_000001b17d562998 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b17d553110_0 .net/2u *"_ivl_0", 31 0, L_000001b17d562998;  1 drivers
v000001b17d550af0_0 .net "pc_in", 31 0, v000001b17d5511d0_0;  alias, 1 drivers
v000001b17d5513b0_0 .net "pc_out", 31 0, L_000001b17d55e410;  alias, 1 drivers
L_000001b17d55e410 .delay 32 (1000,1000,1000) L_000001b17d55e410/d;
L_000001b17d55e410/d .arith/sum 32, v000001b17d5511d0_0, L_000001b17d562998;
S_000001b17d4eede0 .scope module, "pc_adder_ma" "pc_adder_32b" 2 250, 13 5 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "pc_in";
    .port_info 1 /OUTPUT 32 "pc_out";
L_000001b17d5641c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b17d551450_0 .net/2u *"_ivl_0", 31 0, L_000001b17d5641c8;  1 drivers
v000001b17d552b70_0 .net "pc_in", 31 0, v000001b17d550010_0;  alias, 1 drivers
v000001b17d552cb0_0 .net "pc_out", 31 0, L_000001b17d5bcde0;  alias, 1 drivers
L_000001b17d5bcde0 .delay 32 (1000,1000,1000) L_000001b17d5bcde0/d;
L_000001b17d5bcde0/d .arith/sum 32, v000001b17d550010_0, L_000001b17d5641c8;
S_000001b17d44a5e0 .scope module, "pc_mux" "mux_32b_2to1" 2 86, 4 3 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001b17d550b90_0 .net "in0", 31 0, L_000001b17d55e410;  alias, 1 drivers
v000001b17d550cd0_0 .net "in1", 31 0, L_000001b17d5bd240;  alias, 1 drivers
v000001b17d552a30_0 .net "out", 31 0, L_000001b17d55ce30;  alias, 1 drivers
v000001b17d5514f0_0 .net "sel", 0 0, v000001b17d54ec10_0;  alias, 1 drivers
L_000001b17d55ce30 .delay 32 (1000,1000,1000) L_000001b17d55ce30/d;
L_000001b17d55ce30/d .functor MUXZ 32, L_000001b17d55e410, L_000001b17d5bd240, v000001b17d54ec10_0, C4<>;
S_000001b17d44a770 .scope module, "pc_offset_adder" "adder_32b" 2 255, 14 3 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v000001b17d5516d0_0 .net *"_ivl_0", 31 0, L_000001b17d5bcfc0;  1 drivers
L_000001b17d564210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b17d551e50_0 .net/2u *"_ivl_2", 31 0, L_000001b17d564210;  1 drivers
v000001b17d551810_0 .net "a", 31 0, v000001b17d550010_0;  alias, 1 drivers
v000001b17d551bd0_0 .net "b", 31 0, v000001b17d54ee90_0;  alias, 1 drivers
v000001b17d5519f0_0 .net "sum", 31 0, L_000001b17d5bd240;  alias, 1 drivers
L_000001b17d5bcfc0 .arith/sum 32, v000001b17d550010_0, v000001b17d54ee90_0;
L_000001b17d5bd240 .arith/sum 32, L_000001b17d5bcfc0, L_000001b17d564210;
S_000001b17d4668e0 .scope module, "reg_file" "reg_file" 2 124, 15 3 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "WRITE_DATA";
    .port_info 1 /OUTPUT 32 "DATA_OUT1";
    .port_info 2 /OUTPUT 32 "DATA_OUT2";
    .port_info 3 /INPUT 5 "WRITE_ADDR";
    .port_info 4 /INPUT 5 "OUT_ADDR1";
    .port_info 5 /INPUT 5 "OUT_ADDR2";
    .port_info 6 /INPUT 1 "WRITE_ENABLE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001b17d4e6e60/d .functor BUFZ 32, L_000001b17d55e550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b17d4e6e60 .delay 32 (2000,2000,2000) L_000001b17d4e6e60/d;
L_000001b17d4e75d0/d .functor BUFZ 32, L_000001b17d55e730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b17d4e75d0 .delay 32 (2000,2000,2000) L_000001b17d4e75d0/d;
v000001b17d551a90_0 .net "CLK", 0 0, o000001b17d4f95d8;  alias, 0 drivers
v000001b17d551c70_0 .net "DATA_OUT1", 31 0, L_000001b17d4e6e60;  alias, 1 drivers
v000001b17d552f30_0 .net "DATA_OUT2", 31 0, L_000001b17d4e75d0;  alias, 1 drivers
v000001b17d552490_0 .net "OUT_ADDR1", 4 0, L_000001b17d55dfb0;  1 drivers
v000001b17d551d10_0 .net "OUT_ADDR2", 4 0, L_000001b17d55e4b0;  1 drivers
v000001b17d552fd0 .array "REGISTERS", 0 31, 31 0;
v000001b17d551ef0_0 .net "RESET", 0 0, o000001b17d4f98d8;  alias, 0 drivers
v000001b17d551f90_0 .net "WRITE_ADDR", 4 0, v000001b17d551db0_0;  alias, 1 drivers
v000001b17d552170_0 .net "WRITE_DATA", 31 0, L_000001b17d5c08a0;  alias, 1 drivers
v000001b17d552530_0 .net "WRITE_ENABLE", 0 0, v000001b17d552710_0;  alias, 1 drivers
v000001b17d5525d0_0 .net *"_ivl_0", 31 0, L_000001b17d55e550;  1 drivers
v000001b17d552670_0 .net *"_ivl_10", 6 0, L_000001b17d55db50;  1 drivers
L_000001b17d562a28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b17d552850_0 .net *"_ivl_13", 1 0, L_000001b17d562a28;  1 drivers
v000001b17d552990_0 .net *"_ivl_2", 6 0, L_000001b17d55df10;  1 drivers
L_000001b17d5629e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b17d553250_0 .net *"_ivl_5", 1 0, L_000001b17d5629e0;  1 drivers
v000001b17d553e30_0 .net *"_ivl_8", 31 0, L_000001b17d55e730;  1 drivers
v000001b17d553750_0 .var/i "i", 31 0;
E_000001b17d4ca3e0 .event negedge, v000001b17d550510_0;
L_000001b17d55e550 .array/port v000001b17d552fd0, L_000001b17d55df10;
L_000001b17d55df10 .concat [ 5 2 0 0], L_000001b17d55dfb0, L_000001b17d5629e0;
L_000001b17d55e730 .array/port v000001b17d552fd0, L_000001b17d55db50;
L_000001b17d55db50 .concat [ 5 2 0 0], L_000001b17d55e4b0, L_000001b17d562a28;
S_000001b17d466a70 .scope module, "sign_extender" "sign_extender" 2 152, 16 3 0, S_000001b17d3ebd60;
 .timescale -9 -10;
    .port_info 0 /INPUT 25 "instr_25";
    .port_info 1 /INPUT 3 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm_out";
v000001b17d553890_0 .net *"_ivl_11", 0 0, L_000001b17d5bcf20;  1 drivers
v000001b17d553d90_0 .net *"_ivl_13", 5 0, L_000001b17d5bd880;  1 drivers
v000001b17d553430_0 .net *"_ivl_15", 3 0, L_000001b17d5bef00;  1 drivers
L_000001b17d563cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b17d5543d0_0 .net/2u *"_ivl_16", 0 0, L_000001b17d563cb8;  1 drivers
v000001b17d554790_0 .net *"_ivl_21", 19 0, L_000001b17d5bee60;  1 drivers
L_000001b17d563d00 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001b17d553cf0_0 .net/2u *"_ivl_22", 11 0, L_000001b17d563d00;  1 drivers
v000001b17d554650_0 .net *"_ivl_27", 0 0, L_000001b17d5be780;  1 drivers
v000001b17d554290_0 .net *"_ivl_29", 7 0, L_000001b17d5be820;  1 drivers
v000001b17d5536b0_0 .net *"_ivl_3", 6 0, L_000001b17d5bdba0;  1 drivers
v000001b17d553a70_0 .net *"_ivl_31", 0 0, L_000001b17d5bd920;  1 drivers
v000001b17d553930_0 .net *"_ivl_33", 9 0, L_000001b17d5be8c0;  1 drivers
L_000001b17d563d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b17d5534d0_0 .net/2u *"_ivl_34", 0 0, L_000001b17d563d48;  1 drivers
v000001b17d5532f0_0 .net *"_ivl_5", 4 0, L_000001b17d5be6e0;  1 drivers
v000001b17d554830_0 .net *"_ivl_9", 0 0, L_000001b17d5be3c0;  1 drivers
v000001b17d554470_0 .net "imm_b", 12 0, L_000001b17d5bf180;  1 drivers
v000001b17d5546f0_0 .net "imm_i", 11 0, L_000001b17d5bd7e0;  1 drivers
v000001b17d553f70_0 .net "imm_j", 20 0, L_000001b17d5beaa0;  1 drivers
v000001b17d553570_0 .var "imm_out", 31 0;
v000001b17d553ed0_0 .net "imm_s", 11 0, L_000001b17d5be500;  1 drivers
v000001b17d554150_0 .net "imm_sel", 2 0, L_000001b17d55f9f0;  alias, 1 drivers
v000001b17d554510_0 .net "imm_u", 31 0, L_000001b17d5be000;  1 drivers
v000001b17d5539d0_0 .net "instr_25", 24 0, L_000001b17d5be0a0;  1 drivers
E_000001b17d4ca8e0/0 .event anyedge, v000001b17d54d060_0, v000001b17d5546f0_0, v000001b17d553ed0_0, v000001b17d554470_0;
E_000001b17d4ca8e0/1 .event anyedge, v000001b17d554510_0, v000001b17d553f70_0;
E_000001b17d4ca8e0 .event/or E_000001b17d4ca8e0/0, E_000001b17d4ca8e0/1;
L_000001b17d5bd7e0 .part L_000001b17d5be0a0, 13, 12;
L_000001b17d5bdba0 .part L_000001b17d5be0a0, 18, 7;
L_000001b17d5be6e0 .part L_000001b17d5be0a0, 0, 5;
L_000001b17d5be500 .concat [ 5 7 0 0], L_000001b17d5be6e0, L_000001b17d5bdba0;
L_000001b17d5be3c0 .part L_000001b17d5be0a0, 24, 1;
L_000001b17d5bcf20 .part L_000001b17d5be0a0, 0, 1;
L_000001b17d5bd880 .part L_000001b17d5be0a0, 18, 6;
L_000001b17d5bef00 .part L_000001b17d5be0a0, 1, 4;
LS_000001b17d5bf180_0_0 .concat [ 1 4 6 1], L_000001b17d563cb8, L_000001b17d5bef00, L_000001b17d5bd880, L_000001b17d5bcf20;
LS_000001b17d5bf180_0_4 .concat [ 1 0 0 0], L_000001b17d5be3c0;
L_000001b17d5bf180 .concat [ 12 1 0 0], LS_000001b17d5bf180_0_0, LS_000001b17d5bf180_0_4;
L_000001b17d5bee60 .part L_000001b17d5be0a0, 5, 20;
L_000001b17d5be000 .concat [ 12 20 0 0], L_000001b17d563d00, L_000001b17d5bee60;
L_000001b17d5be780 .part L_000001b17d5be0a0, 24, 1;
L_000001b17d5be820 .part L_000001b17d5be0a0, 5, 8;
L_000001b17d5bd920 .part L_000001b17d5be0a0, 13, 1;
L_000001b17d5be8c0 .part L_000001b17d5be0a0, 14, 10;
LS_000001b17d5beaa0_0_0 .concat [ 1 10 1 8], L_000001b17d563d48, L_000001b17d5be8c0, L_000001b17d5bd920, L_000001b17d5be820;
LS_000001b17d5beaa0_0_4 .concat [ 1 0 0 0], L_000001b17d5be780;
L_000001b17d5beaa0 .concat [ 20 1 0 0], LS_000001b17d5beaa0_0_0, LS_000001b17d5beaa0_0_4;
    .scope S_000001b17d45fce0;
T_0 ;
    %wait E_000001b17d4caba0;
    %load/vec4 v000001b17d551590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d5511d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %delay 2000, 0;
    %load/vec4 v000001b17d552030_0;
    %assign/vec4 v000001b17d5511d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b17d43a250;
T_1 ;
    %wait E_000001b17d4caba0;
    %load/vec4 v000001b17d5522b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d550d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d551630_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b17d5520d0_0;
    %assign/vec4 v000001b17d550d70_0, 0;
    %load/vec4 v000001b17d552c10_0;
    %assign/vec4 v000001b17d551630_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b17d4668e0;
T_2 ;
    %wait E_000001b17d4ca3e0;
    %load/vec4 v000001b17d551ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b17d553750_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001b17d553750_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b17d553750_0;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v000001b17d552fd0, 0, 4;
    %load/vec4 v000001b17d553750_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b17d553750_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b17d552530_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v000001b17d551f90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001b17d552170_0;
    %load/vec4 v000001b17d551f90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 1000, 0; Constant delay
    %assign/vec4/a/d v000001b17d552fd0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b17d466a70;
T_3 ;
    %wait E_000001b17d4ca8e0;
    %load/vec4 v000001b17d554150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b17d553570_0, 0, 32;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v000001b17d5546f0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000001b17d5546f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b17d553570_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v000001b17d553ed0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000001b17d553ed0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b17d553570_0, 0, 32;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v000001b17d554470_0;
    %parti/s 1, 12, 5;
    %replicate 19;
    %load/vec4 v000001b17d554470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b17d553570_0, 0, 32;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v000001b17d554510_0;
    %store/vec4 v000001b17d553570_0, 0, 32;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v000001b17d553f70_0;
    %parti/s 1, 20, 6;
    %replicate 11;
    %load/vec4 v000001b17d553f70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b17d553570_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b17d483e00;
T_4 ;
    %wait E_000001b17d4caba0;
    %load/vec4 v000001b17d552ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b17d54f610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d54fc50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d551270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d550f50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d54f6b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b17d54f070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b17d54f430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b17d54f930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b17d54f890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b17d54f750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b17d5523f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b17d550e10_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b17d54fbb0_0;
    %assign/vec4 v000001b17d54f610_0, 0;
    %load/vec4 v000001b17d552210_0;
    %assign/vec4 v000001b17d54fc50_0, 0;
    %load/vec4 v000001b17d5509b0_0;
    %assign/vec4 v000001b17d551270_0, 0;
    %load/vec4 v000001b17d551770_0;
    %assign/vec4 v000001b17d550f50_0, 0;
    %load/vec4 v000001b17d54ecb0_0;
    %assign/vec4 v000001b17d54f6b0_0, 0;
    %load/vec4 v000001b17d550650_0;
    %assign/vec4 v000001b17d54f070_0, 0;
    %load/vec4 v000001b17d54ea30_0;
    %assign/vec4 v000001b17d54f430_0, 0;
    %load/vec4 v000001b17d54f110_0;
    %assign/vec4 v000001b17d54f930_0, 0;
    %load/vec4 v000001b17d54edf0_0;
    %assign/vec4 v000001b17d54f890_0, 0;
    %load/vec4 v000001b17d54ead0_0;
    %assign/vec4 v000001b17d54f750_0, 0;
    %load/vec4 v000001b17d550a50_0;
    %assign/vec4 v000001b17d5523f0_0, 0;
    %load/vec4 v000001b17d550eb0_0;
    %assign/vec4 v000001b17d550e10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b17d444640;
T_5 ;
    %wait E_000001b17d4ca660;
    %load/vec4 v000001b17d4f55d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.0 ;
    %load/vec4 v000001b17d4f4db0_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.1 ;
    %load/vec4 v000001b17d4f5f30_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.2 ;
    %load/vec4 v000001b17d4f5a30_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.3 ;
    %load/vec4 v000001b17d4f5ad0_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.4 ;
    %load/vec4 v000001b17d4f5b70_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.5 ;
    %load/vec4 v000001b17d4d1c20_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.6 ;
    %load/vec4 v000001b17d4f5cb0_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.7 ;
    %load/vec4 v000001b17d4f5e90_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.8 ;
    %load/vec4 v000001b17d4f5530_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.9 ;
    %load/vec4 v000001b17d4f4e50_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.10 ;
    %load/vec4 v000001b17d4f53f0_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.11 ;
    %load/vec4 v000001b17d4f4bd0_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.12 ;
    %load/vec4 v000001b17d4f4c70_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.13 ;
    %load/vec4 v000001b17d4f5490_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.14 ;
    %load/vec4 v000001b17d4f5990_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.15 ;
    %load/vec4 v000001b17d4f4b30_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.16 ;
    %load/vec4 v000001b17d4f5170_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.17 ;
    %load/vec4 v000001b17d4f5710_0;
    %store/vec4 v000001b17d4f6390_0, 0, 32;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %load/vec4 v000001b17d4f6390_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b17d4f6250_0, 0, 1;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b17d4f6250_0, 0, 1;
T_5.21 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b17d436b30;
T_6 ;
    %wait E_000001b17d4ca3a0;
    %load/vec4 v000001b17d5499a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b17d54a4e0_0, 0, 1;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b17d54a4e0_0, 0, 1;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v000001b17d54a300_0;
    %store/vec4 v000001b17d54a4e0_0, 0, 1;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v000001b17d54a300_0;
    %inv;
    %store/vec4 v000001b17d54a4e0_0, 0, 1;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b17d54a4e0_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b17d483c70;
T_7 ;
    %wait E_000001b17d4caba0;
    %load/vec4 v000001b17d54f1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d550330_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b17d54ff70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d550010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d54ee90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b17d54efd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b17d5503d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b17d550790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b17d54fed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b17d54ec10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b17d54f7f0_0;
    %assign/vec4 v000001b17d550330_0, 0;
    %load/vec4 v000001b17d54f390_0;
    %assign/vec4 v000001b17d54ff70_0, 0;
    %load/vec4 v000001b17d5500b0_0;
    %assign/vec4 v000001b17d550010_0, 0;
    %load/vec4 v000001b17d54eb70_0;
    %assign/vec4 v000001b17d54ee90_0, 0;
    %load/vec4 v000001b17d54fb10_0;
    %assign/vec4 v000001b17d54efd0_0, 0;
    %load/vec4 v000001b17d550830_0;
    %assign/vec4 v000001b17d5503d0_0, 0;
    %load/vec4 v000001b17d5505b0_0;
    %assign/vec4 v000001b17d550790_0, 0;
    %load/vec4 v000001b17d54e990_0;
    %assign/vec4 v000001b17d54fed0_0, 0;
    %load/vec4 v000001b17d550470_0;
    %assign/vec4 v000001b17d54ec10_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b17d45fb50;
T_8 ;
    %wait E_000001b17d4caba0;
    %load/vec4 v000001b17d551b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d5528f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b17d551db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d552df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b17d5527b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b17d551310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b17d552710_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b17d551130_0;
    %assign/vec4 v000001b17d5528f0_0, 0;
    %load/vec4 v000001b17d551950_0;
    %assign/vec4 v000001b17d551db0_0, 0;
    %load/vec4 v000001b17d553070_0;
    %assign/vec4 v000001b17d552df0_0, 0;
    %load/vec4 v000001b17d550ff0_0;
    %assign/vec4 v000001b17d5527b0_0, 0;
    %load/vec4 v000001b17d550c30_0;
    %assign/vec4 v000001b17d551310_0, 0;
    %load/vec4 v000001b17d552d50_0;
    %assign/vec4 v000001b17d552710_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./3_EX_STAGE/alu.v";
    "./muxes/mux_32b_2to1.v";
    "./3_EX_STAGE/branch_selector.v";
    "./2_ID_RF_STAGE/control_unit.v";
    "./muxes/mux_32b_4to1.v";
    "./Pipeline_REG_Modules/EX_MA_REG/EX_MA_reg.v";
    "./Pipeline_REG_Modules/ID_EX_REG/ID_EX_reg.v";
    "./Pipeline_REG_Modules/IF_ID_REG/IF_ID_reg.v";
    "./Pipeline_REG_Modules/MA_WB_REG/MA_WB_reg.v";
    "./1_IF_STAGE/pc.v";
    "./adders/pc_adder_32b.v";
    "./adders/adder_32b.v";
    "./2_ID_RF_STAGE/reg_file.v";
    "./2_ID_RF_STAGE/sign_extender.v";
