{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "29310@schaumont.ece.vt.edu " "Can't contact license server \"29310@schaumont.ece.vt.edu\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1568294990145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568294990148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568294990150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 12 09:29:49 2019 " "Processing started: Thu Sep 12 09:29:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568294990150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568294990150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off msp430de1soc -c msp430de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off msp430de1soc -c msp430de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568294990150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568294991114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568294991114 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "mspconnect.qsys " "Elaborating Platform Designer system entity \"mspconnect.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295006129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:13 Progress: Loading msp430de1soc/mspconnect.qsys " "2019.09.12.09:30:13 Progress: Loading msp430de1soc/mspconnect.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295013125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:15 Progress: Reading input file " "2019.09.12.09:30:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295015025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:15 Progress: Adding clk_0 \[clock_source 18.1\] " "2019.09.12.09:30:15 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295015271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:16 Progress: Parameterizing module clk_0 " "2019.09.12.09:30:16 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295016737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:16 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\] " "2019.09.12.09:30:16 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295016739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:16 Progress: Parameterizing module master_0 " "2019.09.12.09:30:16 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295016979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:16 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\] " "2019.09.12.09:30:16 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295016981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:17 Progress: Parameterizing module rs232_0 " "2019.09.12.09:30:17 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295017187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:17 Progress: Adding rs232_1 \[altera_up_avalon_rs232 17.1\] " "2019.09.12.09:30:17 Progress: Adding rs232_1 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295017188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:17 Progress: Parameterizing module rs232_1 " "2019.09.12.09:30:17 Progress: Parameterizing module rs232_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295017189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:17 Progress: Building connections " "2019.09.12.09:30:17 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295017190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:17 Progress: Parameterizing connections " "2019.09.12.09:30:17 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295017248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:17 Progress: Validating " "2019.09.12.09:30:17 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295017249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.09.12.09:30:20 Progress: Done reading input file " "2019.09.12.09:30:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295020412 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mspconnect.rs232_0: Interrupt sender rs232_0.interrupt is not connected to an interrupt receiver " "Mspconnect.rs232_0: Interrupt sender rs232_0.interrupt is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295022889 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mspconnect.rs232_1: Interrupt sender rs232_1.interrupt is not connected to an interrupt receiver " "Mspconnect.rs232_1: Interrupt sender rs232_1.interrupt is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295022892 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mspconnect: Generating mspconnect \"mspconnect\" for QUARTUS_SYNTH " "Mspconnect: Generating mspconnect \"mspconnect\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295023686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"mspconnect\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"mspconnect\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295035353 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295035366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"mspconnect\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"mspconnect\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295035508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295041830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295042755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"mspconnect\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"mspconnect\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"mspconnect\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"mspconnect\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\" " "Master_0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"master_0_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0_avalon_rs232_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"rs232_0_avalon_rs232_slave_translator\" " "Rs232_0_avalon_rs232_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"rs232_0_avalon_rs232_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_0_master_agent\" " "Master_0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"master_0_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0_avalon_rs232_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"rs232_0_avalon_rs232_slave_agent\" " "Rs232_0_avalon_rs232_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"rs232_0_avalon_rs232_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_0_master_limiter\" " "Master_0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"master_0_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045930 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295045984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295046002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295046026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295046037 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295047812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295047836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mspconnect: Done \"mspconnect\" with 26 modules, 45 files " "Mspconnect: Done \"mspconnect\" with 26 modules, 45 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295047844 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "mspconnect.qsys " "Finished elaborating Platform Designer system entity \"mspconnect.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295048724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/periph/omsp_timera_undefines.v 0 0 " "Found 0 design units, including 0 entities, in source file msp430/periph/omsp_timera_undefines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295048966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/periph/omsp_timera_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file msp430/periph/omsp_timera_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295048977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACTL tactl omsp_timerA.v(127) " "Verilog HDL Declaration information at omsp_timerA.v(127): object \"TACTL\" differs only in case from object \"tactl\" in the same scope" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 127 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295048999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAR tar omsp_timerA.v(128) " "Verilog HDL Declaration information at omsp_timerA.v(128): object \"TAR\" differs only in case from object \"tar\" in the same scope" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 128 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL0 tacctl0 omsp_timerA.v(129) " "Verilog HDL Declaration information at omsp_timerA.v(129): object \"TACCTL0\" differs only in case from object \"tacctl0\" in the same scope" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 129 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR0 taccr0 omsp_timerA.v(130) " "Verilog HDL Declaration information at omsp_timerA.v(130): object \"TACCR0\" differs only in case from object \"taccr0\" in the same scope" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL1 tacctl1 omsp_timerA.v(131) " "Verilog HDL Declaration information at omsp_timerA.v(131): object \"TACCTL1\" differs only in case from object \"tacctl1\" in the same scope" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR1 taccr1 omsp_timerA.v(132) " "Verilog HDL Declaration information at omsp_timerA.v(132): object \"TACCR1\" differs only in case from object \"taccr1\" in the same scope" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCTL2 tacctl2 omsp_timerA.v(133) " "Verilog HDL Declaration information at omsp_timerA.v(133): object \"TACCTL2\" differs only in case from object \"tacctl2\" in the same scope" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TACCR2 taccr2 omsp_timerA.v(134) " "Verilog HDL Declaration information at omsp_timerA.v(134): object \"TACCR2\" differs only in case from object \"taccr2\" in the same scope" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049000 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TAIV taiv omsp_timerA.v(135) " "Verilog HDL Declaration information at omsp_timerA.v(135): object \"TAIV\" differs only in case from object \"taiv\" in the same scope" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 135 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/periph/omsp_timera.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/periph/omsp_timera.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_timerA " "Found entity 1: omsp_timerA" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1IN p1in omsp_gpio.v(153) " "Verilog HDL Declaration information at omsp_gpio.v(153): object \"P1IN\" differs only in case from object \"p1in\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1OUT p1out omsp_gpio.v(154) " "Verilog HDL Declaration information at omsp_gpio.v(154): object \"P1OUT\" differs only in case from object \"p1out\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1DIR p1dir omsp_gpio.v(155) " "Verilog HDL Declaration information at omsp_gpio.v(155): object \"P1DIR\" differs only in case from object \"p1dir\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1IFG p1ifg omsp_gpio.v(156) " "Verilog HDL Declaration information at omsp_gpio.v(156): object \"P1IFG\" differs only in case from object \"p1ifg\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1IES p1ies omsp_gpio.v(157) " "Verilog HDL Declaration information at omsp_gpio.v(157): object \"P1IES\" differs only in case from object \"p1ies\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1IE p1ie omsp_gpio.v(158) " "Verilog HDL Declaration information at omsp_gpio.v(158): object \"P1IE\" differs only in case from object \"p1ie\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P1SEL p1sel omsp_gpio.v(159) " "Verilog HDL Declaration information at omsp_gpio.v(159): object \"P1SEL\" differs only in case from object \"p1sel\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2IN p2in omsp_gpio.v(160) " "Verilog HDL Declaration information at omsp_gpio.v(160): object \"P2IN\" differs only in case from object \"p2in\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 160 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2OUT p2out omsp_gpio.v(161) " "Verilog HDL Declaration information at omsp_gpio.v(161): object \"P2OUT\" differs only in case from object \"p2out\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2DIR p2dir omsp_gpio.v(162) " "Verilog HDL Declaration information at omsp_gpio.v(162): object \"P2DIR\" differs only in case from object \"p2dir\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2IFG p2ifg omsp_gpio.v(163) " "Verilog HDL Declaration information at omsp_gpio.v(163): object \"P2IFG\" differs only in case from object \"p2ifg\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2IES p2ies omsp_gpio.v(164) " "Verilog HDL Declaration information at omsp_gpio.v(164): object \"P2IES\" differs only in case from object \"p2ies\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2IE p2ie omsp_gpio.v(165) " "Verilog HDL Declaration information at omsp_gpio.v(165): object \"P2IE\" differs only in case from object \"p2ie\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P2SEL p2sel omsp_gpio.v(166) " "Verilog HDL Declaration information at omsp_gpio.v(166): object \"P2SEL\" differs only in case from object \"p2sel\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P3IN p3in omsp_gpio.v(167) " "Verilog HDL Declaration information at omsp_gpio.v(167): object \"P3IN\" differs only in case from object \"p3in\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P3OUT p3out omsp_gpio.v(168) " "Verilog HDL Declaration information at omsp_gpio.v(168): object \"P3OUT\" differs only in case from object \"p3out\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P3DIR p3dir omsp_gpio.v(169) " "Verilog HDL Declaration information at omsp_gpio.v(169): object \"P3DIR\" differs only in case from object \"p3dir\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 169 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P3SEL p3sel omsp_gpio.v(170) " "Verilog HDL Declaration information at omsp_gpio.v(170): object \"P3SEL\" differs only in case from object \"p3sel\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 170 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P4IN p4in omsp_gpio.v(171) " "Verilog HDL Declaration information at omsp_gpio.v(171): object \"P4IN\" differs only in case from object \"p4in\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 171 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P4OUT p4out omsp_gpio.v(172) " "Verilog HDL Declaration information at omsp_gpio.v(172): object \"P4OUT\" differs only in case from object \"p4out\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P4DIR p4dir omsp_gpio.v(173) " "Verilog HDL Declaration information at omsp_gpio.v(173): object \"P4DIR\" differs only in case from object \"p4dir\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P4SEL p4sel omsp_gpio.v(174) " "Verilog HDL Declaration information at omsp_gpio.v(174): object \"P4SEL\" differs only in case from object \"p4sel\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P5IN p5in omsp_gpio.v(175) " "Verilog HDL Declaration information at omsp_gpio.v(175): object \"P5IN\" differs only in case from object \"p5in\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P5OUT p5out omsp_gpio.v(176) " "Verilog HDL Declaration information at omsp_gpio.v(176): object \"P5OUT\" differs only in case from object \"p5out\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P5DIR p5dir omsp_gpio.v(177) " "Verilog HDL Declaration information at omsp_gpio.v(177): object \"P5DIR\" differs only in case from object \"p5dir\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P5SEL p5sel omsp_gpio.v(178) " "Verilog HDL Declaration information at omsp_gpio.v(178): object \"P5SEL\" differs only in case from object \"p5sel\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 178 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P6IN p6in omsp_gpio.v(179) " "Verilog HDL Declaration information at omsp_gpio.v(179): object \"P6IN\" differs only in case from object \"p6in\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 179 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P6OUT p6out omsp_gpio.v(180) " "Verilog HDL Declaration information at omsp_gpio.v(180): object \"P6OUT\" differs only in case from object \"p6out\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 180 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P6DIR p6dir omsp_gpio.v(181) " "Verilog HDL Declaration information at omsp_gpio.v(181): object \"P6DIR\" differs only in case from object \"p6dir\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 181 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P6SEL p6sel omsp_gpio.v(182) " "Verilog HDL Declaration information at omsp_gpio.v(182): object \"P6SEL\" differs only in case from object \"p6sel\" in the same scope" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/periph/omsp_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/periph/omsp_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_gpio " "Found entity 1: omsp_gpio" {  } { { "msp430/periph/omsp_gpio.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_gpio.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049034 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "toplevel.v(257) " "Verilog HDL Module Instantiation warning at toplevel.v(257): ignored dangling comma in List of Port Connections" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 257 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1568295049057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/openmsp430_undefines.v 0 0 " "Found 0 design units, including 0 entities, in source file msp430/openmsp430_undefines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/openmsp430_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file msp430/openmsp430_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/openmsp430.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/openmsp430.v" { { "Info" "ISGN_ENTITY_NAME" "1 openMSP430 " "Found entity 1: openMSP430" {  } { { "msp430/openMSP430.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/openMSP430.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WDTCTL wdtctl omsp_watchdog.v(121) " "Verilog HDL Declaration information at omsp_watchdog.v(121): object \"WDTCTL\" differs only in case from object \"wdtctl\" in the same scope" {  } { { "msp430/omsp_watchdog.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_watchdog.v" 121 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_watchdog.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_watchdog.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_watchdog " "Found entity 1: omsp_watchdog" {  } { { "msp430/omsp_watchdog.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_watchdog.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_wakeup_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_wakeup_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_wakeup_cell " "Found entity 1: omsp_wakeup_cell" {  } { { "msp430/omsp_wakeup_cell.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_wakeup_cell.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CTRL ctrl omsp_uart.v(93) " "Verilog HDL Declaration information at omsp_uart.v(93): object \"CTRL\" differs only in case from object \"ctrl\" in the same scope" {  } { { "msp430/omsp_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_uart.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STATUS status omsp_uart.v(94) " "Verilog HDL Declaration information at omsp_uart.v(94): object \"STATUS\" differs only in case from object \"status\" in the same scope" {  } { { "msp430/omsp_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_uart.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_LO baud_lo omsp_uart.v(95) " "Verilog HDL Declaration information at omsp_uart.v(95): object \"BAUD_LO\" differs only in case from object \"baud_lo\" in the same scope" {  } { { "msp430/omsp_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_uart.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BAUD_HI baud_hi omsp_uart.v(96) " "Verilog HDL Declaration information at omsp_uart.v(96): object \"BAUD_HI\" differs only in case from object \"baud_hi\" in the same scope" {  } { { "msp430/omsp_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_uart.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_TX data_tx omsp_uart.v(97) " "Verilog HDL Declaration information at omsp_uart.v(97): object \"DATA_TX\" differs only in case from object \"data_tx\" in the same scope" {  } { { "msp430/omsp_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_uart.v" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_RX data_rx omsp_uart.v(98) " "Verilog HDL Declaration information at omsp_uart.v(98): object \"DATA_RX\" differs only in case from object \"data_rx\" in the same scope" {  } { { "msp430/omsp_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_uart.v" 98 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_uart " "Found entity 1: omsp_uart" {  } { { "msp430/omsp_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_uart.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_sync_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_sync_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_sync_reset " "Found entity 1: omsp_sync_reset" {  } { { "msp430/omsp_sync_reset.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_sync_reset.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_sync_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_sync_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_sync_cell " "Found entity 1: omsp_sync_cell" {  } { { "msp430/omsp_sync_cell.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_sync_cell.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IE1 ie1 omsp_sfr.v(114) " "Verilog HDL Declaration information at omsp_sfr.v(114): object \"IE1\" differs only in case from object \"ie1\" in the same scope" {  } { { "msp430/omsp_sfr.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_sfr.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IFG1 ifg1 omsp_sfr.v(115) " "Verilog HDL Declaration information at omsp_sfr.v(115): object \"IFG1\" differs only in case from object \"ifg1\" in the same scope" {  } { { "msp430/omsp_sfr.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_sfr.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_NR cpu_nr omsp_sfr.v(118) " "Verilog HDL Declaration information at omsp_sfr.v(118): object \"CPU_NR\" differs only in case from object \"cpu_nr\" in the same scope" {  } { { "msp430/omsp_sfr.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_sfr.v" 118 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_sfr.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_sfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_sfr " "Found entity 1: omsp_sfr" {  } { { "msp430/omsp_sfr.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_sfr.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_scan_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_scan_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_scan_mux " "Found entity 1: omsp_scan_mux" {  } { { "msp430/omsp_scan_mux.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_scan_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_register_file " "Found entity 1: omsp_register_file" {  } { { "msp430/omsp_register_file.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_register_file.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049211 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OP2 op2 omsp_multiplier.v(93) " "Verilog HDL Declaration information at omsp_multiplier.v(93): object \"OP2\" differs only in case from object \"op2\" in the same scope" {  } { { "msp430/omsp_multiplier.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_multiplier.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESLO reslo omsp_multiplier.v(94) " "Verilog HDL Declaration information at omsp_multiplier.v(94): object \"RESLO\" differs only in case from object \"reslo\" in the same scope" {  } { { "msp430/omsp_multiplier.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_multiplier.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESHI reshi omsp_multiplier.v(95) " "Verilog HDL Declaration information at omsp_multiplier.v(95): object \"RESHI\" differs only in case from object \"reshi\" in the same scope" {  } { { "msp430/omsp_multiplier.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_multiplier.v" 95 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUMEXT sumext omsp_multiplier.v(96) " "Verilog HDL Declaration information at omsp_multiplier.v(96): object \"SUMEXT\" differs only in case from object \"sumext\" in the same scope" {  } { { "msp430/omsp_multiplier.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_multiplier.v" 96 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_multiplier " "Found entity 1: omsp_multiplier" {  } { { "msp430/omsp_multiplier.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_multiplier.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_mem_backbone.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_mem_backbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_mem_backbone " "Found entity 1: omsp_mem_backbone" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049242 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_frontend.v(270) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_frontend.v(270)" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 270 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049256 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off msp430/omsp_frontend.v(270) " "Unrecognized synthesis attribute \"off\" at msp430/omsp_frontend.v(270)" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 270 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049257 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_frontend.v(272) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_frontend.v(272)" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 272 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049257 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on msp430/omsp_frontend.v(272) " "Unrecognized synthesis attribute \"on\" at msp430/omsp_frontend.v(272)" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 272 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049257 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_frontend.v(907) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_frontend.v(907)" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 907 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049258 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off msp430/omsp_frontend.v(907) " "Unrecognized synthesis attribute \"off\" at msp430/omsp_frontend.v(907)" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 907 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049258 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_frontend.v(909) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_frontend.v(909)" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049258 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on msp430/omsp_frontend.v(909) " "Unrecognized synthesis attribute \"on\" at msp430/omsp_frontend.v(909)" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 909 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_frontend.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_frontend.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_frontend " "Found entity 1: omsp_frontend" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_execution_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_execution_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_execution_unit " "Found entity 1: omsp_execution_unit" {  } { { "msp430/omsp_execution_unit.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_execution_unit.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049279 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_dbg_uart.v(178) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_dbg_uart.v(178)" {  } { { "msp430/omsp_dbg_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_uart.v" 178 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049288 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off msp430/omsp_dbg_uart.v(178) " "Unrecognized synthesis attribute \"off\" at msp430/omsp_dbg_uart.v(178)" {  } { { "msp430/omsp_dbg_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_uart.v" 178 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049289 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_dbg_uart.v(180) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_dbg_uart.v(180)" {  } { { "msp430/omsp_dbg_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_uart.v" 180 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049289 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on msp430/omsp_dbg_uart.v(180) " "Unrecognized synthesis attribute \"on\" at msp430/omsp_dbg_uart.v(180)" {  } { { "msp430/omsp_dbg_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_uart.v" 180 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_dbg_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_dbg_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_dbg_uart " "Found entity 1: omsp_dbg_uart" {  } { { "msp430/omsp_dbg_uart.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_uart.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049293 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_dbg_i2c.v(267) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_dbg_i2c.v(267)" {  } { { "msp430/omsp_dbg_i2c.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_i2c.v" 267 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049300 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off msp430/omsp_dbg_i2c.v(267) " "Unrecognized synthesis attribute \"off\" at msp430/omsp_dbg_i2c.v(267)" {  } { { "msp430/omsp_dbg_i2c.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_i2c.v" 267 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049301 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_dbg_i2c.v(269) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_dbg_i2c.v(269)" {  } { { "msp430/omsp_dbg_i2c.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_i2c.v" 269 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049301 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on msp430/omsp_dbg_i2c.v(269) " "Unrecognized synthesis attribute \"on\" at msp430/omsp_dbg_i2c.v(269)" {  } { { "msp430/omsp_dbg_i2c.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_i2c.v" 269 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049301 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_dbg_i2c.v(388) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_dbg_i2c.v(388)" {  } { { "msp430/omsp_dbg_i2c.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_i2c.v" 388 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049301 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off msp430/omsp_dbg_i2c.v(388) " "Unrecognized synthesis attribute \"off\" at msp430/omsp_dbg_i2c.v(388)" {  } { { "msp430/omsp_dbg_i2c.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_i2c.v" 388 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049301 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_dbg_i2c.v(390) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_dbg_i2c.v(390)" {  } { { "msp430/omsp_dbg_i2c.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_i2c.v" 390 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049301 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on msp430/omsp_dbg_i2c.v(390) " "Unrecognized synthesis attribute \"on\" at msp430/omsp_dbg_i2c.v(390)" {  } { { "msp430/omsp_dbg_i2c.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_i2c.v" 390 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_dbg_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_dbg_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_dbg_i2c " "Found entity 1: omsp_dbg_i2c" {  } { { "msp430/omsp_dbg_i2c.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_i2c.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_CTL brk_ctl omsp_dbg_hwbrk.v(100) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(100): object \"BRK_CTL\" differs only in case from object \"brk_ctl\" in the same scope" {  } { { "msp430/omsp_dbg_hwbrk.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_hwbrk.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_STAT brk_stat omsp_dbg_hwbrk.v(101) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(101): object \"BRK_STAT\" differs only in case from object \"brk_stat\" in the same scope" {  } { { "msp430/omsp_dbg_hwbrk.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_hwbrk.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_ADDR0 brk_addr0 omsp_dbg_hwbrk.v(102) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(102): object \"BRK_ADDR0\" differs only in case from object \"brk_addr0\" in the same scope" {  } { { "msp430/omsp_dbg_hwbrk.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_hwbrk.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRK_ADDR1 brk_addr1 omsp_dbg_hwbrk.v(103) " "Verilog HDL Declaration information at omsp_dbg_hwbrk.v(103): object \"BRK_ADDR1\" differs only in case from object \"brk_addr1\" in the same scope" {  } { { "msp430/omsp_dbg_hwbrk.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_hwbrk.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_dbg_hwbrk.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_dbg_hwbrk.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_dbg_hwbrk " "Found entity 1: omsp_dbg_hwbrk" {  } { { "msp430/omsp_dbg_hwbrk.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg_hwbrk.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049319 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_dbg.v(275) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_dbg.v(275)" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049336 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off msp430/omsp_dbg.v(275) " "Unrecognized synthesis attribute \"off\" at msp430/omsp_dbg.v(275)" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049337 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_dbg.v(277) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_dbg.v(277)" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 277 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049337 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on msp430/omsp_dbg.v(277) " "Unrecognized synthesis attribute \"on\" at msp430/omsp_dbg.v(277)" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 277 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049337 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_dbg.v(753) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_dbg.v(753)" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 753 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049337 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "off msp430/omsp_dbg.v(753) " "Unrecognized synthesis attribute \"off\" at msp430/omsp_dbg.v(753)" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 753 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049337 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "coverage msp430/omsp_dbg.v(755) " "Unrecognized synthesis attribute \"coverage\" at msp430/omsp_dbg.v(755)" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 755 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049338 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "on msp430/omsp_dbg.v(755) " "Unrecognized synthesis attribute \"on\" at msp430/omsp_dbg.v(755)" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 755 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_NR cpu_nr omsp_dbg.v(192) " "Verilog HDL Declaration information at omsp_dbg.v(192): object \"CPU_NR\" differs only in case from object \"cpu_nr\" in the same scope" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 192 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_CTL cpu_ctl omsp_dbg.v(162) " "Verilog HDL Declaration information at omsp_dbg.v(162): object \"CPU_CTL\" differs only in case from object \"cpu_ctl\" in the same scope" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CPU_STAT cpu_stat omsp_dbg.v(163) " "Verilog HDL Declaration information at omsp_dbg.v(163): object \"CPU_STAT\" differs only in case from object \"cpu_stat\" in the same scope" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CTL mem_ctl omsp_dbg.v(164) " "Verilog HDL Declaration information at omsp_dbg.v(164): object \"MEM_CTL\" differs only in case from object \"mem_ctl\" in the same scope" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_DATA mem_data omsp_dbg.v(166) " "Verilog HDL Declaration information at omsp_dbg.v(166): object \"MEM_DATA\" differs only in case from object \"mem_data\" in the same scope" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_ADDR mem_addr omsp_dbg.v(165) " "Verilog HDL Declaration information at omsp_dbg.v(165): object \"MEM_ADDR\" differs only in case from object \"mem_addr\" in the same scope" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_CNT mem_cnt omsp_dbg.v(167) " "Verilog HDL Declaration information at omsp_dbg.v(167): object \"MEM_CNT\" differs only in case from object \"mem_cnt\" in the same scope" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_dbg.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_dbg.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_dbg " "Found entity 1: omsp_dbg" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049342 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "won msp430/omsp_clock_mux.v(183) " "Unrecognized synthesis attribute \"won\" at msp430/omsp_clock_mux.v(183)" {  } { { "msp430/omsp_clock_mux.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_mux.v" 183 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_clock_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_clock_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_clock_mux " "Found entity 1: omsp_clock_mux" {  } { { "msp430/omsp_clock_mux.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCSCTL1 bcsctl1 omsp_clock_module.v(151) " "Verilog HDL Declaration information at omsp_clock_module.v(151): object \"BCSCTL1\" differs only in case from object \"bcsctl1\" in the same scope" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BCSCTL2 bcsctl2 omsp_clock_module.v(152) " "Verilog HDL Declaration information at omsp_clock_module.v(152): object \"BCSCTL2\" differs only in case from object \"bcsctl2\" in the same scope" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_clock_module.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_clock_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_clock_module " "Found entity 1: omsp_clock_module" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_clock_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_clock_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_clock_gate " "Found entity 1: omsp_clock_gate" {  } { { "msp430/omsp_clock_gate.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_gate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_and_gate " "Found entity 1: omsp_and_gate" {  } { { "msp430/omsp_and_gate.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_and_gate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/demoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/demoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 demoreg " "Found entity 1: demoreg" {  } { { "msp430/demoreg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/demoreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049415 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "msp430/demoreg2.v " "Can't analyze file -- file msp430/demoreg2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1568295049420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/omsp_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/omsp_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 omsp_alu " "Found entity 1: omsp_alu" {  } { { "msp430/omsp_alu.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_alu.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430/hexdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430/hexdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecoder " "Found entity 1: hexdecoder" {  } { { "msp430/hexdecoder.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/hexdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16x27648.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16x27648.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16x27648 " "Found entity 1: ram16x27648" {  } { { "ram16x27648.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/ram16x27648.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16x4096.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16x4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16x4096 " "Found entity 1: ram16x4096" {  } { { "ram16x4096.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/ram16x4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/mspconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/mspconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect " "Found entity 1: mspconnect" {  } { { "db/ip/mspconnect/mspconnect.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/mspconnect.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049499 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049499 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049499 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049499 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049499 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049499 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/mspconnect/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049565 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049565 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/mspconnect/submodules/altera_jtag_sld_node.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/mspconnect/submodules/altera_jtag_streaming.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mspconnect/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/mspconnect/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049592 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/mspconnect/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/mspconnect/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/mspconnect/submodules/altera_merlin_master_agent.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/mspconnect/submodules/altera_merlin_master_translator.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mspconnect/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/mspconnect/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049621 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/mspconnect/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/mspconnect/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/mspconnect/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/mspconnect/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/mspconnect/submodules/altera_reset_controller.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/mspconnect/submodules/altera_reset_synchronizer.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/mspconnect/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/mspconnect/submodules/altera_up_rs232_counters.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/mspconnect/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/mspconnect/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/mspconnect/submodules/altera_up_sync_fifo.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_master_0 " "Found entity 1: mspconnect_master_0" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_master_0_b2p_adapter " "Found entity 1: mspconnect_master_0_b2p_adapter" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0_b2p_adapter.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_master_0_p2b_adapter " "Found entity 1: mspconnect_master_0_p2b_adapter" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0_p2b_adapter.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_master_0_timing_adt " "Found entity 1: mspconnect_master_0_timing_adt" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0_timing_adt.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_mm_interconnect_0 " "Found entity 1: mspconnect_mm_interconnect_0" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_mm_interconnect_0_avalon_st_adapter " "Found entity 1: mspconnect_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: mspconnect_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_mm_interconnect_0_cmd_demux " "Found entity 1: mspconnect_mm_interconnect_0_cmd_demux" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_mm_interconnect_0_cmd_mux " "Found entity 1: mspconnect_mm_interconnect_0_cmd_mux" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mspconnect_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at mspconnect_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mspconnect_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at mspconnect_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_mm_interconnect_0_router_default_decode " "Found entity 1: mspconnect_mm_interconnect_0_router_default_decode" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049774 ""} { "Info" "ISGN_ENTITY_NAME" "2 mspconnect_mm_interconnect_0_router " "Found entity 2: mspconnect_mm_interconnect_0_router" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mspconnect_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at mspconnect_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mspconnect_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at mspconnect_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1568295049778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_mm_interconnect_0_router_001_default_decode " "Found entity 1: mspconnect_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049785 ""} { "Info" "ISGN_ENTITY_NAME" "2 mspconnect_mm_interconnect_0_router_001 " "Found entity 2: mspconnect_mm_interconnect_0_router_001" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_mm_interconnect_0_rsp_demux " "Found entity 1: mspconnect_mm_interconnect_0_rsp_demux" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_mm_interconnect_0_rsp_mux " "Found entity 1: mspconnect_mm_interconnect_0_rsp_mux" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/mspconnect/submodules/mspconnect_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/mspconnect/submodules/mspconnect_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mspconnect_rs232_0 " "Found entity 1: mspconnect_rs232_0" {  } { { "db/ip/mspconnect/submodules/mspconnect_rs232_0.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295049808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295049808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aclk_en toplevel.v(86) " "Verilog HDL Implicit Net warning at toplevel.v(86): created implicit net for \"aclk_en\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dbg_freeze toplevel.v(87) " "Verilog HDL Implicit Net warning at toplevel.v(87): created implicit net for \"dbg_freeze\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_cen toplevel.v(93) " "Verilog HDL Implicit Net warning at toplevel.v(93): created implicit net for \"dmem_cen\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049808 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mclk toplevel.v(99) " "Verilog HDL Implicit Net warning at toplevel.v(99): created implicit net for \"mclk\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "per_en toplevel.v(106) " "Verilog HDL Implicit Net warning at toplevel.v(106): created implicit net for \"per_en\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pmem_cen toplevel.v(108) " "Verilog HDL Implicit Net warning at toplevel.v(108): created implicit net for \"pmem_cen\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "puc_rst toplevel.v(111) " "Verilog HDL Implicit Net warning at toplevel.v(111): created implicit net for \"puc_rst\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "smclk_en toplevel.v(113) " "Verilog HDL Implicit Net warning at toplevel.v(113): created implicit net for \"smclk_en\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nmi toplevel.v(133) " "Verilog HDL Implicit Net warning at toplevel.v(133): created implicit net for \"nmi\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "irq_port1 toplevel.v(149) " "Verilog HDL Implicit Net warning at toplevel.v(149): created implicit net for \"irq_port1\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "irq_port2 toplevel.v(150) " "Verilog HDL Implicit Net warning at toplevel.v(150): created implicit net for \"irq_port2\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "irq_ta0 toplevel.v(188) " "Verilog HDL Implicit Net warning at toplevel.v(188): created implicit net for \"irq_ta0\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "irq_ta1 toplevel.v(189) " "Verilog HDL Implicit Net warning at toplevel.v(189): created implicit net for \"irq_ta1\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ta_out0 toplevel.v(191) " "Verilog HDL Implicit Net warning at toplevel.v(191): created implicit net for \"ta_out0\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 191 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ta_out0_en toplevel.v(192) " "Verilog HDL Implicit Net warning at toplevel.v(192): created implicit net for \"ta_out0_en\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ta_out1 toplevel.v(193) " "Verilog HDL Implicit Net warning at toplevel.v(193): created implicit net for \"ta_out1\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 193 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ta_out1_en toplevel.v(194) " "Verilog HDL Implicit Net warning at toplevel.v(194): created implicit net for \"ta_out1_en\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ta_out2 toplevel.v(195) " "Verilog HDL Implicit Net warning at toplevel.v(195): created implicit net for \"ta_out2\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 195 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ta_out2_en toplevel.v(196) " "Verilog HDL Implicit Net warning at toplevel.v(196): created implicit net for \"ta_out2_en\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 196 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclk toplevel.v(201) " "Verilog HDL Implicit Net warning at toplevel.v(201): created implicit net for \"inclk\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ta_cci0a toplevel.v(210) " "Verilog HDL Implicit Net warning at toplevel.v(210): created implicit net for \"ta_cci0a\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ta_cci0b toplevel.v(211) " "Verilog HDL Implicit Net warning at toplevel.v(211): created implicit net for \"ta_cci0b\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 211 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ta_cci1a toplevel.v(212) " "Verilog HDL Implicit Net warning at toplevel.v(212): created implicit net for \"ta_cci1a\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ta_cci2a toplevel.v(214) " "Verilog HDL Implicit Net warning at toplevel.v(214): created implicit net for \"ta_cci2a\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "taclk toplevel.v(216) " "Verilog HDL Implicit Net warning at toplevel.v(216): created implicit net for \"taclk\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "irq_uart_rx toplevel.v(221) " "Verilog HDL Implicit Net warning at toplevel.v(221): created implicit net for \"irq_uart_rx\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 221 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "irq_uart_tx toplevel.v(222) " "Verilog HDL Implicit Net warning at toplevel.v(222): created implicit net for \"irq_uart_tx\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049810 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "demoreg2 toplevel.v(255) " "Verilog HDL Implicit Net warning at toplevel.v(255): created implicit net for \"demoreg2\"" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295049810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "msp430de1soc.v 1 1 " "Using design file msp430de1soc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 msp430de1soc " "Found entity 1: msp430de1soc" {  } { { "msp430de1soc.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430de1soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295050594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1568295050594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "msp430de1soc " "Elaborating entity \"msp430de1soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568295050600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect mspconnect:theconnector " "Elaborating entity \"mspconnect\" for hierarchy \"mspconnect:theconnector\"" {  } { { "msp430de1soc.v" "theconnector" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430de1soc.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295050616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_master_0 mspconnect:theconnector\|mspconnect_master_0:master_0 " "Elaborating entity \"mspconnect_master_0\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\"" {  } { { "db/ip/mspconnect/mspconnect.v" "master_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/mspconnect.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295050631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295050650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295050665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295050720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_sld_node.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295050729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295050731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295050731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295050731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295050731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295050731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295050731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295050731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295050731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295050731 ""}  } { { "db/ip/mspconnect/submodules/altera_jtag_sld_node.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568295050731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295050740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/mspconnect/submodules/altera_jtag_sld_node.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295050751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295051751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295051918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295051996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295052053 ""}  } { { "db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568295052053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_streaming.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295052147 ""}  } { { "db/ip/mspconnect/submodules/altera_jtag_streaming.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568295052147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/mspconnect/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_master_0_timing_adt mspconnect:theconnector\|mspconnect_master_0:master_0\|mspconnect_master_0_timing_adt:timing_adt " "Elaborating entity \"mspconnect_master_0_timing_adt\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|mspconnect_master_0_timing_adt:timing_adt\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0.v" "timing_adt" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready mspconnect_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at mspconnect_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0_timing_adt.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295052331 "|msp430de1soc|mspconnect:theconnector|mspconnect_master_0:master_0|mspconnect_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0.v" "fifo" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0.v" "b2p" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0.v" "p2b" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0.v" "transacto" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_master_0_b2p_adapter mspconnect:theconnector\|mspconnect_master_0:master_0\|mspconnect_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"mspconnect_master_0_b2p_adapter\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|mspconnect_master_0_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0.v" "b2p_adapter" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel mspconnect_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at mspconnect_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0_b2p_adapter.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295052451 "|msp430de1soc|mspconnect:theconnector|mspconnect_master_0:master_0|mspconnect_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 mspconnect_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at mspconnect_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0_b2p_adapter.sv" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295052451 "|msp430de1soc|mspconnect:theconnector|mspconnect_master_0:master_0|mspconnect_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_master_0_p2b_adapter mspconnect:theconnector\|mspconnect_master_0:master_0\|mspconnect_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"mspconnect_master_0_p2b_adapter\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|mspconnect_master_0_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0.v" "p2b_adapter" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_master_0.v" "rst_controller" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/mspconnect/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mspconnect:theconnector\|mspconnect_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/mspconnect/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_rs232_0 mspconnect:theconnector\|mspconnect_rs232_0:rs232_0 " "Elaborating entity \"mspconnect_rs232_0\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\"" {  } { { "db/ip/mspconnect/mspconnect.v" "rs232_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/mspconnect.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052532 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity mspconnect_rs232_0.v(104) " "Verilog HDL or VHDL warning at mspconnect_rs232_0.v(104): object \"write_data_parity\" assigned a value but never read" {  } { { "db/ip/mspconnect/submodules/mspconnect_rs232_0.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_rs232_0.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295052546 "|msp430de1soc|mspconnect:theconnector|mspconnect_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_rs232_0.v" "RS232_In_Deserializer" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_rs232_0.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "db/ip/mspconnect/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052572 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/mspconnect/submodules/altera_up_rs232_counters.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295052579 "|msp430de1soc|mspconnect:theconnector|mspconnect_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "db/ip/mspconnect/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/mspconnect/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295052996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/mspconnect/submodules/altera_up_sync_fifo.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295053006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295053006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295053006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295053006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295053006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295053006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295053006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295053006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295053006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295053006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295053006 ""}  } { { "db/ip/mspconnect/submodules/altera_up_sync_fifo.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568295053006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_q9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_q9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_q9a1 " "Found entity 1: scfifo_q9a1" {  } { { "db/scfifo_q9a1.tdf" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/scfifo_q9a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295053104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295053104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_q9a1 mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated " "Elaborating entity \"scfifo_q9a1\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295053110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d1a1 " "Found entity 1: a_dpfifo_d1a1" {  } { { "db/a_dpfifo_d1a1.tdf" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/a_dpfifo_d1a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295053144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295053144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d1a1 mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo " "Elaborating entity \"a_dpfifo_d1a1\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\"" {  } { { "db/scfifo_q9a1.tdf" "dpfifo" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/scfifo_q9a1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295053154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t0i1 " "Found entity 1: altsyncram_t0i1" {  } { { "db/altsyncram_t0i1.tdf" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/altsyncram_t0i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295053240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295053240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t0i1 mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram " "Elaborating entity \"altsyncram_t0i1\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|altsyncram_t0i1:FIFOram\"" {  } { { "db/a_dpfifo_d1a1.tdf" "FIFOram" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/a_dpfifo_d1a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295053252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295053337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295053337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d1a1.tdf" "almost_full_comparer" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/a_dpfifo_d1a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295053348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_d1a1.tdf" "three_comparison" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/a_dpfifo_d1a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295053379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295053450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295053450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d1a1.tdf" "rd_ptr_msb" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/a_dpfifo_d1a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295053462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295053543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295053543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_d1a1.tdf" "usedw_counter" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/a_dpfifo_d1a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295053554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295053629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295053629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_q9a1:auto_generated\|a_dpfifo_d1a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_d1a1.tdf" "wr_ptr" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/a_dpfifo_d1a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295053641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"mspconnect:theconnector\|mspconnect_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_rs232_0.v" "RS232_Out_Serializer" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_rs232_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295053676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_mm_interconnect_0 mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mspconnect_mm_interconnect_0\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/mspconnect/mspconnect.v" "mm_interconnect_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/mspconnect.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:rs232_0_avalon_rs232_slave_translator\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "rs232_0_avalon_rs232_slave_translator" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "rs232_0_avalon_rs232_slave_agent" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:rs232_0_avalon_rs232_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/mspconnect/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_agent_rsp_fifo\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "rs232_0_avalon_rs232_slave_agent_rsp_fifo" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_mm_interconnect_0_router mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_router:router " "Elaborating entity \"mspconnect_mm_interconnect_0_router\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_router:router\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "router" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_mm_interconnect_0_router_default_decode mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_router:router\|mspconnect_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"mspconnect_mm_interconnect_0_router_default_decode\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_router:router\|mspconnect_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_mm_interconnect_0_router_001 mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"mspconnect_mm_interconnect_0_router_001\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "router_001" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_mm_interconnect_0_router_001_default_decode mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_router_001:router_001\|mspconnect_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"mspconnect_mm_interconnect_0_router_001_default_decode\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_router_001:router_001\|mspconnect_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "master_0_master_limiter" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295054980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_mm_interconnect_0_cmd_demux mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"mspconnect_mm_interconnect_0_cmd_demux\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "cmd_demux" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_mm_interconnect_0_cmd_mux mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"mspconnect_mm_interconnect_0_cmd_mux\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "cmd_mux" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_mm_interconnect_0_rsp_demux mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"mspconnect_mm_interconnect_0_rsp_demux\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "rsp_demux" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_mm_interconnect_0_rsp_mux mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"mspconnect_mm_interconnect_0_rsp_mux\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "rsp_mux" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/mspconnect/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_mm_interconnect_0_avalon_st_adapter mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"mspconnect_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mspconnect_mm_interconnect_0_avalon_st_adapter_error_adapter_0 mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mspconnect_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"mspconnect_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"mspconnect:theconnector\|mspconnect_mm_interconnect_0:mm_interconnect_0\|mspconnect_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|mspconnect_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/ip/mspconnect/submodules/mspconnect_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel toplevel:t0 " "Elaborating entity \"toplevel\" for hierarchy \"toplevel:t0\"" {  } { { "msp430de1soc.v" "t0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430de1soc.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055309 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "irq_demoreg2 toplevel.v(246) " "Verilog HDL warning at toplevel.v(246): object irq_demoreg2 used but never assigned" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 246 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1568295055320 "|msp430de1soc|toplevel:t0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "irq_demoreg2 0 toplevel.v(246) " "Net \"irq_demoreg2\" at toplevel.v(246) has no driver or initial value, using a default initial value '0'" {  } { { "msp430/toplevel.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 246 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1568295055321 "|msp430de1soc|toplevel:t0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openMSP430 toplevel:t0\|openMSP430:openMSP430_0 " "Elaborating entity \"openMSP430\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\"" {  } { { "msp430/toplevel.v" "openMSP430_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055323 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_fe_mab_0 openMSP430.v(478) " "Verilog HDL or VHDL warning at openMSP430.v(478): object \"UNUSED_fe_mab_0\" assigned a value but never read" {  } { { "msp430/openMSP430.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/openMSP430.v" 478 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055336 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_clock_module toplevel:t0\|openMSP430:openMSP430_0\|omsp_clock_module:clock_module_0 " "Elaborating entity \"omsp_clock_module\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_clock_module:clock_module_0\"" {  } { { "msp430/openMSP430.v" "clock_module_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/openMSP430.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055339 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nodiv_smclk omsp_clock_module.v(164) " "Verilog HDL or VHDL warning at omsp_clock_module.v(164): object \"nodiv_smclk\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055366 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_cpuoff omsp_clock_module.v(378) " "Verilog HDL or VHDL warning at omsp_clock_module.v(378): object \"UNUSED_cpuoff\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 378 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055366 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_mclk_enable omsp_clock_module.v(379) " "Verilog HDL or VHDL warning at omsp_clock_module.v(379): object \"UNUSED_mclk_enable\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_mclk_dma_wkup omsp_clock_module.v(380) " "Verilog HDL or VHDL warning at omsp_clock_module.v(380): object \"UNUSED_mclk_dma_wkup\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scg0 omsp_clock_module.v(508) " "Verilog HDL or VHDL warning at omsp_clock_module.v(508): object \"UNUSED_scg0\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 508 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_cpu_en_wkup1 omsp_clock_module.v(509) " "Verilog HDL or VHDL warning at omsp_clock_module.v(509): object \"UNUSED_cpu_en_wkup1\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 509 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_en_aux_s omsp_clock_module.v(681) " "Verilog HDL or VHDL warning at omsp_clock_module.v(681): object \"cpu_en_aux_s\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 681 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpuoff_and_mclk_dma_wkup_s omsp_clock_module.v(724) " "Verilog HDL or VHDL warning at omsp_clock_module.v(724): object \"cpuoff_and_mclk_dma_wkup_s\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mclk_wkup_s omsp_clock_module.v(725) " "Verilog HDL or VHDL warning at omsp_clock_module.v(725): object \"mclk_wkup_s\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_mclk_wkup omsp_clock_module.v(747) " "Verilog HDL or VHDL warning at omsp_clock_module.v(747): object \"UNUSED_mclk_wkup\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 747 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mclk_div_en omsp_clock_module.v(779) " "Verilog HDL or VHDL warning at omsp_clock_module.v(779): object \"mclk_div_en\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 779 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mclk_dma_div_en omsp_clock_module.v(780) " "Verilog HDL or VHDL warning at omsp_clock_module.v(780): object \"mclk_dma_div_en\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_clock_module.v(960) " "Verilog HDL or VHDL warning at omsp_clock_module.v(960): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 960 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_mode omsp_clock_module.v(961) " "Verilog HDL or VHDL warning at omsp_clock_module.v(961): object \"UNUSED_scan_mode\" assigned a value but never read" {  } { { "msp430/omsp_clock_module.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 961 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055367 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_clock_module:clock_module_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_sync_cell toplevel:t0\|openMSP430:openMSP430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_lfxt_clk " "Elaborating entity \"omsp_sync_cell\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_clock_module:clock_module_0\|omsp_sync_cell:sync_cell_lfxt_clk\"" {  } { { "msp430/omsp_clock_module.v" "sync_cell_lfxt_clk" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_sync_reset toplevel:t0\|openMSP430:openMSP430_0\|omsp_clock_module:clock_module_0\|omsp_sync_reset:sync_reset_por " "Elaborating entity \"omsp_sync_reset\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_clock_module:clock_module_0\|omsp_sync_reset:sync_reset_por\"" {  } { { "msp430/omsp_clock_module.v" "sync_reset_por" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_clock_module.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_frontend toplevel:t0\|openMSP430:openMSP430_0\|omsp_frontend:frontend_0 " "Elaborating entity \"omsp_frontend\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_frontend:frontend_0\"" {  } { { "msp430/openMSP430.v" "frontend_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/openMSP430.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_frontend.v(314) " "Verilog HDL or VHDL warning at omsp_frontend.v(314): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055421 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_en omsp_frontend.v(390) " "Verilog HDL or VHDL warning at omsp_frontend.v(390): object \"UNUSED_dma_en\" assigned a value but never read" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 390 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055422 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_wkup omsp_frontend.v(391) " "Verilog HDL or VHDL warning at omsp_frontend.v(391): object \"UNUSED_wkup\" assigned a value but never read" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055422 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_wdt_wkup omsp_frontend.v(392) " "Verilog HDL or VHDL warning at omsp_frontend.v(392): object \"UNUSED_wdt_wkup\" assigned a value but never read" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055422 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_nmi_wkup omsp_frontend.v(393) " "Verilog HDL or VHDL warning at omsp_frontend.v(393): object \"UNUSED_nmi_wkup\" assigned a value but never read" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055422 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_frontend:frontend_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_wkup omsp_frontend.v(394) " "Verilog HDL or VHDL warning at omsp_frontend.v(394): object \"UNUSED_dma_wkup\" assigned a value but never read" {  } { { "msp430/omsp_frontend.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_frontend.v" 394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055422 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_frontend:frontend_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_execution_unit toplevel:t0\|openMSP430:openMSP430_0\|omsp_execution_unit:execution_unit_0 " "Elaborating entity \"omsp_execution_unit\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_execution_unit:execution_unit_0\"" {  } { { "msp430/openMSP430.v" "execution_unit_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/openMSP430.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_idx omsp_execution_unit.v(419) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(419): object \"UNUSED_inst_ad_idx\" assigned a value but never read" {  } { { "msp430/omsp_execution_unit.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_execution_unit.v" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055438 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_indir omsp_execution_unit.v(420) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(420): object \"UNUSED_inst_ad_indir\" assigned a value but never read" {  } { { "msp430/omsp_execution_unit.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_execution_unit.v" 420 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055438 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_indir_i omsp_execution_unit.v(421) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(421): object \"UNUSED_inst_ad_indir_i\" assigned a value but never read" {  } { { "msp430/omsp_execution_unit.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_execution_unit.v" 421 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055438 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_symb omsp_execution_unit.v(422) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(422): object \"UNUSED_inst_ad_symb\" assigned a value but never read" {  } { { "msp430/omsp_execution_unit.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_execution_unit.v" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055438 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_imm omsp_execution_unit.v(423) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(423): object \"UNUSED_inst_ad_imm\" assigned a value but never read" {  } { { "msp430/omsp_execution_unit.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_execution_unit.v" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055438 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_ad_const omsp_execution_unit.v(424) " "Verilog HDL or VHDL warning at omsp_execution_unit.v(424): object \"UNUSED_inst_ad_const\" assigned a value but never read" {  } { { "msp430/omsp_execution_unit.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_execution_unit.v" 424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055438 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_register_file toplevel:t0\|openMSP430:openMSP430_0\|omsp_execution_unit:execution_unit_0\|omsp_register_file:register_file_0 " "Elaborating entity \"omsp_register_file\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_execution_unit:execution_unit_0\|omsp_register_file:register_file_0\"" {  } { { "msp430/omsp_execution_unit.v" "register_file_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_execution_unit.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055441 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_register_file.v(158) " "Verilog HDL or VHDL warning at omsp_register_file.v(158): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "msp430/omsp_register_file.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_register_file.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055453 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_reg_sp_val_0 omsp_register_file.v(172) " "Verilog HDL or VHDL warning at omsp_register_file.v(172): object \"UNUSED_reg_sp_val_0\" assigned a value but never read" {  } { { "msp430/omsp_register_file.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_register_file.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055453 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_alu toplevel:t0\|openMSP430:openMSP430_0\|omsp_execution_unit:execution_unit_0\|omsp_alu:alu_0 " "Elaborating entity \"omsp_alu\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_execution_unit:execution_unit_0\|omsp_alu:alu_0\"" {  } { { "msp430/omsp_execution_unit.v" "alu_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_execution_unit.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055457 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_rra omsp_alu.v(254) " "Verilog HDL or VHDL warning at omsp_alu.v(254): object \"UNUSED_inst_so_rra\" assigned a value but never read" {  } { { "msp430/omsp_alu.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_alu.v" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055469 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_push omsp_alu.v(255) " "Verilog HDL or VHDL warning at omsp_alu.v(255): object \"UNUSED_inst_so_push\" assigned a value but never read" {  } { { "msp430/omsp_alu.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_alu.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055469 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_call omsp_alu.v(256) " "Verilog HDL or VHDL warning at omsp_alu.v(256): object \"UNUSED_inst_so_call\" assigned a value but never read" {  } { { "msp430/omsp_alu.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_alu.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055469 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_so_reti omsp_alu.v(257) " "Verilog HDL or VHDL warning at omsp_alu.v(257): object \"UNUSED_inst_so_reti\" assigned a value but never read" {  } { { "msp430/omsp_alu.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_alu.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055469 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_jmp omsp_alu.v(258) " "Verilog HDL or VHDL warning at omsp_alu.v(258): object \"UNUSED_inst_jmp\" assigned a value but never read" {  } { { "msp430/omsp_alu.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_alu.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055470 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_inst_alu omsp_alu.v(259) " "Verilog HDL or VHDL warning at omsp_alu.v(259): object \"UNUSED_inst_alu\" assigned a value but never read" {  } { { "msp430/omsp_alu.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_alu.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055470 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_mem_backbone toplevel:t0\|openMSP430:openMSP430_0\|omsp_mem_backbone:mem_backbone_0 " "Elaborating entity \"omsp_mem_backbone\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_mem_backbone:mem_backbone_0\"" {  } { { "msp430/openMSP430.v" "mem_backbone_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/openMSP430.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055475 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_addr omsp_mem_backbone.v(213) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(213): object \"UNUSED_dma_addr\" assigned a value but never read" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055487 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_din omsp_mem_backbone.v(214) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(214): object \"UNUSED_dma_din\" assigned a value but never read" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055487 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_en omsp_mem_backbone.v(215) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(215): object \"UNUSED_dma_en\" assigned a value but never read" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055487 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_priority omsp_mem_backbone.v(216) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(216): object \"UNUSED_dma_priority\" assigned a value but never read" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055487 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dma_we omsp_mem_backbone.v(217) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(217): object \"UNUSED_dma_we\" assigned a value but never read" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055487 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_mem_backbone.v(331) " "Verilog HDL or VHDL warning at omsp_mem_backbone.v(331): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055487 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(230) " "Verilog HDL assignment warning at omsp_mem_backbone.v(230): truncated value with size 32 to match size of target (16)" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055487 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(239) " "Verilog HDL assignment warning at omsp_mem_backbone.v(239): truncated value with size 32 to match size of target (16)" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055487 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(258) " "Verilog HDL assignment warning at omsp_mem_backbone.v(258): truncated value with size 32 to match size of target (16)" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055487 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(263) " "Verilog HDL assignment warning at omsp_mem_backbone.v(263): truncated value with size 32 to match size of target (16)" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055488 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 omsp_mem_backbone.v(268) " "Verilog HDL assignment warning at omsp_mem_backbone.v(268): truncated value with size 32 to match size of target (16)" {  } { { "msp430/omsp_mem_backbone.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_mem_backbone.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055488 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_mem_backbone:mem_backbone_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_sfr toplevel:t0\|openMSP430:openMSP430_0\|omsp_sfr:sfr_0 " "Elaborating entity \"omsp_sfr\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_sfr:sfr_0\"" {  } { { "msp430/openMSP430.v" "sfr_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/openMSP430.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_mode omsp_sfr.v(320) " "Verilog HDL or VHDL warning at omsp_sfr.v(320): object \"UNUSED_scan_mode\" assigned a value but never read" {  } { { "msp430/omsp_sfr.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_sfr.v" 320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055501 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_per_din_15_8 omsp_sfr.v(374) " "Verilog HDL or VHDL warning at omsp_sfr.v(374): object \"UNUSED_per_din_15_8\" assigned a value but never read" {  } { { "msp430/omsp_sfr.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_sfr.v" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055501 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 omsp_sfr.v(240) " "Verilog HDL assignment warning at omsp_sfr.v(240): truncated value with size 32 to match size of target (7)" {  } { { "msp430/omsp_sfr.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_sfr.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055501 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 omsp_sfr.v(246) " "Verilog HDL assignment warning at omsp_sfr.v(246): truncated value with size 32 to match size of target (9)" {  } { { "msp430/omsp_sfr.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_sfr.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055501 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_sfr:sfr_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 omsp_sfr.v(247) " "Verilog HDL assignment warning at omsp_sfr.v(247): truncated value with size 32 to match size of target (6)" {  } { { "msp430/omsp_sfr.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_sfr.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055501 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_sfr:sfr_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_watchdog toplevel:t0\|openMSP430:openMSP430_0\|omsp_watchdog:watchdog_0 " "Elaborating entity \"omsp_watchdog\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_watchdog:watchdog_0\"" {  } { { "msp430/openMSP430.v" "watchdog_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/openMSP430.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055505 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_watchdog.v(170) " "Verilog HDL or VHDL warning at omsp_watchdog.v(170): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "msp430/omsp_watchdog.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_watchdog.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055514 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_mode omsp_watchdog.v(556) " "Verilog HDL or VHDL warning at omsp_watchdog.v(556): object \"UNUSED_scan_mode\" assigned a value but never read" {  } { { "msp430/omsp_watchdog.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_watchdog.v" 556 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055514 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_smclk omsp_watchdog.v(557) " "Verilog HDL or VHDL warning at omsp_watchdog.v(557): object \"UNUSED_smclk\" assigned a value but never read" {  } { { "msp430/omsp_watchdog.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_watchdog.v" 557 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055515 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_aclk omsp_watchdog.v(558) " "Verilog HDL or VHDL warning at omsp_watchdog.v(558): object \"UNUSED_aclk\" assigned a value but never read" {  } { { "msp430/omsp_watchdog.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_watchdog.v" 558 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055515 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_watchdog:watchdog_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_per_din omsp_watchdog.v(560) " "Verilog HDL or VHDL warning at omsp_watchdog.v(560): object \"UNUSED_per_din\" assigned a value but never read" {  } { { "msp430/omsp_watchdog.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_watchdog.v" 560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055515 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_watchdog:watchdog_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_multiplier toplevel:t0\|openMSP430:openMSP430_0\|omsp_multiplier:multiplier_0 " "Elaborating entity \"omsp_multiplier\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_multiplier:multiplier_0\"" {  } { { "msp430/openMSP430.v" "multiplier_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/openMSP430.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055518 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_scan_enable omsp_multiplier.v(168) " "Verilog HDL or VHDL warning at omsp_multiplier.v(168): object \"UNUSED_scan_enable\" assigned a value but never read" {  } { { "msp430/omsp_multiplier.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_multiplier.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055528 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_multiplier:multiplier_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_dbg toplevel:t0\|openMSP430:openMSP430_0\|omsp_dbg:dbg_0 " "Elaborating entity \"omsp_dbg\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_dbg:dbg_0\"" {  } { { "msp430/openMSP430.v" "dbg_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/openMSP430.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055532 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_eu_mab omsp_dbg.v(493) " "Verilog HDL or VHDL warning at omsp_dbg.v(493): object \"UNUSED_eu_mab\" assigned a value but never read" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 493 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055542 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_eu_mb_en omsp_dbg.v(494) " "Verilog HDL or VHDL warning at omsp_dbg.v(494): object \"UNUSED_eu_mb_en\" assigned a value but never read" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 494 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055542 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_eu_mb_wr omsp_dbg.v(495) " "Verilog HDL or VHDL warning at omsp_dbg.v(495): object \"UNUSED_eu_mb_wr\" assigned a value but never read" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 495 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055542 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_pc omsp_dbg.v(496) " "Verilog HDL or VHDL warning at omsp_dbg.v(496): object \"UNUSED_pc\" assigned a value but never read" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 496 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055543 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_addr omsp_dbg.v(865) " "Verilog HDL or VHDL warning at omsp_dbg.v(865): object \"UNUSED_dbg_i2c_addr\" assigned a value but never read" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 865 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055543 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_broadcast omsp_dbg.v(866) " "Verilog HDL or VHDL warning at omsp_dbg.v(866): object \"UNUSED_dbg_i2c_broadcast\" assigned a value but never read" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 866 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055543 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_scl omsp_dbg.v(867) " "Verilog HDL or VHDL warning at omsp_dbg.v(867): object \"UNUSED_dbg_i2c_scl\" assigned a value but never read" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 867 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055543 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_i2c_sda_in omsp_dbg.v(868) " "Verilog HDL or VHDL warning at omsp_dbg.v(868): object \"UNUSED_dbg_i2c_sda_in\" assigned a value but never read" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 868 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055543 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_dbg:dbg_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED_dbg_rd_rdy omsp_dbg.v(869) " "Verilog HDL or VHDL warning at omsp_dbg.v(869): object \"UNUSED_dbg_rd_rdy\" assigned a value but never read" {  } { { "msp430/omsp_dbg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 869 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1568295055543 "|msp430de1soc|toplevel:t0|openMSP430:openMSP430_0|omsp_dbg:dbg_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_dbg_uart toplevel:t0\|openMSP430:openMSP430_0\|omsp_dbg:dbg_0\|omsp_dbg_uart:dbg_uart_0 " "Elaborating entity \"omsp_dbg_uart\" for hierarchy \"toplevel:t0\|openMSP430:openMSP430_0\|omsp_dbg:dbg_0\|omsp_dbg_uart:dbg_uart_0\"" {  } { { "msp430/omsp_dbg.v" "dbg_uart_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/omsp_dbg.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_gpio toplevel:t0\|omsp_gpio:gpio_0 " "Elaborating entity \"omsp_gpio\" for hierarchy \"toplevel:t0\|omsp_gpio:gpio_0\"" {  } { { "msp430/toplevel.v" "gpio_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_timerA toplevel:t0\|omsp_timerA:timerA_0 " "Elaborating entity \"omsp_timerA\" for hierarchy \"toplevel:t0\|omsp_timerA:timerA_0\"" {  } { { "msp430/toplevel.v" "timerA_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "512 128 omsp_timerA.v(179) " "Verilog HDL assignment warning at omsp_timerA.v(179): truncated value with size 512 to match size of target (128)" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055666 "|msp430de1soc|toplevel:t0|omsp_timerA:timerA_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "512 128 omsp_timerA.v(180) " "Verilog HDL assignment warning at omsp_timerA.v(180): truncated value with size 512 to match size of target (128)" {  } { { "msp430/periph/omsp_timerA.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/periph/omsp_timerA.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055666 "|msp430de1soc|toplevel:t0|omsp_timerA:timerA_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "omsp_uart toplevel:t0\|omsp_uart:uart_0 " "Elaborating entity \"omsp_uart\" for hierarchy \"toplevel:t0\|omsp_uart:uart_0\"" {  } { { "msp430/toplevel.v" "uart_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demoreg toplevel:t0\|demoreg:demoreg0 " "Elaborating entity \"demoreg\" for hierarchy \"toplevel:t0\|demoreg:demoreg0\"" {  } { { "msp430/toplevel.v" "demoreg0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 demoreg.v(38) " "Verilog HDL assignment warning at demoreg.v(38): truncated value with size 16 to match size of target (8)" {  } { { "msp430/demoreg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/demoreg.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055707 "|msp430de1soc|toplevel:t0|demoreg:demoreg0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 demoreg.v(39) " "Verilog HDL assignment warning at demoreg.v(39): truncated value with size 16 to match size of target (8)" {  } { { "msp430/demoreg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/demoreg.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568295055707 "|msp430de1soc|toplevel:t0|demoreg:demoreg0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demoreg.v(36) " "Verilog HDL Case Statement warning at demoreg.v(36): incomplete case statement has no default case item" {  } { { "msp430/demoreg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/demoreg.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568295055708 "|msp430de1soc|toplevel:t0|demoreg:demoreg0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "demoreg.v(42) " "Verilog HDL Case Statement warning at demoreg.v(42): incomplete case statement has no default case item" {  } { { "msp430/demoreg.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/demoreg.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568295055708 "|msp430de1soc|toplevel:t0|demoreg:demoreg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16x4096 toplevel:t0\|ram16x4096:ram " "Elaborating entity \"ram16x4096\" for hierarchy \"toplevel:t0\|ram16x4096:ram\"" {  } { { "msp430/toplevel.v" "ram" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel:t0\|ram16x4096:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel:t0\|ram16x4096:ram\|altsyncram:altsyncram_component\"" {  } { { "ram16x4096.v" "altsyncram_component" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/ram16x4096.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:t0\|ram16x4096:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toplevel:t0\|ram16x4096:ram\|altsyncram:altsyncram_component\"" {  } { { "ram16x4096.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/ram16x4096.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:t0\|ram16x4096:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"toplevel:t0\|ram16x4096:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295055898 ""}  } { { "ram16x4096.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/ram16x4096.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568295055898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pap1 " "Found entity 1: altsyncram_pap1" {  } { { "db/altsyncram_pap1.tdf" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/altsyncram_pap1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295055988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295055988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pap1 toplevel:t0\|ram16x4096:ram\|altsyncram:altsyncram_component\|altsyncram_pap1:auto_generated " "Elaborating entity \"altsyncram_pap1\" for hierarchy \"toplevel:t0\|ram16x4096:ram\|altsyncram:altsyncram_component\|altsyncram_pap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295055993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16x27648 toplevel:t0\|ram16x27648:rom " "Elaborating entity \"ram16x27648\" for hierarchy \"toplevel:t0\|ram16x27648:rom\"" {  } { { "msp430/toplevel.v" "rom" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295056052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component\"" {  } { { "ram16x27648.v" "altsyncram_component" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/ram16x27648.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295056091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component\"" {  } { { "ram16x27648.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/ram16x27648.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295056099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 27648 " "Parameter \"numwords_a\" = \"27648\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1568295056099 ""}  } { { "ram16x27648.v" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/ram16x27648.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1568295056099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kcp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kcp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kcp1 " "Found entity 1: altsyncram_kcp1" {  } { { "db/altsyncram_kcp1.tdf" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/altsyncram_kcp1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295056215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295056215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kcp1 toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component\|altsyncram_kcp1:auto_generated " "Elaborating entity \"altsyncram_kcp1\" for hierarchy \"toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component\|altsyncram_kcp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295056222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295056307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295056307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component\|altsyncram_kcp1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component\|altsyncram_kcp1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_kcp1.tdf" "decode3" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/altsyncram_kcp1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295056316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/mux_7hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568295056404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295056404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component\|altsyncram_kcp1:auto_generated\|mux_7hb:mux2 " "Elaborating entity \"mux_7hb\" for hierarchy \"toplevel:t0\|ram16x27648:rom\|altsyncram:altsyncram_component\|altsyncram_kcp1:auto_generated\|mux_7hb:mux2\"" {  } { { "db/altsyncram_kcp1.tdf" "mux2" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/db/altsyncram_kcp1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295056411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecoder hexdecoder:HEXD0 " "Elaborating entity \"hexdecoder\" for hierarchy \"hexdecoder:HEXD0\"" {  } { { "msp430de1soc.v" "HEXD0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430de1soc.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568295056470 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "demoreg2_0 demoreg2 " "Node instance \"demoreg2_0\" instantiates undefined entity \"demoreg2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "msp430/toplevel.v" "demoreg2_0" { Text "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430/toplevel.v" 257 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1568295056508 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430de1soc.map.smsg " "Generated suppressed messages file C:/cygwin/home/ece4530f19/example-memmap430/hardware/msp430de1soc/msp430de1soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295056880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  143 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 143 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568295057473 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 12 09:30:57 2019 " "Processing ended: Thu Sep 12 09:30:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568295057473 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568295057473 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568295057473 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295057473 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 143 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 143 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568295058182 ""}
