m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/AhmedAttia_Sec1_BN4_AbdAllahZaher_Sec2_BN3
vDMA
Z0 !s110 1622073652
!i10b 1
!s100 @SFIHZP:WdLOdPk]za``R0
Ij8BL@j>E9cASbX[I4QNY52
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer
w1622072745
8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/ram.v
F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/ram.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1622073652.000000
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/ram.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@d@m@a
vfile_handler
R0
!i10b 1
!s100 ah<WSaMKLhE3YjMSBTJe40
I^M?ldF1>O9VXAfR@HP0C93
R1
R2
w1622072750
8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/file_handler.v
F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/file_handler.v
L0 1
R3
r1
!s85 0
31
R4
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/file_handler.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/file_handler.v|
!i113 1
R5
R6
vtest_bench
!s110 1622073909
!i10b 1
!s100 XTRnZ=NNUnngB3l^fU6K_2
ISc3BmFlLMKN=?XG4eHPC63
R1
R2
w1622073898
8/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v
F/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v
L0 1
R3
r1
!s85 0
31
!s108 1622073909.000000
!s107 /home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ahmed/Desktop/Work/University/ThirdYear/Sem2/VLSI/FC-Layer/verilog/test_bench.v|
!i113 1
R5
R6
