
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+149 (git sha1 f04b89972, clang++ 18.1.8 -fPIC -O3)

-- Parsing `aes_module.v' using frontend ` -vlog2k' --

1. Executing Verilog-2005 frontend: aes_module.v
Parsing Verilog input from `aes_module.v' to AST representation.
Storing AST representation for module `$abstract\aes_module'.
Successfully finished Verilog frontend.

-- Parsing `aes.v' using frontend ` -vlog2k' --

2. Executing Verilog-2005 frontend: aes.v
Parsing Verilog input from `aes.v' to AST representation.
Storing AST representation for module `$abstract\aes'.
Successfully finished Verilog frontend.

-- Parsing `example_bonus_task_clkgen48.v' using frontend ` -vlog2k' --

3. Executing Verilog-2005 frontend: example_bonus_task_clkgen48.v
Parsing Verilog input from `example_bonus_task_clkgen48.v' to AST representation.
Storing AST representation for module `$abstract\clkgen48'.
Successfully finished Verilog frontend.

-- Parsing `keysched.v' using frontend ` -vlog2k' --

4. Executing Verilog-2005 frontend: keysched.v
Parsing Verilog input from `keysched.v' to AST representation.
Storing AST representation for module `$abstract\keysched'.
Successfully finished Verilog frontend.

-- Parsing `mixcolumns.v' using frontend ` -vlog2k' --

5. Executing Verilog-2005 frontend: mixcolumns.v
Parsing Verilog input from `mixcolumns.v' to AST representation.
Storing AST representation for module `$abstract\mixcolumns'.
Successfully finished Verilog frontend.

-- Parsing `rcon.v' using frontend ` -vlog2k' --

6. Executing Verilog-2005 frontend: rcon.v
Parsing Verilog input from `rcon.v' to AST representation.
Storing AST representation for module `$abstract\rcon'.
Successfully finished Verilog frontend.

-- Parsing `sbox.v' using frontend ` -vlog2k' --

7. Executing Verilog-2005 frontend: sbox.v
Parsing Verilog input from `sbox.v' to AST representation.
Storing AST representation for module `$abstract\sbox'.
Successfully finished Verilog frontend.

-- Parsing `shiftrows.v' using frontend ` -vlog2k' --

8. Executing Verilog-2005 frontend: shiftrows.v
Parsing Verilog input from `shiftrows.v' to AST representation.
Storing AST representation for module `$abstract\shiftrows'.
Successfully finished Verilog frontend.

-- Parsing `subbytes.v' using frontend ` -vlog2k' --

9. Executing Verilog-2005 frontend: subbytes.v
Parsing Verilog input from `subbytes.v' to AST representation.
Storing AST representation for module `$abstract\subbytes'.
Successfully finished Verilog frontend.

-- Parsing `top_level.v' using frontend ` -vlog2k' --

10. Executing Verilog-2005 frontend: top_level.v
Parsing Verilog input from `top_level.v' to AST representation.
Storing AST representation for module `$abstract\top_level'.
Successfully finished Verilog frontend.

-- Parsing `uart.v' using frontend ` -vlog2k' --

11. Executing Verilog-2005 frontend: uart.v
Parsing Verilog input from `uart.v' to AST representation.
Storing AST representation for module `$abstract\uart'.
Successfully finished Verilog frontend.

-- Parsing `xtime.v' using frontend ` -vlog2k' --

12. Executing Verilog-2005 frontend: xtime.v
Parsing Verilog input from `xtime.v' to AST representation.
Storing AST representation for module `$abstract\xtime'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top top_level' --

13. Executing HIERARCHY pass (managing design hierarchy).

14. Executing AST frontend in derive mode using pre-parsed AST for module `\top_level'.
Generating RTLIL representation for module `\top_level'.
top_level.v:68: Warning: Ignoring call to system task $dumpfile.
top_level.v:69: Warning: Ignoring call to system task $dumpvars.

14.1. Analyzing design hierarchy..
Top module:  \top_level

14.2. Executing AST frontend in derive mode using pre-parsed AST for module `\aes_module'.
Generating RTLIL representation for module `\aes_module'.
Parameter \CLKS_PER_BIT = 104

14.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \CLKS_PER_BIT = 104
Generating RTLIL representation for module `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000'.

14.4. Analyzing design hierarchy..
Top module:  \top_level
Used module:     \aes_module
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000

14.5. Executing AST frontend in derive mode using pre-parsed AST for module `\aes'.
Generating RTLIL representation for module `\aes'.

14.6. Analyzing design hierarchy..
Top module:  \top_level
Used module:     \aes_module
Used module:         \aes
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000

14.7. Executing AST frontend in derive mode using pre-parsed AST for module `\keysched'.
Generating RTLIL representation for module `\keysched'.
Warning: reg '\column0' is assigned in a continuous assignment at keysched.v:131.12-131.99.
Warning: reg '\column1' is assigned in a continuous assignment at keysched.v:132.12-132.101.
Warning: reg '\column2' is assigned in a continuous assignment at keysched.v:133.12-133.101.
Warning: reg '\column3' is assigned in a continuous assignment at keysched.v:134.12-134.107.

14.8. Executing AST frontend in derive mode using pre-parsed AST for module `\mixcolumns'.
Generating RTLIL representation for module `\mixcolumns'.

14.9. Executing AST frontend in derive mode using pre-parsed AST for module `\shiftrows'.
Generating RTLIL representation for module `\shiftrows'.

14.10. Executing AST frontend in derive mode using pre-parsed AST for module `\subbytes'.
Generating RTLIL representation for module `\subbytes'.

14.11. Analyzing design hierarchy..
Top module:  \top_level
Used module:     \aes_module
Used module:         \aes
Used module:             \keysched
Used module:             \mixcolumns
Used module:             \shiftrows
Used module:             \subbytes
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000

14.12. Executing AST frontend in derive mode using pre-parsed AST for module `\sbox'.
Generating RTLIL representation for module `\sbox'.
Reprocessing module subbytes because instantiated module sbox has become available.
Generating RTLIL representation for module `\subbytes'.

14.13. Executing AST frontend in derive mode using pre-parsed AST for module `\xtime'.
Generating RTLIL representation for module `\xtime'.
Reprocessing module mixcolumns because instantiated module xtime has become available.
Generating RTLIL representation for module `\mixcolumns'.

14.14. Executing AST frontend in derive mode using pre-parsed AST for module `\rcon'.
Generating RTLIL representation for module `\rcon'.
Reprocessing module keysched because instantiated module sbox has become available.
Generating RTLIL representation for module `\keysched'.
Warning: reg '\column0' is assigned in a continuous assignment at keysched.v:131.12-131.99.
Warning: reg '\column1' is assigned in a continuous assignment at keysched.v:132.12-132.101.
Warning: reg '\column2' is assigned in a continuous assignment at keysched.v:133.12-133.101.
Warning: reg '\column3' is assigned in a continuous assignment at keysched.v:134.12-134.107.

14.15. Analyzing design hierarchy..
Top module:  \top_level
Used module:     \aes_module
Used module:         \aes
Used module:             \keysched
Used module:                 \sbox
Used module:                 \rcon
Used module:             \mixcolumns
Used module:                 \xtime
Used module:             \shiftrows
Used module:             \subbytes
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000

14.16. Analyzing design hierarchy..
Top module:  \top_level
Used module:     \aes_module
Used module:         \aes
Used module:             \keysched
Used module:                 \sbox
Used module:                 \rcon
Used module:             \mixcolumns
Used module:                 \xtime
Used module:             \shiftrows
Used module:             \subbytes
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000
Removing unused module `$abstract\xtime'.
Removing unused module `$abstract\uart'.
Removing unused module `$abstract\top_level'.
Removing unused module `$abstract\subbytes'.
Removing unused module `$abstract\shiftrows'.
Removing unused module `$abstract\sbox'.
Removing unused module `$abstract\rcon'.
Removing unused module `$abstract\mixcolumns'.
Removing unused module `$abstract\keysched'.
Removing unused module `$abstract\clkgen48'.
Removing unused module `$abstract\aes'.
Removing unused module `$abstract\aes_module'.
Removed 12 unused modules.

-- Running command `synth_ice40  -json top_level.json' --

15. Executing SYNTH_ICE40 pass.

15.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

15.2. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top_level'. Setting top module to top_level.

15.2.1. Analyzing design hierarchy..
Top module:  \top_level
Used module:     \aes_module
Used module:         \aes
Used module:             \keysched
Used module:                 \sbox
Used module:                 \rcon
Used module:             \mixcolumns
Used module:                 \xtime
Used module:             \shiftrows
Used module:             \subbytes
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000

15.2.2. Analyzing design hierarchy..
Top module:  \top_level
Used module:     \aes_module
Used module:         \aes
Used module:             \keysched
Used module:                 \sbox
Used module:                 \rcon
Used module:             \mixcolumns
Used module:                 \xtime
Used module:             \shiftrows
Used module:             \subbytes
Used module:     $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000
Removed 0 unused modules.

15.3. Executing PROC pass (convert processes to netlists).

15.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top_level.$proc$top_level.v:0$6'.
Cleaned up 0 empty switches.

15.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$561 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$554 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$550 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$543 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$540 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$537 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$534 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$531 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$523 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$516 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$512 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$505 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$502 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$499 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$496 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$493 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$subbytes.v:116$203 in module subbytes.
Marked 2 switch rules as full_case in process $proc$mixcolumns.v:197$239 in module mixcolumns.
Removed 1 dead cases from process $proc$sbox.v:12$170 in module sbox.
Marked 1 switch rules as full_case in process $proc$sbox.v:12$170 in module sbox.
Marked 2 switch rules as full_case in process $proc$shiftrows.v:21$168 in module shiftrows.
Marked 1 switch rules as full_case in process $proc$xtime.v:14$205 in module xtime.
Marked 1 switch rules as full_case in process $proc$rcon.v:11$305 in module rcon.
Marked 8 switch rules as full_case in process $proc$aes.v:45$90 in module aes.
Marked 7 switch rules as full_case in process $proc$uart.v:101$68 in module $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.
Removed 1 dead cases from process $proc$uart.v:29$40 in module $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.
Marked 9 switch rules as full_case in process $proc$uart.v:29$40 in module $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.
Marked 7 switch rules as full_case in process $proc$aes_module.v:27$9 in module aes_module.
Marked 2 switch rules as full_case in process $proc$top_level.v:51$1 in module top_level.
Marked 2 switch rules as full_case in process $proc$keysched.v:145$314 in module keysched.
Removed a total of 2 dead cases.

15.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 21 redundant assignments.
Promoted 104 assignments to connections.

15.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$564'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$560'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$553'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$549'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$542'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$539'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$536'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$533'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$530'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$528'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$526'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$522'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$515'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$511'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$504'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$501'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$498'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$495'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$492'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$490'.
  Set init value: \Q = 1'0
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:27$89'.
  Set init value: \txstate = 2'00
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:26$88'.
  Set init value: \rxstate = 2'00
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:25$87'.
  Set init value: \txrdyout = 1'0
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:24$86'.
  Set init value: \errout = 1'0
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:23$85'.
  Set init value: \rxrdyout = 1'0
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:22$84'.
  Set init value: \txpin = 1'0
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:21$83'.
  Set init value: \rxdataout = 8'00000000
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:20$82'.
  Set init value: \txbitctr = 3'000
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:19$81'.
  Set init value: \rxbitctr = 3'000
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:18$80'.
  Set init value: \txctr = 16'0000000000000000
Found init rule in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:17$79'.
  Set init value: \rxctr = 16'0000000000000000
Found init rule in `\top_level.$proc$top_level.v:18$5'.
  Set init value: \counter = 23'00000000000000000000000

15.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$561'.
Found async reset \R in `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$550'.
Found async reset \S in `\SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$540'.
Found async reset \R in `\SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$534'.
Found async reset \S in `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$523'.
Found async reset \R in `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$512'.
Found async reset \S in `\SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$502'.
Found async reset \R in `\SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$496'.
Found async reset \rst in `\mixcolumns.$proc$mixcolumns.v:197$239'.
Found async reset \rst in `\aes.$proc$aes.v:45$90'.
Found async reset \rst in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$68'.
Found async reset \rst in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
Found async reset \rst in `\aes_module.$proc$aes_module.v:27$9'.
Found async reset \RST in `\top_level.$proc$top_level.v:51$1'.

15.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~54 debug messages>

15.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$564'.
Creating decoders for process `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$561'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$560'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$554'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$553'.
Creating decoders for process `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$550'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$549'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$543'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$542'.
Creating decoders for process `\SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$540'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$539'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$537'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$536'.
Creating decoders for process `\SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$534'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$533'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$531'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$530'.
Creating decoders for process `\SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$529'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$528'.
Creating decoders for process `\SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$527'.
Creating decoders for process `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$526'.
Creating decoders for process `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$523'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$522'.
Creating decoders for process `\SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$516'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$515'.
Creating decoders for process `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$512'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$511'.
Creating decoders for process `\SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$505'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$504'.
Creating decoders for process `\SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$502'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$501'.
Creating decoders for process `\SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$499'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$498'.
Creating decoders for process `\SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$496'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$495'.
Creating decoders for process `\SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$493'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$492'.
Creating decoders for process `\SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$491'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$490'.
Creating decoders for process `\SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$489'.
Creating decoders for process `\subbytes.$proc$subbytes.v:0$204'.
Creating decoders for process `\subbytes.$proc$subbytes.v:116$203'.
     1/3: $0\done[0:0]
     2/3: $1\temp_state[127:0]
     3/3: $0\state_out[127:0]
Creating decoders for process `\mixcolumns.$proc$mixcolumns.v:0$288'.
Creating decoders for process `\mixcolumns.$proc$mixcolumns.v:197$239'.
     1/18: $0\done[0:0]
     2/18: $0\temp_state[127:0] [127:120]
     3/18: $0\temp_state[127:0] [119:112]
     4/18: $0\temp_state[127:0] [111:104]
     5/18: $0\temp_state[127:0] [103:96]
     6/18: $0\temp_state[127:0] [95:88]
     7/18: $0\temp_state[127:0] [87:80]
     8/18: $0\temp_state[127:0] [79:72]
     9/18: $0\temp_state[127:0] [71:64]
    10/18: $0\temp_state[127:0] [63:56]
    11/18: $0\temp_state[127:0] [55:48]
    12/18: $0\temp_state[127:0] [47:40]
    13/18: $0\temp_state[127:0] [39:32]
    14/18: $0\temp_state[127:0] [31:24]
    15/18: $0\temp_state[127:0] [23:16]
    16/18: $0\temp_state[127:0] [15:8]
    17/18: $0\temp_state[127:0] [7:0]
    18/18: $0\state_out[127:0]
Creating decoders for process `\sbox.$proc$sbox.v:12$170'.
     1/1: $0\byte_out[7:0]
Creating decoders for process `\shiftrows.$proc$shiftrows.v:21$168'.
     1/18: $1\temp_state[127:0] [127:120]
     2/18: $1\temp_state[127:0] [119:112]
     3/18: $1\temp_state[127:0] [87:80]
     4/18: $1\temp_state[127:0] [55:48]
     5/18: $1\temp_state[127:0] [23:16]
     6/18: $1\temp_state[127:0] [111:104]
     7/18: $1\temp_state[127:0] [79:72]
     8/18: $1\temp_state[127:0] [47:40]
     9/18: $1\temp_state[127:0] [15:8]
    10/18: $1\temp_state[127:0] [103:96]
    11/18: $1\temp_state[127:0] [31:24]
    12/18: $1\temp_state[127:0] [71:64]
    13/18: $1\temp_state[127:0] [95:88]
    14/18: $1\temp_state[127:0] [39:32]
    15/18: $1\temp_state[127:0] [63:56]
    16/18: $1\temp_state[127:0] [7:0]
    17/18: $1\done[0:0]
    18/18: $1\state_out[127:0]
Creating decoders for process `\xtime.$proc$xtime.v:14$205'.
     1/1: $0\byte_out[7:0]
Creating decoders for process `\rcon.$proc$rcon.v:11$305'.
     1/1: $0\rcon_out[31:0]
Creating decoders for process `\aes.$proc$aes.v:45$90'.
     1/9: $0\fsm_state[2:0]
     2/9: $0\keysched_ena[0:0]
     3/9: $0\mixcolumns_ena[0:0]
     4/9: $0\shiftrows_ena[0:0]
     5/9: $0\subbytes_ena[0:0]
     6/9: $0\round[3:0]
     7/9: $0\key[127:0]
     8/9: $0\aes_state[127:0]
     9/9: $0\done[0:0]
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:27$89'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:26$88'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:25$87'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:24$86'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:23$85'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:22$84'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:21$83'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:20$82'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:19$81'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:18$80'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:17$79'.
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$68'.
     1/5: $0\txctr[15:0]
     2/5: $0\txstate[1:0]
     3/5: $0\txbitctr[2:0]
     4/5: $0\txpin[0:0]
     5/5: $0\txrdyout[0:0]
Creating decoders for process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
     1/12: $4$lookahead\rxdataout$39[7:0]$54
     2/12: $3$bitselwrite$pos$uart.v:69$38[2:0]$53
     3/12: $0\rxstate[1:0]
     4/12: $3$lookahead\rxdataout$39[7:0]$48
     5/12: $2$lookahead\rxdataout$39[7:0]$46
     6/12: $0\rxctr[15:0]
     7/12: $2$bitselwrite$pos$uart.v:69$38[2:0]$45
     8/12: $1$lookahead\rxdataout$39[7:0]$44
     9/12: $1$bitselwrite$pos$uart.v:69$38[2:0]$43
    10/12: $0\rxbitctr[2:0]
    11/12: $0\errout[0:0]
    12/12: $0\rxrdyout[0:0]
Creating decoders for process `\aes_module.$proc$aes_module.v:27$9'.
     1/13: $4$lookahead\aes_din$8[127:0]$20
     2/13: $4$bitselwrite$pos$aes_module.v:45$7[31:0]$19
     3/13: $0\state[2:0]
     4/13: $3$lookahead\aes_din$8[127:0]$18
     5/13: $3$bitselwrite$pos$aes_module.v:45$7[31:0]$17
     6/13: $2$lookahead\aes_din$8[127:0]$15
     7/13: $2$bitselwrite$pos$aes_module.v:45$7[31:0]$14
     8/13: $1$lookahead\aes_din$8[127:0]$13
     9/13: $1$bitselwrite$pos$aes_module.v:45$7[31:0]$12
    10/13: $0\bytecount[5:0]
    11/13: $0\aes_rst[0:0]
    12/13: $0\uart_tx_enable[0:0]
    13/13: $0\uart_data_to_tx[7:0]
Creating decoders for process `\top_level.$proc$top_level.v:18$5'.
Creating decoders for process `\top_level.$proc$top_level.v:51$1'.
     1/3: $0\led_state[7:0] [7:1]
     2/3: $0\led_state[7:0] [0]
     3/3: $0\counter[22:0]
Creating decoders for process `\keysched.$proc$keysched.v:0$320'.
Creating decoders for process `\keysched.$proc$keysched.v:145$314'.
     1/17: $2\done[0:0]
     2/17: $2\next_key_out[127:0]
     3/17: $2\next_column3[31:0]
     4/17: $2\next_column2[31:0]
     5/17: $2\next_column1[31:0]
     6/17: $2\next_column0[31:0]
     7/17: $2\xor_word[31:0]
     8/17: $1\next_column3[31:0]
     9/17: $1\next_column2[31:0]
    10/17: $1\next_column1[31:0]
    11/17: $1\next_column0[31:0]
    12/17: $1\xor_word[31:0]
    13/17: $1\sub_word[31:0]
    14/17: $1\done[0:0]
    15/17: $1\next_key_out[127:0]
    16/17: $0\rot_word[31:0]
    17/17: $0\state[2:0]

15.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\subbytes.\sbox_out[0]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[1]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[2]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[3]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[4]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[5]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[6]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[7]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[8]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[9]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[10]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[11]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[12]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[13]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[14]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\subbytes.\sbox_out[15]' from process `\subbytes.$proc$subbytes.v:0$204'.
No latch inferred for signal `\mixcolumns.\xtime_s[0]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[1]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[2]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[3]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[4]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[5]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[6]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[7]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[8]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[9]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[10]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[11]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[12]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[13]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[14]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\xtime_s[15]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[0]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[1]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[2]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[3]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[4]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[5]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[6]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[7]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[8]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[9]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[10]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[11]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[12]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[13]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[14]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\mixcolumns.\mul3_s[15]' from process `\mixcolumns.$proc$mixcolumns.v:0$288'.
No latch inferred for signal `\sbox.\byte_out' from process `\sbox.$proc$sbox.v:12$170'.
No latch inferred for signal `\xtime.\byte_out' from process `\xtime.$proc$xtime.v:14$205'.
No latch inferred for signal `\rcon.\rcon_out' from process `\rcon.$proc$rcon.v:11$305'.
No latch inferred for signal `\keysched.\sbox_out[0]' from process `\keysched.$proc$keysched.v:0$320'.
No latch inferred for signal `\keysched.\sbox_out[1]' from process `\keysched.$proc$keysched.v:0$320'.
No latch inferred for signal `\keysched.\sbox_out[2]' from process `\keysched.$proc$keysched.v:0$320'.
No latch inferred for signal `\keysched.\sbox_out[3]' from process `\keysched.$proc$keysched.v:0$320'.

15.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$561'.
  created $adff cell `$procdff$1305' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$554'.
  created $dff cell `$procdff$1306' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$550'.
  created $adff cell `$procdff$1309' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$543'.
  created $dff cell `$procdff$1310' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$540'.
  created $adff cell `$procdff$1313' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$537'.
  created $dff cell `$procdff$1314' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$534'.
  created $adff cell `$procdff$1317' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$531'.
  created $dff cell `$procdff$1318' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$529'.
  created $dff cell `$procdff$1319' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$527'.
  created $dff cell `$procdff$1320' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$523'.
  created $adff cell `$procdff$1323' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$516'.
  created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$512'.
  created $adff cell `$procdff$1327' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$505'.
  created $dff cell `$procdff$1328' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$502'.
  created $adff cell `$procdff$1331' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$499'.
  created $dff cell `$procdff$1332' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$496'.
  created $adff cell `$procdff$1335' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$493'.
  created $dff cell `$procdff$1336' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$491'.
  created $dff cell `$procdff$1337' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$489'.
  created $dff cell `$procdff$1338' with positive edge clock.
Creating register for signal `\subbytes.\done' using process `\subbytes.$proc$subbytes.v:116$203'.
  created $dff cell `$procdff$1339' with positive edge clock.
Creating register for signal `\subbytes.\state_out' using process `\subbytes.$proc$subbytes.v:116$203'.
  created $dff cell `$procdff$1340' with positive edge clock.
Creating register for signal `\subbytes.\temp_state' using process `\subbytes.$proc$subbytes.v:116$203'.
  created $dff cell `$procdff$1341' with positive edge clock.
Creating register for signal `\mixcolumns.\done' using process `\mixcolumns.$proc$mixcolumns.v:197$239'.
  created $adff cell `$procdff$1344' with positive edge clock and positive level reset.
Creating register for signal `\mixcolumns.\state_out' using process `\mixcolumns.$proc$mixcolumns.v:197$239'.
  created $adff cell `$procdff$1347' with positive edge clock and positive level reset.
Creating register for signal `\mixcolumns.\temp_state' using process `\mixcolumns.$proc$mixcolumns.v:197$239'.
  created $adff cell `$procdff$1350' with positive edge clock and positive level reset.
Creating register for signal `\shiftrows.\done' using process `\shiftrows.$proc$shiftrows.v:21$168'.
  created $dff cell `$procdff$1351' with positive edge clock.
Creating register for signal `\shiftrows.\state_out' using process `\shiftrows.$proc$shiftrows.v:21$168'.
  created $dff cell `$procdff$1352' with positive edge clock.
Creating register for signal `\shiftrows.\temp_state' using process `\shiftrows.$proc$shiftrows.v:21$168'.
  created $dff cell `$procdff$1353' with positive edge clock.
Creating register for signal `\aes.\fsm_state' using process `\aes.$proc$aes.v:45$90'.
  created $adff cell `$procdff$1356' with positive edge clock and positive level reset.
Creating register for signal `\aes.\done' using process `\aes.$proc$aes.v:45$90'.
  created $adff cell `$procdff$1359' with positive edge clock and positive level reset.
Creating register for signal `\aes.\aes_state' using process `\aes.$proc$aes.v:45$90'.
  created $adff cell `$procdff$1362' with positive edge clock and positive level reset.
Creating register for signal `\aes.\key' using process `\aes.$proc$aes.v:45$90'.
  created $dff cell `$procdff$1367' with positive edge clock.
Creating register for signal `\aes.\round' using process `\aes.$proc$aes.v:45$90'.
  created $adff cell `$procdff$1370' with positive edge clock and positive level reset.
Creating register for signal `\aes.\subbytes_ena' using process `\aes.$proc$aes.v:45$90'.
  created $adff cell `$procdff$1373' with positive edge clock and positive level reset.
Creating register for signal `\aes.\shiftrows_ena' using process `\aes.$proc$aes.v:45$90'.
  created $adff cell `$procdff$1376' with positive edge clock and positive level reset.
Creating register for signal `\aes.\mixcolumns_ena' using process `\aes.$proc$aes.v:45$90'.
  created $adff cell `$procdff$1379' with positive edge clock and positive level reset.
Creating register for signal `\aes.\keysched_ena' using process `\aes.$proc$aes.v:45$90'.
  created $adff cell `$procdff$1382' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\txrdyout' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$68'.
  created $adff cell `$procdff$1385' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\txpin' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$68'.
  created $adff cell `$procdff$1388' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\txctr' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$68'.
  created $adff cell `$procdff$1391' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\txbitctr' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$68'.
  created $adff cell `$procdff$1394' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\txstate' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$68'.
  created $adff cell `$procdff$1397' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\rxdataout' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
  created $dff cell `$procdff$1402' with positive edge clock.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\rxrdyout' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
  created $adff cell `$procdff$1405' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\errout' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
  created $adff cell `$procdff$1408' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\rxctr' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
  created $adff cell `$procdff$1411' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\rxbitctr' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
  created $adff cell `$procdff$1414' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.\rxstate' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
  created $adff cell `$procdff$1417' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$bitselwrite$pos$uart.v:69$38' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
  created $adff cell `$procdff$1420' with positive edge clock and positive level reset.
Creating register for signal `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$lookahead\rxdataout$39' using process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
  created $adff cell `$procdff$1423' with positive edge clock and positive level reset.
Creating register for signal `\aes_module.\uart_data_to_tx' using process `\aes_module.$proc$aes_module.v:27$9'.
  created $adff cell `$procdff$1426' with positive edge clock and positive level reset.
Creating register for signal `\aes_module.\uart_tx_enable' using process `\aes_module.$proc$aes_module.v:27$9'.
  created $adff cell `$procdff$1429' with positive edge clock and positive level reset.
Creating register for signal `\aes_module.\state' using process `\aes_module.$proc$aes_module.v:27$9'.
  created $adff cell `$procdff$1432' with positive edge clock and positive level reset.
Creating register for signal `\aes_module.\aes_rst' using process `\aes_module.$proc$aes_module.v:27$9'.
  created $adff cell `$procdff$1435' with positive edge clock and positive level reset.
Creating register for signal `\aes_module.\aes_din' using process `\aes_module.$proc$aes_module.v:27$9'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `\aes_module.\bytecount' using process `\aes_module.$proc$aes_module.v:27$9'.
  created $adff cell `$procdff$1443' with positive edge clock and positive level reset.
Creating register for signal `\aes_module.$bitselwrite$pos$aes_module.v:45$7' using process `\aes_module.$proc$aes_module.v:27$9'.
  created $adff cell `$procdff$1446' with positive edge clock and positive level reset.
Creating register for signal `\aes_module.$lookahead\aes_din$8' using process `\aes_module.$proc$aes_module.v:27$9'.
  created $adff cell `$procdff$1449' with positive edge clock and positive level reset.
Creating register for signal `\top_level.\led_state' using process `\top_level.$proc$top_level.v:51$1'.
  created $adff cell `$procdff$1452' with positive edge clock and positive level reset.
Creating register for signal `\top_level.\counter' using process `\top_level.$proc$top_level.v:51$1'.
  created $adff cell `$procdff$1455' with positive edge clock and positive level reset.
Creating register for signal `\keysched.\state' using process `\keysched.$proc$keysched.v:145$314'.
  created $dff cell `$procdff$1456' with negative edge clock.
Creating register for signal `\keysched.\done' using process `\keysched.$proc$keysched.v:145$314'.
  created $dff cell `$procdff$1457' with negative edge clock.
Creating register for signal `\keysched.\next_key_out' using process `\keysched.$proc$keysched.v:145$314'.
  created $dff cell `$procdff$1458' with negative edge clock.
Creating register for signal `\keysched.\rot_word' using process `\keysched.$proc$keysched.v:145$314'.
  created $dff cell `$procdff$1459' with negative edge clock.
Creating register for signal `\keysched.\sub_word' using process `\keysched.$proc$keysched.v:145$314'.
  created $dff cell `$procdff$1460' with negative edge clock.
Creating register for signal `\keysched.\xor_word' using process `\keysched.$proc$keysched.v:145$314'.
  created $dff cell `$procdff$1461' with negative edge clock.
Creating register for signal `\keysched.\next_column0' using process `\keysched.$proc$keysched.v:145$314'.
  created $dff cell `$procdff$1462' with negative edge clock.
Creating register for signal `\keysched.\next_column1' using process `\keysched.$proc$keysched.v:145$314'.
  created $dff cell `$procdff$1463' with negative edge clock.
Creating register for signal `\keysched.\next_column2' using process `\keysched.$proc$keysched.v:145$314'.
  created $dff cell `$procdff$1464' with negative edge clock.
Creating register for signal `\keysched.\next_column3' using process `\keysched.$proc$keysched.v:145$314'.
  created $dff cell `$procdff$1465' with negative edge clock.

15.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

15.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$564'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$561'.
Removing empty process `SB_DFFNES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$561'.
Removing empty process `SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$560'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$554'.
Removing empty process `SB_DFFNESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$554'.
Removing empty process `SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$553'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$550'.
Removing empty process `SB_DFFNER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$550'.
Removing empty process `SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$549'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$543'.
Removing empty process `SB_DFFNESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$543'.
Removing empty process `SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$542'.
Removing empty process `SB_DFFNS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$540'.
Removing empty process `SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$539'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$537'.
Removing empty process `SB_DFFNSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$537'.
Removing empty process `SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$536'.
Removing empty process `SB_DFFNR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$534'.
Removing empty process `SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$533'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$531'.
Removing empty process `SB_DFFNSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$531'.
Removing empty process `SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$530'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$529'.
Removing empty process `SB_DFFNE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$529'.
Removing empty process `SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$528'.
Removing empty process `SB_DFFN.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$527'.
Removing empty process `SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$526'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$523'.
Removing empty process `SB_DFFES.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$523'.
Removing empty process `SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$522'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$516'.
Removing empty process `SB_DFFESS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$516'.
Removing empty process `SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$515'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$512'.
Removing empty process `SB_DFFER.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$512'.
Removing empty process `SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$511'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$505'.
Removing empty process `SB_DFFESR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$505'.
Removing empty process `SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$504'.
Removing empty process `SB_DFFS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$502'.
Removing empty process `SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$501'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$499'.
Removing empty process `SB_DFFSS.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$499'.
Removing empty process `SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$498'.
Removing empty process `SB_DFFR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$496'.
Removing empty process `SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$495'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$493'.
Removing empty process `SB_DFFSR.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$493'.
Removing empty process `SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$492'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$491'.
Removing empty process `SB_DFFE.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$491'.
Removing empty process `SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$490'.
Removing empty process `SB_DFF.$proc$/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$489'.
Removing empty process `subbytes.$proc$subbytes.v:0$204'.
Found and cleaned up 2 empty switches in `\subbytes.$proc$subbytes.v:116$203'.
Removing empty process `subbytes.$proc$subbytes.v:116$203'.
Removing empty process `mixcolumns.$proc$mixcolumns.v:0$288'.
Found and cleaned up 1 empty switch in `\mixcolumns.$proc$mixcolumns.v:197$239'.
Removing empty process `mixcolumns.$proc$mixcolumns.v:197$239'.
Found and cleaned up 1 empty switch in `\sbox.$proc$sbox.v:12$170'.
Removing empty process `sbox.$proc$sbox.v:12$170'.
Found and cleaned up 2 empty switches in `\shiftrows.$proc$shiftrows.v:21$168'.
Removing empty process `shiftrows.$proc$shiftrows.v:21$168'.
Found and cleaned up 1 empty switch in `\xtime.$proc$xtime.v:14$205'.
Removing empty process `xtime.$proc$xtime.v:14$205'.
Found and cleaned up 1 empty switch in `\rcon.$proc$rcon.v:11$305'.
Removing empty process `rcon.$proc$rcon.v:11$305'.
Found and cleaned up 7 empty switches in `\aes.$proc$aes.v:45$90'.
Removing empty process `aes.$proc$aes.v:45$90'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:27$89'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:26$88'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:25$87'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:24$86'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:23$85'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:22$84'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:21$83'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:20$82'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:19$81'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:18$80'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:17$79'.
Found and cleaned up 6 empty switches in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$68'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:101$68'.
Found and cleaned up 8 empty switches in `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
Removing empty process `$paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.$proc$uart.v:29$40'.
Found and cleaned up 6 empty switches in `\aes_module.$proc$aes_module.v:27$9'.
Removing empty process `aes_module.$proc$aes_module.v:27$9'.
Removing empty process `top_level.$proc$top_level.v:18$5'.
Found and cleaned up 1 empty switch in `\top_level.$proc$top_level.v:51$1'.
Removing empty process `top_level.$proc$top_level.v:51$1'.
Removing empty process `keysched.$proc$keysched.v:0$320'.
Found and cleaned up 2 empty switches in `\keysched.$proc$keysched.v:145$314'.
Removing empty process `keysched.$proc$keysched.v:145$314'.
Cleaned up 56 empty switches.

15.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module subbytes.
Optimizing module mixcolumns.
<suppressed ~3 debug messages>
Optimizing module sbox.
Optimizing module shiftrows.
Optimizing module xtime.
<suppressed ~1 debug messages>
Optimizing module rcon.
Optimizing module aes.
<suppressed ~17 debug messages>
Optimizing module $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.
<suppressed ~31 debug messages>
Optimizing module aes_module.
<suppressed ~18 debug messages>
Optimizing module top_level.
<suppressed ~3 debug messages>
Optimizing module keysched.

15.4. Executing FLATTEN pass (flatten design).
Deleting now unused module subbytes.
Deleting now unused module mixcolumns.
Deleting now unused module sbox.
Deleting now unused module shiftrows.
Deleting now unused module xtime.
Deleting now unused module rcon.
Deleting now unused module aes.
Deleting now unused module $paramod\uart\CLKS_PER_BIT=s32'00000000000000000000000001101000.
Deleting now unused module aes_module.
Deleting now unused module keysched.
<suppressed ~44 debug messages>

15.5. Executing TRIBUF pass.

15.6. Executing DEMINOUT pass (demote inout ports to input or output).

15.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~7 debug messages>

15.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 73 unused cells and 593 unused wires.
<suppressed ~90 debug messages>

15.9. Executing CHECK pass (checking for obvious problems).
Checking module top_level...
Found and reported 0 problems.

15.10. Executing OPT pass (performing simple optimizations).

15.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~234 debug messages>
Removed a total of 78 cells.

15.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\aes_module_inst.$procmux$1113.
    dead port 2/2 on $mux $flatten\aes_module_inst.$procmux$1115.
    dead port 2/2 on $mux $flatten\aes_module_inst.$procmux$1152.
    dead port 1/2 on $mux $flatten\aes_module_inst.\aes_inst.\keysched_inst.$procmux$1235.
    dead port 1/2 on $mux $flatten\aes_module_inst.\aes_inst.\keysched_inst.$procmux$1241.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1016.
    dead port 2/2 on $mux $flatten\uart_inst.$procmux$1053.
Removed 7 multiplexer ports.
<suppressed ~51 debug messages>

15.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
    New ctrl vector for $pmux cell $flatten\aes_module_inst.\aes_inst.$procmux$913: { $flatten\aes_module_inst.\aes_inst.$procmux$865_CMP $auto$opt_reduce.cc:137:opt_pmux$1517 $flatten\aes_module_inst.\aes_inst.$procmux$845_CMP }
    New ctrl vector for $pmux cell $flatten\aes_module_inst.\aes_inst.$procmux$930: { $flatten\aes_module_inst.\aes_inst.$procmux$865_CMP $flatten\aes_module_inst.\aes_inst.$procmux$864_CMP $flatten\aes_module_inst.\aes_inst.$procmux$860_CMP $flatten\aes_module_inst.\aes_inst.$procmux$853_CMP $flatten\aes_module_inst.\aes_inst.$procmux$845_CMP $auto$opt_reduce.cc:137:opt_pmux$1519 }
    New ctrl vector for $pmux cell $flatten\aes_module_inst.\aes_inst.$procmux$948: { $auto$opt_reduce.cc:137:opt_pmux$1521 $flatten\aes_module_inst.\aes_inst.$procmux$841_CMP }
    New ctrl vector for $pmux cell $flatten\aes_module_inst.$procmux$1194: { $flatten\aes_module_inst.$procmux$1116_CMP $auto$opt_reduce.cc:137:opt_pmux$1523 }
    New ctrl vector for $pmux cell $flatten\aes_module_inst.$procmux$1212: { $auto$opt_reduce.cc:137:opt_pmux$1525 $flatten\aes_module_inst.$procmux$1135_CMP }
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1055: { $flatten\uart_inst.$procmux$1046_CMP $flatten\uart_inst.$procmux$1017_CMP $auto$opt_reduce.cc:137:opt_pmux$1527 }
  Optimizing cells in module \top_level.
Performed a total of 6 changes.

15.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

15.10.6. Executing OPT_DFF pass (perform DFF optimizations).

15.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 90 unused wires.
<suppressed ~3 debug messages>

15.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.10.9. Rerunning OPT passes. (Maybe there is more to do..)

15.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

15.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1063: { $flatten\uart_inst.$procmux$1046_CMP $flatten\uart_inst.$procmux$1042_CMP $auto$opt_reduce.cc:137:opt_pmux$1529 }
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$958: { $flatten\uart_inst.$procmux$1011_CMP $auto$opt_reduce.cc:137:opt_pmux$1531 }
  Optimizing cells in module \top_level.
Performed a total of 2 changes.

15.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.10.13. Executing OPT_DFF pass (perform DFF optimizations).

15.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.10.16. Rerunning OPT passes. (Maybe there is more to do..)

15.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

15.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

15.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.10.20. Executing OPT_DFF pass (perform DFF optimizations).

15.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.10.23. Finished OPT passes. (There is nothing left to do.)

15.11. Executing FSM pass (extract and optimize FSM).

15.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top_level.aes_module_inst.aes_inst.fsm_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking top_level.aes_module_inst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking top_level.uart_inst.rxstate as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking top_level.uart_inst.txstate as FSM state register:
    Register has an initialization value.

15.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

15.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

15.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

15.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

15.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

15.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

15.12. Executing OPT pass (performing simple optimizations).

15.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

15.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

15.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1452 ($adff) from module top_level (D = $auto$rtlil.cc:2724:Not$1469, Q = \led_state [0]).
Adding EN signal on $procdff$1452 ($adff) from module top_level (D = \led_state [7:1], Q = \led_state [7:1]).
Handling D = Q on $auto$ff.cc:266:slice$1533 ($adffe) from module top_level (removing D path).
Adding EN signal on $flatten\uart_inst.$procdff$1414 ($adff) from module top_level (D = $flatten\uart_inst.$0\rxbitctr[2:0], Q = \uart_inst.rxbitctr).
Adding EN signal on $flatten\uart_inst.$procdff$1405 ($adff) from module top_level (D = $flatten\uart_inst.$0\rxrdyout[0:0], Q = \uart_inst.rxrdyout).
Adding EN signal on $flatten\uart_inst.$procdff$1402 ($dff) from module top_level (D = $flatten\uart_inst.$0$lookahead\rxdataout$39[7:0]$42, Q = \uart_inst.rxdataout).
Adding EN signal on $flatten\uart_inst.$procdff$1397 ($adff) from module top_level (D = $flatten\uart_inst.$0\txstate[1:0], Q = \uart_inst.txstate).
Adding EN signal on $flatten\uart_inst.$procdff$1394 ($adff) from module top_level (D = $flatten\uart_inst.$0\txbitctr[2:0], Q = \uart_inst.txbitctr).
Adding EN signal on $flatten\uart_inst.$procdff$1388 ($adff) from module top_level (D = $flatten\uart_inst.$0\txpin[0:0], Q = \uart_inst.txpin).
Adding EN signal on $flatten\uart_inst.$procdff$1385 ($adff) from module top_level (D = $flatten\uart_inst.$0\txrdyout[0:0], Q = \uart_inst.txrdyout).
Adding SRST signal on $flatten\aes_module_inst.\aes_inst.\subbytes_inst.$procdff$1340 ($dff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.\subbytes_inst.$procmux$763_Y, Q = \aes_module_inst.aes_inst.subbytes_inst.state_out, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1591 ($sdff) from module top_level (D = { \aes_module_inst.aes_inst.subbytes_inst.sbox_out[0] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[1] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[2] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[3] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[4] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[5] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[6] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[7] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[8] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[9] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[10] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[11] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[12] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[13] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[14] \aes_module_inst.aes_inst.subbytes_inst.sbox_out[15] }, Q = \aes_module_inst.aes_inst.subbytes_inst.state_out).
Adding SRST signal on $flatten\aes_module_inst.\aes_inst.\subbytes_inst.$procdff$1339 ($dff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.\subbytes_inst.$procmux$754_Y, Q = \aes_module_inst.aes_inst.subbytes_inst.done, rval = 1'0).
Adding SRST signal on $flatten\aes_module_inst.\aes_inst.\shiftrows_inst.$procdff$1352 ($dff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.\shiftrows_inst.$procmux$830_Y, Q = \aes_module_inst.aes_inst.shiftrows_inst.state_out, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1594 ($sdff) from module top_level (D = { \aes_module_inst.aes_inst.aes_state [95:88] \aes_module_inst.aes_inst.aes_state [55:48] \aes_module_inst.aes_inst.aes_state [15:8] \aes_module_inst.aes_inst.aes_state [103:96] \aes_module_inst.aes_inst.aes_state [63:56] \aes_module_inst.aes_inst.aes_state [23:16] \aes_module_inst.aes_inst.aes_state [111:104] \aes_module_inst.aes_inst.aes_state [71:64] \aes_module_inst.aes_inst.aes_state [31:24] \aes_module_inst.aes_inst.aes_state [119:112] \aes_module_inst.aes_inst.aes_state [79:72] \aes_module_inst.aes_inst.aes_state [39:32] \aes_module_inst.aes_inst.aes_state [127:120] \aes_module_inst.aes_inst.aes_state [87:80] \aes_module_inst.aes_inst.aes_state [47:40] \aes_module_inst.aes_inst.aes_state [7:0] }, Q = \aes_module_inst.aes_inst.shiftrows_inst.state_out).
Adding SRST signal on $flatten\aes_module_inst.\aes_inst.\shiftrows_inst.$procdff$1351 ($dff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.\shiftrows_inst.$procmux$824_Y, Q = \aes_module_inst.aes_inst.shiftrows_inst.done, rval = 1'0).
Adding EN signal on $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.$procdff$1347 ($adff) from module top_level (D = \aes_module_inst.aes_inst.mixcolumns_inst.temp_state, Q = \aes_module_inst.aes_inst.mixcolumns_inst.state_out).
Adding EN signal on $flatten\aes_module_inst.\aes_inst.\keysched_inst.$procdff$1458 ($dff) from module top_level (D = { $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:193$319_Y [7:0] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:193$319_Y [15:8] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:193$319_Y [23:16] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:193$319_Y [31:24] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:192$318_Y [7:0] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:192$318_Y [15:8] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:192$318_Y [23:16] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:192$318_Y [31:24] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:191$317_Y [7:0] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:191$317_Y [15:8] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:191$317_Y [23:16] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:191$317_Y [31:24] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:190$316_Y [7:0] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:190$316_Y [15:8] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:190$316_Y [23:16] $flatten\aes_module_inst.\aes_inst.\keysched_inst.$xor$keysched.v:190$316_Y [31:24] }, Q = \aes_module_inst.aes_inst.keysched_inst.next_key_out).
Adding SRST signal on $flatten\aes_module_inst.\aes_inst.\keysched_inst.$procdff$1457 ($dff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.\keysched_inst.$2\done[0:0], Q = \aes_module_inst.aes_inst.keysched_inst.done, rval = 1'0).
Adding EN signal on $flatten\aes_module_inst.\aes_inst.$procdff$1382 ($adff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.$0\keysched_ena[0:0], Q = \aes_module_inst.aes_inst.keysched_ena).
Adding EN signal on $flatten\aes_module_inst.\aes_inst.$procdff$1379 ($adff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.$0\mixcolumns_ena[0:0], Q = \aes_module_inst.aes_inst.mixcolumns_ena).
Adding EN signal on $flatten\aes_module_inst.\aes_inst.$procdff$1376 ($adff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.$0\shiftrows_ena[0:0], Q = \aes_module_inst.aes_inst.shiftrows_ena).
Adding EN signal on $flatten\aes_module_inst.\aes_inst.$procdff$1373 ($adff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.$0\subbytes_ena[0:0], Q = \aes_module_inst.aes_inst.subbytes_ena).
Adding EN signal on $flatten\aes_module_inst.\aes_inst.$procdff$1370 ($adff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.$0\round[3:0], Q = \aes_module_inst.aes_inst.round).
Adding EN signal on $flatten\aes_module_inst.\aes_inst.$procdff$1367 ($dff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.$0\key[127:0], Q = \aes_module_inst.aes_inst.key).
Adding EN signal on $flatten\aes_module_inst.\aes_inst.$procdff$1362 ($adff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.$0\aes_state[127:0], Q = \aes_module_inst.aes_inst.aes_state).
Adding EN signal on $flatten\aes_module_inst.\aes_inst.$procdff$1359 ($adff) from module top_level (D = $flatten\aes_module_inst.\aes_inst.$0\done[0:0], Q = \aes_module_inst.aes_inst.done).
Adding EN signal on $flatten\aes_module_inst.$procdff$1443 ($adff) from module top_level (D = $flatten\aes_module_inst.$0\bytecount[5:0], Q = \aes_module_inst.bytecount).
Adding EN signal on $flatten\aes_module_inst.$procdff$1440 ($dff) from module top_level (D = $flatten\aes_module_inst.$or$aes_module.v:0$29_Y, Q = \aes_module_inst.aes_din).
Adding EN signal on $flatten\aes_module_inst.$procdff$1435 ($adff) from module top_level (D = $flatten\aes_module_inst.$0\aes_rst[0:0], Q = \aes_module_inst.aes_rst).
Adding EN signal on $flatten\aes_module_inst.$procdff$1429 ($adff) from module top_level (D = $flatten\aes_module_inst.$0\uart_tx_enable[0:0], Q = \aes_module_inst.uart_tx_enable).
Adding EN signal on $flatten\aes_module_inst.$procdff$1426 ($adff) from module top_level (D = $flatten\aes_module_inst.$shiftx$aes_module.v:0$36_Y, Q = \aes_module_inst.uart_data_to_tx).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1533 ($dlatch) from module top_level.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1533 ($dlatch) from module top_level.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1533 ($dlatch) from module top_level.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1533 ($dlatch) from module top_level.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1533 ($dlatch) from module top_level.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1533 ($dlatch) from module top_level.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1533 ($dlatch) from module top_level.

15.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 21 unused cells and 21 unused wires.
<suppressed ~22 debug messages>

15.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~20 debug messages>

15.12.9. Rerunning OPT passes. (Maybe there is more to do..)

15.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

15.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
    New ctrl vector for $pmux cell $flatten\uart_inst.$procmux$1055: { $flatten\uart_inst.$procmux$1046_CMP $flatten\uart_inst.$procmux$1017_CMP }
  Optimizing cells in module \top_level.
Performed a total of 1 changes.

15.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

15.12.13. Executing OPT_DFF pass (perform DFF optimizations).

15.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 2 unused cells and 9 unused wires.
<suppressed ~3 debug messages>

15.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.12.16. Rerunning OPT passes. (Maybe there is more to do..)

15.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

15.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

15.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.12.20. Executing OPT_DFF pass (perform DFF optimizations).

15.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.12.23. Finished OPT passes. (There is nothing left to do.)

15.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$mem.cc:328:emit$708 ($flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst0.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst0.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst1.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst1.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst2.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst2.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst3.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst3.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[0].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[0].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[10].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[10].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[11].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[11].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[12].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[12].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[13].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[13].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[14].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[14].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[15].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[15].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[1].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[1].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[2].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[2].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[3].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[3].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[4].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[4].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[5].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[5].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[6].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[6].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[7].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[7].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[8].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[8].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 24 address bits (of 32) from memory init port top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[9].sbox_instance.$auto$mem.cc:328:emit$704 ($flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[9].sbox_instance.$auto$proc_rom.cc:155:do_switch$702).
Removed top 9 bits (of 32) from port B of cell top_level.$lt$top_level.v:58$2 ($lt).
Removed top 31 bits (of 32) from port B of cell top_level.$add$top_level.v:59$3 ($add).
Removed top 9 bits (of 32) from port Y of cell top_level.$add$top_level.v:59$3 ($add).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:195:make_patterns_logic$1638 ($ne).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:195:make_patterns_logic$1636 ($ne).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:195:make_patterns_logic$1634 ($ne).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:195:make_patterns_logic$1627 ($ne).
Removed top 2 bits (of 3) from port B of cell top_level.$auto$opt_dff.cc:195:make_patterns_logic$1652 ($ne).
Removed top 1 bits (of 2) from mux cell top_level.$flatten\uart_inst.$procmux$1044 ($mux).
Removed top 1 bits (of 2) from port B of cell top_level.$flatten\uart_inst.$procmux$1042_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell top_level.$flatten\uart_inst.$procmux$1031 ($mux).
Removed top 1 bits (of 2) from port B of cell top_level.$flatten\uart_inst.$procmux$1002_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell top_level.$flatten\uart_inst.$procmux$986 ($mux).
Removed top 1 bits (of 2) from mux cell top_level.$flatten\uart_inst.$procmux$976 ($mux).
Removed top 1 bits (of 3) from port B of cell top_level.$auto$opt_dff.cc:195:make_patterns_logic$1648 ($ne).
Removed top 9 bits (of 16) from port B of cell top_level.$flatten\uart_inst.$eq$uart.v:125$70 ($eq).
Converting cell top_level.$flatten\uart_inst.$neg$uart.v:0$55 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell top_level.$flatten\uart_inst.$neg$uart.v:0$55 ($neg).
Removed top 9 bits (of 16) from port B of cell top_level.$flatten\uart_inst.$eq$uart.v:67$52 ($eq).
Removed top 10 bits (of 16) from port B of cell top_level.$flatten\uart_inst.$eq$uart.v:53$49 ($eq).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:195:make_patterns_logic$1567 ($ne).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:195:make_patterns_logic$1569 ($ne).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:195:make_patterns_logic$1571 ($ne).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:195:make_patterns_logic$1549 ($ne).
Removed top 1 bits (of 2) from port B of cell top_level.$auto$opt_dff.cc:195:make_patterns_logic$1540 ($ne).
Removed top 2 bits (of 3) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.$procmux$847 ($mux).
Removed top 1 bits (of 3) from port B of cell top_level.$flatten\aes_module_inst.\aes_inst.$procmux$853_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top_level.$flatten\aes_module_inst.\aes_inst.$procmux$860_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.$procmux$862 ($mux).
Removed top 2 bits (of 3) from port B of cell top_level.$flatten\aes_module_inst.\aes_inst.$procmux$864_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[15].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[14].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[13].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[12].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[11].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[10].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[9].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[8].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[7].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[6].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[5].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[4].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[3].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[2].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[1].xtime_inst.$procmux$836 ($mux).
Removed top 3 bits (of 8) from mux cell top_level.$flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[0].xtime_inst.$procmux$836 ($mux).
Removed top 2 bits (of 3) from mux cell top_level.$flatten\aes_module_inst.$procmux$1143 ($mux).
Removed top 2 bits (of 3) from port B of cell top_level.$flatten\aes_module_inst.$procmux$1139_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell top_level.$flatten\aes_module_inst.$procmux$1137 ($mux).
Removed top 1 bits (of 3) from port B of cell top_level.$flatten\aes_module_inst.$procmux$1135_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell top_level.$flatten\aes_module_inst.$procmux$1132 ($mux).
Removed top 22 bits (of 32) from port B of cell top_level.$flatten\aes_module_inst.$shiftx$aes_module.v:0$36 ($shiftx).
Removed top 23 bits (of 33) from port A of cell top_level.$flatten\aes_module_inst.$neg$aes_module.v:0$23 ($neg).
Converting cell top_level.$flatten\aes_module_inst.$neg$aes_module.v:0$23 ($neg) from signed to unsigned.
Removed top 1 bits (of 10) from port A of cell top_level.$flatten\aes_module_inst.$neg$aes_module.v:0$23 ($neg).
Removed top 1 bits (of 6) from port B of cell top_level.$flatten\aes_module_inst.$eq$aes_module.v:37$16 ($eq).
Removed top 9 bits (of 32) from wire top_level.$add$top_level.v:59$3_Y.
Removed top 1 bits (of 3) from wire top_level.$flatten\aes_module_inst.$procmux$1132_Y.
Removed top 1 bits (of 3) from wire top_level.$flatten\aes_module_inst.$procmux$1137_Y.
Removed top 2 bits (of 3) from wire top_level.$flatten\aes_module_inst.$procmux$1143_Y.
Removed top 2 bits (of 3) from wire top_level.$flatten\aes_module_inst.\aes_inst.$procmux$847_Y.
Removed top 1 bits (of 3) from wire top_level.$flatten\aes_module_inst.\aes_inst.$procmux$862_Y.
Removed top 1 bits (of 2) from wire top_level.$flatten\uart_inst.$procmux$1031_Y.
Removed top 1 bits (of 2) from wire top_level.$flatten\uart_inst.$procmux$1044_Y.
Removed top 1 bits (of 2) from wire top_level.$flatten\uart_inst.$procmux$976_Y.
Removed top 1 bits (of 2) from wire top_level.$flatten\uart_inst.$procmux$986_Y.
Removed top 7 bits (of 8) from wire top_level.led_state.

15.14. Executing PEEPOPT pass (run peephole optimizers).

15.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 11 unused wires.
<suppressed ~1 debug messages>

15.16. Executing SHARE pass (SAT-based resource sharing).

15.17. Executing TECHMAP pass (map to technology primitives).

15.17.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

15.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

15.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top_level:
  creating $macc model for $add$top_level.v:59$3 ($add).
  creating $macc model for $flatten\aes_module_inst.$add$aes_module.v:46$30 ($add).
  creating $macc model for $flatten\aes_module_inst.$neg$aes_module.v:0$23 ($neg).
  creating $macc model for $flatten\aes_module_inst.\aes_inst.$add$aes.v:125$95 ($add).
  creating $macc model for $flatten\uart_inst.$add$uart.v:129$71 ($add).
  creating $macc model for $flatten\uart_inst.$add$uart.v:141$75 ($add).
  creating $macc model for $flatten\uart_inst.$add$uart.v:61$51 ($add).
  creating $macc model for $flatten\uart_inst.$add$uart.v:74$63 ($add).
  creating $macc model for $flatten\uart_inst.$neg$uart.v:0$55 ($neg).
  creating $alu model for $macc $flatten\uart_inst.$neg$uart.v:0$55.
  creating $alu model for $macc $flatten\uart_inst.$add$uart.v:74$63.
  creating $alu model for $macc $flatten\uart_inst.$add$uart.v:61$51.
  creating $alu model for $macc $flatten\uart_inst.$add$uart.v:141$75.
  creating $alu model for $macc $flatten\uart_inst.$add$uart.v:129$71.
  creating $alu model for $macc $flatten\aes_module_inst.\aes_inst.$add$aes.v:125$95.
  creating $alu model for $macc $flatten\aes_module_inst.$neg$aes_module.v:0$23.
  creating $alu model for $macc $flatten\aes_module_inst.$add$aes_module.v:46$30.
  creating $alu model for $macc $add$top_level.v:59$3.
  creating $alu model for $lt$top_level.v:58$2 ($lt): new $alu
  creating $alu cell for $lt$top_level.v:58$2: $auto$alumacc.cc:485:replace_alu$1686
  creating $alu cell for $add$top_level.v:59$3: $auto$alumacc.cc:485:replace_alu$1697
  creating $alu cell for $flatten\aes_module_inst.$add$aes_module.v:46$30: $auto$alumacc.cc:485:replace_alu$1700
  creating $alu cell for $flatten\aes_module_inst.$neg$aes_module.v:0$23: $auto$alumacc.cc:485:replace_alu$1703
  creating $alu cell for $flatten\aes_module_inst.\aes_inst.$add$aes.v:125$95: $auto$alumacc.cc:485:replace_alu$1706
  creating $alu cell for $flatten\uart_inst.$add$uart.v:129$71: $auto$alumacc.cc:485:replace_alu$1709
  creating $alu cell for $flatten\uart_inst.$add$uart.v:141$75: $auto$alumacc.cc:485:replace_alu$1712
  creating $alu cell for $flatten\uart_inst.$add$uart.v:61$51: $auto$alumacc.cc:485:replace_alu$1715
  creating $alu cell for $flatten\uart_inst.$add$uart.v:74$63: $auto$alumacc.cc:485:replace_alu$1718
  creating $alu cell for $flatten\uart_inst.$neg$uart.v:0$55: $auto$alumacc.cc:485:replace_alu$1721
  created 10 $alu and 0 $macc cells.

15.21. Executing OPT pass (performing simple optimizations).

15.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~2 debug messages>

15.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

15.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

15.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.21.6. Executing OPT_DFF pass (perform DFF optimizations).

15.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

15.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.21.9. Rerunning OPT passes. (Maybe there is more to do..)

15.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~44 debug messages>

15.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

15.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.21.13. Executing OPT_DFF pass (perform DFF optimizations).

15.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.21.16. Finished OPT passes. (There is nothing left to do.)

15.22. Executing MEMORY pass.

15.22.1. Executing OPT_MEM pass (optimize memories).
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 0
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 1
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 2
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 3
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 4
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 5
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 6
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 7
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 8
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 9
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 10
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 11
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 12
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 13
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 14
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 15
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 16
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 17
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 18
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 19
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 20
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 21
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 22
top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706: removing const-0 lane 23
Performed a total of 1 transformations.

15.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

15.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

15.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

15.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706'[0] in module `\top_level': no output FF found.
Checking read port `$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst0.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': no output FF found.
Checking read port `$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst1.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': no output FF found.
Checking read port `$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst2.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': no output FF found.
Checking read port `$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst3.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': no output FF found.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[0].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[10].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[11].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[12].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[13].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[14].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[15].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[1].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[2].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[3].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[4].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[5].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[6].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[7].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[8].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port `$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[9].sbox_instance.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merging output FF to cell.
Checking read port address `$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706'[0] in module `\top_level': address FF has async set and/or reset, not supported.
Checking read port address `$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst0.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merged address FF to cell.
Checking read port address `$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst1.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merged address FF to cell.
Checking read port address `$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst2.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merged address FF to cell.
Checking read port address `$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst3.$auto$proc_rom.cc:155:do_switch$702'[0] in module `\top_level': merged address FF to cell.

15.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 1 unused cells and 160 unused wires.
<suppressed ~34 debug messages>

15.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

15.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

15.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

15.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst0.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst1.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst2.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\keysched_inst.\sbox_inst3.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[0].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[10].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[11].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[12].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[13].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[14].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[15].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[1].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[2].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[3].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[4].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[5].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[6].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[7].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[8].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
mapping memory top_level.$flatten\aes_module_inst.\aes_inst.\subbytes_inst.\sbox_gen[9].sbox_instance.$auto$proc_rom.cc:155:do_switch$702 via $__ICE40_RAM4K_
<suppressed ~1102 debug messages>

15.25. Executing TECHMAP pass (map to technology primitives).

15.25.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

15.25.2. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

15.25.3. Continuing TECHMAP pass.
Using template $paramod$18dae5875ab6982fd87b1c6acef64e49b7d0c19f\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~45 debug messages>

15.26. Executing ICE40_BRAMINIT pass.

15.27. Executing OPT pass (performing simple optimizations).

15.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~360 debug messages>

15.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

15.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1623 ($dffe) from module top_level (D = $flatten\aes_module_inst.\aes_inst.$procmux$924_Y [95:0], Q = \aes_module_inst.aes_inst.key [95:0], rval = 96'100010000001010111110111101010111010011011010010101011100010100000010110000101010111111000101011).
Adding SRST signal on $auto$ff.cc:266:slice$1552 ($dffe) from module top_level (D = $flatten\uart_inst.$4$lookahead\rxdataout$39[7:0]$54, Q = \uart_inst.rxdataout, rval = 8'00000000).

15.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 1 unused cells and 359 unused wires.
<suppressed ~2 debug messages>

15.27.5. Rerunning OPT passes. (Removed registers in this run.)

15.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~1 debug messages>

15.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.27.8. Executing OPT_DFF pass (perform DFF optimizations).

15.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

15.27.10. Finished fast OPT passes.

15.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706 in module \top_level:
  created 16 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

15.29. Executing OPT pass (performing simple optimizations).

15.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~3 debug messages>

15.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

15.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
    Consolidated identical input bits for $mux cell $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][3][3]$2128:
      Old ports: A=8'00100000, B=8'01000000, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$b$2112
      New ports: A=2'01, B=2'10, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$b$2112 [6:5]
      New connections: { $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$b$2112 [7] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$b$2112 [4:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][3][2]$2125:
      Old ports: A=8'00001000, B=8'00010000, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$a$2111
      New ports: A=2'01, B=2'10, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$a$2111 [4:3]
      New connections: { $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$a$2111 [7:5] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$a$2111 [2:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][3][1]$2122:
      Old ports: A=8'00000010, B=8'00000100, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$b$2109
      New ports: A=2'01, B=2'10, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$b$2109 [2:1]
      New connections: { $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$b$2109 [7:3] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$b$2109 [0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][3][0]$2119:
      Old ports: A=8'00000000, B=8'00000001, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$a$2108
      New ports: A=1'0, B=1'1, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$a$2108 [0]
      New connections: $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$a$2108 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][3][4]$2131:
      Old ports: A=8'10000000, B=8'00011011, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$a$2114
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$a$2114 [7] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$a$2114 [0] }
      New connections: $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$a$2114 [6:1] = { 2'00 $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$a$2114 [0] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$a$2114 [0] 1'0 $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$a$2114 [0] }
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.$procmux$1132:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:461:run$1674 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$1674 [1]
      New connections: $auto$wreduce.cc:461:run$1674 [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\aes_module_inst.$procmux$1134:
      Old ports: A=3'000, B={ 2'00 $auto$wreduce.cc:461:run$1676 [0] 1'0 $auto$wreduce.cc:461:run$1675 [1:0] 1'0 $auto$wreduce.cc:461:run$1674 [1:0] }, Y=$flatten\aes_module_inst.$0\state[2:0]
      New ports: A=2'00, B={ 1'0 $auto$wreduce.cc:461:run$1676 [0] $auto$wreduce.cc:461:run$1675 [1:0] $auto$wreduce.cc:461:run$1674 [1:0] }, Y=$flatten\aes_module_inst.$0\state[2:0] [1:0]
      New connections: $flatten\aes_module_inst.$0\state[2:0] [2] = 1'0
    New ctrl vector for $pmux cell $flatten\aes_module_inst.$procmux$1179: $auto$opt_reduce.cc:137:opt_pmux$2144
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.$procmux$843:
      Old ports: A=3'001, B=3'110, Y=$flatten\aes_module_inst.\aes_inst.$procmux$843_Y
      New ports: A=2'01, B=2'10, Y=$flatten\aes_module_inst.\aes_inst.$procmux$843_Y [1:0]
      New connections: $flatten\aes_module_inst.\aes_inst.$procmux$843_Y [2] = $flatten\aes_module_inst.\aes_inst.$procmux$843_Y [1]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.$procmux$851:
      Old ports: A=3'011, B=3'100, Y=$flatten\aes_module_inst.\aes_inst.$procmux$851_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\aes_module_inst.\aes_inst.$procmux$851_Y [2] $flatten\aes_module_inst.\aes_inst.$procmux$851_Y [0] }
      New connections: $flatten\aes_module_inst.\aes_inst.$procmux$851_Y [1] = $flatten\aes_module_inst.\aes_inst.$procmux$851_Y [0]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.$procmux$856:
      Old ports: A=3'100, B=3'011, Y=$flatten\aes_module_inst.\aes_inst.$procmux$856_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\aes_module_inst.\aes_inst.$procmux$856_Y [2] $flatten\aes_module_inst.\aes_inst.$procmux$856_Y [0] }
      New connections: $flatten\aes_module_inst.\aes_inst.$procmux$856_Y [1] = $flatten\aes_module_inst.\aes_inst.$procmux$856_Y [0]
    Consolidated identical input bits for $mux cell $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][3][5]$2134:
      Old ports: A=8'00110110, B=8'00000000, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$b$2115
      New ports: A=1'1, B=1'0, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$b$2115 [1]
      New connections: { $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$b$2115 [7:2] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$b$2115 [0] } = { 2'00 $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$b$2115 [1] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$b$2115 [1] 1'0 $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$b$2115 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[0].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [3:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2028 [2:1] \aes_module_inst.aes_inst.aes_state [1] $auto$opt_expr.cc:205:group_cell_inputs$2028 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[0] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [3:2] \aes_module_inst.aes_inst.aes_state [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2028 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[0] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[0] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[0] [2] = \aes_module_inst.aes_inst.aes_state [1]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[10].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [83:80] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2056 [2:1] \aes_module_inst.aes_inst.aes_state [81] $auto$opt_expr.cc:205:group_cell_inputs$2056 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[10] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [83:82] \aes_module_inst.aes_inst.aes_state [80] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2056 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[10] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[10] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[10] [2] = \aes_module_inst.aes_inst.aes_state [81]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[11].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [91:88] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2052 [2:1] \aes_module_inst.aes_inst.aes_state [89] $auto$opt_expr.cc:205:group_cell_inputs$2052 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[11] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [91:90] \aes_module_inst.aes_inst.aes_state [88] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2052 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[11] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[11] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[11] [2] = \aes_module_inst.aes_inst.aes_state [89]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[12].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [99:96] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2048 [2:1] \aes_module_inst.aes_inst.aes_state [97] $auto$opt_expr.cc:205:group_cell_inputs$2048 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[12] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [99:98] \aes_module_inst.aes_inst.aes_state [96] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2048 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[12] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[12] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[12] [2] = \aes_module_inst.aes_inst.aes_state [97]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[13].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [107:104] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2044 [2:1] \aes_module_inst.aes_inst.aes_state [105] $auto$opt_expr.cc:205:group_cell_inputs$2044 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[13] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [107:106] \aes_module_inst.aes_inst.aes_state [104] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2044 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[13] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[13] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[13] [2] = \aes_module_inst.aes_inst.aes_state [105]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[14].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [115:112] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2040 [2:1] \aes_module_inst.aes_inst.aes_state [113] $auto$opt_expr.cc:205:group_cell_inputs$2040 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[14] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [115:114] \aes_module_inst.aes_inst.aes_state [112] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2040 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[14] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[14] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[14] [2] = \aes_module_inst.aes_inst.aes_state [113]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[15].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [123:120] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2036 [2:1] \aes_module_inst.aes_inst.aes_state [121] $auto$opt_expr.cc:205:group_cell_inputs$2036 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[15] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [123:122] \aes_module_inst.aes_inst.aes_state [120] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2036 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[15] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[15] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[15] [2] = \aes_module_inst.aes_inst.aes_state [121]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[1].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [11:8] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2032 [2:1] \aes_module_inst.aes_inst.aes_state [9] $auto$opt_expr.cc:205:group_cell_inputs$2032 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[1] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [11:10] \aes_module_inst.aes_inst.aes_state [8] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2032 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[1] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[1] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[1] [2] = \aes_module_inst.aes_inst.aes_state [9]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[2].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [19:16] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2088 [2:1] \aes_module_inst.aes_inst.aes_state [17] $auto$opt_expr.cc:205:group_cell_inputs$2088 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[2] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [19:18] \aes_module_inst.aes_inst.aes_state [16] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2088 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[2] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[2] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[2] [2] = \aes_module_inst.aes_inst.aes_state [17]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[3].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [27:24] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2084 [2:1] \aes_module_inst.aes_inst.aes_state [25] $auto$opt_expr.cc:205:group_cell_inputs$2084 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[3] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [27:26] \aes_module_inst.aes_inst.aes_state [24] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2084 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[3] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[3] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[3] [2] = \aes_module_inst.aes_inst.aes_state [25]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[4].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [35:32] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2080 [2:1] \aes_module_inst.aes_inst.aes_state [33] $auto$opt_expr.cc:205:group_cell_inputs$2080 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[4] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [35:34] \aes_module_inst.aes_inst.aes_state [32] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2080 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[4] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[4] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[4] [2] = \aes_module_inst.aes_inst.aes_state [33]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[5].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [43:40] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2076 [2:1] \aes_module_inst.aes_inst.aes_state [41] $auto$opt_expr.cc:205:group_cell_inputs$2076 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[5] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [43:42] \aes_module_inst.aes_inst.aes_state [40] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2076 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[5] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[5] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[5] [2] = \aes_module_inst.aes_inst.aes_state [41]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[6].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [51:48] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2072 [2:1] \aes_module_inst.aes_inst.aes_state [49] $auto$opt_expr.cc:205:group_cell_inputs$2072 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[6] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [51:50] \aes_module_inst.aes_inst.aes_state [48] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2072 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[6] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[6] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[6] [2] = \aes_module_inst.aes_inst.aes_state [49]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[7].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [59:56] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2068 [2:1] \aes_module_inst.aes_inst.aes_state [57] $auto$opt_expr.cc:205:group_cell_inputs$2068 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[7] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [59:58] \aes_module_inst.aes_inst.aes_state [56] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2068 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[7] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[7] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[7] [2] = \aes_module_inst.aes_inst.aes_state [57]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[8].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [67:64] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2064 [2:1] \aes_module_inst.aes_inst.aes_state [65] $auto$opt_expr.cc:205:group_cell_inputs$2064 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[8] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [67:66] \aes_module_inst.aes_inst.aes_state [64] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2064 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[8] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[8] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[8] [2] = \aes_module_inst.aes_inst.aes_state [65]
    Consolidated identical input bits for $mux cell $flatten\aes_module_inst.\aes_inst.\mixcolumns_inst.\xtime_gen[9].xtime_inst.$procmux$836:
      Old ports: A={ \aes_module_inst.aes_inst.aes_state [75:72] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2060 [2:1] \aes_module_inst.aes_inst.aes_state [73] $auto$opt_expr.cc:205:group_cell_inputs$2060 [0] 1'1 }, Y=\aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[9] [4:0]
      New ports: A={ \aes_module_inst.aes_inst.aes_state [75:74] \aes_module_inst.aes_inst.aes_state [72] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$2060 1'1 }, Y={ \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[9] [4:3] \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[9] [1:0] }
      New connections: \aes_module_inst.aes_inst.mixcolumns_inst.xtime_s[9] [2] = \aes_module_inst.aes_inst.aes_state [73]
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1025:
      Old ports: A=2'11, B=2'00, Y=$flatten\uart_inst.$procmux$1025_Y
      New ports: A=1'1, B=1'0, Y=$flatten\uart_inst.$procmux$1025_Y [0]
      New connections: $flatten\uart_inst.$procmux$1025_Y [1] = $flatten\uart_inst.$procmux$1025_Y [0]
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1033:
      Old ports: A=2'10, B={ 1'1 $auto$wreduce.cc:461:run$1679 [0] }, Y=$flatten\uart_inst.$procmux$1033_Y
      New ports: A=1'0, B=$auto$wreduce.cc:461:run$1679 [0], Y=$flatten\uart_inst.$procmux$1033_Y [0]
      New connections: $flatten\uart_inst.$procmux$1033_Y [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\uart_inst.$procmux$1038:
      Old ports: A=2'10, B=2'00, Y=$flatten\uart_inst.$procmux$1038_Y
      New ports: A=1'1, B=1'0, Y=$flatten\uart_inst.$procmux$1038_Y [1]
      New connections: $flatten\uart_inst.$procmux$1038_Y [0] = 1'0
  Optimizing cells in module \top_level.
    Consolidated identical input bits for $mux cell $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$2113:
      Old ports: A=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$a$2114, B=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$b$2115, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][1]$a$2105
      New ports: A={ $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$a$2114 [7] 1'0 $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$a$2114 [0] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$a$2114 [0] }, B={ 1'0 $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$b$2115 [1] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][2]$b$2115 [1] 1'0 }, Y={ $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][1]$a$2105 [7] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][1]$a$2105 [2:0] }
      New connections: $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][1]$a$2105 [6:3] = { 1'0 $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][1]$a$2105 [2:0] }
    Consolidated identical input bits for $mux cell $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$2110:
      Old ports: A=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$a$2111, B=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$b$2112, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$b$2103
      New ports: A={ 2'00 $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$a$2111 [4:3] }, B={ $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][1]$b$2112 [6:5] 2'00 }, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$b$2103 [6:3]
      New connections: { $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$b$2103 [7] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$b$2103 [2:0] } = 4'0000
    Consolidated identical input bits for $mux cell $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$2107:
      Old ports: A=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$a$2108, B=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$b$2109, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$a$2102
      New ports: A={ 2'00 $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$a$2108 [0] }, B={ $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][2][0]$b$2109 [2:1] 1'0 }, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$a$2102 [2:0]
      New connections: $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$a$2102 [7:3] = 5'00000
  Optimizing cells in module \top_level.
    Consolidated identical input bits for $mux cell $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][1]$2104:
      Old ports: A=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][1]$a$2105, B=8'00000000, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][0][0]$b$2100
      New ports: A={ $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][1]$a$2105 [7] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][1]$a$2105 [2:0] }, B=4'0000, Y={ $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][0][0]$b$2100 [7] $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][0][0]$b$2100 [2:0] }
      New connections: $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][0][0]$b$2100 [6:3] = { 1'0 $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][0][0]$b$2100 [2:0] }
    Consolidated identical input bits for $mux cell $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$2101:
      Old ports: A=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$a$2102, B=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$b$2103, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][0][0]$a$2099
      New ports: A={ 4'0000 $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$a$2102 [2:0] }, B={ $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][1][0]$b$2103 [6:3] 3'000 }, Y=$memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][0][0]$a$2099 [6:0]
      New connections: $memory$flatten\aes_module_inst.\aes_inst.\keysched_inst.\rcon_inst.$auto$proc_rom.cc:155:do_switch$706$rdmux[0][0][0]$a$2099 [7] = 1'0
  Optimizing cells in module \top_level.
Performed a total of 36 changes.

15.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

15.29.6. Executing OPT_DFF pass (perform DFF optimizations).

15.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

15.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.29.9. Rerunning OPT passes. (Maybe there is more to do..)

15.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

15.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

15.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $flatten\aes_module_inst.$procdff$1432 ($adff) from module top_level.

15.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~1 debug messages>

15.29.16. Rerunning OPT passes. (Maybe there is more to do..)

15.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~45 debug messages>

15.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

15.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.29.20. Executing OPT_DFF pass (perform DFF optimizations).

15.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.29.23. Finished OPT passes. (There is nothing left to do.)

15.30. Executing ICE40_WRAPCARRY pass (wrap carries).

15.31. Executing TECHMAP pass (map to technology primitives).

15.31.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

15.31.2. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

15.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod$36fdbc18fab0758c8553dda57bd33e3f8f3e8765\_80_ice40_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$025d767fc934a3e7d59a671de523743ebaa07759\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:9d7c541a436e2c9bb59914d3a53cc61c099f37b0$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $and.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
Creating constmapped module `$paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx'.

15.31.30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2852.
    dead port 2/2 on $mux $procmux$2846.
    dead port 2/2 on $mux $procmux$2840.
Removed 3 multiplexer ports.
<suppressed ~568 debug messages>

15.31.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx.
<suppressed ~2 debug messages>
Removed 0 unused cells and 9 unused wires.
Using template $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Using template $paramod$448756c9a9dfaa49080ce4b90c6cc182883e181f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$43474339bb8db435b978167d91ed8375399562e7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$constmap:6c39e690103f07a79a9a7bc3048d8f2f5e5d9d3c$paramod$f612e35060ae7fb18272569c570296f68e4cce8a\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$91e48372c4727ea71d55ab176117dd734d7fabbc\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:d3a9dbfbcdb01b8f2b0053b3a234a39cfa4a68b0$paramod$725c87e39d9cfa8e3f87960d3d9518e9172132b3\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:0a5066471a34f60e973d392b0f8a69ac616f6e53$paramod$725c87e39d9cfa8e3f87960d3d9518e9172132b3\_90_shift_shiftx'.

15.31.54. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:0a5066471a34f60e973d392b0f8a69ac616f6e53$paramod$725c87e39d9cfa8e3f87960d3d9518e9172132b3\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5795.
    dead port 2/2 on $mux $procmux$5789.
    dead port 2/2 on $mux $procmux$5783.
    dead port 2/2 on $mux $procmux$5777.
    dead port 2/2 on $mux $procmux$5771.
    dead port 2/2 on $mux $procmux$5765.
    dead port 2/2 on $mux $procmux$5759.
    dead port 2/2 on $mux $procmux$5753.
Removed 8 multiplexer ports.
<suppressed ~763 debug messages>

15.31.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:0a5066471a34f60e973d392b0f8a69ac616f6e53$paramod$725c87e39d9cfa8e3f87960d3d9518e9172132b3\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:0a5066471a34f60e973d392b0f8a69ac616f6e53$paramod$725c87e39d9cfa8e3f87960d3d9518e9172132b3\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~384 debug messages>

15.32. Executing OPT pass (performing simple optimizations).

15.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~7734 debug messages>

15.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~630 debug messages>
Removed a total of 210 cells.

15.32.3. Executing OPT_DFF pass (perform DFF optimizations).

15.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 2042 unused cells and 1049 unused wires.
<suppressed ~2043 debug messages>

15.32.5. Finished fast OPT passes.

15.33. Executing ICE40_OPT pass (performing simple optimizations).

15.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1686.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1686.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1697.slice[0].carry: CO=\counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1700.slice[0].carry: CO=\aes_module_inst.bytecount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$1703.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1706.slice[0].carry: CO=\aes_module_inst.aes_inst.round [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1709.slice[0].carry: CO=\uart_inst.txctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1712.slice[0].carry: CO=\uart_inst.txbitctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1715.slice[0].carry: CO=\uart_inst.rxctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1718.slice[0].carry: CO=\uart_inst.rxbitctr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1721.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$1718.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1721.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$1721.C [3]

15.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~143 debug messages>

15.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

15.33.4. Executing OPT_DFF pass (perform DFF optimizations).

15.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 1 unused cells and 28 unused wires.
<suppressed ~2 debug messages>

15.33.6. Rerunning OPT passes. (Removed registers in this run.)

15.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$1700.X [0]

15.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~23 debug messages>

15.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.33.10. Executing OPT_DFF pass (perform DFF optimizations).

15.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

15.33.12. Rerunning OPT passes. (Removed registers in this run.)

15.33.13. Running ICE40 specific optimizations.

15.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.33.16. Executing OPT_DFF pass (perform DFF optimizations).

15.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.33.18. Finished OPT passes. (There is nothing left to do.)

15.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

15.35. Executing TECHMAP pass (map to technology primitives).

15.35.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

15.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_NP_ for cells of type $_DFFE_NP_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_NP0_ for cells of type $_SDFF_NP0_.
No more expansions possible.
<suppressed ~1030 debug messages>

15.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1697.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1700.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[10].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1703.slice[3].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1706.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1709.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1712.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1715.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1718.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1721.slice[0].carry ($lut).
Mapping top_level.$auto$alumacc.cc:485:replace_alu$1721.slice[3].carry ($lut).

15.38. Executing ICE40_OPT pass (performing simple optimizations).

15.38.1. Running ICE40 specific optimizations.

15.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~1153 debug messages>

15.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~1605 debug messages>
Removed a total of 535 cells.

15.38.4. Executing OPT_DFF pass (perform DFF optimizations).

15.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 5748 unused wires.
<suppressed ~1 debug messages>

15.38.6. Rerunning OPT passes. (Removed registers in this run.)

15.38.7. Running ICE40 specific optimizations.

15.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~32 debug messages>

15.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~168 debug messages>
Removed a total of 56 cells.

15.38.10. Executing OPT_DFF pass (perform DFF optimizations).

15.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.38.12. Rerunning OPT passes. (Removed registers in this run.)

15.38.13. Running ICE40 specific optimizations.

15.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.38.16. Executing OPT_DFF pass (perform DFF optimizations).

15.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.38.18. Finished OPT passes. (There is nothing left to do.)

15.39. Executing TECHMAP pass (map to technology primitives).

15.39.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

15.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

15.40. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

15.41. Executing ABC9 pass.

15.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

15.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

15.41.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top_level.
Found 0 SCCs.

15.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

15.41.5. Executing PROC pass (convert processes to netlists).

15.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

15.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

15.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

15.41.5.4. Executing PROC_INIT pass (extract init attributes).

15.41.5.5. Executing PROC_ARST pass (detect async resets in processes).

15.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

15.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

15.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

15.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

15.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

15.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

15.41.5.12. Executing OPT_EXPR pass (perform const folding).

15.41.6. Executing TECHMAP pass (map to technology primitives).

15.41.6.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

15.41.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~130 debug messages>

15.41.7. Executing OPT pass (performing simple optimizations).

15.41.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.
Optimizing module SB_DFFES.

15.41.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Finding identical cells in module `\SB_DFFES'.
Removed a total of 0 cells.

15.41.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFFER..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFES..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

15.41.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFFER.
  Optimizing cells in module \SB_DFFR.
  Optimizing cells in module \SB_DFFES.
Performed a total of 0 changes.

15.41.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFR'.
Finding identical cells in module `\SB_DFFES'.
Removed a total of 0 cells.

15.41.7.6. Executing OPT_DFF pass (perform DFF optimizations).

15.41.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFER..
Finding unused cells or wires in module \SB_DFFR..
Finding unused cells or wires in module \SB_DFFES..

15.41.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFES.
Optimizing module SB_DFFR.

15.41.7.9. Finished OPT passes. (There is nothing left to do.)

15.41.8. Executing TECHMAP pass (map to technology primitives).

15.41.8.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

15.41.8.2. Continuing TECHMAP pass.
Using template SB_DFFES for cells of type SB_DFFES.
Using template SB_DFFER for cells of type SB_DFFER.
Using template SB_DFFR for cells of type SB_DFFR.
No more expansions possible.
<suppressed ~489 debug messages>

15.41.9. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

15.41.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1922 debug messages>

15.41.11. Executing ABC9_OPS pass (helper functions for ABC9).

15.41.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

15.41.13. Executing TECHMAP pass (map to technology primitives).

15.41.13.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

15.41.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_CARRY for cells of type SB_CARRY.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~157 debug messages>

15.41.14. Executing OPT pass (performing simple optimizations).

15.41.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.
<suppressed ~4 debug messages>

15.41.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

15.41.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

15.41.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

15.41.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.41.14.6. Executing OPT_DFF pass (perform DFF optimizations).

15.41.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

15.41.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.41.14.9. Rerunning OPT passes. (Maybe there is more to do..)

15.41.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_level..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

15.41.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_level.
Performed a total of 0 changes.

15.41.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_level'.
Removed a total of 0 cells.

15.41.14.13. Executing OPT_DFF pass (perform DFF optimizations).

15.41.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_level..

15.41.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_level.

15.41.14.16. Finished OPT passes. (There is nothing left to do.)

15.41.15. Executing AIGMAP pass (map logic to AIG).
Module top_level: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

15.41.16. Executing AIGMAP pass (map logic to AIG).
Module top_level: replaced 2090 cells with 12143 new cells, skipped 5356 cells.
  replaced 3 cell types:
     829 $_OR_
     777 $_XOR_
     484 $_MUX_
  not replaced 25 cell types:
      44 $scopeinfo
     238 $_NOT_
    1549 $_AND_
     320 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
       3 SB_DFFES
     191 SB_DFFR
      48 SB_DFFESS
       2 SB_DFFSR
     160 SB_DFFE
     290 SB_DFFER
     185 SB_DFFESR
     128 SB_DFFNE
       1 SB_DFFNSR
      20 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
      40 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
      20 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
     320 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010
     220 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
     456 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
     524 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
       3 SB_DFFES_$abc9_byp
      20 $paramod$f9adb3855a4afb8cdfa0616e71c7c884b08d7566\SB_RAM40_4K
      93 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
     191 SB_DFFR_$abc9_byp
     290 SB_DFFER_$abc9_byp

15.41.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

15.41.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

15.41.16.3. Executing XAIGER backend.
<suppressed ~1339 debug messages>
Extracted 6161 AND gates and 18580 wires from module `top_level' to a netlist network with 1171 inputs and 2438 outputs.

15.41.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

15.41.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1171/   2438  and =    5611  lev =   15 (0.91)  mem = 0.21 MB  box = 2497  bb = 2404
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 417 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1171/   2438  and =    8215  lev =   12 (0.70)  mem = 0.24 MB  ch = 1111  box = 2497  bb = 2404
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 417 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    8215.  Ch =  1064.  Total mem =    2.58 MB. Peak cut mem =    0.05 MB.
ABC: P:  Del = 4232.00.  Ar =    1698.0.  Edge =     5965.  Cut =    57131.  T =     0.01 sec
ABC: P:  Del = 4232.00.  Ar =    1692.0.  Edge =     6047.  Cut =    55659.  T =     0.01 sec
ABC: P:  Del = 4232.00.  Ar =    1492.0.  Edge =     5082.  Cut =    56411.  T =     0.01 sec
ABC: F:  Del = 4232.00.  Ar =    1380.0.  Edge =     4846.  Cut =    56006.  T =     0.01 sec
ABC: A:  Del = 4232.00.  Ar =    1368.0.  Edge =     4468.  Cut =    57352.  T =     0.01 sec
ABC: A:  Del = 4232.00.  Ar =    1362.0.  Edge =     4461.  Cut =    56856.  T =     0.01 sec
ABC: Total time =     0.04 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1171/   2438  and =    5953  lev =   13 (0.69)  mem = 0.21 MB  box = 2497  bb = 2404
ABC: Mapping (K=4)  :  lut =   1358  edge =    4394  lev =    6 (0.40)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   13  mem = 0.09 MB
ABC: LUT = 1358 : 2=278 20.5 %  3=482 35.5 %  4=598 44.0 %  Ave = 3.24
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 417 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.29 seconds, total: 0.29 seconds

15.41.16.6. Executing AIGER frontend.
<suppressed ~7230 debug messages>
Removed 9737 unused cells and 19755 unused wires.

15.41.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     1391
ABC RESULTS:   \SB_DFFES_$abc9_byp cells:        3
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:       93
ABC RESULTS:   \SB_DFFR_$abc9_byp cells:      191
ABC RESULTS:   \SB_DFFER_$abc9_byp cells:      290
ABC RESULTS:           input signals:      520
ABC RESULTS:          output signals:     1974
Removing temp directory.

15.41.17. Executing TECHMAP pass (map to technology primitives).

15.41.17.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

15.41.17.2. Continuing TECHMAP pass.
Using template SB_DFFR_$abc9_byp for cells of type SB_DFFR_$abc9_byp.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_DFFER_$abc9_byp for cells of type SB_DFFER_$abc9_byp.
Using template SB_DFFES_$abc9_byp for cells of type SB_DFFES_$abc9_byp.
Using template $paramod$f9adb3855a4afb8cdfa0616e71c7c884b08d7566\SB_RAM40_4K for cells of type $paramod$f9adb3855a4afb8cdfa0616e71c7c884b08d7566\SB_RAM40_4K.
No more expansions possible.
<suppressed ~607 debug messages>

15.42. Executing ICE40_WRAPCARRY pass (wrap carries).

15.43. Executing TECHMAP pass (map to technology primitives).

15.43.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

15.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 361 unused cells and 24591 unused wires.

15.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1459
  1-LUT               33
  2-LUT              285
  3-LUT              543
  4-LUT              598
  with \SB_CARRY    (#0)   61
  with \SB_CARRY    (#1)   62

Eliminating LUTs.
Number of LUTs:     1459
  1-LUT               33
  2-LUT              285
  3-LUT              543
  4-LUT              598
  with \SB_CARRY    (#0)   61
  with \SB_CARRY    (#1)   62

Combining LUTs.
Number of LUTs:     1420
  1-LUT               33
  2-LUT              242
  3-LUT              512
  4-LUT              633
  with \SB_CARRY    (#0)   61
  with \SB_CARRY    (#1)   62

Eliminated 0 LUTs.
Combined 39 LUTs.
<suppressed ~7711 debug messages>

15.45. Executing TECHMAP pass (map to technology primitives).

15.45.1. Executing Verilog-2005 frontend: /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

15.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$e85b6eba0dacefc5f73f8748159b8b9599212afc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$fe70bb3280659663b8fa2b45f42fda9ccf4ccfaa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$5c6b3f112e9e774ff496d60752518cf567d2aa0c\$lut for cells of type $lut.
Using template $paramod$5adaffea86c04e01fb44cf4b55790a46ac42ef0b\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$3a0a392069bc969f34c65c546a8c56fbbb67e282\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$ca2532991f2c847ac990e1deeca1e91108bc2da0\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod$f452822cad0895193e92c906a2d6170cb3736d1d\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$3b56205e0e57b3ea26d80fc7983017f83663129e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$22401499cdd44f3533d03c4b246566376c46a67b\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$f2b1c2975b2c77b81ebcda9e9ed88e8be61c259f\$lut for cells of type $lut.
Using template $paramod$ac2ea6024ab66d57878b75ea4ad42990a018eb08\$lut for cells of type $lut.
Using template $paramod$ad20004ca4cc55e015f230a7d22fd8b3bc00587e\$lut for cells of type $lut.
Using template $paramod$255b0049df4cb49b23955e4a3117758a889578dd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod$990f0fb2b3d003f8b16e47a6e2203c03f05c2581\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$228e7968edba70367b6b9d961263814d7f7c612c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$26675f983422f74a1925ab04e42db6c2369e1a2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$19457468c03b53ec09024ada785c6816b7d0407d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod$3daa3d28f0aeabd63a73946dfd26915edc924bcd\$lut for cells of type $lut.
Using template $paramod$0e36d771a172cfb1acdbb7ed418d288430d54908\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~2775 debug messages>
Removed 0 unused cells and 3278 unused wires.

15.46. Executing AUTONAME pass.
Renamed 63976 objects in module top_level (104 iterations).
<suppressed ~3700 debug messages>

15.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top_level'. Setting top module to top_level.

15.47.1. Analyzing design hierarchy..
Top module:  \top_level

15.47.2. Analyzing design hierarchy..
Top module:  \top_level
Removed 0 unused modules.

15.48. Printing statistics.

=== top_level ===

   Number of wires:               1231
   Number of wire bits:           5246
   Number of public wires:        1231
   Number of public wire bits:    5246
   Number of ports:                  5
   Number of port bits:             12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2578
     $scopeinfo                     44
     SB_CARRY                       86
     SB_DFFE                       160
     SB_DFFER                      290
     SB_DFFES                        3
     SB_DFFESR                     185
     SB_DFFESS                      48
     SB_DFFNE                      128
     SB_DFFNSR                       1
     SB_DFFR                       191
     SB_DFFSR                        2
     SB_LUT4                      1420
     SB_RAM40_4K                    20

15.49. Executing CHECK pass (checking for obvious problems).
Checking module top_level...
Found and reported 0 problems.

15.50. Executing JSON backend.

Warnings: 6 unique messages, 10 total
End of script. Logfile hash: 27d0fa733e, CPU: user 2.58s system 0.05s, MEM: 79.11 MB peak
Yosys 0.47+149 (git sha1 f04b89972, clang++ 18.1.8 -fPIC -O3)
Time spent: 15% 11x techmap (0 sec), 13% 44x opt_expr (0 sec), ...
