// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "08/03/2024 16:06:33"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MDR (
	DATA_ADDRESS,
	CLOCK,
	MIR,
	LOAD,
	IN_C,
	DATA_IN,
	OUT_B);
output 	[31:0] DATA_ADDRESS;
input 	CLOCK;
input 	[35:0] MIR;
input 	LOAD;
input 	[31:0] IN_C;
input 	[31:0] DATA_IN;
output 	[31:0] OUT_B;

// Design Ports Information
// DATA_ADDRESS[31]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[30]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[29]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[28]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[27]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[26]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[25]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[24]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[23]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[22]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[21]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[20]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[19]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[18]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[17]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[16]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[15]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[14]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[13]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[12]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[11]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[10]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[9]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[8]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[7]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[6]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[5]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[3]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[2]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[1]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_ADDRESS[0]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[31]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[30]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[29]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[28]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[27]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[26]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[25]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[24]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[23]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[22]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[21]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[20]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[19]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[18]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[17]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[16]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[15]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[14]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[13]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[12]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[11]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[10]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[9]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[8]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[7]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[6]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[5]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[4]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[3]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[2]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[1]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT_B[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MIR[35]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[34]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[33]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[32]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[31]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[30]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[29]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[28]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[27]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[26]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[25]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[24]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[23]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[22]	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[21]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[20]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[19]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[18]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[17]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[16]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[15]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[14]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[13]	=>  Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[12]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[11]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[10]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[9]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[7]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[4]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[2]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[1]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[0]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[31]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[31]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LOAD	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[30]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[30]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[29]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[29]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[28]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[28]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[27]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[27]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[26]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[26]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[25]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[25]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[24]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[24]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[23]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[23]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[22]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[22]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[21]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[21]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[20]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[20]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[19]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[19]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[18]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[17]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[16]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[16]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[15]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[15]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[14]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[14]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[13]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[13]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[12]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[12]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[11]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[11]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[10]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[10]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[9]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[9]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[8]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[8]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[7]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[6]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[6]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[5]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[5]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[4]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[4]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[3]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[2]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[2]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[1]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[1]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_IN[0]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[0]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[5]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MIR[8]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIC1_v.sdo");
// synopsys translate_on

wire \CLOCK~combout ;
wire \inst6~feeder_combout ;
wire \inst6~regout ;
wire \inst|inst12~combout ;
wire \inst|inst12~clkctrl_outclk ;
wire \inst|inst11[31]~0_combout ;
wire \LOAD~combout ;
wire \LOAD~clkctrl_outclk ;
wire \inst|inst5|inst~regout ;
wire \inst|inst11[30]~1_combout ;
wire \inst|inst5|inst1~regout ;
wire \inst|inst11[29]~2_combout ;
wire \inst|inst5|inst2~regout ;
wire \inst|inst11[28]~3_combout ;
wire \inst|inst5|inst3~regout ;
wire \inst|inst11[27]~4_combout ;
wire \inst|inst4|inst~regout ;
wire \inst|inst11[26]~5_combout ;
wire \inst|inst4|inst1~regout ;
wire \inst|inst11[25]~6_combout ;
wire \inst|inst4|inst2~regout ;
wire \inst|inst11[24]~7_combout ;
wire \inst|inst4|inst3~regout ;
wire \inst|inst11[23]~8_combout ;
wire \inst|inst6|inst~regout ;
wire \inst|inst11[22]~9_combout ;
wire \inst|inst6|inst1~regout ;
wire \inst|inst11[21]~10_combout ;
wire \inst|inst6|inst2~regout ;
wire \inst|inst11[20]~11_combout ;
wire \inst|inst6|inst3~regout ;
wire \inst|inst11[19]~12_combout ;
wire \inst|inst7|inst~regout ;
wire \inst|inst11[18]~13_combout ;
wire \inst|inst7|inst1~regout ;
wire \inst|inst11[17]~14_combout ;
wire \inst|inst7|inst2~regout ;
wire \inst|inst11[16]~15_combout ;
wire \inst|inst7|inst3~regout ;
wire \inst|inst11[15]~16_combout ;
wire \inst|inst|inst~regout ;
wire \inst|inst11[14]~17_combout ;
wire \inst|inst|inst1~regout ;
wire \inst|inst11[13]~18_combout ;
wire \inst|inst|inst2~regout ;
wire \inst|inst11[12]~19_combout ;
wire \inst|inst|inst3~regout ;
wire \inst|inst11[11]~20_combout ;
wire \inst|inst1|inst~regout ;
wire \inst|inst11[10]~21_combout ;
wire \inst|inst1|inst1~regout ;
wire \inst|inst11[9]~22_combout ;
wire \inst|inst1|inst2~regout ;
wire \inst|inst11[8]~23_combout ;
wire \inst|inst1|inst3~regout ;
wire \inst|inst11[7]~24_combout ;
wire \inst|inst2|inst~regout ;
wire \inst|inst11[6]~25_combout ;
wire \inst|inst2|inst1~regout ;
wire \inst|inst11[5]~26_combout ;
wire \inst|inst2|inst2~regout ;
wire \inst|inst11[4]~27_combout ;
wire \inst|inst2|inst3~regout ;
wire \inst|inst11[3]~28_combout ;
wire \inst|inst3|inst~regout ;
wire \inst|inst11[2]~29_combout ;
wire \inst|inst3|inst1~regout ;
wire \inst|inst11[1]~30_combout ;
wire \inst|inst3|inst2~regout ;
wire \inst|inst11[0]~31_combout ;
wire \inst|inst3|inst3~regout ;
wire \inst5~0_combout ;
wire [35:0] \MIR~combout ;
wire [31:0] \IN_C~combout ;
wire [31:0] \DATA_IN~combout ;


// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[31]));
// synopsys translate_off
defparam \IN_C[31]~I .input_async_reset = "none";
defparam \IN_C[31]~I .input_power_up = "low";
defparam \IN_C[31]~I .input_register_mode = "none";
defparam \IN_C[31]~I .input_sync_reset = "none";
defparam \IN_C[31]~I .oe_async_reset = "none";
defparam \IN_C[31]~I .oe_power_up = "low";
defparam \IN_C[31]~I .oe_register_mode = "none";
defparam \IN_C[31]~I .oe_sync_reset = "none";
defparam \IN_C[31]~I .operation_mode = "input";
defparam \IN_C[31]~I .output_async_reset = "none";
defparam \IN_C[31]~I .output_power_up = "low";
defparam \IN_C[31]~I .output_register_mode = "none";
defparam \IN_C[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[30]));
// synopsys translate_off
defparam \DATA_IN[30]~I .input_async_reset = "none";
defparam \DATA_IN[30]~I .input_power_up = "low";
defparam \DATA_IN[30]~I .input_register_mode = "none";
defparam \DATA_IN[30]~I .input_sync_reset = "none";
defparam \DATA_IN[30]~I .oe_async_reset = "none";
defparam \DATA_IN[30]~I .oe_power_up = "low";
defparam \DATA_IN[30]~I .oe_register_mode = "none";
defparam \DATA_IN[30]~I .oe_sync_reset = "none";
defparam \DATA_IN[30]~I .operation_mode = "input";
defparam \DATA_IN[30]~I .output_async_reset = "none";
defparam \DATA_IN[30]~I .output_power_up = "low";
defparam \DATA_IN[30]~I .output_register_mode = "none";
defparam \DATA_IN[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[29]));
// synopsys translate_off
defparam \IN_C[29]~I .input_async_reset = "none";
defparam \IN_C[29]~I .input_power_up = "low";
defparam \IN_C[29]~I .input_register_mode = "none";
defparam \IN_C[29]~I .input_sync_reset = "none";
defparam \IN_C[29]~I .oe_async_reset = "none";
defparam \IN_C[29]~I .oe_power_up = "low";
defparam \IN_C[29]~I .oe_register_mode = "none";
defparam \IN_C[29]~I .oe_sync_reset = "none";
defparam \IN_C[29]~I .operation_mode = "input";
defparam \IN_C[29]~I .output_async_reset = "none";
defparam \IN_C[29]~I .output_power_up = "low";
defparam \IN_C[29]~I .output_register_mode = "none";
defparam \IN_C[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[27]));
// synopsys translate_off
defparam \IN_C[27]~I .input_async_reset = "none";
defparam \IN_C[27]~I .input_power_up = "low";
defparam \IN_C[27]~I .input_register_mode = "none";
defparam \IN_C[27]~I .input_sync_reset = "none";
defparam \IN_C[27]~I .oe_async_reset = "none";
defparam \IN_C[27]~I .oe_power_up = "low";
defparam \IN_C[27]~I .oe_register_mode = "none";
defparam \IN_C[27]~I .oe_sync_reset = "none";
defparam \IN_C[27]~I .operation_mode = "input";
defparam \IN_C[27]~I .output_async_reset = "none";
defparam \IN_C[27]~I .output_power_up = "low";
defparam \IN_C[27]~I .output_register_mode = "none";
defparam \IN_C[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[26]));
// synopsys translate_off
defparam \DATA_IN[26]~I .input_async_reset = "none";
defparam \DATA_IN[26]~I .input_power_up = "low";
defparam \DATA_IN[26]~I .input_register_mode = "none";
defparam \DATA_IN[26]~I .input_sync_reset = "none";
defparam \DATA_IN[26]~I .oe_async_reset = "none";
defparam \DATA_IN[26]~I .oe_power_up = "low";
defparam \DATA_IN[26]~I .oe_register_mode = "none";
defparam \DATA_IN[26]~I .oe_sync_reset = "none";
defparam \DATA_IN[26]~I .operation_mode = "input";
defparam \DATA_IN[26]~I .output_async_reset = "none";
defparam \DATA_IN[26]~I .output_power_up = "low";
defparam \DATA_IN[26]~I .output_register_mode = "none";
defparam \DATA_IN[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[25]));
// synopsys translate_off
defparam \DATA_IN[25]~I .input_async_reset = "none";
defparam \DATA_IN[25]~I .input_power_up = "low";
defparam \DATA_IN[25]~I .input_register_mode = "none";
defparam \DATA_IN[25]~I .input_sync_reset = "none";
defparam \DATA_IN[25]~I .oe_async_reset = "none";
defparam \DATA_IN[25]~I .oe_power_up = "low";
defparam \DATA_IN[25]~I .oe_register_mode = "none";
defparam \DATA_IN[25]~I .oe_sync_reset = "none";
defparam \DATA_IN[25]~I .operation_mode = "input";
defparam \DATA_IN[25]~I .output_async_reset = "none";
defparam \DATA_IN[25]~I .output_power_up = "low";
defparam \DATA_IN[25]~I .output_register_mode = "none";
defparam \DATA_IN[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[23]));
// synopsys translate_off
defparam \IN_C[23]~I .input_async_reset = "none";
defparam \IN_C[23]~I .input_power_up = "low";
defparam \IN_C[23]~I .input_register_mode = "none";
defparam \IN_C[23]~I .input_sync_reset = "none";
defparam \IN_C[23]~I .oe_async_reset = "none";
defparam \IN_C[23]~I .oe_power_up = "low";
defparam \IN_C[23]~I .oe_register_mode = "none";
defparam \IN_C[23]~I .oe_sync_reset = "none";
defparam \IN_C[23]~I .operation_mode = "input";
defparam \IN_C[23]~I .output_async_reset = "none";
defparam \IN_C[23]~I .output_power_up = "low";
defparam \IN_C[23]~I .output_register_mode = "none";
defparam \IN_C[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[20]));
// synopsys translate_off
defparam \DATA_IN[20]~I .input_async_reset = "none";
defparam \DATA_IN[20]~I .input_power_up = "low";
defparam \DATA_IN[20]~I .input_register_mode = "none";
defparam \DATA_IN[20]~I .input_sync_reset = "none";
defparam \DATA_IN[20]~I .oe_async_reset = "none";
defparam \DATA_IN[20]~I .oe_power_up = "low";
defparam \DATA_IN[20]~I .oe_register_mode = "none";
defparam \DATA_IN[20]~I .oe_sync_reset = "none";
defparam \DATA_IN[20]~I .operation_mode = "input";
defparam \DATA_IN[20]~I .output_async_reset = "none";
defparam \DATA_IN[20]~I .output_power_up = "low";
defparam \DATA_IN[20]~I .output_register_mode = "none";
defparam \DATA_IN[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[17]));
// synopsys translate_off
defparam \IN_C[17]~I .input_async_reset = "none";
defparam \IN_C[17]~I .input_power_up = "low";
defparam \IN_C[17]~I .input_register_mode = "none";
defparam \IN_C[17]~I .input_sync_reset = "none";
defparam \IN_C[17]~I .oe_async_reset = "none";
defparam \IN_C[17]~I .oe_power_up = "low";
defparam \IN_C[17]~I .oe_register_mode = "none";
defparam \IN_C[17]~I .oe_sync_reset = "none";
defparam \IN_C[17]~I .operation_mode = "input";
defparam \IN_C[17]~I .output_async_reset = "none";
defparam \IN_C[17]~I .output_power_up = "low";
defparam \IN_C[17]~I .output_register_mode = "none";
defparam \IN_C[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[16]));
// synopsys translate_off
defparam \IN_C[16]~I .input_async_reset = "none";
defparam \IN_C[16]~I .input_power_up = "low";
defparam \IN_C[16]~I .input_register_mode = "none";
defparam \IN_C[16]~I .input_sync_reset = "none";
defparam \IN_C[16]~I .oe_async_reset = "none";
defparam \IN_C[16]~I .oe_power_up = "low";
defparam \IN_C[16]~I .oe_register_mode = "none";
defparam \IN_C[16]~I .oe_sync_reset = "none";
defparam \IN_C[16]~I .operation_mode = "input";
defparam \IN_C[16]~I .output_async_reset = "none";
defparam \IN_C[16]~I .output_power_up = "low";
defparam \IN_C[16]~I .output_register_mode = "none";
defparam \IN_C[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[15]));
// synopsys translate_off
defparam \DATA_IN[15]~I .input_async_reset = "none";
defparam \DATA_IN[15]~I .input_power_up = "low";
defparam \DATA_IN[15]~I .input_register_mode = "none";
defparam \DATA_IN[15]~I .input_sync_reset = "none";
defparam \DATA_IN[15]~I .oe_async_reset = "none";
defparam \DATA_IN[15]~I .oe_power_up = "low";
defparam \DATA_IN[15]~I .oe_register_mode = "none";
defparam \DATA_IN[15]~I .oe_sync_reset = "none";
defparam \DATA_IN[15]~I .operation_mode = "input";
defparam \DATA_IN[15]~I .output_async_reset = "none";
defparam \DATA_IN[15]~I .output_power_up = "low";
defparam \DATA_IN[15]~I .output_register_mode = "none";
defparam \DATA_IN[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[12]));
// synopsys translate_off
defparam \DATA_IN[12]~I .input_async_reset = "none";
defparam \DATA_IN[12]~I .input_power_up = "low";
defparam \DATA_IN[12]~I .input_register_mode = "none";
defparam \DATA_IN[12]~I .input_sync_reset = "none";
defparam \DATA_IN[12]~I .oe_async_reset = "none";
defparam \DATA_IN[12]~I .oe_power_up = "low";
defparam \DATA_IN[12]~I .oe_register_mode = "none";
defparam \DATA_IN[12]~I .oe_sync_reset = "none";
defparam \DATA_IN[12]~I .operation_mode = "input";
defparam \DATA_IN[12]~I .output_async_reset = "none";
defparam \DATA_IN[12]~I .output_power_up = "low";
defparam \DATA_IN[12]~I .output_register_mode = "none";
defparam \DATA_IN[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[10]));
// synopsys translate_off
defparam \DATA_IN[10]~I .input_async_reset = "none";
defparam \DATA_IN[10]~I .input_power_up = "low";
defparam \DATA_IN[10]~I .input_register_mode = "none";
defparam \DATA_IN[10]~I .input_sync_reset = "none";
defparam \DATA_IN[10]~I .oe_async_reset = "none";
defparam \DATA_IN[10]~I .oe_power_up = "low";
defparam \DATA_IN[10]~I .oe_register_mode = "none";
defparam \DATA_IN[10]~I .oe_sync_reset = "none";
defparam \DATA_IN[10]~I .operation_mode = "input";
defparam \DATA_IN[10]~I .output_async_reset = "none";
defparam \DATA_IN[10]~I .output_power_up = "low";
defparam \DATA_IN[10]~I .output_register_mode = "none";
defparam \DATA_IN[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[7]));
// synopsys translate_off
defparam \DATA_IN[7]~I .input_async_reset = "none";
defparam \DATA_IN[7]~I .input_power_up = "low";
defparam \DATA_IN[7]~I .input_register_mode = "none";
defparam \DATA_IN[7]~I .input_sync_reset = "none";
defparam \DATA_IN[7]~I .oe_async_reset = "none";
defparam \DATA_IN[7]~I .oe_power_up = "low";
defparam \DATA_IN[7]~I .oe_register_mode = "none";
defparam \DATA_IN[7]~I .oe_sync_reset = "none";
defparam \DATA_IN[7]~I .operation_mode = "input";
defparam \DATA_IN[7]~I .output_async_reset = "none";
defparam \DATA_IN[7]~I .output_power_up = "low";
defparam \DATA_IN[7]~I .output_register_mode = "none";
defparam \DATA_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[5]));
// synopsys translate_off
defparam \DATA_IN[5]~I .input_async_reset = "none";
defparam \DATA_IN[5]~I .input_power_up = "low";
defparam \DATA_IN[5]~I .input_register_mode = "none";
defparam \DATA_IN[5]~I .input_sync_reset = "none";
defparam \DATA_IN[5]~I .oe_async_reset = "none";
defparam \DATA_IN[5]~I .oe_power_up = "low";
defparam \DATA_IN[5]~I .oe_register_mode = "none";
defparam \DATA_IN[5]~I .oe_sync_reset = "none";
defparam \DATA_IN[5]~I .operation_mode = "input";
defparam \DATA_IN[5]~I .output_async_reset = "none";
defparam \DATA_IN[5]~I .output_power_up = "low";
defparam \DATA_IN[5]~I .output_register_mode = "none";
defparam \DATA_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[0]));
// synopsys translate_off
defparam \DATA_IN[0]~I .input_async_reset = "none";
defparam \DATA_IN[0]~I .input_power_up = "low";
defparam \DATA_IN[0]~I .input_register_mode = "none";
defparam \DATA_IN[0]~I .input_sync_reset = "none";
defparam \DATA_IN[0]~I .oe_async_reset = "none";
defparam \DATA_IN[0]~I .oe_power_up = "low";
defparam \DATA_IN[0]~I .oe_register_mode = "none";
defparam \DATA_IN[0]~I .oe_sync_reset = "none";
defparam \DATA_IN[0]~I .operation_mode = "input";
defparam \DATA_IN[0]~I .output_async_reset = "none";
defparam \DATA_IN[0]~I .output_power_up = "low";
defparam \DATA_IN[0]~I .output_register_mode = "none";
defparam \DATA_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[8]));
// synopsys translate_off
defparam \MIR[8]~I .input_async_reset = "none";
defparam \MIR[8]~I .input_power_up = "low";
defparam \MIR[8]~I .input_register_mode = "none";
defparam \MIR[8]~I .input_sync_reset = "none";
defparam \MIR[8]~I .oe_async_reset = "none";
defparam \MIR[8]~I .oe_power_up = "low";
defparam \MIR[8]~I .oe_register_mode = "none";
defparam \MIR[8]~I .oe_sync_reset = "none";
defparam \MIR[8]~I .operation_mode = "input";
defparam \MIR[8]~I .output_async_reset = "none";
defparam \MIR[8]~I .output_power_up = "low";
defparam \MIR[8]~I .output_register_mode = "none";
defparam \MIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[5]));
// synopsys translate_off
defparam \MIR[5]~I .input_async_reset = "none";
defparam \MIR[5]~I .input_power_up = "low";
defparam \MIR[5]~I .input_register_mode = "none";
defparam \MIR[5]~I .input_sync_reset = "none";
defparam \MIR[5]~I .oe_async_reset = "none";
defparam \MIR[5]~I .oe_power_up = "low";
defparam \MIR[5]~I .oe_register_mode = "none";
defparam \MIR[5]~I .oe_sync_reset = "none";
defparam \MIR[5]~I .operation_mode = "input";
defparam \MIR[5]~I .output_async_reset = "none";
defparam \MIR[5]~I .output_power_up = "low";
defparam \MIR[5]~I .output_register_mode = "none";
defparam \MIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N10
cycloneii_lcell_comb \inst6~feeder (
// Equation(s):
// \inst6~feeder_combout  = \MIR~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MIR~combout [5]),
	.cin(gnd),
	.combout(\inst6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst6~feeder .lut_mask = 16'hFF00;
defparam \inst6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N11
cycloneii_lcell_ff inst6(
	.clk(!\CLOCK~combout ),
	.datain(\inst6~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6~regout ));

// Location: LCCOMB_X1_Y31_N12
cycloneii_lcell_comb \inst|inst12 (
// Equation(s):
// \inst|inst12~combout  = LCELL((\CLOCK~combout  & ((\MIR~combout [8]) # (\inst6~regout ))))

	.dataa(\CLOCK~combout ),
	.datab(vcc),
	.datac(\MIR~combout [8]),
	.datad(\inst6~regout ),
	.cin(gnd),
	.combout(\inst|inst12~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst12 .lut_mask = 16'hAAA0;
defparam \inst|inst12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \inst|inst12~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|inst12~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|inst12~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|inst12~clkctrl .clock_type = "global clock";
defparam \inst|inst12~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[31]));
// synopsys translate_off
defparam \DATA_IN[31]~I .input_async_reset = "none";
defparam \DATA_IN[31]~I .input_power_up = "low";
defparam \DATA_IN[31]~I .input_register_mode = "none";
defparam \DATA_IN[31]~I .input_sync_reset = "none";
defparam \DATA_IN[31]~I .oe_async_reset = "none";
defparam \DATA_IN[31]~I .oe_power_up = "low";
defparam \DATA_IN[31]~I .oe_register_mode = "none";
defparam \DATA_IN[31]~I .oe_sync_reset = "none";
defparam \DATA_IN[31]~I .operation_mode = "input";
defparam \DATA_IN[31]~I .output_async_reset = "none";
defparam \DATA_IN[31]~I .output_power_up = "low";
defparam \DATA_IN[31]~I .output_register_mode = "none";
defparam \DATA_IN[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N16
cycloneii_lcell_comb \inst|inst11[31]~0 (
// Equation(s):
// \inst|inst11[31]~0_combout  = (\inst6~regout  & ((\DATA_IN~combout [31]))) # (!\inst6~regout  & (\IN_C~combout [31]))

	.dataa(\IN_C~combout [31]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\DATA_IN~combout [31]),
	.cin(gnd),
	.combout(\inst|inst11[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[31]~0 .lut_mask = 16'hFA0A;
defparam \inst|inst11[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOAD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \LOAD~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\LOAD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LOAD~clkctrl_outclk ));
// synopsys translate_off
defparam \LOAD~clkctrl .clock_type = "global clock";
defparam \LOAD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X1_Y43_N17
cycloneii_lcell_ff \inst|inst5|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[31]~0_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|inst~regout ));

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[6]));
// synopsys translate_off
defparam \MIR[6]~I .input_async_reset = "none";
defparam \MIR[6]~I .input_power_up = "low";
defparam \MIR[6]~I .input_register_mode = "none";
defparam \MIR[6]~I .input_sync_reset = "none";
defparam \MIR[6]~I .oe_async_reset = "none";
defparam \MIR[6]~I .oe_power_up = "low";
defparam \MIR[6]~I .oe_register_mode = "none";
defparam \MIR[6]~I .oe_sync_reset = "none";
defparam \MIR[6]~I .operation_mode = "input";
defparam \MIR[6]~I .output_async_reset = "none";
defparam \MIR[6]~I .output_power_up = "low";
defparam \MIR[6]~I .output_register_mode = "none";
defparam \MIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[30]));
// synopsys translate_off
defparam \IN_C[30]~I .input_async_reset = "none";
defparam \IN_C[30]~I .input_power_up = "low";
defparam \IN_C[30]~I .input_register_mode = "none";
defparam \IN_C[30]~I .input_sync_reset = "none";
defparam \IN_C[30]~I .oe_async_reset = "none";
defparam \IN_C[30]~I .oe_power_up = "low";
defparam \IN_C[30]~I .oe_register_mode = "none";
defparam \IN_C[30]~I .oe_sync_reset = "none";
defparam \IN_C[30]~I .operation_mode = "input";
defparam \IN_C[30]~I .output_async_reset = "none";
defparam \IN_C[30]~I .output_power_up = "low";
defparam \IN_C[30]~I .output_register_mode = "none";
defparam \IN_C[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N26
cycloneii_lcell_comb \inst|inst11[30]~1 (
// Equation(s):
// \inst|inst11[30]~1_combout  = (\inst6~regout  & (\DATA_IN~combout [30])) # (!\inst6~regout  & ((\IN_C~combout [30])))

	.dataa(\DATA_IN~combout [30]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [30]),
	.cin(gnd),
	.combout(\inst|inst11[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[30]~1 .lut_mask = 16'hAFA0;
defparam \inst|inst11[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N27
cycloneii_lcell_ff \inst|inst5|inst1 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[30]~1_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|inst1~regout ));

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[29]));
// synopsys translate_off
defparam \DATA_IN[29]~I .input_async_reset = "none";
defparam \DATA_IN[29]~I .input_power_up = "low";
defparam \DATA_IN[29]~I .input_register_mode = "none";
defparam \DATA_IN[29]~I .input_sync_reset = "none";
defparam \DATA_IN[29]~I .oe_async_reset = "none";
defparam \DATA_IN[29]~I .oe_power_up = "low";
defparam \DATA_IN[29]~I .oe_register_mode = "none";
defparam \DATA_IN[29]~I .oe_sync_reset = "none";
defparam \DATA_IN[29]~I .operation_mode = "input";
defparam \DATA_IN[29]~I .output_async_reset = "none";
defparam \DATA_IN[29]~I .output_power_up = "low";
defparam \DATA_IN[29]~I .output_register_mode = "none";
defparam \DATA_IN[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N4
cycloneii_lcell_comb \inst|inst11[29]~2 (
// Equation(s):
// \inst|inst11[29]~2_combout  = (\inst6~regout  & ((\DATA_IN~combout [29]))) # (!\inst6~regout  & (\IN_C~combout [29]))

	.dataa(\IN_C~combout [29]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\DATA_IN~combout [29]),
	.cin(gnd),
	.combout(\inst|inst11[29]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[29]~2 .lut_mask = 16'hFA0A;
defparam \inst|inst11[29]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N5
cycloneii_lcell_ff \inst|inst5|inst2 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[29]~2_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|inst2~regout ));

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[28]));
// synopsys translate_off
defparam \IN_C[28]~I .input_async_reset = "none";
defparam \IN_C[28]~I .input_power_up = "low";
defparam \IN_C[28]~I .input_register_mode = "none";
defparam \IN_C[28]~I .input_sync_reset = "none";
defparam \IN_C[28]~I .oe_async_reset = "none";
defparam \IN_C[28]~I .oe_power_up = "low";
defparam \IN_C[28]~I .oe_register_mode = "none";
defparam \IN_C[28]~I .oe_sync_reset = "none";
defparam \IN_C[28]~I .operation_mode = "input";
defparam \IN_C[28]~I .output_async_reset = "none";
defparam \IN_C[28]~I .output_power_up = "low";
defparam \IN_C[28]~I .output_register_mode = "none";
defparam \IN_C[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[28]));
// synopsys translate_off
defparam \DATA_IN[28]~I .input_async_reset = "none";
defparam \DATA_IN[28]~I .input_power_up = "low";
defparam \DATA_IN[28]~I .input_register_mode = "none";
defparam \DATA_IN[28]~I .input_sync_reset = "none";
defparam \DATA_IN[28]~I .oe_async_reset = "none";
defparam \DATA_IN[28]~I .oe_power_up = "low";
defparam \DATA_IN[28]~I .oe_register_mode = "none";
defparam \DATA_IN[28]~I .oe_sync_reset = "none";
defparam \DATA_IN[28]~I .operation_mode = "input";
defparam \DATA_IN[28]~I .output_async_reset = "none";
defparam \DATA_IN[28]~I .output_power_up = "low";
defparam \DATA_IN[28]~I .output_register_mode = "none";
defparam \DATA_IN[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N6
cycloneii_lcell_comb \inst|inst11[28]~3 (
// Equation(s):
// \inst|inst11[28]~3_combout  = (\inst6~regout  & ((\DATA_IN~combout [28]))) # (!\inst6~regout  & (\IN_C~combout [28]))

	.dataa(vcc),
	.datab(\IN_C~combout [28]),
	.datac(\inst6~regout ),
	.datad(\DATA_IN~combout [28]),
	.cin(gnd),
	.combout(\inst|inst11[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[28]~3 .lut_mask = 16'hFC0C;
defparam \inst|inst11[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N7
cycloneii_lcell_ff \inst|inst5|inst3 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[28]~3_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|inst3~regout ));

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[27]));
// synopsys translate_off
defparam \DATA_IN[27]~I .input_async_reset = "none";
defparam \DATA_IN[27]~I .input_power_up = "low";
defparam \DATA_IN[27]~I .input_register_mode = "none";
defparam \DATA_IN[27]~I .input_sync_reset = "none";
defparam \DATA_IN[27]~I .oe_async_reset = "none";
defparam \DATA_IN[27]~I .oe_power_up = "low";
defparam \DATA_IN[27]~I .oe_register_mode = "none";
defparam \DATA_IN[27]~I .oe_sync_reset = "none";
defparam \DATA_IN[27]~I .operation_mode = "input";
defparam \DATA_IN[27]~I .output_async_reset = "none";
defparam \DATA_IN[27]~I .output_power_up = "low";
defparam \DATA_IN[27]~I .output_register_mode = "none";
defparam \DATA_IN[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y39_N0
cycloneii_lcell_comb \inst|inst11[27]~4 (
// Equation(s):
// \inst|inst11[27]~4_combout  = (\inst6~regout  & ((\DATA_IN~combout [27]))) # (!\inst6~regout  & (\IN_C~combout [27]))

	.dataa(\IN_C~combout [27]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\DATA_IN~combout [27]),
	.cin(gnd),
	.combout(\inst|inst11[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[27]~4 .lut_mask = 16'hFA0A;
defparam \inst|inst11[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y39_N1
cycloneii_lcell_ff \inst|inst4|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[27]~4_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|inst~regout ));

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[26]));
// synopsys translate_off
defparam \IN_C[26]~I .input_async_reset = "none";
defparam \IN_C[26]~I .input_power_up = "low";
defparam \IN_C[26]~I .input_register_mode = "none";
defparam \IN_C[26]~I .input_sync_reset = "none";
defparam \IN_C[26]~I .oe_async_reset = "none";
defparam \IN_C[26]~I .oe_power_up = "low";
defparam \IN_C[26]~I .oe_register_mode = "none";
defparam \IN_C[26]~I .oe_sync_reset = "none";
defparam \IN_C[26]~I .operation_mode = "input";
defparam \IN_C[26]~I .output_async_reset = "none";
defparam \IN_C[26]~I .output_power_up = "low";
defparam \IN_C[26]~I .output_register_mode = "none";
defparam \IN_C[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N8
cycloneii_lcell_comb \inst|inst11[26]~5 (
// Equation(s):
// \inst|inst11[26]~5_combout  = (\inst6~regout  & (\DATA_IN~combout [26])) # (!\inst6~regout  & ((\IN_C~combout [26])))

	.dataa(\DATA_IN~combout [26]),
	.datab(\IN_C~combout [26]),
	.datac(\inst6~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst11[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[26]~5 .lut_mask = 16'hACAC;
defparam \inst|inst11[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N9
cycloneii_lcell_ff \inst|inst4|inst1 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[26]~5_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|inst1~regout ));

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[25]));
// synopsys translate_off
defparam \IN_C[25]~I .input_async_reset = "none";
defparam \IN_C[25]~I .input_power_up = "low";
defparam \IN_C[25]~I .input_register_mode = "none";
defparam \IN_C[25]~I .input_sync_reset = "none";
defparam \IN_C[25]~I .oe_async_reset = "none";
defparam \IN_C[25]~I .oe_power_up = "low";
defparam \IN_C[25]~I .oe_register_mode = "none";
defparam \IN_C[25]~I .oe_sync_reset = "none";
defparam \IN_C[25]~I .operation_mode = "input";
defparam \IN_C[25]~I .output_async_reset = "none";
defparam \IN_C[25]~I .output_power_up = "low";
defparam \IN_C[25]~I .output_register_mode = "none";
defparam \IN_C[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N10
cycloneii_lcell_comb \inst|inst11[25]~6 (
// Equation(s):
// \inst|inst11[25]~6_combout  = (\inst6~regout  & (\DATA_IN~combout [25])) # (!\inst6~regout  & ((\IN_C~combout [25])))

	.dataa(\DATA_IN~combout [25]),
	.datab(\inst6~regout ),
	.datac(\IN_C~combout [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst11[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[25]~6 .lut_mask = 16'hB8B8;
defparam \inst|inst11[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N11
cycloneii_lcell_ff \inst|inst4|inst2 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[25]~6_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|inst2~regout ));

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[24]));
// synopsys translate_off
defparam \DATA_IN[24]~I .input_async_reset = "none";
defparam \DATA_IN[24]~I .input_power_up = "low";
defparam \DATA_IN[24]~I .input_register_mode = "none";
defparam \DATA_IN[24]~I .input_sync_reset = "none";
defparam \DATA_IN[24]~I .oe_async_reset = "none";
defparam \DATA_IN[24]~I .oe_power_up = "low";
defparam \DATA_IN[24]~I .oe_register_mode = "none";
defparam \DATA_IN[24]~I .oe_sync_reset = "none";
defparam \DATA_IN[24]~I .operation_mode = "input";
defparam \DATA_IN[24]~I .output_async_reset = "none";
defparam \DATA_IN[24]~I .output_power_up = "low";
defparam \DATA_IN[24]~I .output_register_mode = "none";
defparam \DATA_IN[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[24]));
// synopsys translate_off
defparam \IN_C[24]~I .input_async_reset = "none";
defparam \IN_C[24]~I .input_power_up = "low";
defparam \IN_C[24]~I .input_register_mode = "none";
defparam \IN_C[24]~I .input_sync_reset = "none";
defparam \IN_C[24]~I .oe_async_reset = "none";
defparam \IN_C[24]~I .oe_power_up = "low";
defparam \IN_C[24]~I .oe_register_mode = "none";
defparam \IN_C[24]~I .oe_sync_reset = "none";
defparam \IN_C[24]~I .operation_mode = "input";
defparam \IN_C[24]~I .output_async_reset = "none";
defparam \IN_C[24]~I .output_power_up = "low";
defparam \IN_C[24]~I .output_register_mode = "none";
defparam \IN_C[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N12
cycloneii_lcell_comb \inst|inst11[24]~7 (
// Equation(s):
// \inst|inst11[24]~7_combout  = (\inst6~regout  & (\DATA_IN~combout [24])) # (!\inst6~regout  & ((\IN_C~combout [24])))

	.dataa(vcc),
	.datab(\DATA_IN~combout [24]),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [24]),
	.cin(gnd),
	.combout(\inst|inst11[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[24]~7 .lut_mask = 16'hCFC0;
defparam \inst|inst11[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N13
cycloneii_lcell_ff \inst|inst4|inst3 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[24]~7_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|inst3~regout ));

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[23]));
// synopsys translate_off
defparam \DATA_IN[23]~I .input_async_reset = "none";
defparam \DATA_IN[23]~I .input_power_up = "low";
defparam \DATA_IN[23]~I .input_register_mode = "none";
defparam \DATA_IN[23]~I .input_sync_reset = "none";
defparam \DATA_IN[23]~I .oe_async_reset = "none";
defparam \DATA_IN[23]~I .oe_power_up = "low";
defparam \DATA_IN[23]~I .oe_register_mode = "none";
defparam \DATA_IN[23]~I .oe_sync_reset = "none";
defparam \DATA_IN[23]~I .operation_mode = "input";
defparam \DATA_IN[23]~I .output_async_reset = "none";
defparam \DATA_IN[23]~I .output_power_up = "low";
defparam \DATA_IN[23]~I .output_register_mode = "none";
defparam \DATA_IN[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N8
cycloneii_lcell_comb \inst|inst11[23]~8 (
// Equation(s):
// \inst|inst11[23]~8_combout  = (\inst6~regout  & ((\DATA_IN~combout [23]))) # (!\inst6~regout  & (\IN_C~combout [23]))

	.dataa(\IN_C~combout [23]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\DATA_IN~combout [23]),
	.cin(gnd),
	.combout(\inst|inst11[23]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[23]~8 .lut_mask = 16'hFA0A;
defparam \inst|inst11[23]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y20_N9
cycloneii_lcell_ff \inst|inst6|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[23]~8_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst6|inst~regout ));

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[22]));
// synopsys translate_off
defparam \DATA_IN[22]~I .input_async_reset = "none";
defparam \DATA_IN[22]~I .input_power_up = "low";
defparam \DATA_IN[22]~I .input_register_mode = "none";
defparam \DATA_IN[22]~I .input_sync_reset = "none";
defparam \DATA_IN[22]~I .oe_async_reset = "none";
defparam \DATA_IN[22]~I .oe_power_up = "low";
defparam \DATA_IN[22]~I .oe_register_mode = "none";
defparam \DATA_IN[22]~I .oe_sync_reset = "none";
defparam \DATA_IN[22]~I .operation_mode = "input";
defparam \DATA_IN[22]~I .output_async_reset = "none";
defparam \DATA_IN[22]~I .output_power_up = "low";
defparam \DATA_IN[22]~I .output_register_mode = "none";
defparam \DATA_IN[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[22]));
// synopsys translate_off
defparam \IN_C[22]~I .input_async_reset = "none";
defparam \IN_C[22]~I .input_power_up = "low";
defparam \IN_C[22]~I .input_register_mode = "none";
defparam \IN_C[22]~I .input_sync_reset = "none";
defparam \IN_C[22]~I .oe_async_reset = "none";
defparam \IN_C[22]~I .oe_power_up = "low";
defparam \IN_C[22]~I .oe_register_mode = "none";
defparam \IN_C[22]~I .oe_sync_reset = "none";
defparam \IN_C[22]~I .operation_mode = "input";
defparam \IN_C[22]~I .output_async_reset = "none";
defparam \IN_C[22]~I .output_power_up = "low";
defparam \IN_C[22]~I .output_register_mode = "none";
defparam \IN_C[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N22
cycloneii_lcell_comb \inst|inst11[22]~9 (
// Equation(s):
// \inst|inst11[22]~9_combout  = (\inst6~regout  & (\DATA_IN~combout [22])) # (!\inst6~regout  & ((\IN_C~combout [22])))

	.dataa(vcc),
	.datab(\DATA_IN~combout [22]),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [22]),
	.cin(gnd),
	.combout(\inst|inst11[22]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[22]~9 .lut_mask = 16'hCFC0;
defparam \inst|inst11[22]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N23
cycloneii_lcell_ff \inst|inst6|inst1 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[22]~9_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst6|inst1~regout ));

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[21]));
// synopsys translate_off
defparam \DATA_IN[21]~I .input_async_reset = "none";
defparam \DATA_IN[21]~I .input_power_up = "low";
defparam \DATA_IN[21]~I .input_register_mode = "none";
defparam \DATA_IN[21]~I .input_sync_reset = "none";
defparam \DATA_IN[21]~I .oe_async_reset = "none";
defparam \DATA_IN[21]~I .oe_power_up = "low";
defparam \DATA_IN[21]~I .oe_register_mode = "none";
defparam \DATA_IN[21]~I .oe_sync_reset = "none";
defparam \DATA_IN[21]~I .operation_mode = "input";
defparam \DATA_IN[21]~I .output_async_reset = "none";
defparam \DATA_IN[21]~I .output_power_up = "low";
defparam \DATA_IN[21]~I .output_register_mode = "none";
defparam \DATA_IN[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[21]));
// synopsys translate_off
defparam \IN_C[21]~I .input_async_reset = "none";
defparam \IN_C[21]~I .input_power_up = "low";
defparam \IN_C[21]~I .input_register_mode = "none";
defparam \IN_C[21]~I .input_sync_reset = "none";
defparam \IN_C[21]~I .oe_async_reset = "none";
defparam \IN_C[21]~I .oe_power_up = "low";
defparam \IN_C[21]~I .oe_register_mode = "none";
defparam \IN_C[21]~I .oe_sync_reset = "none";
defparam \IN_C[21]~I .operation_mode = "input";
defparam \IN_C[21]~I .output_async_reset = "none";
defparam \IN_C[21]~I .output_power_up = "low";
defparam \IN_C[21]~I .output_register_mode = "none";
defparam \IN_C[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N22
cycloneii_lcell_comb \inst|inst11[21]~10 (
// Equation(s):
// \inst|inst11[21]~10_combout  = (\inst6~regout  & (\DATA_IN~combout [21])) # (!\inst6~regout  & ((\IN_C~combout [21])))

	.dataa(\inst6~regout ),
	.datab(\DATA_IN~combout [21]),
	.datac(vcc),
	.datad(\IN_C~combout [21]),
	.cin(gnd),
	.combout(\inst|inst11[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[21]~10 .lut_mask = 16'hDD88;
defparam \inst|inst11[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N23
cycloneii_lcell_ff \inst|inst6|inst2 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[21]~10_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst6|inst2~regout ));

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[20]));
// synopsys translate_off
defparam \IN_C[20]~I .input_async_reset = "none";
defparam \IN_C[20]~I .input_power_up = "low";
defparam \IN_C[20]~I .input_register_mode = "none";
defparam \IN_C[20]~I .input_sync_reset = "none";
defparam \IN_C[20]~I .oe_async_reset = "none";
defparam \IN_C[20]~I .oe_power_up = "low";
defparam \IN_C[20]~I .oe_register_mode = "none";
defparam \IN_C[20]~I .oe_sync_reset = "none";
defparam \IN_C[20]~I .operation_mode = "input";
defparam \IN_C[20]~I .output_async_reset = "none";
defparam \IN_C[20]~I .output_power_up = "low";
defparam \IN_C[20]~I .output_register_mode = "none";
defparam \IN_C[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y39_N26
cycloneii_lcell_comb \inst|inst11[20]~11 (
// Equation(s):
// \inst|inst11[20]~11_combout  = (\inst6~regout  & (\DATA_IN~combout [20])) # (!\inst6~regout  & ((\IN_C~combout [20])))

	.dataa(\DATA_IN~combout [20]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [20]),
	.cin(gnd),
	.combout(\inst|inst11[20]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[20]~11 .lut_mask = 16'hAFA0;
defparam \inst|inst11[20]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y39_N27
cycloneii_lcell_ff \inst|inst6|inst3 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[20]~11_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst6|inst3~regout ));

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[19]));
// synopsys translate_off
defparam \DATA_IN[19]~I .input_async_reset = "none";
defparam \DATA_IN[19]~I .input_power_up = "low";
defparam \DATA_IN[19]~I .input_register_mode = "none";
defparam \DATA_IN[19]~I .input_sync_reset = "none";
defparam \DATA_IN[19]~I .oe_async_reset = "none";
defparam \DATA_IN[19]~I .oe_power_up = "low";
defparam \DATA_IN[19]~I .oe_register_mode = "none";
defparam \DATA_IN[19]~I .oe_sync_reset = "none";
defparam \DATA_IN[19]~I .operation_mode = "input";
defparam \DATA_IN[19]~I .output_async_reset = "none";
defparam \DATA_IN[19]~I .output_power_up = "low";
defparam \DATA_IN[19]~I .output_register_mode = "none";
defparam \DATA_IN[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[19]));
// synopsys translate_off
defparam \IN_C[19]~I .input_async_reset = "none";
defparam \IN_C[19]~I .input_power_up = "low";
defparam \IN_C[19]~I .input_register_mode = "none";
defparam \IN_C[19]~I .input_sync_reset = "none";
defparam \IN_C[19]~I .oe_async_reset = "none";
defparam \IN_C[19]~I .oe_power_up = "low";
defparam \IN_C[19]~I .oe_register_mode = "none";
defparam \IN_C[19]~I .oe_sync_reset = "none";
defparam \IN_C[19]~I .operation_mode = "input";
defparam \IN_C[19]~I .output_async_reset = "none";
defparam \IN_C[19]~I .output_power_up = "low";
defparam \IN_C[19]~I .output_register_mode = "none";
defparam \IN_C[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N24
cycloneii_lcell_comb \inst|inst11[19]~12 (
// Equation(s):
// \inst|inst11[19]~12_combout  = (\inst6~regout  & (\DATA_IN~combout [19])) # (!\inst6~regout  & ((\IN_C~combout [19])))

	.dataa(vcc),
	.datab(\DATA_IN~combout [19]),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [19]),
	.cin(gnd),
	.combout(\inst|inst11[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[19]~12 .lut_mask = 16'hCFC0;
defparam \inst|inst11[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N25
cycloneii_lcell_ff \inst|inst7|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[19]~12_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|inst~regout ));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[18]));
// synopsys translate_off
defparam \DATA_IN[18]~I .input_async_reset = "none";
defparam \DATA_IN[18]~I .input_power_up = "low";
defparam \DATA_IN[18]~I .input_register_mode = "none";
defparam \DATA_IN[18]~I .input_sync_reset = "none";
defparam \DATA_IN[18]~I .oe_async_reset = "none";
defparam \DATA_IN[18]~I .oe_power_up = "low";
defparam \DATA_IN[18]~I .oe_register_mode = "none";
defparam \DATA_IN[18]~I .oe_sync_reset = "none";
defparam \DATA_IN[18]~I .operation_mode = "input";
defparam \DATA_IN[18]~I .output_async_reset = "none";
defparam \DATA_IN[18]~I .output_power_up = "low";
defparam \DATA_IN[18]~I .output_register_mode = "none";
defparam \DATA_IN[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[18]));
// synopsys translate_off
defparam \IN_C[18]~I .input_async_reset = "none";
defparam \IN_C[18]~I .input_power_up = "low";
defparam \IN_C[18]~I .input_register_mode = "none";
defparam \IN_C[18]~I .input_sync_reset = "none";
defparam \IN_C[18]~I .oe_async_reset = "none";
defparam \IN_C[18]~I .oe_power_up = "low";
defparam \IN_C[18]~I .oe_register_mode = "none";
defparam \IN_C[18]~I .oe_sync_reset = "none";
defparam \IN_C[18]~I .operation_mode = "input";
defparam \IN_C[18]~I .output_async_reset = "none";
defparam \IN_C[18]~I .output_power_up = "low";
defparam \IN_C[18]~I .output_register_mode = "none";
defparam \IN_C[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N2
cycloneii_lcell_comb \inst|inst11[18]~13 (
// Equation(s):
// \inst|inst11[18]~13_combout  = (\inst6~regout  & (\DATA_IN~combout [18])) # (!\inst6~regout  & ((\IN_C~combout [18])))

	.dataa(\inst6~regout ),
	.datab(vcc),
	.datac(\DATA_IN~combout [18]),
	.datad(\IN_C~combout [18]),
	.cin(gnd),
	.combout(\inst|inst11[18]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[18]~13 .lut_mask = 16'hF5A0;
defparam \inst|inst11[18]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N3
cycloneii_lcell_ff \inst|inst7|inst1 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[18]~13_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|inst1~regout ));

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[17]));
// synopsys translate_off
defparam \DATA_IN[17]~I .input_async_reset = "none";
defparam \DATA_IN[17]~I .input_power_up = "low";
defparam \DATA_IN[17]~I .input_register_mode = "none";
defparam \DATA_IN[17]~I .input_sync_reset = "none";
defparam \DATA_IN[17]~I .oe_async_reset = "none";
defparam \DATA_IN[17]~I .oe_power_up = "low";
defparam \DATA_IN[17]~I .oe_register_mode = "none";
defparam \DATA_IN[17]~I .oe_sync_reset = "none";
defparam \DATA_IN[17]~I .operation_mode = "input";
defparam \DATA_IN[17]~I .output_async_reset = "none";
defparam \DATA_IN[17]~I .output_power_up = "low";
defparam \DATA_IN[17]~I .output_register_mode = "none";
defparam \DATA_IN[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N8
cycloneii_lcell_comb \inst|inst11[17]~14 (
// Equation(s):
// \inst|inst11[17]~14_combout  = (\inst6~regout  & ((\DATA_IN~combout [17]))) # (!\inst6~regout  & (\IN_C~combout [17]))

	.dataa(\IN_C~combout [17]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\DATA_IN~combout [17]),
	.cin(gnd),
	.combout(\inst|inst11[17]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[17]~14 .lut_mask = 16'hFA0A;
defparam \inst|inst11[17]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y19_N9
cycloneii_lcell_ff \inst|inst7|inst2 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[17]~14_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|inst2~regout ));

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[16]));
// synopsys translate_off
defparam \DATA_IN[16]~I .input_async_reset = "none";
defparam \DATA_IN[16]~I .input_power_up = "low";
defparam \DATA_IN[16]~I .input_register_mode = "none";
defparam \DATA_IN[16]~I .input_sync_reset = "none";
defparam \DATA_IN[16]~I .oe_async_reset = "none";
defparam \DATA_IN[16]~I .oe_power_up = "low";
defparam \DATA_IN[16]~I .oe_register_mode = "none";
defparam \DATA_IN[16]~I .oe_sync_reset = "none";
defparam \DATA_IN[16]~I .operation_mode = "input";
defparam \DATA_IN[16]~I .output_async_reset = "none";
defparam \DATA_IN[16]~I .output_power_up = "low";
defparam \DATA_IN[16]~I .output_register_mode = "none";
defparam \DATA_IN[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N8
cycloneii_lcell_comb \inst|inst11[16]~15 (
// Equation(s):
// \inst|inst11[16]~15_combout  = (\inst6~regout  & ((\DATA_IN~combout [16]))) # (!\inst6~regout  & (\IN_C~combout [16]))

	.dataa(\IN_C~combout [16]),
	.datab(vcc),
	.datac(\DATA_IN~combout [16]),
	.datad(\inst6~regout ),
	.cin(gnd),
	.combout(\inst|inst11[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[16]~15 .lut_mask = 16'hF0AA;
defparam \inst|inst11[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y22_N9
cycloneii_lcell_ff \inst|inst7|inst3 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[16]~15_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|inst3~regout ));

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[15]));
// synopsys translate_off
defparam \IN_C[15]~I .input_async_reset = "none";
defparam \IN_C[15]~I .input_power_up = "low";
defparam \IN_C[15]~I .input_register_mode = "none";
defparam \IN_C[15]~I .input_sync_reset = "none";
defparam \IN_C[15]~I .oe_async_reset = "none";
defparam \IN_C[15]~I .oe_power_up = "low";
defparam \IN_C[15]~I .oe_register_mode = "none";
defparam \IN_C[15]~I .oe_sync_reset = "none";
defparam \IN_C[15]~I .operation_mode = "input";
defparam \IN_C[15]~I .output_async_reset = "none";
defparam \IN_C[15]~I .output_power_up = "low";
defparam \IN_C[15]~I .output_register_mode = "none";
defparam \IN_C[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N26
cycloneii_lcell_comb \inst|inst11[15]~16 (
// Equation(s):
// \inst|inst11[15]~16_combout  = (\inst6~regout  & (\DATA_IN~combout [15])) # (!\inst6~regout  & ((\IN_C~combout [15])))

	.dataa(\DATA_IN~combout [15]),
	.datab(vcc),
	.datac(\IN_C~combout [15]),
	.datad(\inst6~regout ),
	.cin(gnd),
	.combout(\inst|inst11[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[15]~16 .lut_mask = 16'hAAF0;
defparam \inst|inst11[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y22_N27
cycloneii_lcell_ff \inst|inst|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[15]~16_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst~regout ));

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[14]));
// synopsys translate_off
defparam \DATA_IN[14]~I .input_async_reset = "none";
defparam \DATA_IN[14]~I .input_power_up = "low";
defparam \DATA_IN[14]~I .input_register_mode = "none";
defparam \DATA_IN[14]~I .input_sync_reset = "none";
defparam \DATA_IN[14]~I .oe_async_reset = "none";
defparam \DATA_IN[14]~I .oe_power_up = "low";
defparam \DATA_IN[14]~I .oe_register_mode = "none";
defparam \DATA_IN[14]~I .oe_sync_reset = "none";
defparam \DATA_IN[14]~I .operation_mode = "input";
defparam \DATA_IN[14]~I .output_async_reset = "none";
defparam \DATA_IN[14]~I .output_power_up = "low";
defparam \DATA_IN[14]~I .output_register_mode = "none";
defparam \DATA_IN[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[14]));
// synopsys translate_off
defparam \IN_C[14]~I .input_async_reset = "none";
defparam \IN_C[14]~I .input_power_up = "low";
defparam \IN_C[14]~I .input_register_mode = "none";
defparam \IN_C[14]~I .input_sync_reset = "none";
defparam \IN_C[14]~I .oe_async_reset = "none";
defparam \IN_C[14]~I .oe_power_up = "low";
defparam \IN_C[14]~I .oe_register_mode = "none";
defparam \IN_C[14]~I .oe_sync_reset = "none";
defparam \IN_C[14]~I .operation_mode = "input";
defparam \IN_C[14]~I .output_async_reset = "none";
defparam \IN_C[14]~I .output_power_up = "low";
defparam \IN_C[14]~I .output_register_mode = "none";
defparam \IN_C[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N26
cycloneii_lcell_comb \inst|inst11[14]~17 (
// Equation(s):
// \inst|inst11[14]~17_combout  = (\inst6~regout  & (\DATA_IN~combout [14])) # (!\inst6~regout  & ((\IN_C~combout [14])))

	.dataa(vcc),
	.datab(\DATA_IN~combout [14]),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [14]),
	.cin(gnd),
	.combout(\inst|inst11[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[14]~17 .lut_mask = 16'hCFC0;
defparam \inst|inst11[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y19_N27
cycloneii_lcell_ff \inst|inst|inst1 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[14]~17_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst1~regout ));

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[13]));
// synopsys translate_off
defparam \IN_C[13]~I .input_async_reset = "none";
defparam \IN_C[13]~I .input_power_up = "low";
defparam \IN_C[13]~I .input_register_mode = "none";
defparam \IN_C[13]~I .input_sync_reset = "none";
defparam \IN_C[13]~I .oe_async_reset = "none";
defparam \IN_C[13]~I .oe_power_up = "low";
defparam \IN_C[13]~I .oe_register_mode = "none";
defparam \IN_C[13]~I .oe_sync_reset = "none";
defparam \IN_C[13]~I .operation_mode = "input";
defparam \IN_C[13]~I .output_async_reset = "none";
defparam \IN_C[13]~I .output_power_up = "low";
defparam \IN_C[13]~I .output_register_mode = "none";
defparam \IN_C[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[13]));
// synopsys translate_off
defparam \DATA_IN[13]~I .input_async_reset = "none";
defparam \DATA_IN[13]~I .input_power_up = "low";
defparam \DATA_IN[13]~I .input_register_mode = "none";
defparam \DATA_IN[13]~I .input_sync_reset = "none";
defparam \DATA_IN[13]~I .oe_async_reset = "none";
defparam \DATA_IN[13]~I .oe_power_up = "low";
defparam \DATA_IN[13]~I .oe_register_mode = "none";
defparam \DATA_IN[13]~I .oe_sync_reset = "none";
defparam \DATA_IN[13]~I .operation_mode = "input";
defparam \DATA_IN[13]~I .output_async_reset = "none";
defparam \DATA_IN[13]~I .output_power_up = "low";
defparam \DATA_IN[13]~I .output_register_mode = "none";
defparam \DATA_IN[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N18
cycloneii_lcell_comb \inst|inst11[13]~18 (
// Equation(s):
// \inst|inst11[13]~18_combout  = (\inst6~regout  & ((\DATA_IN~combout [13]))) # (!\inst6~regout  & (\IN_C~combout [13]))

	.dataa(vcc),
	.datab(\IN_C~combout [13]),
	.datac(\inst6~regout ),
	.datad(\DATA_IN~combout [13]),
	.cin(gnd),
	.combout(\inst|inst11[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[13]~18 .lut_mask = 16'hFC0C;
defparam \inst|inst11[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N19
cycloneii_lcell_ff \inst|inst|inst2 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[13]~18_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst2~regout ));

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[12]));
// synopsys translate_off
defparam \IN_C[12]~I .input_async_reset = "none";
defparam \IN_C[12]~I .input_power_up = "low";
defparam \IN_C[12]~I .input_register_mode = "none";
defparam \IN_C[12]~I .input_sync_reset = "none";
defparam \IN_C[12]~I .oe_async_reset = "none";
defparam \IN_C[12]~I .oe_power_up = "low";
defparam \IN_C[12]~I .oe_register_mode = "none";
defparam \IN_C[12]~I .oe_sync_reset = "none";
defparam \IN_C[12]~I .operation_mode = "input";
defparam \IN_C[12]~I .output_async_reset = "none";
defparam \IN_C[12]~I .output_power_up = "low";
defparam \IN_C[12]~I .output_register_mode = "none";
defparam \IN_C[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N26
cycloneii_lcell_comb \inst|inst11[12]~19 (
// Equation(s):
// \inst|inst11[12]~19_combout  = (\inst6~regout  & (\DATA_IN~combout [12])) # (!\inst6~regout  & ((\IN_C~combout [12])))

	.dataa(\DATA_IN~combout [12]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [12]),
	.cin(gnd),
	.combout(\inst|inst11[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[12]~19 .lut_mask = 16'hAFA0;
defparam \inst|inst11[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y20_N27
cycloneii_lcell_ff \inst|inst|inst3 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[12]~19_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst|inst3~regout ));

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[11]));
// synopsys translate_off
defparam \IN_C[11]~I .input_async_reset = "none";
defparam \IN_C[11]~I .input_power_up = "low";
defparam \IN_C[11]~I .input_register_mode = "none";
defparam \IN_C[11]~I .input_sync_reset = "none";
defparam \IN_C[11]~I .oe_async_reset = "none";
defparam \IN_C[11]~I .oe_power_up = "low";
defparam \IN_C[11]~I .oe_register_mode = "none";
defparam \IN_C[11]~I .oe_sync_reset = "none";
defparam \IN_C[11]~I .operation_mode = "input";
defparam \IN_C[11]~I .output_async_reset = "none";
defparam \IN_C[11]~I .output_power_up = "low";
defparam \IN_C[11]~I .output_register_mode = "none";
defparam \IN_C[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[11]));
// synopsys translate_off
defparam \DATA_IN[11]~I .input_async_reset = "none";
defparam \DATA_IN[11]~I .input_power_up = "low";
defparam \DATA_IN[11]~I .input_register_mode = "none";
defparam \DATA_IN[11]~I .input_sync_reset = "none";
defparam \DATA_IN[11]~I .oe_async_reset = "none";
defparam \DATA_IN[11]~I .oe_power_up = "low";
defparam \DATA_IN[11]~I .oe_register_mode = "none";
defparam \DATA_IN[11]~I .oe_sync_reset = "none";
defparam \DATA_IN[11]~I .operation_mode = "input";
defparam \DATA_IN[11]~I .output_async_reset = "none";
defparam \DATA_IN[11]~I .output_power_up = "low";
defparam \DATA_IN[11]~I .output_register_mode = "none";
defparam \DATA_IN[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N28
cycloneii_lcell_comb \inst|inst11[11]~20 (
// Equation(s):
// \inst|inst11[11]~20_combout  = (\inst6~regout  & ((\DATA_IN~combout [11]))) # (!\inst6~regout  & (\IN_C~combout [11]))

	.dataa(vcc),
	.datab(\IN_C~combout [11]),
	.datac(\DATA_IN~combout [11]),
	.datad(\inst6~regout ),
	.cin(gnd),
	.combout(\inst|inst11[11]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[11]~20 .lut_mask = 16'hF0CC;
defparam \inst|inst11[11]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y22_N29
cycloneii_lcell_ff \inst|inst1|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[11]~20_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst~regout ));

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[10]));
// synopsys translate_off
defparam \IN_C[10]~I .input_async_reset = "none";
defparam \IN_C[10]~I .input_power_up = "low";
defparam \IN_C[10]~I .input_register_mode = "none";
defparam \IN_C[10]~I .input_sync_reset = "none";
defparam \IN_C[10]~I .oe_async_reset = "none";
defparam \IN_C[10]~I .oe_power_up = "low";
defparam \IN_C[10]~I .oe_register_mode = "none";
defparam \IN_C[10]~I .oe_sync_reset = "none";
defparam \IN_C[10]~I .operation_mode = "input";
defparam \IN_C[10]~I .output_async_reset = "none";
defparam \IN_C[10]~I .output_power_up = "low";
defparam \IN_C[10]~I .output_register_mode = "none";
defparam \IN_C[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N20
cycloneii_lcell_comb \inst|inst11[10]~21 (
// Equation(s):
// \inst|inst11[10]~21_combout  = (\inst6~regout  & (\DATA_IN~combout [10])) # (!\inst6~regout  & ((\IN_C~combout [10])))

	.dataa(\DATA_IN~combout [10]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [10]),
	.cin(gnd),
	.combout(\inst|inst11[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[10]~21 .lut_mask = 16'hAFA0;
defparam \inst|inst11[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N21
cycloneii_lcell_ff \inst|inst1|inst1 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[10]~21_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst1~regout ));

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[9]));
// synopsys translate_off
defparam \IN_C[9]~I .input_async_reset = "none";
defparam \IN_C[9]~I .input_power_up = "low";
defparam \IN_C[9]~I .input_register_mode = "none";
defparam \IN_C[9]~I .input_sync_reset = "none";
defparam \IN_C[9]~I .oe_async_reset = "none";
defparam \IN_C[9]~I .oe_power_up = "low";
defparam \IN_C[9]~I .oe_register_mode = "none";
defparam \IN_C[9]~I .oe_sync_reset = "none";
defparam \IN_C[9]~I .operation_mode = "input";
defparam \IN_C[9]~I .output_async_reset = "none";
defparam \IN_C[9]~I .output_power_up = "low";
defparam \IN_C[9]~I .output_register_mode = "none";
defparam \IN_C[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[9]));
// synopsys translate_off
defparam \DATA_IN[9]~I .input_async_reset = "none";
defparam \DATA_IN[9]~I .input_power_up = "low";
defparam \DATA_IN[9]~I .input_register_mode = "none";
defparam \DATA_IN[9]~I .input_sync_reset = "none";
defparam \DATA_IN[9]~I .oe_async_reset = "none";
defparam \DATA_IN[9]~I .oe_power_up = "low";
defparam \DATA_IN[9]~I .oe_register_mode = "none";
defparam \DATA_IN[9]~I .oe_sync_reset = "none";
defparam \DATA_IN[9]~I .operation_mode = "input";
defparam \DATA_IN[9]~I .output_async_reset = "none";
defparam \DATA_IN[9]~I .output_power_up = "low";
defparam \DATA_IN[9]~I .output_register_mode = "none";
defparam \DATA_IN[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y19_N28
cycloneii_lcell_comb \inst|inst11[9]~22 (
// Equation(s):
// \inst|inst11[9]~22_combout  = (\inst6~regout  & ((\DATA_IN~combout [9]))) # (!\inst6~regout  & (\IN_C~combout [9]))

	.dataa(vcc),
	.datab(\IN_C~combout [9]),
	.datac(\inst6~regout ),
	.datad(\DATA_IN~combout [9]),
	.cin(gnd),
	.combout(\inst|inst11[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[9]~22 .lut_mask = 16'hFC0C;
defparam \inst|inst11[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y19_N29
cycloneii_lcell_ff \inst|inst1|inst2 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[9]~22_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst2~regout ));

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[8]));
// synopsys translate_off
defparam \DATA_IN[8]~I .input_async_reset = "none";
defparam \DATA_IN[8]~I .input_power_up = "low";
defparam \DATA_IN[8]~I .input_register_mode = "none";
defparam \DATA_IN[8]~I .input_sync_reset = "none";
defparam \DATA_IN[8]~I .oe_async_reset = "none";
defparam \DATA_IN[8]~I .oe_power_up = "low";
defparam \DATA_IN[8]~I .oe_register_mode = "none";
defparam \DATA_IN[8]~I .oe_sync_reset = "none";
defparam \DATA_IN[8]~I .operation_mode = "input";
defparam \DATA_IN[8]~I .output_async_reset = "none";
defparam \DATA_IN[8]~I .output_power_up = "low";
defparam \DATA_IN[8]~I .output_register_mode = "none";
defparam \DATA_IN[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[8]));
// synopsys translate_off
defparam \IN_C[8]~I .input_async_reset = "none";
defparam \IN_C[8]~I .input_power_up = "low";
defparam \IN_C[8]~I .input_register_mode = "none";
defparam \IN_C[8]~I .input_sync_reset = "none";
defparam \IN_C[8]~I .oe_async_reset = "none";
defparam \IN_C[8]~I .oe_power_up = "low";
defparam \IN_C[8]~I .oe_register_mode = "none";
defparam \IN_C[8]~I .oe_sync_reset = "none";
defparam \IN_C[8]~I .operation_mode = "input";
defparam \IN_C[8]~I .output_async_reset = "none";
defparam \IN_C[8]~I .output_power_up = "low";
defparam \IN_C[8]~I .output_register_mode = "none";
defparam \IN_C[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y31_N26
cycloneii_lcell_comb \inst|inst11[8]~23 (
// Equation(s):
// \inst|inst11[8]~23_combout  = (\inst6~regout  & (\DATA_IN~combout [8])) # (!\inst6~regout  & ((\IN_C~combout [8])))

	.dataa(\inst6~regout ),
	.datab(\DATA_IN~combout [8]),
	.datac(vcc),
	.datad(\IN_C~combout [8]),
	.cin(gnd),
	.combout(\inst|inst11[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[8]~23 .lut_mask = 16'hDD88;
defparam \inst|inst11[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y31_N27
cycloneii_lcell_ff \inst|inst1|inst3 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[8]~23_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst3~regout ));

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[7]));
// synopsys translate_off
defparam \IN_C[7]~I .input_async_reset = "none";
defparam \IN_C[7]~I .input_power_up = "low";
defparam \IN_C[7]~I .input_register_mode = "none";
defparam \IN_C[7]~I .input_sync_reset = "none";
defparam \IN_C[7]~I .oe_async_reset = "none";
defparam \IN_C[7]~I .oe_power_up = "low";
defparam \IN_C[7]~I .oe_register_mode = "none";
defparam \IN_C[7]~I .oe_sync_reset = "none";
defparam \IN_C[7]~I .operation_mode = "input";
defparam \IN_C[7]~I .output_async_reset = "none";
defparam \IN_C[7]~I .output_power_up = "low";
defparam \IN_C[7]~I .output_register_mode = "none";
defparam \IN_C[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y20_N28
cycloneii_lcell_comb \inst|inst11[7]~24 (
// Equation(s):
// \inst|inst11[7]~24_combout  = (\inst6~regout  & (\DATA_IN~combout [7])) # (!\inst6~regout  & ((\IN_C~combout [7])))

	.dataa(\DATA_IN~combout [7]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [7]),
	.cin(gnd),
	.combout(\inst|inst11[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[7]~24 .lut_mask = 16'hAFA0;
defparam \inst|inst11[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y20_N29
cycloneii_lcell_ff \inst|inst2|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[7]~24_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst~regout ));

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[6]));
// synopsys translate_off
defparam \IN_C[6]~I .input_async_reset = "none";
defparam \IN_C[6]~I .input_power_up = "low";
defparam \IN_C[6]~I .input_register_mode = "none";
defparam \IN_C[6]~I .input_sync_reset = "none";
defparam \IN_C[6]~I .oe_async_reset = "none";
defparam \IN_C[6]~I .oe_power_up = "low";
defparam \IN_C[6]~I .oe_register_mode = "none";
defparam \IN_C[6]~I .oe_sync_reset = "none";
defparam \IN_C[6]~I .operation_mode = "input";
defparam \IN_C[6]~I .output_async_reset = "none";
defparam \IN_C[6]~I .output_power_up = "low";
defparam \IN_C[6]~I .output_register_mode = "none";
defparam \IN_C[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[6]));
// synopsys translate_off
defparam \DATA_IN[6]~I .input_async_reset = "none";
defparam \DATA_IN[6]~I .input_power_up = "low";
defparam \DATA_IN[6]~I .input_register_mode = "none";
defparam \DATA_IN[6]~I .input_sync_reset = "none";
defparam \DATA_IN[6]~I .oe_async_reset = "none";
defparam \DATA_IN[6]~I .oe_power_up = "low";
defparam \DATA_IN[6]~I .oe_register_mode = "none";
defparam \DATA_IN[6]~I .oe_sync_reset = "none";
defparam \DATA_IN[6]~I .operation_mode = "input";
defparam \DATA_IN[6]~I .output_async_reset = "none";
defparam \DATA_IN[6]~I .output_power_up = "low";
defparam \DATA_IN[6]~I .output_register_mode = "none";
defparam \DATA_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y22_N6
cycloneii_lcell_comb \inst|inst11[6]~25 (
// Equation(s):
// \inst|inst11[6]~25_combout  = (\inst6~regout  & ((\DATA_IN~combout [6]))) # (!\inst6~regout  & (\IN_C~combout [6]))

	.dataa(vcc),
	.datab(\IN_C~combout [6]),
	.datac(\DATA_IN~combout [6]),
	.datad(\inst6~regout ),
	.cin(gnd),
	.combout(\inst|inst11[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[6]~25 .lut_mask = 16'hF0CC;
defparam \inst|inst11[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y22_N7
cycloneii_lcell_ff \inst|inst2|inst1 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[6]~25_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst1~regout ));

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[5]));
// synopsys translate_off
defparam \IN_C[5]~I .input_async_reset = "none";
defparam \IN_C[5]~I .input_power_up = "low";
defparam \IN_C[5]~I .input_register_mode = "none";
defparam \IN_C[5]~I .input_sync_reset = "none";
defparam \IN_C[5]~I .oe_async_reset = "none";
defparam \IN_C[5]~I .oe_power_up = "low";
defparam \IN_C[5]~I .oe_register_mode = "none";
defparam \IN_C[5]~I .oe_sync_reset = "none";
defparam \IN_C[5]~I .operation_mode = "input";
defparam \IN_C[5]~I .output_async_reset = "none";
defparam \IN_C[5]~I .output_power_up = "low";
defparam \IN_C[5]~I .output_register_mode = "none";
defparam \IN_C[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N30
cycloneii_lcell_comb \inst|inst11[5]~26 (
// Equation(s):
// \inst|inst11[5]~26_combout  = (\inst6~regout  & (\DATA_IN~combout [5])) # (!\inst6~regout  & ((\IN_C~combout [5])))

	.dataa(\DATA_IN~combout [5]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [5]),
	.cin(gnd),
	.combout(\inst|inst11[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[5]~26 .lut_mask = 16'hAFA0;
defparam \inst|inst11[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N31
cycloneii_lcell_ff \inst|inst2|inst2 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[5]~26_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst2~regout ));

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[4]));
// synopsys translate_off
defparam \IN_C[4]~I .input_async_reset = "none";
defparam \IN_C[4]~I .input_power_up = "low";
defparam \IN_C[4]~I .input_register_mode = "none";
defparam \IN_C[4]~I .input_sync_reset = "none";
defparam \IN_C[4]~I .oe_async_reset = "none";
defparam \IN_C[4]~I .oe_power_up = "low";
defparam \IN_C[4]~I .oe_register_mode = "none";
defparam \IN_C[4]~I .oe_sync_reset = "none";
defparam \IN_C[4]~I .operation_mode = "input";
defparam \IN_C[4]~I .output_async_reset = "none";
defparam \IN_C[4]~I .output_power_up = "low";
defparam \IN_C[4]~I .output_register_mode = "none";
defparam \IN_C[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[4]));
// synopsys translate_off
defparam \DATA_IN[4]~I .input_async_reset = "none";
defparam \DATA_IN[4]~I .input_power_up = "low";
defparam \DATA_IN[4]~I .input_register_mode = "none";
defparam \DATA_IN[4]~I .input_sync_reset = "none";
defparam \DATA_IN[4]~I .oe_async_reset = "none";
defparam \DATA_IN[4]~I .oe_power_up = "low";
defparam \DATA_IN[4]~I .oe_register_mode = "none";
defparam \DATA_IN[4]~I .oe_sync_reset = "none";
defparam \DATA_IN[4]~I .operation_mode = "input";
defparam \DATA_IN[4]~I .output_async_reset = "none";
defparam \DATA_IN[4]~I .output_power_up = "low";
defparam \DATA_IN[4]~I .output_register_mode = "none";
defparam \DATA_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N16
cycloneii_lcell_comb \inst|inst11[4]~27 (
// Equation(s):
// \inst|inst11[4]~27_combout  = (\inst6~regout  & ((\DATA_IN~combout [4]))) # (!\inst6~regout  & (\IN_C~combout [4]))

	.dataa(\inst6~regout ),
	.datab(\IN_C~combout [4]),
	.datac(vcc),
	.datad(\DATA_IN~combout [4]),
	.cin(gnd),
	.combout(\inst|inst11[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[4]~27 .lut_mask = 16'hEE44;
defparam \inst|inst11[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y36_N17
cycloneii_lcell_ff \inst|inst2|inst3 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[4]~27_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst2|inst3~regout ));

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[3]));
// synopsys translate_off
defparam \IN_C[3]~I .input_async_reset = "none";
defparam \IN_C[3]~I .input_power_up = "low";
defparam \IN_C[3]~I .input_register_mode = "none";
defparam \IN_C[3]~I .input_sync_reset = "none";
defparam \IN_C[3]~I .oe_async_reset = "none";
defparam \IN_C[3]~I .oe_power_up = "low";
defparam \IN_C[3]~I .oe_register_mode = "none";
defparam \IN_C[3]~I .oe_sync_reset = "none";
defparam \IN_C[3]~I .operation_mode = "input";
defparam \IN_C[3]~I .output_async_reset = "none";
defparam \IN_C[3]~I .output_power_up = "low";
defparam \IN_C[3]~I .output_register_mode = "none";
defparam \IN_C[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[3]));
// synopsys translate_off
defparam \DATA_IN[3]~I .input_async_reset = "none";
defparam \DATA_IN[3]~I .input_power_up = "low";
defparam \DATA_IN[3]~I .input_register_mode = "none";
defparam \DATA_IN[3]~I .input_sync_reset = "none";
defparam \DATA_IN[3]~I .oe_async_reset = "none";
defparam \DATA_IN[3]~I .oe_power_up = "low";
defparam \DATA_IN[3]~I .oe_register_mode = "none";
defparam \DATA_IN[3]~I .oe_sync_reset = "none";
defparam \DATA_IN[3]~I .operation_mode = "input";
defparam \DATA_IN[3]~I .output_async_reset = "none";
defparam \DATA_IN[3]~I .output_power_up = "low";
defparam \DATA_IN[3]~I .output_register_mode = "none";
defparam \DATA_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N2
cycloneii_lcell_comb \inst|inst11[3]~28 (
// Equation(s):
// \inst|inst11[3]~28_combout  = (\inst6~regout  & ((\DATA_IN~combout [3]))) # (!\inst6~regout  & (\IN_C~combout [3]))

	.dataa(\inst6~regout ),
	.datab(vcc),
	.datac(\IN_C~combout [3]),
	.datad(\DATA_IN~combout [3]),
	.cin(gnd),
	.combout(\inst|inst11[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[3]~28 .lut_mask = 16'hFA50;
defparam \inst|inst11[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y36_N3
cycloneii_lcell_ff \inst|inst3|inst (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[3]~28_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst~regout ));

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[2]));
// synopsys translate_off
defparam \IN_C[2]~I .input_async_reset = "none";
defparam \IN_C[2]~I .input_power_up = "low";
defparam \IN_C[2]~I .input_register_mode = "none";
defparam \IN_C[2]~I .input_sync_reset = "none";
defparam \IN_C[2]~I .oe_async_reset = "none";
defparam \IN_C[2]~I .oe_power_up = "low";
defparam \IN_C[2]~I .oe_register_mode = "none";
defparam \IN_C[2]~I .oe_sync_reset = "none";
defparam \IN_C[2]~I .operation_mode = "input";
defparam \IN_C[2]~I .output_async_reset = "none";
defparam \IN_C[2]~I .output_power_up = "low";
defparam \IN_C[2]~I .output_register_mode = "none";
defparam \IN_C[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[2]));
// synopsys translate_off
defparam \DATA_IN[2]~I .input_async_reset = "none";
defparam \DATA_IN[2]~I .input_power_up = "low";
defparam \DATA_IN[2]~I .input_register_mode = "none";
defparam \DATA_IN[2]~I .input_sync_reset = "none";
defparam \DATA_IN[2]~I .oe_async_reset = "none";
defparam \DATA_IN[2]~I .oe_power_up = "low";
defparam \DATA_IN[2]~I .oe_register_mode = "none";
defparam \DATA_IN[2]~I .oe_sync_reset = "none";
defparam \DATA_IN[2]~I .operation_mode = "input";
defparam \DATA_IN[2]~I .output_async_reset = "none";
defparam \DATA_IN[2]~I .output_power_up = "low";
defparam \DATA_IN[2]~I .output_register_mode = "none";
defparam \DATA_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N28
cycloneii_lcell_comb \inst|inst11[2]~29 (
// Equation(s):
// \inst|inst11[2]~29_combout  = (\inst6~regout  & ((\DATA_IN~combout [2]))) # (!\inst6~regout  & (\IN_C~combout [2]))

	.dataa(\inst6~regout ),
	.datab(vcc),
	.datac(\IN_C~combout [2]),
	.datad(\DATA_IN~combout [2]),
	.cin(gnd),
	.combout(\inst|inst11[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[2]~29 .lut_mask = 16'hFA50;
defparam \inst|inst11[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y36_N29
cycloneii_lcell_ff \inst|inst3|inst1 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[2]~29_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst1~regout ));

// Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DATA_IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_IN[1]));
// synopsys translate_off
defparam \DATA_IN[1]~I .input_async_reset = "none";
defparam \DATA_IN[1]~I .input_power_up = "low";
defparam \DATA_IN[1]~I .input_register_mode = "none";
defparam \DATA_IN[1]~I .input_sync_reset = "none";
defparam \DATA_IN[1]~I .oe_async_reset = "none";
defparam \DATA_IN[1]~I .oe_power_up = "low";
defparam \DATA_IN[1]~I .oe_register_mode = "none";
defparam \DATA_IN[1]~I .oe_sync_reset = "none";
defparam \DATA_IN[1]~I .operation_mode = "input";
defparam \DATA_IN[1]~I .output_async_reset = "none";
defparam \DATA_IN[1]~I .output_power_up = "low";
defparam \DATA_IN[1]~I .output_register_mode = "none";
defparam \DATA_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[1]));
// synopsys translate_off
defparam \IN_C[1]~I .input_async_reset = "none";
defparam \IN_C[1]~I .input_power_up = "low";
defparam \IN_C[1]~I .input_register_mode = "none";
defparam \IN_C[1]~I .input_sync_reset = "none";
defparam \IN_C[1]~I .oe_async_reset = "none";
defparam \IN_C[1]~I .oe_power_up = "low";
defparam \IN_C[1]~I .oe_register_mode = "none";
defparam \IN_C[1]~I .oe_sync_reset = "none";
defparam \IN_C[1]~I .operation_mode = "input";
defparam \IN_C[1]~I .output_async_reset = "none";
defparam \IN_C[1]~I .output_power_up = "low";
defparam \IN_C[1]~I .output_register_mode = "none";
defparam \IN_C[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y39_N12
cycloneii_lcell_comb \inst|inst11[1]~30 (
// Equation(s):
// \inst|inst11[1]~30_combout  = (\inst6~regout  & (\DATA_IN~combout [1])) # (!\inst6~regout  & ((\IN_C~combout [1])))

	.dataa(vcc),
	.datab(\DATA_IN~combout [1]),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [1]),
	.cin(gnd),
	.combout(\inst|inst11[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[1]~30 .lut_mask = 16'hCFC0;
defparam \inst|inst11[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y39_N13
cycloneii_lcell_ff \inst|inst3|inst2 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[1]~30_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst2~regout ));

// Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_C~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[0]));
// synopsys translate_off
defparam \IN_C[0]~I .input_async_reset = "none";
defparam \IN_C[0]~I .input_power_up = "low";
defparam \IN_C[0]~I .input_register_mode = "none";
defparam \IN_C[0]~I .input_sync_reset = "none";
defparam \IN_C[0]~I .oe_async_reset = "none";
defparam \IN_C[0]~I .oe_power_up = "low";
defparam \IN_C[0]~I .oe_register_mode = "none";
defparam \IN_C[0]~I .oe_sync_reset = "none";
defparam \IN_C[0]~I .operation_mode = "input";
defparam \IN_C[0]~I .output_async_reset = "none";
defparam \IN_C[0]~I .output_power_up = "low";
defparam \IN_C[0]~I .output_register_mode = "none";
defparam \IN_C[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N0
cycloneii_lcell_comb \inst|inst11[0]~31 (
// Equation(s):
// \inst|inst11[0]~31_combout  = (\inst6~regout  & (\DATA_IN~combout [0])) # (!\inst6~regout  & ((\IN_C~combout [0])))

	.dataa(\DATA_IN~combout [0]),
	.datab(vcc),
	.datac(\inst6~regout ),
	.datad(\IN_C~combout [0]),
	.cin(gnd),
	.combout(\inst|inst11[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11[0]~31 .lut_mask = 16'hAFA0;
defparam \inst|inst11[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y43_N1
cycloneii_lcell_ff \inst|inst3|inst3 (
	.clk(\inst|inst12~clkctrl_outclk ),
	.datain(\inst|inst11[0]~31_combout ),
	.sdata(gnd),
	.aclr(!\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst3|inst3~regout ));

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[1]));
// synopsys translate_off
defparam \MIR[1]~I .input_async_reset = "none";
defparam \MIR[1]~I .input_power_up = "low";
defparam \MIR[1]~I .input_register_mode = "none";
defparam \MIR[1]~I .input_sync_reset = "none";
defparam \MIR[1]~I .oe_async_reset = "none";
defparam \MIR[1]~I .oe_power_up = "low";
defparam \MIR[1]~I .oe_register_mode = "none";
defparam \MIR[1]~I .oe_sync_reset = "none";
defparam \MIR[1]~I .operation_mode = "input";
defparam \MIR[1]~I .output_async_reset = "none";
defparam \MIR[1]~I .output_power_up = "low";
defparam \MIR[1]~I .output_register_mode = "none";
defparam \MIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[0]));
// synopsys translate_off
defparam \MIR[0]~I .input_async_reset = "none";
defparam \MIR[0]~I .input_power_up = "low";
defparam \MIR[0]~I .input_register_mode = "none";
defparam \MIR[0]~I .input_sync_reset = "none";
defparam \MIR[0]~I .oe_async_reset = "none";
defparam \MIR[0]~I .oe_power_up = "low";
defparam \MIR[0]~I .oe_register_mode = "none";
defparam \MIR[0]~I .oe_sync_reset = "none";
defparam \MIR[0]~I .operation_mode = "input";
defparam \MIR[0]~I .output_async_reset = "none";
defparam \MIR[0]~I .output_power_up = "low";
defparam \MIR[0]~I .output_register_mode = "none";
defparam \MIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[2]));
// synopsys translate_off
defparam \MIR[2]~I .input_async_reset = "none";
defparam \MIR[2]~I .input_power_up = "low";
defparam \MIR[2]~I .input_register_mode = "none";
defparam \MIR[2]~I .input_sync_reset = "none";
defparam \MIR[2]~I .oe_async_reset = "none";
defparam \MIR[2]~I .oe_power_up = "low";
defparam \MIR[2]~I .oe_register_mode = "none";
defparam \MIR[2]~I .oe_sync_reset = "none";
defparam \MIR[2]~I .operation_mode = "input";
defparam \MIR[2]~I .output_async_reset = "none";
defparam \MIR[2]~I .output_power_up = "low";
defparam \MIR[2]~I .output_register_mode = "none";
defparam \MIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MIR~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[3]));
// synopsys translate_off
defparam \MIR[3]~I .input_async_reset = "none";
defparam \MIR[3]~I .input_power_up = "low";
defparam \MIR[3]~I .input_register_mode = "none";
defparam \MIR[3]~I .input_sync_reset = "none";
defparam \MIR[3]~I .oe_async_reset = "none";
defparam \MIR[3]~I .oe_power_up = "low";
defparam \MIR[3]~I .oe_register_mode = "none";
defparam \MIR[3]~I .oe_sync_reset = "none";
defparam \MIR[3]~I .operation_mode = "input";
defparam \MIR[3]~I .output_async_reset = "none";
defparam \MIR[3]~I .output_power_up = "low";
defparam \MIR[3]~I .output_register_mode = "none";
defparam \MIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y50_N16
cycloneii_lcell_comb \inst5~0 (
// Equation(s):
// \inst5~0_combout  = (!\MIR~combout [1] & (!\MIR~combout [0] & (!\MIR~combout [2] & !\MIR~combout [3])))

	.dataa(\MIR~combout [1]),
	.datab(\MIR~combout [0]),
	.datac(\MIR~combout [2]),
	.datad(\MIR~combout [3]),
	.cin(gnd),
	.combout(\inst5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst5~0 .lut_mask = 16'h0001;
defparam \inst5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[31]~I (
	.datain(\inst|inst5|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[31]));
// synopsys translate_off
defparam \DATA_ADDRESS[31]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[31]~I .input_power_up = "low";
defparam \DATA_ADDRESS[31]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[31]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[31]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[31]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[31]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[31]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[31]~I .operation_mode = "output";
defparam \DATA_ADDRESS[31]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[31]~I .output_power_up = "low";
defparam \DATA_ADDRESS[31]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[30]~I (
	.datain(\inst|inst5|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[30]));
// synopsys translate_off
defparam \DATA_ADDRESS[30]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[30]~I .input_power_up = "low";
defparam \DATA_ADDRESS[30]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[30]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[30]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[30]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[30]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[30]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[30]~I .operation_mode = "output";
defparam \DATA_ADDRESS[30]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[30]~I .output_power_up = "low";
defparam \DATA_ADDRESS[30]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[29]~I (
	.datain(\inst|inst5|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[29]));
// synopsys translate_off
defparam \DATA_ADDRESS[29]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[29]~I .input_power_up = "low";
defparam \DATA_ADDRESS[29]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[29]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[29]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[29]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[29]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[29]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[29]~I .operation_mode = "output";
defparam \DATA_ADDRESS[29]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[29]~I .output_power_up = "low";
defparam \DATA_ADDRESS[29]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[28]~I (
	.datain(\inst|inst5|inst3~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[28]));
// synopsys translate_off
defparam \DATA_ADDRESS[28]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[28]~I .input_power_up = "low";
defparam \DATA_ADDRESS[28]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[28]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[28]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[28]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[28]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[28]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[28]~I .operation_mode = "output";
defparam \DATA_ADDRESS[28]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[28]~I .output_power_up = "low";
defparam \DATA_ADDRESS[28]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[27]~I (
	.datain(\inst|inst4|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[27]));
// synopsys translate_off
defparam \DATA_ADDRESS[27]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[27]~I .input_power_up = "low";
defparam \DATA_ADDRESS[27]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[27]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[27]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[27]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[27]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[27]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[27]~I .operation_mode = "output";
defparam \DATA_ADDRESS[27]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[27]~I .output_power_up = "low";
defparam \DATA_ADDRESS[27]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[26]~I (
	.datain(\inst|inst4|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[26]));
// synopsys translate_off
defparam \DATA_ADDRESS[26]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[26]~I .input_power_up = "low";
defparam \DATA_ADDRESS[26]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[26]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[26]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[26]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[26]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[26]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[26]~I .operation_mode = "output";
defparam \DATA_ADDRESS[26]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[26]~I .output_power_up = "low";
defparam \DATA_ADDRESS[26]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[25]~I (
	.datain(\inst|inst4|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[25]));
// synopsys translate_off
defparam \DATA_ADDRESS[25]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[25]~I .input_power_up = "low";
defparam \DATA_ADDRESS[25]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[25]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[25]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[25]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[25]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[25]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[25]~I .operation_mode = "output";
defparam \DATA_ADDRESS[25]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[25]~I .output_power_up = "low";
defparam \DATA_ADDRESS[25]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[24]~I (
	.datain(\inst|inst4|inst3~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[24]));
// synopsys translate_off
defparam \DATA_ADDRESS[24]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[24]~I .input_power_up = "low";
defparam \DATA_ADDRESS[24]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[24]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[24]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[24]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[24]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[24]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[24]~I .operation_mode = "output";
defparam \DATA_ADDRESS[24]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[24]~I .output_power_up = "low";
defparam \DATA_ADDRESS[24]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[23]~I (
	.datain(\inst|inst6|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[23]));
// synopsys translate_off
defparam \DATA_ADDRESS[23]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[23]~I .input_power_up = "low";
defparam \DATA_ADDRESS[23]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[23]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[23]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[23]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[23]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[23]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[23]~I .operation_mode = "output";
defparam \DATA_ADDRESS[23]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[23]~I .output_power_up = "low";
defparam \DATA_ADDRESS[23]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[22]~I (
	.datain(\inst|inst6|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[22]));
// synopsys translate_off
defparam \DATA_ADDRESS[22]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[22]~I .input_power_up = "low";
defparam \DATA_ADDRESS[22]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[22]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[22]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[22]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[22]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[22]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[22]~I .operation_mode = "output";
defparam \DATA_ADDRESS[22]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[22]~I .output_power_up = "low";
defparam \DATA_ADDRESS[22]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[21]~I (
	.datain(\inst|inst6|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[21]));
// synopsys translate_off
defparam \DATA_ADDRESS[21]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[21]~I .input_power_up = "low";
defparam \DATA_ADDRESS[21]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[21]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[21]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[21]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[21]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[21]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[21]~I .operation_mode = "output";
defparam \DATA_ADDRESS[21]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[21]~I .output_power_up = "low";
defparam \DATA_ADDRESS[21]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[20]~I (
	.datain(\inst|inst6|inst3~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[20]));
// synopsys translate_off
defparam \DATA_ADDRESS[20]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[20]~I .input_power_up = "low";
defparam \DATA_ADDRESS[20]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[20]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[20]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[20]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[20]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[20]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[20]~I .operation_mode = "output";
defparam \DATA_ADDRESS[20]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[20]~I .output_power_up = "low";
defparam \DATA_ADDRESS[20]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[19]~I (
	.datain(\inst|inst7|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[19]));
// synopsys translate_off
defparam \DATA_ADDRESS[19]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[19]~I .input_power_up = "low";
defparam \DATA_ADDRESS[19]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[19]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[19]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[19]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[19]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[19]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[19]~I .operation_mode = "output";
defparam \DATA_ADDRESS[19]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[19]~I .output_power_up = "low";
defparam \DATA_ADDRESS[19]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[18]~I (
	.datain(\inst|inst7|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[18]));
// synopsys translate_off
defparam \DATA_ADDRESS[18]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[18]~I .input_power_up = "low";
defparam \DATA_ADDRESS[18]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[18]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[18]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[18]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[18]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[18]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[18]~I .operation_mode = "output";
defparam \DATA_ADDRESS[18]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[18]~I .output_power_up = "low";
defparam \DATA_ADDRESS[18]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[17]~I (
	.datain(\inst|inst7|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[17]));
// synopsys translate_off
defparam \DATA_ADDRESS[17]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[17]~I .input_power_up = "low";
defparam \DATA_ADDRESS[17]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[17]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[17]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[17]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[17]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[17]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[17]~I .operation_mode = "output";
defparam \DATA_ADDRESS[17]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[17]~I .output_power_up = "low";
defparam \DATA_ADDRESS[17]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[16]~I (
	.datain(\inst|inst7|inst3~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[16]));
// synopsys translate_off
defparam \DATA_ADDRESS[16]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[16]~I .input_power_up = "low";
defparam \DATA_ADDRESS[16]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[16]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[16]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[16]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[16]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[16]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[16]~I .operation_mode = "output";
defparam \DATA_ADDRESS[16]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[16]~I .output_power_up = "low";
defparam \DATA_ADDRESS[16]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[15]~I (
	.datain(\inst|inst|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[15]));
// synopsys translate_off
defparam \DATA_ADDRESS[15]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[15]~I .input_power_up = "low";
defparam \DATA_ADDRESS[15]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[15]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[15]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[15]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[15]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[15]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[15]~I .operation_mode = "output";
defparam \DATA_ADDRESS[15]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[15]~I .output_power_up = "low";
defparam \DATA_ADDRESS[15]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[14]~I (
	.datain(\inst|inst|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[14]));
// synopsys translate_off
defparam \DATA_ADDRESS[14]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[14]~I .input_power_up = "low";
defparam \DATA_ADDRESS[14]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[14]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[14]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[14]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[14]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[14]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[14]~I .operation_mode = "output";
defparam \DATA_ADDRESS[14]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[14]~I .output_power_up = "low";
defparam \DATA_ADDRESS[14]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[13]~I (
	.datain(\inst|inst|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[13]));
// synopsys translate_off
defparam \DATA_ADDRESS[13]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[13]~I .input_power_up = "low";
defparam \DATA_ADDRESS[13]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[13]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[13]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[13]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[13]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[13]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[13]~I .operation_mode = "output";
defparam \DATA_ADDRESS[13]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[13]~I .output_power_up = "low";
defparam \DATA_ADDRESS[13]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[12]~I (
	.datain(\inst|inst|inst3~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[12]));
// synopsys translate_off
defparam \DATA_ADDRESS[12]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[12]~I .input_power_up = "low";
defparam \DATA_ADDRESS[12]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[12]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[12]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[12]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[12]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[12]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[12]~I .operation_mode = "output";
defparam \DATA_ADDRESS[12]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[12]~I .output_power_up = "low";
defparam \DATA_ADDRESS[12]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[11]~I (
	.datain(\inst|inst1|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[11]));
// synopsys translate_off
defparam \DATA_ADDRESS[11]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[11]~I .input_power_up = "low";
defparam \DATA_ADDRESS[11]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[11]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[11]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[11]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[11]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[11]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[11]~I .operation_mode = "output";
defparam \DATA_ADDRESS[11]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[11]~I .output_power_up = "low";
defparam \DATA_ADDRESS[11]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[10]~I (
	.datain(\inst|inst1|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[10]));
// synopsys translate_off
defparam \DATA_ADDRESS[10]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[10]~I .input_power_up = "low";
defparam \DATA_ADDRESS[10]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[10]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[10]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[10]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[10]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[10]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[10]~I .operation_mode = "output";
defparam \DATA_ADDRESS[10]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[10]~I .output_power_up = "low";
defparam \DATA_ADDRESS[10]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[9]~I (
	.datain(\inst|inst1|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[9]));
// synopsys translate_off
defparam \DATA_ADDRESS[9]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[9]~I .input_power_up = "low";
defparam \DATA_ADDRESS[9]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[9]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[9]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[9]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[9]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[9]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[9]~I .operation_mode = "output";
defparam \DATA_ADDRESS[9]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[9]~I .output_power_up = "low";
defparam \DATA_ADDRESS[9]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[8]~I (
	.datain(\inst|inst1|inst3~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[8]));
// synopsys translate_off
defparam \DATA_ADDRESS[8]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[8]~I .input_power_up = "low";
defparam \DATA_ADDRESS[8]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[8]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[8]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[8]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[8]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[8]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[8]~I .operation_mode = "output";
defparam \DATA_ADDRESS[8]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[8]~I .output_power_up = "low";
defparam \DATA_ADDRESS[8]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[7]~I (
	.datain(\inst|inst2|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[7]));
// synopsys translate_off
defparam \DATA_ADDRESS[7]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[7]~I .input_power_up = "low";
defparam \DATA_ADDRESS[7]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[7]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[7]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[7]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[7]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[7]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[7]~I .operation_mode = "output";
defparam \DATA_ADDRESS[7]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[7]~I .output_power_up = "low";
defparam \DATA_ADDRESS[7]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[6]~I (
	.datain(\inst|inst2|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[6]));
// synopsys translate_off
defparam \DATA_ADDRESS[6]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[6]~I .input_power_up = "low";
defparam \DATA_ADDRESS[6]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[6]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[6]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[6]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[6]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[6]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[6]~I .operation_mode = "output";
defparam \DATA_ADDRESS[6]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[6]~I .output_power_up = "low";
defparam \DATA_ADDRESS[6]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[5]~I (
	.datain(\inst|inst2|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[5]));
// synopsys translate_off
defparam \DATA_ADDRESS[5]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[5]~I .input_power_up = "low";
defparam \DATA_ADDRESS[5]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[5]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[5]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[5]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[5]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[5]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[5]~I .operation_mode = "output";
defparam \DATA_ADDRESS[5]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[5]~I .output_power_up = "low";
defparam \DATA_ADDRESS[5]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[4]~I (
	.datain(\inst|inst2|inst3~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[4]));
// synopsys translate_off
defparam \DATA_ADDRESS[4]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[4]~I .input_power_up = "low";
defparam \DATA_ADDRESS[4]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[4]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[4]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[4]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[4]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[4]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[4]~I .operation_mode = "output";
defparam \DATA_ADDRESS[4]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[4]~I .output_power_up = "low";
defparam \DATA_ADDRESS[4]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[3]~I (
	.datain(\inst|inst3|inst~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[3]));
// synopsys translate_off
defparam \DATA_ADDRESS[3]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[3]~I .input_power_up = "low";
defparam \DATA_ADDRESS[3]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[3]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[3]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[3]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[3]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[3]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[3]~I .operation_mode = "output";
defparam \DATA_ADDRESS[3]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[3]~I .output_power_up = "low";
defparam \DATA_ADDRESS[3]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[2]~I (
	.datain(\inst|inst3|inst1~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[2]));
// synopsys translate_off
defparam \DATA_ADDRESS[2]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[2]~I .input_power_up = "low";
defparam \DATA_ADDRESS[2]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[2]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[2]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[2]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[2]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[2]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[2]~I .operation_mode = "output";
defparam \DATA_ADDRESS[2]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[2]~I .output_power_up = "low";
defparam \DATA_ADDRESS[2]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[1]~I (
	.datain(\inst|inst3|inst2~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[1]));
// synopsys translate_off
defparam \DATA_ADDRESS[1]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[1]~I .input_power_up = "low";
defparam \DATA_ADDRESS[1]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[1]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[1]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[1]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[1]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[1]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[1]~I .operation_mode = "output";
defparam \DATA_ADDRESS[1]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[1]~I .output_power_up = "low";
defparam \DATA_ADDRESS[1]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \DATA_ADDRESS[0]~I (
	.datain(\inst|inst3|inst3~regout ),
	.oe(\MIR~combout [6]),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_ADDRESS[0]));
// synopsys translate_off
defparam \DATA_ADDRESS[0]~I .input_async_reset = "none";
defparam \DATA_ADDRESS[0]~I .input_power_up = "low";
defparam \DATA_ADDRESS[0]~I .input_register_mode = "none";
defparam \DATA_ADDRESS[0]~I .input_sync_reset = "none";
defparam \DATA_ADDRESS[0]~I .oe_async_reset = "none";
defparam \DATA_ADDRESS[0]~I .oe_power_up = "low";
defparam \DATA_ADDRESS[0]~I .oe_register_mode = "none";
defparam \DATA_ADDRESS[0]~I .oe_sync_reset = "none";
defparam \DATA_ADDRESS[0]~I .operation_mode = "output";
defparam \DATA_ADDRESS[0]~I .output_async_reset = "none";
defparam \DATA_ADDRESS[0]~I .output_power_up = "low";
defparam \DATA_ADDRESS[0]~I .output_register_mode = "none";
defparam \DATA_ADDRESS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[31]~I (
	.datain(\inst|inst5|inst~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[31]));
// synopsys translate_off
defparam \OUT_B[31]~I .input_async_reset = "none";
defparam \OUT_B[31]~I .input_power_up = "low";
defparam \OUT_B[31]~I .input_register_mode = "none";
defparam \OUT_B[31]~I .input_sync_reset = "none";
defparam \OUT_B[31]~I .oe_async_reset = "none";
defparam \OUT_B[31]~I .oe_power_up = "low";
defparam \OUT_B[31]~I .oe_register_mode = "none";
defparam \OUT_B[31]~I .oe_sync_reset = "none";
defparam \OUT_B[31]~I .operation_mode = "output";
defparam \OUT_B[31]~I .output_async_reset = "none";
defparam \OUT_B[31]~I .output_power_up = "low";
defparam \OUT_B[31]~I .output_register_mode = "none";
defparam \OUT_B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[30]~I (
	.datain(\inst|inst5|inst1~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[30]));
// synopsys translate_off
defparam \OUT_B[30]~I .input_async_reset = "none";
defparam \OUT_B[30]~I .input_power_up = "low";
defparam \OUT_B[30]~I .input_register_mode = "none";
defparam \OUT_B[30]~I .input_sync_reset = "none";
defparam \OUT_B[30]~I .oe_async_reset = "none";
defparam \OUT_B[30]~I .oe_power_up = "low";
defparam \OUT_B[30]~I .oe_register_mode = "none";
defparam \OUT_B[30]~I .oe_sync_reset = "none";
defparam \OUT_B[30]~I .operation_mode = "output";
defparam \OUT_B[30]~I .output_async_reset = "none";
defparam \OUT_B[30]~I .output_power_up = "low";
defparam \OUT_B[30]~I .output_register_mode = "none";
defparam \OUT_B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[29]~I (
	.datain(\inst|inst5|inst2~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[29]));
// synopsys translate_off
defparam \OUT_B[29]~I .input_async_reset = "none";
defparam \OUT_B[29]~I .input_power_up = "low";
defparam \OUT_B[29]~I .input_register_mode = "none";
defparam \OUT_B[29]~I .input_sync_reset = "none";
defparam \OUT_B[29]~I .oe_async_reset = "none";
defparam \OUT_B[29]~I .oe_power_up = "low";
defparam \OUT_B[29]~I .oe_register_mode = "none";
defparam \OUT_B[29]~I .oe_sync_reset = "none";
defparam \OUT_B[29]~I .operation_mode = "output";
defparam \OUT_B[29]~I .output_async_reset = "none";
defparam \OUT_B[29]~I .output_power_up = "low";
defparam \OUT_B[29]~I .output_register_mode = "none";
defparam \OUT_B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[28]~I (
	.datain(\inst|inst5|inst3~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[28]));
// synopsys translate_off
defparam \OUT_B[28]~I .input_async_reset = "none";
defparam \OUT_B[28]~I .input_power_up = "low";
defparam \OUT_B[28]~I .input_register_mode = "none";
defparam \OUT_B[28]~I .input_sync_reset = "none";
defparam \OUT_B[28]~I .oe_async_reset = "none";
defparam \OUT_B[28]~I .oe_power_up = "low";
defparam \OUT_B[28]~I .oe_register_mode = "none";
defparam \OUT_B[28]~I .oe_sync_reset = "none";
defparam \OUT_B[28]~I .operation_mode = "output";
defparam \OUT_B[28]~I .output_async_reset = "none";
defparam \OUT_B[28]~I .output_power_up = "low";
defparam \OUT_B[28]~I .output_register_mode = "none";
defparam \OUT_B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[27]~I (
	.datain(\inst|inst4|inst~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[27]));
// synopsys translate_off
defparam \OUT_B[27]~I .input_async_reset = "none";
defparam \OUT_B[27]~I .input_power_up = "low";
defparam \OUT_B[27]~I .input_register_mode = "none";
defparam \OUT_B[27]~I .input_sync_reset = "none";
defparam \OUT_B[27]~I .oe_async_reset = "none";
defparam \OUT_B[27]~I .oe_power_up = "low";
defparam \OUT_B[27]~I .oe_register_mode = "none";
defparam \OUT_B[27]~I .oe_sync_reset = "none";
defparam \OUT_B[27]~I .operation_mode = "output";
defparam \OUT_B[27]~I .output_async_reset = "none";
defparam \OUT_B[27]~I .output_power_up = "low";
defparam \OUT_B[27]~I .output_register_mode = "none";
defparam \OUT_B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[26]~I (
	.datain(\inst|inst4|inst1~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[26]));
// synopsys translate_off
defparam \OUT_B[26]~I .input_async_reset = "none";
defparam \OUT_B[26]~I .input_power_up = "low";
defparam \OUT_B[26]~I .input_register_mode = "none";
defparam \OUT_B[26]~I .input_sync_reset = "none";
defparam \OUT_B[26]~I .oe_async_reset = "none";
defparam \OUT_B[26]~I .oe_power_up = "low";
defparam \OUT_B[26]~I .oe_register_mode = "none";
defparam \OUT_B[26]~I .oe_sync_reset = "none";
defparam \OUT_B[26]~I .operation_mode = "output";
defparam \OUT_B[26]~I .output_async_reset = "none";
defparam \OUT_B[26]~I .output_power_up = "low";
defparam \OUT_B[26]~I .output_register_mode = "none";
defparam \OUT_B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[25]~I (
	.datain(\inst|inst4|inst2~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[25]));
// synopsys translate_off
defparam \OUT_B[25]~I .input_async_reset = "none";
defparam \OUT_B[25]~I .input_power_up = "low";
defparam \OUT_B[25]~I .input_register_mode = "none";
defparam \OUT_B[25]~I .input_sync_reset = "none";
defparam \OUT_B[25]~I .oe_async_reset = "none";
defparam \OUT_B[25]~I .oe_power_up = "low";
defparam \OUT_B[25]~I .oe_register_mode = "none";
defparam \OUT_B[25]~I .oe_sync_reset = "none";
defparam \OUT_B[25]~I .operation_mode = "output";
defparam \OUT_B[25]~I .output_async_reset = "none";
defparam \OUT_B[25]~I .output_power_up = "low";
defparam \OUT_B[25]~I .output_register_mode = "none";
defparam \OUT_B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[24]~I (
	.datain(\inst|inst4|inst3~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[24]));
// synopsys translate_off
defparam \OUT_B[24]~I .input_async_reset = "none";
defparam \OUT_B[24]~I .input_power_up = "low";
defparam \OUT_B[24]~I .input_register_mode = "none";
defparam \OUT_B[24]~I .input_sync_reset = "none";
defparam \OUT_B[24]~I .oe_async_reset = "none";
defparam \OUT_B[24]~I .oe_power_up = "low";
defparam \OUT_B[24]~I .oe_register_mode = "none";
defparam \OUT_B[24]~I .oe_sync_reset = "none";
defparam \OUT_B[24]~I .operation_mode = "output";
defparam \OUT_B[24]~I .output_async_reset = "none";
defparam \OUT_B[24]~I .output_power_up = "low";
defparam \OUT_B[24]~I .output_register_mode = "none";
defparam \OUT_B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[23]~I (
	.datain(\inst|inst6|inst~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[23]));
// synopsys translate_off
defparam \OUT_B[23]~I .input_async_reset = "none";
defparam \OUT_B[23]~I .input_power_up = "low";
defparam \OUT_B[23]~I .input_register_mode = "none";
defparam \OUT_B[23]~I .input_sync_reset = "none";
defparam \OUT_B[23]~I .oe_async_reset = "none";
defparam \OUT_B[23]~I .oe_power_up = "low";
defparam \OUT_B[23]~I .oe_register_mode = "none";
defparam \OUT_B[23]~I .oe_sync_reset = "none";
defparam \OUT_B[23]~I .operation_mode = "output";
defparam \OUT_B[23]~I .output_async_reset = "none";
defparam \OUT_B[23]~I .output_power_up = "low";
defparam \OUT_B[23]~I .output_register_mode = "none";
defparam \OUT_B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[22]~I (
	.datain(\inst|inst6|inst1~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[22]));
// synopsys translate_off
defparam \OUT_B[22]~I .input_async_reset = "none";
defparam \OUT_B[22]~I .input_power_up = "low";
defparam \OUT_B[22]~I .input_register_mode = "none";
defparam \OUT_B[22]~I .input_sync_reset = "none";
defparam \OUT_B[22]~I .oe_async_reset = "none";
defparam \OUT_B[22]~I .oe_power_up = "low";
defparam \OUT_B[22]~I .oe_register_mode = "none";
defparam \OUT_B[22]~I .oe_sync_reset = "none";
defparam \OUT_B[22]~I .operation_mode = "output";
defparam \OUT_B[22]~I .output_async_reset = "none";
defparam \OUT_B[22]~I .output_power_up = "low";
defparam \OUT_B[22]~I .output_register_mode = "none";
defparam \OUT_B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[21]~I (
	.datain(\inst|inst6|inst2~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[21]));
// synopsys translate_off
defparam \OUT_B[21]~I .input_async_reset = "none";
defparam \OUT_B[21]~I .input_power_up = "low";
defparam \OUT_B[21]~I .input_register_mode = "none";
defparam \OUT_B[21]~I .input_sync_reset = "none";
defparam \OUT_B[21]~I .oe_async_reset = "none";
defparam \OUT_B[21]~I .oe_power_up = "low";
defparam \OUT_B[21]~I .oe_register_mode = "none";
defparam \OUT_B[21]~I .oe_sync_reset = "none";
defparam \OUT_B[21]~I .operation_mode = "output";
defparam \OUT_B[21]~I .output_async_reset = "none";
defparam \OUT_B[21]~I .output_power_up = "low";
defparam \OUT_B[21]~I .output_register_mode = "none";
defparam \OUT_B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[20]~I (
	.datain(\inst|inst6|inst3~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[20]));
// synopsys translate_off
defparam \OUT_B[20]~I .input_async_reset = "none";
defparam \OUT_B[20]~I .input_power_up = "low";
defparam \OUT_B[20]~I .input_register_mode = "none";
defparam \OUT_B[20]~I .input_sync_reset = "none";
defparam \OUT_B[20]~I .oe_async_reset = "none";
defparam \OUT_B[20]~I .oe_power_up = "low";
defparam \OUT_B[20]~I .oe_register_mode = "none";
defparam \OUT_B[20]~I .oe_sync_reset = "none";
defparam \OUT_B[20]~I .operation_mode = "output";
defparam \OUT_B[20]~I .output_async_reset = "none";
defparam \OUT_B[20]~I .output_power_up = "low";
defparam \OUT_B[20]~I .output_register_mode = "none";
defparam \OUT_B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[19]~I (
	.datain(\inst|inst7|inst~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[19]));
// synopsys translate_off
defparam \OUT_B[19]~I .input_async_reset = "none";
defparam \OUT_B[19]~I .input_power_up = "low";
defparam \OUT_B[19]~I .input_register_mode = "none";
defparam \OUT_B[19]~I .input_sync_reset = "none";
defparam \OUT_B[19]~I .oe_async_reset = "none";
defparam \OUT_B[19]~I .oe_power_up = "low";
defparam \OUT_B[19]~I .oe_register_mode = "none";
defparam \OUT_B[19]~I .oe_sync_reset = "none";
defparam \OUT_B[19]~I .operation_mode = "output";
defparam \OUT_B[19]~I .output_async_reset = "none";
defparam \OUT_B[19]~I .output_power_up = "low";
defparam \OUT_B[19]~I .output_register_mode = "none";
defparam \OUT_B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[18]~I (
	.datain(\inst|inst7|inst1~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[18]));
// synopsys translate_off
defparam \OUT_B[18]~I .input_async_reset = "none";
defparam \OUT_B[18]~I .input_power_up = "low";
defparam \OUT_B[18]~I .input_register_mode = "none";
defparam \OUT_B[18]~I .input_sync_reset = "none";
defparam \OUT_B[18]~I .oe_async_reset = "none";
defparam \OUT_B[18]~I .oe_power_up = "low";
defparam \OUT_B[18]~I .oe_register_mode = "none";
defparam \OUT_B[18]~I .oe_sync_reset = "none";
defparam \OUT_B[18]~I .operation_mode = "output";
defparam \OUT_B[18]~I .output_async_reset = "none";
defparam \OUT_B[18]~I .output_power_up = "low";
defparam \OUT_B[18]~I .output_register_mode = "none";
defparam \OUT_B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[17]~I (
	.datain(\inst|inst7|inst2~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[17]));
// synopsys translate_off
defparam \OUT_B[17]~I .input_async_reset = "none";
defparam \OUT_B[17]~I .input_power_up = "low";
defparam \OUT_B[17]~I .input_register_mode = "none";
defparam \OUT_B[17]~I .input_sync_reset = "none";
defparam \OUT_B[17]~I .oe_async_reset = "none";
defparam \OUT_B[17]~I .oe_power_up = "low";
defparam \OUT_B[17]~I .oe_register_mode = "none";
defparam \OUT_B[17]~I .oe_sync_reset = "none";
defparam \OUT_B[17]~I .operation_mode = "output";
defparam \OUT_B[17]~I .output_async_reset = "none";
defparam \OUT_B[17]~I .output_power_up = "low";
defparam \OUT_B[17]~I .output_register_mode = "none";
defparam \OUT_B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[16]~I (
	.datain(\inst|inst7|inst3~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[16]));
// synopsys translate_off
defparam \OUT_B[16]~I .input_async_reset = "none";
defparam \OUT_B[16]~I .input_power_up = "low";
defparam \OUT_B[16]~I .input_register_mode = "none";
defparam \OUT_B[16]~I .input_sync_reset = "none";
defparam \OUT_B[16]~I .oe_async_reset = "none";
defparam \OUT_B[16]~I .oe_power_up = "low";
defparam \OUT_B[16]~I .oe_register_mode = "none";
defparam \OUT_B[16]~I .oe_sync_reset = "none";
defparam \OUT_B[16]~I .operation_mode = "output";
defparam \OUT_B[16]~I .output_async_reset = "none";
defparam \OUT_B[16]~I .output_power_up = "low";
defparam \OUT_B[16]~I .output_register_mode = "none";
defparam \OUT_B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[15]~I (
	.datain(\inst|inst|inst~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[15]));
// synopsys translate_off
defparam \OUT_B[15]~I .input_async_reset = "none";
defparam \OUT_B[15]~I .input_power_up = "low";
defparam \OUT_B[15]~I .input_register_mode = "none";
defparam \OUT_B[15]~I .input_sync_reset = "none";
defparam \OUT_B[15]~I .oe_async_reset = "none";
defparam \OUT_B[15]~I .oe_power_up = "low";
defparam \OUT_B[15]~I .oe_register_mode = "none";
defparam \OUT_B[15]~I .oe_sync_reset = "none";
defparam \OUT_B[15]~I .operation_mode = "output";
defparam \OUT_B[15]~I .output_async_reset = "none";
defparam \OUT_B[15]~I .output_power_up = "low";
defparam \OUT_B[15]~I .output_register_mode = "none";
defparam \OUT_B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[14]~I (
	.datain(\inst|inst|inst1~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[14]));
// synopsys translate_off
defparam \OUT_B[14]~I .input_async_reset = "none";
defparam \OUT_B[14]~I .input_power_up = "low";
defparam \OUT_B[14]~I .input_register_mode = "none";
defparam \OUT_B[14]~I .input_sync_reset = "none";
defparam \OUT_B[14]~I .oe_async_reset = "none";
defparam \OUT_B[14]~I .oe_power_up = "low";
defparam \OUT_B[14]~I .oe_register_mode = "none";
defparam \OUT_B[14]~I .oe_sync_reset = "none";
defparam \OUT_B[14]~I .operation_mode = "output";
defparam \OUT_B[14]~I .output_async_reset = "none";
defparam \OUT_B[14]~I .output_power_up = "low";
defparam \OUT_B[14]~I .output_register_mode = "none";
defparam \OUT_B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[13]~I (
	.datain(\inst|inst|inst2~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[13]));
// synopsys translate_off
defparam \OUT_B[13]~I .input_async_reset = "none";
defparam \OUT_B[13]~I .input_power_up = "low";
defparam \OUT_B[13]~I .input_register_mode = "none";
defparam \OUT_B[13]~I .input_sync_reset = "none";
defparam \OUT_B[13]~I .oe_async_reset = "none";
defparam \OUT_B[13]~I .oe_power_up = "low";
defparam \OUT_B[13]~I .oe_register_mode = "none";
defparam \OUT_B[13]~I .oe_sync_reset = "none";
defparam \OUT_B[13]~I .operation_mode = "output";
defparam \OUT_B[13]~I .output_async_reset = "none";
defparam \OUT_B[13]~I .output_power_up = "low";
defparam \OUT_B[13]~I .output_register_mode = "none";
defparam \OUT_B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[12]~I (
	.datain(\inst|inst|inst3~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[12]));
// synopsys translate_off
defparam \OUT_B[12]~I .input_async_reset = "none";
defparam \OUT_B[12]~I .input_power_up = "low";
defparam \OUT_B[12]~I .input_register_mode = "none";
defparam \OUT_B[12]~I .input_sync_reset = "none";
defparam \OUT_B[12]~I .oe_async_reset = "none";
defparam \OUT_B[12]~I .oe_power_up = "low";
defparam \OUT_B[12]~I .oe_register_mode = "none";
defparam \OUT_B[12]~I .oe_sync_reset = "none";
defparam \OUT_B[12]~I .operation_mode = "output";
defparam \OUT_B[12]~I .output_async_reset = "none";
defparam \OUT_B[12]~I .output_power_up = "low";
defparam \OUT_B[12]~I .output_register_mode = "none";
defparam \OUT_B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[11]~I (
	.datain(\inst|inst1|inst~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[11]));
// synopsys translate_off
defparam \OUT_B[11]~I .input_async_reset = "none";
defparam \OUT_B[11]~I .input_power_up = "low";
defparam \OUT_B[11]~I .input_register_mode = "none";
defparam \OUT_B[11]~I .input_sync_reset = "none";
defparam \OUT_B[11]~I .oe_async_reset = "none";
defparam \OUT_B[11]~I .oe_power_up = "low";
defparam \OUT_B[11]~I .oe_register_mode = "none";
defparam \OUT_B[11]~I .oe_sync_reset = "none";
defparam \OUT_B[11]~I .operation_mode = "output";
defparam \OUT_B[11]~I .output_async_reset = "none";
defparam \OUT_B[11]~I .output_power_up = "low";
defparam \OUT_B[11]~I .output_register_mode = "none";
defparam \OUT_B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[10]~I (
	.datain(\inst|inst1|inst1~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[10]));
// synopsys translate_off
defparam \OUT_B[10]~I .input_async_reset = "none";
defparam \OUT_B[10]~I .input_power_up = "low";
defparam \OUT_B[10]~I .input_register_mode = "none";
defparam \OUT_B[10]~I .input_sync_reset = "none";
defparam \OUT_B[10]~I .oe_async_reset = "none";
defparam \OUT_B[10]~I .oe_power_up = "low";
defparam \OUT_B[10]~I .oe_register_mode = "none";
defparam \OUT_B[10]~I .oe_sync_reset = "none";
defparam \OUT_B[10]~I .operation_mode = "output";
defparam \OUT_B[10]~I .output_async_reset = "none";
defparam \OUT_B[10]~I .output_power_up = "low";
defparam \OUT_B[10]~I .output_register_mode = "none";
defparam \OUT_B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[9]~I (
	.datain(\inst|inst1|inst2~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[9]));
// synopsys translate_off
defparam \OUT_B[9]~I .input_async_reset = "none";
defparam \OUT_B[9]~I .input_power_up = "low";
defparam \OUT_B[9]~I .input_register_mode = "none";
defparam \OUT_B[9]~I .input_sync_reset = "none";
defparam \OUT_B[9]~I .oe_async_reset = "none";
defparam \OUT_B[9]~I .oe_power_up = "low";
defparam \OUT_B[9]~I .oe_register_mode = "none";
defparam \OUT_B[9]~I .oe_sync_reset = "none";
defparam \OUT_B[9]~I .operation_mode = "output";
defparam \OUT_B[9]~I .output_async_reset = "none";
defparam \OUT_B[9]~I .output_power_up = "low";
defparam \OUT_B[9]~I .output_register_mode = "none";
defparam \OUT_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[8]~I (
	.datain(\inst|inst1|inst3~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[8]));
// synopsys translate_off
defparam \OUT_B[8]~I .input_async_reset = "none";
defparam \OUT_B[8]~I .input_power_up = "low";
defparam \OUT_B[8]~I .input_register_mode = "none";
defparam \OUT_B[8]~I .input_sync_reset = "none";
defparam \OUT_B[8]~I .oe_async_reset = "none";
defparam \OUT_B[8]~I .oe_power_up = "low";
defparam \OUT_B[8]~I .oe_register_mode = "none";
defparam \OUT_B[8]~I .oe_sync_reset = "none";
defparam \OUT_B[8]~I .operation_mode = "output";
defparam \OUT_B[8]~I .output_async_reset = "none";
defparam \OUT_B[8]~I .output_power_up = "low";
defparam \OUT_B[8]~I .output_register_mode = "none";
defparam \OUT_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[7]~I (
	.datain(\inst|inst2|inst~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[7]));
// synopsys translate_off
defparam \OUT_B[7]~I .input_async_reset = "none";
defparam \OUT_B[7]~I .input_power_up = "low";
defparam \OUT_B[7]~I .input_register_mode = "none";
defparam \OUT_B[7]~I .input_sync_reset = "none";
defparam \OUT_B[7]~I .oe_async_reset = "none";
defparam \OUT_B[7]~I .oe_power_up = "low";
defparam \OUT_B[7]~I .oe_register_mode = "none";
defparam \OUT_B[7]~I .oe_sync_reset = "none";
defparam \OUT_B[7]~I .operation_mode = "output";
defparam \OUT_B[7]~I .output_async_reset = "none";
defparam \OUT_B[7]~I .output_power_up = "low";
defparam \OUT_B[7]~I .output_register_mode = "none";
defparam \OUT_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[6]~I (
	.datain(\inst|inst2|inst1~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[6]));
// synopsys translate_off
defparam \OUT_B[6]~I .input_async_reset = "none";
defparam \OUT_B[6]~I .input_power_up = "low";
defparam \OUT_B[6]~I .input_register_mode = "none";
defparam \OUT_B[6]~I .input_sync_reset = "none";
defparam \OUT_B[6]~I .oe_async_reset = "none";
defparam \OUT_B[6]~I .oe_power_up = "low";
defparam \OUT_B[6]~I .oe_register_mode = "none";
defparam \OUT_B[6]~I .oe_sync_reset = "none";
defparam \OUT_B[6]~I .operation_mode = "output";
defparam \OUT_B[6]~I .output_async_reset = "none";
defparam \OUT_B[6]~I .output_power_up = "low";
defparam \OUT_B[6]~I .output_register_mode = "none";
defparam \OUT_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[5]~I (
	.datain(\inst|inst2|inst2~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[5]));
// synopsys translate_off
defparam \OUT_B[5]~I .input_async_reset = "none";
defparam \OUT_B[5]~I .input_power_up = "low";
defparam \OUT_B[5]~I .input_register_mode = "none";
defparam \OUT_B[5]~I .input_sync_reset = "none";
defparam \OUT_B[5]~I .oe_async_reset = "none";
defparam \OUT_B[5]~I .oe_power_up = "low";
defparam \OUT_B[5]~I .oe_register_mode = "none";
defparam \OUT_B[5]~I .oe_sync_reset = "none";
defparam \OUT_B[5]~I .operation_mode = "output";
defparam \OUT_B[5]~I .output_async_reset = "none";
defparam \OUT_B[5]~I .output_power_up = "low";
defparam \OUT_B[5]~I .output_register_mode = "none";
defparam \OUT_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[4]~I (
	.datain(\inst|inst2|inst3~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[4]));
// synopsys translate_off
defparam \OUT_B[4]~I .input_async_reset = "none";
defparam \OUT_B[4]~I .input_power_up = "low";
defparam \OUT_B[4]~I .input_register_mode = "none";
defparam \OUT_B[4]~I .input_sync_reset = "none";
defparam \OUT_B[4]~I .oe_async_reset = "none";
defparam \OUT_B[4]~I .oe_power_up = "low";
defparam \OUT_B[4]~I .oe_register_mode = "none";
defparam \OUT_B[4]~I .oe_sync_reset = "none";
defparam \OUT_B[4]~I .operation_mode = "output";
defparam \OUT_B[4]~I .output_async_reset = "none";
defparam \OUT_B[4]~I .output_power_up = "low";
defparam \OUT_B[4]~I .output_register_mode = "none";
defparam \OUT_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[3]~I (
	.datain(\inst|inst3|inst~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[3]));
// synopsys translate_off
defparam \OUT_B[3]~I .input_async_reset = "none";
defparam \OUT_B[3]~I .input_power_up = "low";
defparam \OUT_B[3]~I .input_register_mode = "none";
defparam \OUT_B[3]~I .input_sync_reset = "none";
defparam \OUT_B[3]~I .oe_async_reset = "none";
defparam \OUT_B[3]~I .oe_power_up = "low";
defparam \OUT_B[3]~I .oe_register_mode = "none";
defparam \OUT_B[3]~I .oe_sync_reset = "none";
defparam \OUT_B[3]~I .operation_mode = "output";
defparam \OUT_B[3]~I .output_async_reset = "none";
defparam \OUT_B[3]~I .output_power_up = "low";
defparam \OUT_B[3]~I .output_register_mode = "none";
defparam \OUT_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[2]~I (
	.datain(\inst|inst3|inst1~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[2]));
// synopsys translate_off
defparam \OUT_B[2]~I .input_async_reset = "none";
defparam \OUT_B[2]~I .input_power_up = "low";
defparam \OUT_B[2]~I .input_register_mode = "none";
defparam \OUT_B[2]~I .input_sync_reset = "none";
defparam \OUT_B[2]~I .oe_async_reset = "none";
defparam \OUT_B[2]~I .oe_power_up = "low";
defparam \OUT_B[2]~I .oe_register_mode = "none";
defparam \OUT_B[2]~I .oe_sync_reset = "none";
defparam \OUT_B[2]~I .operation_mode = "output";
defparam \OUT_B[2]~I .output_async_reset = "none";
defparam \OUT_B[2]~I .output_power_up = "low";
defparam \OUT_B[2]~I .output_register_mode = "none";
defparam \OUT_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[1]~I (
	.datain(\inst|inst3|inst2~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[1]));
// synopsys translate_off
defparam \OUT_B[1]~I .input_async_reset = "none";
defparam \OUT_B[1]~I .input_power_up = "low";
defparam \OUT_B[1]~I .input_register_mode = "none";
defparam \OUT_B[1]~I .input_sync_reset = "none";
defparam \OUT_B[1]~I .oe_async_reset = "none";
defparam \OUT_B[1]~I .oe_power_up = "low";
defparam \OUT_B[1]~I .oe_register_mode = "none";
defparam \OUT_B[1]~I .oe_sync_reset = "none";
defparam \OUT_B[1]~I .operation_mode = "output";
defparam \OUT_B[1]~I .output_async_reset = "none";
defparam \OUT_B[1]~I .output_power_up = "low";
defparam \OUT_B[1]~I .output_register_mode = "none";
defparam \OUT_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT_B[0]~I (
	.datain(\inst|inst3|inst3~regout ),
	.oe(\inst5~0_combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_B[0]));
// synopsys translate_off
defparam \OUT_B[0]~I .input_async_reset = "none";
defparam \OUT_B[0]~I .input_power_up = "low";
defparam \OUT_B[0]~I .input_register_mode = "none";
defparam \OUT_B[0]~I .input_sync_reset = "none";
defparam \OUT_B[0]~I .oe_async_reset = "none";
defparam \OUT_B[0]~I .oe_power_up = "low";
defparam \OUT_B[0]~I .oe_register_mode = "none";
defparam \OUT_B[0]~I .oe_sync_reset = "none";
defparam \OUT_B[0]~I .operation_mode = "output";
defparam \OUT_B[0]~I .output_async_reset = "none";
defparam \OUT_B[0]~I .output_power_up = "low";
defparam \OUT_B[0]~I .output_register_mode = "none";
defparam \OUT_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[35]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[35]));
// synopsys translate_off
defparam \MIR[35]~I .input_async_reset = "none";
defparam \MIR[35]~I .input_power_up = "low";
defparam \MIR[35]~I .input_register_mode = "none";
defparam \MIR[35]~I .input_sync_reset = "none";
defparam \MIR[35]~I .oe_async_reset = "none";
defparam \MIR[35]~I .oe_power_up = "low";
defparam \MIR[35]~I .oe_register_mode = "none";
defparam \MIR[35]~I .oe_sync_reset = "none";
defparam \MIR[35]~I .operation_mode = "input";
defparam \MIR[35]~I .output_async_reset = "none";
defparam \MIR[35]~I .output_power_up = "low";
defparam \MIR[35]~I .output_register_mode = "none";
defparam \MIR[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[34]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[34]));
// synopsys translate_off
defparam \MIR[34]~I .input_async_reset = "none";
defparam \MIR[34]~I .input_power_up = "low";
defparam \MIR[34]~I .input_register_mode = "none";
defparam \MIR[34]~I .input_sync_reset = "none";
defparam \MIR[34]~I .oe_async_reset = "none";
defparam \MIR[34]~I .oe_power_up = "low";
defparam \MIR[34]~I .oe_register_mode = "none";
defparam \MIR[34]~I .oe_sync_reset = "none";
defparam \MIR[34]~I .operation_mode = "input";
defparam \MIR[34]~I .output_async_reset = "none";
defparam \MIR[34]~I .output_power_up = "low";
defparam \MIR[34]~I .output_register_mode = "none";
defparam \MIR[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[33]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[33]));
// synopsys translate_off
defparam \MIR[33]~I .input_async_reset = "none";
defparam \MIR[33]~I .input_power_up = "low";
defparam \MIR[33]~I .input_register_mode = "none";
defparam \MIR[33]~I .input_sync_reset = "none";
defparam \MIR[33]~I .oe_async_reset = "none";
defparam \MIR[33]~I .oe_power_up = "low";
defparam \MIR[33]~I .oe_register_mode = "none";
defparam \MIR[33]~I .oe_sync_reset = "none";
defparam \MIR[33]~I .operation_mode = "input";
defparam \MIR[33]~I .output_async_reset = "none";
defparam \MIR[33]~I .output_power_up = "low";
defparam \MIR[33]~I .output_register_mode = "none";
defparam \MIR[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[32]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[32]));
// synopsys translate_off
defparam \MIR[32]~I .input_async_reset = "none";
defparam \MIR[32]~I .input_power_up = "low";
defparam \MIR[32]~I .input_register_mode = "none";
defparam \MIR[32]~I .input_sync_reset = "none";
defparam \MIR[32]~I .oe_async_reset = "none";
defparam \MIR[32]~I .oe_power_up = "low";
defparam \MIR[32]~I .oe_register_mode = "none";
defparam \MIR[32]~I .oe_sync_reset = "none";
defparam \MIR[32]~I .operation_mode = "input";
defparam \MIR[32]~I .output_async_reset = "none";
defparam \MIR[32]~I .output_power_up = "low";
defparam \MIR[32]~I .output_register_mode = "none";
defparam \MIR[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[31]));
// synopsys translate_off
defparam \MIR[31]~I .input_async_reset = "none";
defparam \MIR[31]~I .input_power_up = "low";
defparam \MIR[31]~I .input_register_mode = "none";
defparam \MIR[31]~I .input_sync_reset = "none";
defparam \MIR[31]~I .oe_async_reset = "none";
defparam \MIR[31]~I .oe_power_up = "low";
defparam \MIR[31]~I .oe_register_mode = "none";
defparam \MIR[31]~I .oe_sync_reset = "none";
defparam \MIR[31]~I .operation_mode = "input";
defparam \MIR[31]~I .output_async_reset = "none";
defparam \MIR[31]~I .output_power_up = "low";
defparam \MIR[31]~I .output_register_mode = "none";
defparam \MIR[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[30]));
// synopsys translate_off
defparam \MIR[30]~I .input_async_reset = "none";
defparam \MIR[30]~I .input_power_up = "low";
defparam \MIR[30]~I .input_register_mode = "none";
defparam \MIR[30]~I .input_sync_reset = "none";
defparam \MIR[30]~I .oe_async_reset = "none";
defparam \MIR[30]~I .oe_power_up = "low";
defparam \MIR[30]~I .oe_register_mode = "none";
defparam \MIR[30]~I .oe_sync_reset = "none";
defparam \MIR[30]~I .operation_mode = "input";
defparam \MIR[30]~I .output_async_reset = "none";
defparam \MIR[30]~I .output_power_up = "low";
defparam \MIR[30]~I .output_register_mode = "none";
defparam \MIR[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[29]));
// synopsys translate_off
defparam \MIR[29]~I .input_async_reset = "none";
defparam \MIR[29]~I .input_power_up = "low";
defparam \MIR[29]~I .input_register_mode = "none";
defparam \MIR[29]~I .input_sync_reset = "none";
defparam \MIR[29]~I .oe_async_reset = "none";
defparam \MIR[29]~I .oe_power_up = "low";
defparam \MIR[29]~I .oe_register_mode = "none";
defparam \MIR[29]~I .oe_sync_reset = "none";
defparam \MIR[29]~I .operation_mode = "input";
defparam \MIR[29]~I .output_async_reset = "none";
defparam \MIR[29]~I .output_power_up = "low";
defparam \MIR[29]~I .output_register_mode = "none";
defparam \MIR[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[28]));
// synopsys translate_off
defparam \MIR[28]~I .input_async_reset = "none";
defparam \MIR[28]~I .input_power_up = "low";
defparam \MIR[28]~I .input_register_mode = "none";
defparam \MIR[28]~I .input_sync_reset = "none";
defparam \MIR[28]~I .oe_async_reset = "none";
defparam \MIR[28]~I .oe_power_up = "low";
defparam \MIR[28]~I .oe_register_mode = "none";
defparam \MIR[28]~I .oe_sync_reset = "none";
defparam \MIR[28]~I .operation_mode = "input";
defparam \MIR[28]~I .output_async_reset = "none";
defparam \MIR[28]~I .output_power_up = "low";
defparam \MIR[28]~I .output_register_mode = "none";
defparam \MIR[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[27]));
// synopsys translate_off
defparam \MIR[27]~I .input_async_reset = "none";
defparam \MIR[27]~I .input_power_up = "low";
defparam \MIR[27]~I .input_register_mode = "none";
defparam \MIR[27]~I .input_sync_reset = "none";
defparam \MIR[27]~I .oe_async_reset = "none";
defparam \MIR[27]~I .oe_power_up = "low";
defparam \MIR[27]~I .oe_register_mode = "none";
defparam \MIR[27]~I .oe_sync_reset = "none";
defparam \MIR[27]~I .operation_mode = "input";
defparam \MIR[27]~I .output_async_reset = "none";
defparam \MIR[27]~I .output_power_up = "low";
defparam \MIR[27]~I .output_register_mode = "none";
defparam \MIR[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[26]));
// synopsys translate_off
defparam \MIR[26]~I .input_async_reset = "none";
defparam \MIR[26]~I .input_power_up = "low";
defparam \MIR[26]~I .input_register_mode = "none";
defparam \MIR[26]~I .input_sync_reset = "none";
defparam \MIR[26]~I .oe_async_reset = "none";
defparam \MIR[26]~I .oe_power_up = "low";
defparam \MIR[26]~I .oe_register_mode = "none";
defparam \MIR[26]~I .oe_sync_reset = "none";
defparam \MIR[26]~I .operation_mode = "input";
defparam \MIR[26]~I .output_async_reset = "none";
defparam \MIR[26]~I .output_power_up = "low";
defparam \MIR[26]~I .output_register_mode = "none";
defparam \MIR[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[25]));
// synopsys translate_off
defparam \MIR[25]~I .input_async_reset = "none";
defparam \MIR[25]~I .input_power_up = "low";
defparam \MIR[25]~I .input_register_mode = "none";
defparam \MIR[25]~I .input_sync_reset = "none";
defparam \MIR[25]~I .oe_async_reset = "none";
defparam \MIR[25]~I .oe_power_up = "low";
defparam \MIR[25]~I .oe_register_mode = "none";
defparam \MIR[25]~I .oe_sync_reset = "none";
defparam \MIR[25]~I .operation_mode = "input";
defparam \MIR[25]~I .output_async_reset = "none";
defparam \MIR[25]~I .output_power_up = "low";
defparam \MIR[25]~I .output_register_mode = "none";
defparam \MIR[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[24]));
// synopsys translate_off
defparam \MIR[24]~I .input_async_reset = "none";
defparam \MIR[24]~I .input_power_up = "low";
defparam \MIR[24]~I .input_register_mode = "none";
defparam \MIR[24]~I .input_sync_reset = "none";
defparam \MIR[24]~I .oe_async_reset = "none";
defparam \MIR[24]~I .oe_power_up = "low";
defparam \MIR[24]~I .oe_register_mode = "none";
defparam \MIR[24]~I .oe_sync_reset = "none";
defparam \MIR[24]~I .operation_mode = "input";
defparam \MIR[24]~I .output_async_reset = "none";
defparam \MIR[24]~I .output_power_up = "low";
defparam \MIR[24]~I .output_register_mode = "none";
defparam \MIR[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[23]));
// synopsys translate_off
defparam \MIR[23]~I .input_async_reset = "none";
defparam \MIR[23]~I .input_power_up = "low";
defparam \MIR[23]~I .input_register_mode = "none";
defparam \MIR[23]~I .input_sync_reset = "none";
defparam \MIR[23]~I .oe_async_reset = "none";
defparam \MIR[23]~I .oe_power_up = "low";
defparam \MIR[23]~I .oe_register_mode = "none";
defparam \MIR[23]~I .oe_sync_reset = "none";
defparam \MIR[23]~I .operation_mode = "input";
defparam \MIR[23]~I .output_async_reset = "none";
defparam \MIR[23]~I .output_power_up = "low";
defparam \MIR[23]~I .output_register_mode = "none";
defparam \MIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[22]));
// synopsys translate_off
defparam \MIR[22]~I .input_async_reset = "none";
defparam \MIR[22]~I .input_power_up = "low";
defparam \MIR[22]~I .input_register_mode = "none";
defparam \MIR[22]~I .input_sync_reset = "none";
defparam \MIR[22]~I .oe_async_reset = "none";
defparam \MIR[22]~I .oe_power_up = "low";
defparam \MIR[22]~I .oe_register_mode = "none";
defparam \MIR[22]~I .oe_sync_reset = "none";
defparam \MIR[22]~I .operation_mode = "input";
defparam \MIR[22]~I .output_async_reset = "none";
defparam \MIR[22]~I .output_power_up = "low";
defparam \MIR[22]~I .output_register_mode = "none";
defparam \MIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[21]));
// synopsys translate_off
defparam \MIR[21]~I .input_async_reset = "none";
defparam \MIR[21]~I .input_power_up = "low";
defparam \MIR[21]~I .input_register_mode = "none";
defparam \MIR[21]~I .input_sync_reset = "none";
defparam \MIR[21]~I .oe_async_reset = "none";
defparam \MIR[21]~I .oe_power_up = "low";
defparam \MIR[21]~I .oe_register_mode = "none";
defparam \MIR[21]~I .oe_sync_reset = "none";
defparam \MIR[21]~I .operation_mode = "input";
defparam \MIR[21]~I .output_async_reset = "none";
defparam \MIR[21]~I .output_power_up = "low";
defparam \MIR[21]~I .output_register_mode = "none";
defparam \MIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[20]));
// synopsys translate_off
defparam \MIR[20]~I .input_async_reset = "none";
defparam \MIR[20]~I .input_power_up = "low";
defparam \MIR[20]~I .input_register_mode = "none";
defparam \MIR[20]~I .input_sync_reset = "none";
defparam \MIR[20]~I .oe_async_reset = "none";
defparam \MIR[20]~I .oe_power_up = "low";
defparam \MIR[20]~I .oe_register_mode = "none";
defparam \MIR[20]~I .oe_sync_reset = "none";
defparam \MIR[20]~I .operation_mode = "input";
defparam \MIR[20]~I .output_async_reset = "none";
defparam \MIR[20]~I .output_power_up = "low";
defparam \MIR[20]~I .output_register_mode = "none";
defparam \MIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[19]));
// synopsys translate_off
defparam \MIR[19]~I .input_async_reset = "none";
defparam \MIR[19]~I .input_power_up = "low";
defparam \MIR[19]~I .input_register_mode = "none";
defparam \MIR[19]~I .input_sync_reset = "none";
defparam \MIR[19]~I .oe_async_reset = "none";
defparam \MIR[19]~I .oe_power_up = "low";
defparam \MIR[19]~I .oe_register_mode = "none";
defparam \MIR[19]~I .oe_sync_reset = "none";
defparam \MIR[19]~I .operation_mode = "input";
defparam \MIR[19]~I .output_async_reset = "none";
defparam \MIR[19]~I .output_power_up = "low";
defparam \MIR[19]~I .output_register_mode = "none";
defparam \MIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[18]));
// synopsys translate_off
defparam \MIR[18]~I .input_async_reset = "none";
defparam \MIR[18]~I .input_power_up = "low";
defparam \MIR[18]~I .input_register_mode = "none";
defparam \MIR[18]~I .input_sync_reset = "none";
defparam \MIR[18]~I .oe_async_reset = "none";
defparam \MIR[18]~I .oe_power_up = "low";
defparam \MIR[18]~I .oe_register_mode = "none";
defparam \MIR[18]~I .oe_sync_reset = "none";
defparam \MIR[18]~I .operation_mode = "input";
defparam \MIR[18]~I .output_async_reset = "none";
defparam \MIR[18]~I .output_power_up = "low";
defparam \MIR[18]~I .output_register_mode = "none";
defparam \MIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[17]));
// synopsys translate_off
defparam \MIR[17]~I .input_async_reset = "none";
defparam \MIR[17]~I .input_power_up = "low";
defparam \MIR[17]~I .input_register_mode = "none";
defparam \MIR[17]~I .input_sync_reset = "none";
defparam \MIR[17]~I .oe_async_reset = "none";
defparam \MIR[17]~I .oe_power_up = "low";
defparam \MIR[17]~I .oe_register_mode = "none";
defparam \MIR[17]~I .oe_sync_reset = "none";
defparam \MIR[17]~I .operation_mode = "input";
defparam \MIR[17]~I .output_async_reset = "none";
defparam \MIR[17]~I .output_power_up = "low";
defparam \MIR[17]~I .output_register_mode = "none";
defparam \MIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[16]));
// synopsys translate_off
defparam \MIR[16]~I .input_async_reset = "none";
defparam \MIR[16]~I .input_power_up = "low";
defparam \MIR[16]~I .input_register_mode = "none";
defparam \MIR[16]~I .input_sync_reset = "none";
defparam \MIR[16]~I .oe_async_reset = "none";
defparam \MIR[16]~I .oe_power_up = "low";
defparam \MIR[16]~I .oe_register_mode = "none";
defparam \MIR[16]~I .oe_sync_reset = "none";
defparam \MIR[16]~I .operation_mode = "input";
defparam \MIR[16]~I .output_async_reset = "none";
defparam \MIR[16]~I .output_power_up = "low";
defparam \MIR[16]~I .output_register_mode = "none";
defparam \MIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[15]));
// synopsys translate_off
defparam \MIR[15]~I .input_async_reset = "none";
defparam \MIR[15]~I .input_power_up = "low";
defparam \MIR[15]~I .input_register_mode = "none";
defparam \MIR[15]~I .input_sync_reset = "none";
defparam \MIR[15]~I .oe_async_reset = "none";
defparam \MIR[15]~I .oe_power_up = "low";
defparam \MIR[15]~I .oe_register_mode = "none";
defparam \MIR[15]~I .oe_sync_reset = "none";
defparam \MIR[15]~I .operation_mode = "input";
defparam \MIR[15]~I .output_async_reset = "none";
defparam \MIR[15]~I .output_power_up = "low";
defparam \MIR[15]~I .output_register_mode = "none";
defparam \MIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[14]));
// synopsys translate_off
defparam \MIR[14]~I .input_async_reset = "none";
defparam \MIR[14]~I .input_power_up = "low";
defparam \MIR[14]~I .input_register_mode = "none";
defparam \MIR[14]~I .input_sync_reset = "none";
defparam \MIR[14]~I .oe_async_reset = "none";
defparam \MIR[14]~I .oe_power_up = "low";
defparam \MIR[14]~I .oe_register_mode = "none";
defparam \MIR[14]~I .oe_sync_reset = "none";
defparam \MIR[14]~I .operation_mode = "input";
defparam \MIR[14]~I .output_async_reset = "none";
defparam \MIR[14]~I .output_power_up = "low";
defparam \MIR[14]~I .output_register_mode = "none";
defparam \MIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[13]));
// synopsys translate_off
defparam \MIR[13]~I .input_async_reset = "none";
defparam \MIR[13]~I .input_power_up = "low";
defparam \MIR[13]~I .input_register_mode = "none";
defparam \MIR[13]~I .input_sync_reset = "none";
defparam \MIR[13]~I .oe_async_reset = "none";
defparam \MIR[13]~I .oe_power_up = "low";
defparam \MIR[13]~I .oe_register_mode = "none";
defparam \MIR[13]~I .oe_sync_reset = "none";
defparam \MIR[13]~I .operation_mode = "input";
defparam \MIR[13]~I .output_async_reset = "none";
defparam \MIR[13]~I .output_power_up = "low";
defparam \MIR[13]~I .output_register_mode = "none";
defparam \MIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[12]));
// synopsys translate_off
defparam \MIR[12]~I .input_async_reset = "none";
defparam \MIR[12]~I .input_power_up = "low";
defparam \MIR[12]~I .input_register_mode = "none";
defparam \MIR[12]~I .input_sync_reset = "none";
defparam \MIR[12]~I .oe_async_reset = "none";
defparam \MIR[12]~I .oe_power_up = "low";
defparam \MIR[12]~I .oe_register_mode = "none";
defparam \MIR[12]~I .oe_sync_reset = "none";
defparam \MIR[12]~I .operation_mode = "input";
defparam \MIR[12]~I .output_async_reset = "none";
defparam \MIR[12]~I .output_power_up = "low";
defparam \MIR[12]~I .output_register_mode = "none";
defparam \MIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[11]));
// synopsys translate_off
defparam \MIR[11]~I .input_async_reset = "none";
defparam \MIR[11]~I .input_power_up = "low";
defparam \MIR[11]~I .input_register_mode = "none";
defparam \MIR[11]~I .input_sync_reset = "none";
defparam \MIR[11]~I .oe_async_reset = "none";
defparam \MIR[11]~I .oe_power_up = "low";
defparam \MIR[11]~I .oe_register_mode = "none";
defparam \MIR[11]~I .oe_sync_reset = "none";
defparam \MIR[11]~I .operation_mode = "input";
defparam \MIR[11]~I .output_async_reset = "none";
defparam \MIR[11]~I .output_power_up = "low";
defparam \MIR[11]~I .output_register_mode = "none";
defparam \MIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[10]));
// synopsys translate_off
defparam \MIR[10]~I .input_async_reset = "none";
defparam \MIR[10]~I .input_power_up = "low";
defparam \MIR[10]~I .input_register_mode = "none";
defparam \MIR[10]~I .input_sync_reset = "none";
defparam \MIR[10]~I .oe_async_reset = "none";
defparam \MIR[10]~I .oe_power_up = "low";
defparam \MIR[10]~I .oe_register_mode = "none";
defparam \MIR[10]~I .oe_sync_reset = "none";
defparam \MIR[10]~I .operation_mode = "input";
defparam \MIR[10]~I .output_async_reset = "none";
defparam \MIR[10]~I .output_power_up = "low";
defparam \MIR[10]~I .output_register_mode = "none";
defparam \MIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[9]));
// synopsys translate_off
defparam \MIR[9]~I .input_async_reset = "none";
defparam \MIR[9]~I .input_power_up = "low";
defparam \MIR[9]~I .input_register_mode = "none";
defparam \MIR[9]~I .input_sync_reset = "none";
defparam \MIR[9]~I .oe_async_reset = "none";
defparam \MIR[9]~I .oe_power_up = "low";
defparam \MIR[9]~I .oe_register_mode = "none";
defparam \MIR[9]~I .oe_sync_reset = "none";
defparam \MIR[9]~I .operation_mode = "input";
defparam \MIR[9]~I .output_async_reset = "none";
defparam \MIR[9]~I .output_power_up = "low";
defparam \MIR[9]~I .output_register_mode = "none";
defparam \MIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[7]));
// synopsys translate_off
defparam \MIR[7]~I .input_async_reset = "none";
defparam \MIR[7]~I .input_power_up = "low";
defparam \MIR[7]~I .input_register_mode = "none";
defparam \MIR[7]~I .input_sync_reset = "none";
defparam \MIR[7]~I .oe_async_reset = "none";
defparam \MIR[7]~I .oe_power_up = "low";
defparam \MIR[7]~I .oe_register_mode = "none";
defparam \MIR[7]~I .oe_sync_reset = "none";
defparam \MIR[7]~I .operation_mode = "input";
defparam \MIR[7]~I .output_async_reset = "none";
defparam \MIR[7]~I .output_power_up = "low";
defparam \MIR[7]~I .output_register_mode = "none";
defparam \MIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MIR[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MIR[4]));
// synopsys translate_off
defparam \MIR[4]~I .input_async_reset = "none";
defparam \MIR[4]~I .input_power_up = "low";
defparam \MIR[4]~I .input_register_mode = "none";
defparam \MIR[4]~I .input_sync_reset = "none";
defparam \MIR[4]~I .oe_async_reset = "none";
defparam \MIR[4]~I .oe_power_up = "low";
defparam \MIR[4]~I .oe_register_mode = "none";
defparam \MIR[4]~I .oe_sync_reset = "none";
defparam \MIR[4]~I .operation_mode = "input";
defparam \MIR[4]~I .output_async_reset = "none";
defparam \MIR[4]~I .output_power_up = "low";
defparam \MIR[4]~I .output_register_mode = "none";
defparam \MIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
