{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639008247408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639008247410 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CGoL-Simulation 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"CGoL-Simulation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639008247904 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1639008248040 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1639008248041 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639008248347 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639008248347 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 25 270 375000 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 270 degrees (375000 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639008248347 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639008248347 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1639008248355 ""}  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1639008248355 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639008249553 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639008249586 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639008250762 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639008250938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639008250938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639008250938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639008250938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639008250938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639008250938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639008250938 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 39443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1639008250938 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639008250938 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639008250940 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639008250940 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639008250940 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1639008250940 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639008250972 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 " "The input ports of the PLL ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 and the PLL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 ARESET " "PLL ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 and PLL pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 78 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1639008258409 ""}  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 78 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1639008258409 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1200 " "The Timing Analyzer is analyzing 1200 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1639008268249 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CGoL-Simulation.sdc " "Synopsys Design Constraints File file not found: 'CGoL-Simulation.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639008268307 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639008268309 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639008268504 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639008269289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639008269294 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639008269305 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node ip:ip1\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639008276124 ""}  } { { "db/ip_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/ip_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639008276124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639008276125 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639008276125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639008276125 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639008276125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639008276125 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639008276125 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VariableClockDivider:vcd\|Equal10  " "Automatically promoted node VariableClockDivider:vcd\|Equal10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1639008276126 ""}  } { { "VariableClockDivider.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/VariableClockDivider.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 7509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639008276126 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639008284655 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639008284713 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639008284718 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639008284797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639008284866 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639008284936 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639008284936 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639008284966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639008291309 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1639008291346 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639008291346 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639008297450 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1639008297450 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1639008297450 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:47 " "Fitter preparation operations ending: elapsed time is 00:00:47" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639008297451 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639008297546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639008308630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:32 " "Fitter placement preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639008340378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639008340946 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639008512833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:52 " "Fitter placement operations ending: elapsed time is 00:02:52" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639008512833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639008523084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "6e+03 ns 5.4% " "6e+03 ns of routing delay (approximately 5.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1639008599493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "65 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 65% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639008613934 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639008613934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1639008841551 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639008841551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:14 " "Fitter routing operations ending: elapsed time is 00:05:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639008841563 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 150.39 " "Total time spent on timing analysis during the Fitter is 150.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639008842837 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639008843075 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1639008843076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639008864580 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639008864591 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1639008864591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639008885878 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:58 " "Fitter post-fit operations ending: elapsed time is 00:00:58" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639008900846 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639008905436 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 MAX 10 " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB\[1\] 3.3-V LVTTL A7 " "Pin PB\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PB[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB\[1\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PB\[0\] 3.3-V LVTTL B8 " "Pin PB\[0\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PB[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PB\[0\]" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1639008905724 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1639008905724 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently enabled " "Pin GSENSOR_SDI has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639008905726 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "Top.v" "" { Text "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1639008905726 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1639008905726 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/output_files/CGoL-Simulation.fit.smsg " "Generated suppressed messages file C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/output_files/CGoL-Simulation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639008907751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5841 " "Peak virtual memory: 5841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639008913578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 19:15:13 2021 " "Processing ended: Wed Dec 08 19:15:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639008913578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:11:10 " "Elapsed time: 00:11:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639008913578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:19:39 " "Total CPU time (on all processors): 00:19:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639008913578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639008913578 ""}
