$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 1 # ACLK $end
  $var wire 1 $ ARESETn $end
  $var wire 4 % saxi_awaddr [3:0] $end
  $var wire 1 & saxi_awvalid $end
  $var wire 1 ' saxi_awready $end
  $var wire 32 ( saxi_wdata [31:0] $end
  $var wire 4 ) saxi_wstrb [3:0] $end
  $var wire 1 * saxi_wvalid $end
  $var wire 1 + saxi_wready $end
  $var wire 2 , saxi_bresp [1:0] $end
  $var wire 1 - saxi_bvalid $end
  $var wire 1 . saxi_bready $end
  $var wire 4 / saxi_araddr [3:0] $end
  $var wire 1 0 saxi_arvalid $end
  $var wire 1 1 saxi_arready $end
  $var wire 32 2 saxi_rdata [31:0] $end
  $var wire 2 3 saxi_rresp [1:0] $end
  $var wire 1 4 saxi_rvalid $end
  $var wire 1 5 saxi_rready $end
  $scope module axil_regbank $end
   $var wire 32 V ADDR_WIDTH [31:0] $end
   $var wire 32 W DATA_WIDTH [31:0] $end
   $var wire 1 6 ACLK $end
   $var wire 1 7 ARESETn $end
   $var wire 4 8 saxi_awaddr [3:0] $end
   $var wire 1 9 saxi_awvalid $end
   $var wire 1 : saxi_awready $end
   $var wire 32 ; saxi_wdata [31:0] $end
   $var wire 4 < saxi_wstrb [3:0] $end
   $var wire 1 = saxi_wvalid $end
   $var wire 1 > saxi_wready $end
   $var wire 2 ? saxi_bresp [1:0] $end
   $var wire 1 @ saxi_bvalid $end
   $var wire 1 A saxi_bready $end
   $var wire 4 B saxi_araddr [3:0] $end
   $var wire 1 C saxi_arvalid $end
   $var wire 1 D saxi_arready $end
   $var wire 32 E saxi_rdata [31:0] $end
   $var wire 2 F saxi_rresp [1:0] $end
   $var wire 1 G saxi_rvalid $end
   $var wire 1 H saxi_rready $end
   $var wire 2 X OKAY [1:0] $end
   $var wire 2 Y SLVERR [1:0] $end
   $var wire 32 I reg_ctrl [31:0] $end
   $var wire 32 J reg_data [31:0] $end
   $var wire 1 K aw_hs_done $end
   $var wire 4 L awaddr_q [3:0] $end
   $var wire 1 M w_hs_done $end
   $var wire 32 N wdata_q [31:0] $end
   $var wire 4 O wstrb_q [3:0] $end
   $var wire 1 P ar_hs_done $end
   $var wire 4 Q araddr_q [3:0] $end
   $var wire 1 R do_write $end
   $var wire 2 S word_sel_w [1:0] $end
   $var wire 2 T word_sel_r [1:0] $end
   $var wire 32 U i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b0000 %
0&
0'
b00000000000000000000000000000000 (
b0000 )
0*
0+
b00 ,
0-
0.
b0000 /
00
01
b00000000000000000000000000000000 2
b00 3
04
05
16
07
b0000 8
09
0:
b00000000000000000000000000000000 ;
b0000 <
0=
0>
b00 ?
0@
0A
b0000 B
0C
0D
b00000000000000000000000000000000 E
b00 F
0G
0H
b00000000000000000000000000000000 I
b00000000000000000000000000000000 J
0K
b0000 L
0M
b00000000000000000000000000000000 N
b0000 O
0P
b0000 Q
0R
b00 S
b00 T
b00000000000000000000000000000000 U
b00000000000000000000000000000100 V
b00000000000000000000000000100000 W
b00 X
b10 Y
#5000
0#
06
#10000
1#
16
#15000
0#
06
#20000
1#
16
#25000
0#
06
#30000
1#
16
#35000
0#
06
#40000
1#
1$
1'
1+
11
16
17
1:
1>
1D
#45000
0#
06
#50000
1#
16
#55000
0#
06
#60000
1#
16
#65000
0#
06
#70000
1#
1&
b00000000000000000000000000000001 (
b1111 )
1*
1.
15
16
19
b00000000000000000000000000000001 ;
b1111 <
1=
1A
1H
#75000
0#
06
#80000
1#
0&
0'
0*
0+
16
09
0:
0=
0>
1K
1M
b00000000000000000000000000000001 N
b1111 O
1R
#85000
0#
06
#90000
1#
1-
16
1@
b00000000000000000000000000000001 I
0R
b00000000000000000000000000000100 U
#95000
0#
06
#100000
1#
1'
1+
0-
16
1:
1>
0@
0K
0M
#105000
0#
06
#110000
1#
b0100 %
1&
b00000000000000000001001000110100 (
1*
16
b0100 8
19
b00000000000000000001001000110100 ;
1=
#115000
0#
06
#120000
1#
0&
0'
0*
0+
16
09
0:
0=
0>
1K
b0100 L
1M
b00000000000000000001001000110100 N
1R
b01 S
#125000
0#
06
#130000
1#
1-
16
1@
b00000000000000000001001000110100 J
0R
#135000
0#
06
#140000
1#
1'
1+
0-
16
1:
1>
0@
0K
0M
#145000
0#
06
#150000
1#
b0100 /
10
16
b0100 B
1C
#155000
0#
06
#160000
1#
00
01
b00000000000000000001001000110100 2
14
16
0C
0D
b00000000000000000001001000110100 E
1G
1P
b0100 Q
b01 T
#165000
0#
06
#170000
1#
11
04
16
1D
0G
0P
#170001
0$
0'
0+
01
b00000000000000000000000000000000 2
07
0:
0>
0D
b00000000000000000000000000000000 E
b00000000000000000000000000000000 I
b00000000000000000000000000000000 J
b0000 L
b00000000000000000000000000000000 N
b0000 O
b0000 Q
b00 S
b00 T
#175000
#175001
0#
06
#180001
1#
16
#185001
0#
06
#190001
1#
16
#195001
0#
06
#200001
1#
16
#205001
0#
06
#210001
1#
16
#215001
0#
06
#220001
1#
1$
1'
1+
11
16
17
1:
1>
1D
#225001
0#
06
#230001
1#
16
#235001
0#
06
#240001
1#
b0000 %
b00000000000000000000000000000000 (
b0000 )
0.
b0000 /
05
16
b0000 8
b00000000000000000000000000000000 ;
b0000 <
0A
b0000 B
0H
#245001
0#
06
#250001
1#
b0100 %
1&
b00010010001101000101011001111000 (
b1111 )
1*
1.
15
16
b0100 8
19
b00010010001101000101011001111000 ;
b1111 <
1=
1A
1H
#255001
0#
06
#260001
1#
0&
0'
0*
0+
16
09
0:
0=
0>
1K
b0100 L
1M
b00010010001101000101011001111000 N
b1111 O
1R
b01 S
#265001
0#
06
#270001
1#
1-
16
1@
b00010010001101000101011001111000 J
0R
#275001
0#
06
#280001
1#
1'
1+
0-
16
1:
1>
0@
0K
0M
#285001
0#
06
#290001
1#
1&
b00000000000000001010101111001101 (
b0011 )
1*
16
19
b00000000000000001010101111001101 ;
b0011 <
1=
#295001
0#
06
#300001
1#
0&
0'
0*
0+
16
09
0:
0=
0>
1K
1M
b00000000000000001010101111001101 N
b0011 O
1R
#305001
0#
06
#310001
1#
1-
16
1@
b00010010001101001010101111001101 J
0R
#315001
0#
06
#320001
1#
1'
1+
0-
16
1:
1>
0@
0K
0M
#325001
0#
06
#330001
1#
b0100 /
10
16
b0100 B
1C
#335001
0#
06
#340001
1#
00
01
b00010010001101001010101111001101 2
14
16
0C
0D
b00010010001101001010101111001101 E
1G
1P
b0100 Q
b01 T
#345001
0#
06
#350001
1#
11
04
16
1D
0G
0P
#350002
