Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Aug 28 09:41:02 2019
| Host         : DESKTOP-MA3T4DD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file core_control_sets_placed.rpt
| Design       : core
| Device       : xc7s50
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            4 |
| Yes          | No                    | No                     |             595 |          225 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------+------------------------------+------------------+----------------+
|   Clock Signal   |          Enable Signal          |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+---------------------------------+------------------------------+------------------+----------------+
|  I_clk_IBUF_BUFG | memctl/byteEnable[0]_i_1_n_0    | memctl/byteEnable[1]_i_1_n_0 |                1 |              1 |
|  I_clk_IBUF_BUFG | memctl/cmd_i_1_n_0              | I_reset_IBUF                 |                1 |              1 |
|  I_clk_IBUF_BUFG | memctl/we0                      | I_reset_IBUF                 |                1 |              1 |
|  I_clk_IBUF_BUFG | control/s_state[5]_i_1_n_0      | I_reset_IBUF                 |                1 |              5 |
|  I_clk_IBUF_BUFG |                                 | I_reset_IBUF                 |                4 |              6 |
|  I_clk_IBUF_BUFG | memctl/s_state_reg[1]_0[0]      |                              |                5 |             16 |
|  I_clk_IBUF_BUFG | control/O_DBG_OBUF[33]          |                              |               17 |             30 |
|  I_clk_IBUF_BUFG | decoder/s_state_reg[3][0]       |                              |               19 |             32 |
|  I_clk_IBUF_BUFG | control/O_DBG_OBUF[36]          | I_reset_IBUF                 |               10 |             32 |
|  I_clk_IBUF_BUFG | memctl/s_state_reg[1][0]        |                              |               10 |             32 |
|  I_clk_IBUF_BUFG | csru/csr_mepc0                  |                              |               10 |             32 |
|  I_clk_IBUF_BUFG | csru/csr_mstatus[31]_i_1_n_0    |                              |                9 |             32 |
|  I_clk_IBUF_BUFG | csru/csr_mie[31]_i_1_n_0        |                              |               12 |             32 |
|  I_clk_IBUF_BUFG | csru/csr_mtvec[31]_i_1_n_0      |                              |               11 |             32 |
|  I_clk_IBUF_BUFG | csru/test1_CSR[31]_i_1_n_0      |                              |               11 |             32 |
|  I_clk_IBUF_BUFG | csru/next_csr_value[31]_i_1_n_0 |                              |                8 |             32 |
|  I_clk_IBUF_BUFG | csru/test0_CSR[31]_i_1_n_0      |                              |               10 |             32 |
|  I_clk_IBUF_BUFG | memctl/O_data[31]_i_1_n_0       |                              |                9 |             32 |
|  I_clk_IBUF_BUFG | decoder/O_aluOp_reg[4]_2[0]     |                              |               11 |             32 |
|  I_clk_IBUF_BUFG | decoder/O_aluOp_reg[4]_1[0]     |                              |               26 |             32 |
|  I_clk_IBUF_BUFG | decoder/E[0]                    |                              |               12 |             36 |
|  I_clk_IBUF_BUFG | control/instTick                |                              |               16 |             64 |
|  I_clk_IBUF_BUFG | memctl/byteEnable[0]_i_1_n_0    |                              |               29 |             65 |
|  I_clk_IBUF_BUFG |                                 |                              |               27 |             81 |
+------------------+---------------------------------+------------------------------+------------------+----------------+


