

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Fri Feb 12 00:08:41 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     8                           	psect	maintext,global,class=CODE,split=1,delta=2
     9                           	psect	text1,local,class=CODE,merge=1,delta=2
    10                           	psect	text2,local,class=CODE,merge=1,delta=2
    11                           	psect	text3,local,class=CODE,merge=1,delta=2
    12                           	psect	text4,local,class=CODE,merge=1,delta=2
    13                           	psect	text5,local,class=CODE,merge=1,delta=2
    14                           	psect	intentry,global,class=CODE,delta=2
    15                           	psect	text6,local,class=CODE,merge=1,delta=2
    16                           	psect	text7,local,class=CODE,merge=1,delta=2
    17                           	psect	text8,local,class=CODE,merge=1,delta=2
    18                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    19                           	dabs	1,0x7E,2
    20  0000                     
    21                           ; Version 2.31
    22                           ; Generated 13/10/2020 GMT
    23                           ; 
    24                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    25                           ; All rights reserved.
    26                           ; 
    27                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    28                           ; 
    29                           ; Redistribution and use in source and binary forms, with or without modification, are
    30                           ; permitted provided that the following conditions are met:
    31                           ; 
    32                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    33                           ;        conditions and the following disclaimer.
    34                           ; 
    35                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    36                           ;        of conditions and the following disclaimer in the documentation and/or other
    37                           ;        materials provided with the distribution. Publication is not required when
    38                           ;        this file is used in an embedded application.
    39                           ; 
    40                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    41                           ;        software without specific prior written permission.
    42                           ; 
    43                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    44                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    45                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    46                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    47                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    48                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    49                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    50                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    51                           ; 
    52                           ; 
    53                           ; Code-generator required, PIC16F887 Definitions
    54                           ; 
    55                           ; SFR Addresses
    56  0000                     	;# 
    57  0001                     	;# 
    58  0002                     	;# 
    59  0003                     	;# 
    60  0004                     	;# 
    61  0005                     	;# 
    62  0006                     	;# 
    63  0007                     	;# 
    64  0008                     	;# 
    65  0009                     	;# 
    66  000A                     	;# 
    67  000B                     	;# 
    68  000C                     	;# 
    69  000D                     	;# 
    70  000E                     	;# 
    71  000E                     	;# 
    72  000F                     	;# 
    73  0010                     	;# 
    74  0011                     	;# 
    75  0012                     	;# 
    76  0013                     	;# 
    77  0014                     	;# 
    78  0015                     	;# 
    79  0015                     	;# 
    80  0016                     	;# 
    81  0017                     	;# 
    82  0018                     	;# 
    83  0019                     	;# 
    84  001A                     	;# 
    85  001B                     	;# 
    86  001B                     	;# 
    87  001C                     	;# 
    88  001D                     	;# 
    89  001E                     	;# 
    90  001F                     	;# 
    91  0081                     	;# 
    92  0085                     	;# 
    93  0086                     	;# 
    94  0087                     	;# 
    95  0088                     	;# 
    96  0089                     	;# 
    97  008C                     	;# 
    98  008D                     	;# 
    99  008E                     	;# 
   100  008F                     	;# 
   101  0090                     	;# 
   102  0091                     	;# 
   103  0092                     	;# 
   104  0093                     	;# 
   105  0093                     	;# 
   106  0093                     	;# 
   107  0094                     	;# 
   108  0095                     	;# 
   109  0096                     	;# 
   110  0097                     	;# 
   111  0098                     	;# 
   112  0099                     	;# 
   113  009A                     	;# 
   114  009B                     	;# 
   115  009C                     	;# 
   116  009D                     	;# 
   117  009E                     	;# 
   118  009F                     	;# 
   119  0105                     	;# 
   120  0107                     	;# 
   121  0108                     	;# 
   122  0109                     	;# 
   123  010C                     	;# 
   124  010C                     	;# 
   125  010D                     	;# 
   126  010E                     	;# 
   127  010F                     	;# 
   128  0185                     	;# 
   129  0187                     	;# 
   130  0188                     	;# 
   131  0189                     	;# 
   132  018C                     	;# 
   133  018D                     	;# 
   134  0000                     	;# 
   135  0001                     	;# 
   136  0002                     	;# 
   137  0003                     	;# 
   138  0004                     	;# 
   139  0005                     	;# 
   140  0006                     	;# 
   141  0007                     	;# 
   142  0008                     	;# 
   143  0009                     	;# 
   144  000A                     	;# 
   145  000B                     	;# 
   146  000C                     	;# 
   147  000D                     	;# 
   148  000E                     	;# 
   149  000E                     	;# 
   150  000F                     	;# 
   151  0010                     	;# 
   152  0011                     	;# 
   153  0012                     	;# 
   154  0013                     	;# 
   155  0014                     	;# 
   156  0015                     	;# 
   157  0015                     	;# 
   158  0016                     	;# 
   159  0017                     	;# 
   160  0018                     	;# 
   161  0019                     	;# 
   162  001A                     	;# 
   163  001B                     	;# 
   164  001B                     	;# 
   165  001C                     	;# 
   166  001D                     	;# 
   167  001E                     	;# 
   168  001F                     	;# 
   169  0081                     	;# 
   170  0085                     	;# 
   171  0086                     	;# 
   172  0087                     	;# 
   173  0088                     	;# 
   174  0089                     	;# 
   175  008C                     	;# 
   176  008D                     	;# 
   177  008E                     	;# 
   178  008F                     	;# 
   179  0090                     	;# 
   180  0091                     	;# 
   181  0092                     	;# 
   182  0093                     	;# 
   183  0093                     	;# 
   184  0093                     	;# 
   185  0094                     	;# 
   186  0095                     	;# 
   187  0096                     	;# 
   188  0097                     	;# 
   189  0098                     	;# 
   190  0099                     	;# 
   191  009A                     	;# 
   192  009B                     	;# 
   193  009C                     	;# 
   194  009D                     	;# 
   195  009E                     	;# 
   196  009F                     	;# 
   197  0105                     	;# 
   198  0107                     	;# 
   199  0108                     	;# 
   200  0109                     	;# 
   201  010C                     	;# 
   202  010C                     	;# 
   203  010D                     	;# 
   204  010E                     	;# 
   205  010F                     	;# 
   206  0185                     	;# 
   207  0187                     	;# 
   208  0188                     	;# 
   209  0189                     	;# 
   210  018C                     	;# 
   211  018D                     	;# 
   212  0000                     	;# 
   213  0001                     	;# 
   214  0002                     	;# 
   215  0003                     	;# 
   216  0004                     	;# 
   217  0005                     	;# 
   218  0006                     	;# 
   219  0007                     	;# 
   220  0008                     	;# 
   221  0009                     	;# 
   222  000A                     	;# 
   223  000B                     	;# 
   224  000C                     	;# 
   225  000D                     	;# 
   226  000E                     	;# 
   227  000E                     	;# 
   228  000F                     	;# 
   229  0010                     	;# 
   230  0011                     	;# 
   231  0012                     	;# 
   232  0013                     	;# 
   233  0014                     	;# 
   234  0015                     	;# 
   235  0015                     	;# 
   236  0016                     	;# 
   237  0017                     	;# 
   238  0018                     	;# 
   239  0019                     	;# 
   240  001A                     	;# 
   241  001B                     	;# 
   242  001B                     	;# 
   243  001C                     	;# 
   244  001D                     	;# 
   245  001E                     	;# 
   246  001F                     	;# 
   247  0081                     	;# 
   248  0085                     	;# 
   249  0086                     	;# 
   250  0087                     	;# 
   251  0088                     	;# 
   252  0089                     	;# 
   253  008C                     	;# 
   254  008D                     	;# 
   255  008E                     	;# 
   256  008F                     	;# 
   257  0090                     	;# 
   258  0091                     	;# 
   259  0092                     	;# 
   260  0093                     	;# 
   261  0093                     	;# 
   262  0093                     	;# 
   263  0094                     	;# 
   264  0095                     	;# 
   265  0096                     	;# 
   266  0097                     	;# 
   267  0098                     	;# 
   268  0099                     	;# 
   269  009A                     	;# 
   270  009B                     	;# 
   271  009C                     	;# 
   272  009D                     	;# 
   273  009E                     	;# 
   274  009F                     	;# 
   275  0105                     	;# 
   276  0107                     	;# 
   277  0108                     	;# 
   278  0109                     	;# 
   279  010C                     	;# 
   280  010C                     	;# 
   281  010D                     	;# 
   282  010E                     	;# 
   283  010F                     	;# 
   284  0185                     	;# 
   285  0187                     	;# 
   286  0188                     	;# 
   287  0189                     	;# 
   288  018C                     	;# 
   289  018D                     	;# 
   290  0000                     	;# 
   291  0001                     	;# 
   292  0002                     	;# 
   293  0003                     	;# 
   294  0004                     	;# 
   295  0005                     	;# 
   296  0006                     	;# 
   297  0007                     	;# 
   298  0008                     	;# 
   299  0009                     	;# 
   300  000A                     	;# 
   301  000B                     	;# 
   302  000C                     	;# 
   303  000D                     	;# 
   304  000E                     	;# 
   305  000E                     	;# 
   306  000F                     	;# 
   307  0010                     	;# 
   308  0011                     	;# 
   309  0012                     	;# 
   310  0013                     	;# 
   311  0014                     	;# 
   312  0015                     	;# 
   313  0015                     	;# 
   314  0016                     	;# 
   315  0017                     	;# 
   316  0018                     	;# 
   317  0019                     	;# 
   318  001A                     	;# 
   319  001B                     	;# 
   320  001B                     	;# 
   321  001C                     	;# 
   322  001D                     	;# 
   323  001E                     	;# 
   324  001F                     	;# 
   325  0081                     	;# 
   326  0085                     	;# 
   327  0086                     	;# 
   328  0087                     	;# 
   329  0088                     	;# 
   330  0089                     	;# 
   331  008C                     	;# 
   332  008D                     	;# 
   333  008E                     	;# 
   334  008F                     	;# 
   335  0090                     	;# 
   336  0091                     	;# 
   337  0092                     	;# 
   338  0093                     	;# 
   339  0093                     	;# 
   340  0093                     	;# 
   341  0094                     	;# 
   342  0095                     	;# 
   343  0096                     	;# 
   344  0097                     	;# 
   345  0098                     	;# 
   346  0099                     	;# 
   347  009A                     	;# 
   348  009B                     	;# 
   349  009C                     	;# 
   350  009D                     	;# 
   351  009E                     	;# 
   352  009F                     	;# 
   353  0105                     	;# 
   354  0107                     	;# 
   355  0108                     	;# 
   356  0109                     	;# 
   357  010C                     	;# 
   358  010C                     	;# 
   359  010D                     	;# 
   360  010E                     	;# 
   361  010F                     	;# 
   362  0185                     	;# 
   363  0187                     	;# 
   364  0188                     	;# 
   365  0189                     	;# 
   366  018C                     	;# 
   367  018D                     	;# 
   368  0000                     	;# 
   369  0001                     	;# 
   370  0002                     	;# 
   371  0003                     	;# 
   372  0004                     	;# 
   373  0005                     	;# 
   374  0006                     	;# 
   375  0007                     	;# 
   376  0008                     	;# 
   377  0009                     	;# 
   378  000A                     	;# 
   379  000B                     	;# 
   380  000C                     	;# 
   381  000D                     	;# 
   382  000E                     	;# 
   383  000E                     	;# 
   384  000F                     	;# 
   385  0010                     	;# 
   386  0011                     	;# 
   387  0012                     	;# 
   388  0013                     	;# 
   389  0014                     	;# 
   390  0015                     	;# 
   391  0015                     	;# 
   392  0016                     	;# 
   393  0017                     	;# 
   394  0018                     	;# 
   395  0019                     	;# 
   396  001A                     	;# 
   397  001B                     	;# 
   398  001B                     	;# 
   399  001C                     	;# 
   400  001D                     	;# 
   401  001E                     	;# 
   402  001F                     	;# 
   403  0081                     	;# 
   404  0085                     	;# 
   405  0086                     	;# 
   406  0087                     	;# 
   407  0088                     	;# 
   408  0089                     	;# 
   409  008C                     	;# 
   410  008D                     	;# 
   411  008E                     	;# 
   412  008F                     	;# 
   413  0090                     	;# 
   414  0091                     	;# 
   415  0092                     	;# 
   416  0093                     	;# 
   417  0093                     	;# 
   418  0093                     	;# 
   419  0094                     	;# 
   420  0095                     	;# 
   421  0096                     	;# 
   422  0097                     	;# 
   423  0098                     	;# 
   424  0099                     	;# 
   425  009A                     	;# 
   426  009B                     	;# 
   427  009C                     	;# 
   428  009D                     	;# 
   429  009E                     	;# 
   430  009F                     	;# 
   431  0105                     	;# 
   432  0107                     	;# 
   433  0108                     	;# 
   434  0109                     	;# 
   435  010C                     	;# 
   436  010C                     	;# 
   437  010D                     	;# 
   438  010E                     	;# 
   439  010F                     	;# 
   440  0185                     	;# 
   441  0187                     	;# 
   442  0188                     	;# 
   443  0189                     	;# 
   444  018C                     	;# 
   445  018D                     	;# 
   446  0013                     _SSPBUF	set	19
   447  0014                     _SSPCON	set	20
   448  0009                     _PORTE	set	9
   449  0007                     _PORTC	set	7
   450  0005                     _PORTA	set	5
   451  001E                     _ADRESH	set	30
   452  0008                     _PORTD	set	8
   453  0006                     _PORTB	set	6
   454  000C                     _PIR1bits	set	12
   455  0001                     _TMR0	set	1
   456  000B                     _INTCONbits	set	11
   457  001F                     _ADCON0bits	set	31
   458  0094                     _SSPSTATbits	set	148
   459  0094                     _SSPSTAT	set	148
   460  0081                     _OPTION_REG	set	129
   461  008C                     _PIE1bits	set	140
   462  0089                     _TRISE	set	137
   463  0088                     _TRISD	set	136
   464  0087                     _TRISC	set	135
   465  0086                     _TRISB	set	134
   466  0085                     _TRISA	set	133
   467  008F                     _OSCCONbits	set	143
   468  009F                     _ADCON1	set	159
   469  043B                     _TRISC3	set	1083
   470  043D                     _TRISC5	set	1085
   471  0105                     _WDTCON	set	261
   472  0189                     _ANSELH	set	393
   473  0188                     _ANSELbits	set	392
   474  0188                     _ANSEL	set	392
   475                           
   476                           	psect	cinit
   477  000F                     start_initialization:	
   478                           ; #config settings
   479                           
   480  000F                     __initialization:
   481                           
   482                           ; Clear objects allocated to COMMON
   483  000F  01F8               	clrf	__pbssCOMMON& (0+127)
   484  0010  01F9               	clrf	(__pbssCOMMON+1)& (0+127)
   485  0011                     end_of_initialization:	
   486                           ;End of C runtime variable initialization code
   487                           
   488  0011                     __end_of__initialization:
   489  0011  0183               	clrf	3
   490  0012  120A  118A  29DF   	ljmp	_main	;jump to C main() function
   491                           
   492                           	psect	bssCOMMON
   493  0078                     __pbssCOMMON:
   494  0078                     _CONTADOR:
   495  0078                     	ds	1
   496  0079                     _VAR_ADC:
   497  0079                     	ds	1
   498                           
   499                           	psect	cstackCOMMON
   500  0070                     __pcstackCOMMON:
   501  0070                     ?_spiWrite:
   502  0070                     ??_spiWrite:	
   503                           ; 1 bytes @ 0x0
   504                           
   505  0070                     ?_spiRead:	
   506                           ; 1 bytes @ 0x0
   507                           
   508  0070                     ??_spiRead:	
   509                           ; 1 bytes @ 0x0
   510                           
   511  0070                     ?_Setup:	
   512                           ; 1 bytes @ 0x0
   513                           
   514  0070                     ?_initOsc:	
   515                           ; 1 bytes @ 0x0
   516                           
   517  0070                     ?_isr:	
   518                           ; 1 bytes @ 0x0
   519                           
   520  0070                     ?_main:	
   521                           ; 1 bytes @ 0x0
   522                           
   523  0070                     ?_spiReceiveWait:	
   524                           ; 1 bytes @ 0x0
   525                           
   526  0070                     ??_spiReceiveWait:	
   527                           ; 1 bytes @ 0x0
   528                           
   529  0070                     spiWrite@dat:	
   530                           ; 1 bytes @ 0x0
   531                           
   532                           
   533                           ; 1 bytes @ 0x0
   534  0070                     	ds	1
   535  0071                     ??_isr:
   536                           
   537                           ; 1 bytes @ 0x1
   538  0071                     	ds	3
   539  0074                     ?_spiInit:
   540  0074                     ?_initADC:	
   541                           ; 1 bytes @ 0x4
   542                           
   543  0074                     ??_initOsc:	
   544                           ; 1 bytes @ 0x4
   545                           
   546  0074                     initADC@CHS:	
   547                           ; 1 bytes @ 0x4
   548                           
   549  0074                     spiInit@sDataSample:	
   550                           ; 1 bytes @ 0x4
   551                           
   552                           
   553                           ; 1 bytes @ 0x4
   554  0074                     	ds	1
   555  0075                     ??_initADC:
   556  0075                     spiInit@sClockIdle:	
   557                           ; 1 bytes @ 0x5
   558                           
   559                           
   560                           ; 1 bytes @ 0x5
   561  0075                     	ds	1
   562  0076                     initOsc@IRCF:
   563  0076                     spiInit@sTransmitEdge:	
   564                           ; 1 bytes @ 0x6
   565                           
   566                           
   567                           ; 1 bytes @ 0x6
   568  0076                     	ds	1
   569  0077                     ??_spiInit:
   570  0077                     initADC@ADCS:	
   571                           ; 1 bytes @ 0x7
   572                           
   573  0077                     spiInit@sType:	
   574                           ; 1 bytes @ 0x7
   575                           
   576                           
   577                           ; 1 bytes @ 0x7
   578  0077                     	ds	1
   579  0078                     ??_main:
   580                           
   581                           	psect	cstackBANK0
   582  0020                     __pcstackBANK0:	
   583                           ; 1 bytes @ 0x8
   584                           
   585  0020                     ??_Setup:
   586                           
   587                           ; 1 bytes @ 0x0
   588  0020                     	ds	1
   589                           
   590                           	psect	maintext
   591  01DF                     __pmaintext:	
   592 ;;
   593 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   594 ;;
   595 ;; *************** function _main *****************
   596 ;; Defined at:
   597 ;;		line 85 in file "E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c"
   598 ;; Parameters:    Size  Location     Type
   599 ;;		None
   600 ;; Auto vars:     Size  Location     Type
   601 ;;		None
   602 ;; Return value:  Size  Location     Type
   603 ;;                  1    wreg      void 
   604 ;; Registers used:
   605 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   606 ;; Tracked objects:
   607 ;;		On entry : B00/0
   608 ;;		On exit  : 0/0
   609 ;;		Unchanged: 0/0
   610 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   611 ;;      Params:         0       0       0       0       0
   612 ;;      Locals:         0       0       0       0       0
   613 ;;      Temps:          0       0       0       0       0
   614 ;;      Totals:         0       0       0       0       0
   615 ;;Total ram usage:        0 bytes
   616 ;; Hardware stack levels required when called:    5
   617 ;; This function calls:
   618 ;;		_Setup
   619 ;; This function is called by:
   620 ;;		Startup code after reset
   621 ;; This function uses a non-reentrant model
   622 ;;
   623                           
   624                           
   625                           ;psect for function _main
   626  01DF                     _main:
   627  01DF                     l1105:	
   628                           ;incstack = 0
   629                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   630                           
   631                           
   632                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 86:     Setup();
   633  01DF  120A  118A  2158  120A  118A  	fcall	_Setup
   634  01E4                     l1107:
   635                           
   636                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 90:         if(CONTADOR>1
      +                          0){
   637  01E4  300B               	movlw	11
   638  01E5  0278               	subwf	_CONTADOR,w
   639  01E6  1C03               	skipc
   640  01E7  29E9               	goto	u91
   641  01E8  29EA               	goto	u90
   642  01E9                     u91:
   643  01E9  29E4               	goto	l1107
   644  01EA                     u90:
   645  01EA                     l1109:
   646                           
   647                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 91:             ADCON0bit
      +                          s.GO_nDONE = 1;
   648  01EA  1283               	bcf	3,5	;RP0=0, select bank0
   649  01EB  1303               	bcf	3,6	;RP1=0, select bank0
   650  01EC  149F               	bsf	31,1	;volatile
   651  01ED                     l1111:
   652                           
   653                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 92:             CONTADOR 
      +                          = 0;
   654  01ED  01F8               	clrf	_CONTADOR
   655  01EE  29E4               	goto	l1107
   656  01EF  120A  118A  280C   	ljmp	start
   657  01F2                     __end_of_main:
   658                           
   659                           	psect	text1
   660  0158                     __ptext1:	
   661 ;; *************** function _Setup *****************
   662 ;; Defined at:
   663 ;;		line 101 in file "E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c"
   664 ;; Parameters:    Size  Location     Type
   665 ;;		None
   666 ;; Auto vars:     Size  Location     Type
   667 ;;		None
   668 ;; Return value:  Size  Location     Type
   669 ;;                  1    wreg      void 
   670 ;; Registers used:
   671 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   672 ;; Tracked objects:
   673 ;;		On entry : 0/0
   674 ;;		On exit  : 0/0
   675 ;;		Unchanged: 0/0
   676 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   677 ;;      Params:         0       0       0       0       0
   678 ;;      Locals:         0       0       0       0       0
   679 ;;      Temps:          0       1       0       0       0
   680 ;;      Totals:         0       1       0       0       0
   681 ;;Total ram usage:        1 bytes
   682 ;; Hardware stack levels used:    1
   683 ;; Hardware stack levels required when called:    4
   684 ;; This function calls:
   685 ;;		_initADC
   686 ;;		_initOsc
   687 ;;		_spiInit
   688 ;; This function is called by:
   689 ;;		_main
   690 ;; This function uses a non-reentrant model
   691 ;;
   692                           
   693                           
   694                           ;psect for function _Setup
   695  0158                     _Setup:
   696  0158                     l1071:	
   697                           ;incstack = 0
   698                           ; Regs used in _Setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   699                           
   700                           
   701                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 103:     PORTA = 0;
   702  0158  1283               	bcf	3,5	;RP0=0, select bank0
   703  0159  1303               	bcf	3,6	;RP1=0, select bank0
   704  015A  0185               	clrf	5	;volatile
   705                           
   706                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 104:     PORTB = 0;
   707  015B  0186               	clrf	6	;volatile
   708                           
   709                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 105:     PORTC = 0;
   710  015C  0187               	clrf	7	;volatile
   711                           
   712                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 106:     PORTD = 0;
   713  015D  0188               	clrf	8	;volatile
   714                           
   715                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 107:     PORTE = 0;
   716  015E  0189               	clrf	9	;volatile
   717                           
   718                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 109:     ANSEL = 0;
   719  015F  1683               	bsf	3,5	;RP0=1, select bank3
   720  0160  1703               	bsf	3,6	;RP1=1, select bank3
   721  0161  0188               	clrf	8	;volatile
   722  0162                     l1073:
   723                           
   724                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 110:     ANSELbits.ANS5 =
      +                           1;
   725  0162  1688               	bsf	8,5	;volatile
   726                           
   727                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 111:     ANSELH = 0;
   728  0163  0189               	clrf	9	;volatile
   729  0164                     l1075:
   730                           
   731                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 113:     TRISA = 0b001000
      +                          00;
   732  0164  3020               	movlw	32
   733  0165  1683               	bsf	3,5	;RP0=1, select bank1
   734  0166  1303               	bcf	3,6	;RP1=0, select bank1
   735  0167  0085               	movwf	5	;volatile
   736  0168                     l1077:
   737                           
   738                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 114:     TRISB = 0;
   739  0168  0186               	clrf	6	;volatile
   740                           
   741                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 115:     TRISC = 0b000110
      +                          00;
   742  0169  3018               	movlw	24
   743  016A  0087               	movwf	7	;volatile
   744  016B                     l1079:
   745                           
   746                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 116:     TRISD = 0;
   747  016B  0188               	clrf	8	;volatile
   748  016C                     l1081:
   749                           
   750                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 117:     TRISE = 1;
   751  016C  3001               	movlw	1
   752  016D  0089               	movwf	9	;volatile
   753  016E                     l1083:
   754                           
   755                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 120:     INTCONbits.GIE =
      +                           1;
   756  016E  178B               	bsf	11,7	;volatile
   757  016F                     l1085:
   758                           
   759                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 121:     INTCONbits.PEIE 
      +                          = 1;
   760  016F  170B               	bsf	11,6	;volatile
   761  0170                     l1087:
   762                           
   763                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 122:     PIE1bits.SSPIE =
      +                           1;
   764  0170  158C               	bsf	12,3	;volatile
   765  0171                     l1089:
   766                           
   767                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 123:     INTCONbits.T0IE 
      +                          = 1;
   768  0171  168B               	bsf	11,5	;volatile
   769  0172                     l1091:
   770                           
   771                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 124:     INTCONbits.T0IF 
      +                          = 0;
   772  0172  110B               	bcf	11,2	;volatile
   773  0173                     l1093:
   774                           
   775                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 125:     PIE1bits.ADIE = 
      +                          1;
   776  0173  170C               	bsf	12,6	;volatile
   777  0174                     l1095:
   778                           
   779                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 128:     initOsc(6);
   780  0174  3006               	movlw	6
   781  0175  120A  118A  20FC  120A  118A  	fcall	_initOsc
   782  017A                     l1097:
   783                           
   784                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 130:     initADC(2,5);
   785  017A  3005               	movlw	5
   786  017B  1283               	bcf	3,5	;RP0=0, select bank0
   787  017C  1303               	bcf	3,6	;RP1=0, select bank0
   788  017D  00A0               	movwf	??_Setup
   789  017E  0820               	movf	??_Setup,w
   790  017F  00F4               	movwf	initADC@CHS
   791  0180  3002               	movlw	2
   792  0181  120A  118A  2015  120A  118A  	fcall	_initADC
   793  0186                     l1099:
   794                           
   795                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 132:     spiInit(SPI_SLAV
      +                          E_SS_EN, SPI_DATA_SAMPLE_MIDDLE, SPI_CLOCK_IDLE_LOW, SPI_IDLE_2_ACTIVE);
   796  0186  01F4               	clrf	spiInit@sDataSample
   797  0187  01F5               	clrf	spiInit@sClockIdle
   798  0188  01F6               	clrf	spiInit@sTransmitEdge
   799  0189  3024               	movlw	36
   800  018A  120A  118A  21C9  120A  118A  	fcall	_spiInit
   801  018F                     l1101:
   802                           
   803                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 134:     WDTCON = 0;
   804  018F  1283               	bcf	3,5	;RP0=0, select bank2
   805  0190  1703               	bsf	3,6	;RP1=1, select bank2
   806  0191  0185               	clrf	5	;volatile
   807  0192                     l1103:
   808                           
   809                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 135:     OPTION_REG = 0b1
      +                          1010111;
   810  0192  30D7               	movlw	215
   811  0193  1683               	bsf	3,5	;RP0=1, select bank1
   812  0194  1303               	bcf	3,6	;RP1=0, select bank1
   813  0195  0081               	movwf	1	;volatile
   814  0196                     l129:
   815  0196  0008               	return
   816  0197                     __end_of_Setup:
   817                           
   818                           	psect	text2
   819  01C9                     __ptext2:	
   820 ;; *************** function _spiInit *****************
   821 ;; Defined at:
   822 ;;		line 12 in file "E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c"
   823 ;; Parameters:    Size  Location     Type
   824 ;;  sType           1    wreg     enum E1292
   825 ;;  sDataSample     1    4[COMMON] enum E1300
   826 ;;  sClockIdle      1    5[COMMON] enum E1304
   827 ;;  sTransmitEdg    1    6[COMMON] enum E1308
   828 ;; Auto vars:     Size  Location     Type
   829 ;;  sType           1    7[COMMON] enum E1292
   830 ;; Return value:  Size  Location     Type
   831 ;;                  1    wreg      void 
   832 ;; Registers used:
   833 ;;		wreg, status,2, status,0
   834 ;; Tracked objects:
   835 ;;		On entry : 0/0
   836 ;;		On exit  : 0/0
   837 ;;		Unchanged: 0/0
   838 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   839 ;;      Params:         3       0       0       0       0
   840 ;;      Locals:         1       0       0       0       0
   841 ;;      Temps:          0       0       0       0       0
   842 ;;      Totals:         4       0       0       0       0
   843 ;;Total ram usage:        4 bytes
   844 ;; Hardware stack levels used:    1
   845 ;; Hardware stack levels required when called:    3
   846 ;; This function calls:
   847 ;;		Nothing
   848 ;; This function is called by:
   849 ;;		_Setup
   850 ;; This function uses a non-reentrant model
   851 ;;
   852                           
   853                           
   854                           ;psect for function _spiInit
   855  01C9                     _spiInit:
   856                           
   857                           ;incstack = 0
   858                           ; Regs used in _spiInit: [wreg+status,2+status,0]
   859                           ;spiInit@sType stored from wreg
   860  01C9  00F7               	movwf	spiInit@sType
   861  01CA                     l959:
   862                           
   863                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 13:     TRISC5 = 0;
   864  01CA  1683               	bsf	3,5	;RP0=1, select bank1
   865  01CB  1303               	bcf	3,6	;RP1=0, select bank1
   866  01CC  1287               	bcf	7,5	;volatile
   867                           
   868                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 14:     if(sType & 0b00000100
      +                          )
   869  01CD  1D77               	btfss	spiInit@sType,2
   870  01CE  29D0               	goto	u71
   871  01CF  29D1               	goto	u70
   872  01D0                     u71:
   873  01D0  29D5               	goto	l965
   874  01D1                     u70:
   875  01D1                     l961:
   876                           
   877                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 15:     {;E:/UVG/Semestre 5/D
      +                          igital2/Proyecto1/Slave1_ADC.X/MSSP.c: 16:         SSPSTAT = sTransmitEdge;
   878  01D1  0876               	movf	spiInit@sTransmitEdge,w
   879  01D2  0094               	movwf	20	;volatile
   880  01D3                     l963:
   881                           
   882                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 17:         TRISC3 = 1;
   883  01D3  1587               	bsf	7,3	;volatile
   884                           
   885                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 18:     }
   886  01D4  29D9               	goto	l145
   887  01D5                     l965:
   888                           
   889                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 20:     {;E:/UVG/Semestre 5/D
      +                          igital2/Proyecto1/Slave1_ADC.X/MSSP.c: 21:         SSPSTAT = sDataSample | sTransmitEdge
      +                          ;
   890  01D5  0874               	movf	spiInit@sDataSample,w
   891  01D6  0476               	iorwf	spiInit@sTransmitEdge,w
   892  01D7  0094               	movwf	20	;volatile
   893  01D8                     l967:
   894                           
   895                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 22:         TRISC3 = 0;
   896  01D8  1187               	bcf	7,3	;volatile
   897  01D9                     l145:	
   898                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 23:     }
   899                           
   900                           
   901                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 25:     SSPCON = sType | sClo
      +                          ckIdle;
   902  01D9  0877               	movf	spiInit@sType,w
   903  01DA  0475               	iorwf	spiInit@sClockIdle,w
   904  01DB  1283               	bcf	3,5	;RP0=0, select bank0
   905  01DC  1303               	bcf	3,6	;RP1=0, select bank0
   906  01DD  0094               	movwf	20	;volatile
   907  01DE                     l146:
   908  01DE  0008               	return
   909  01DF                     __end_of_spiInit:
   910                           
   911                           	psect	text3
   912  00FC                     __ptext3:	
   913 ;; *************** function _initOsc *****************
   914 ;; Defined at:
   915 ;;		line 6 in file "E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c"
   916 ;; Parameters:    Size  Location     Type
   917 ;;  IRCF            1    wreg     unsigned char 
   918 ;; Auto vars:     Size  Location     Type
   919 ;;  IRCF            1    6[COMMON] unsigned char 
   920 ;; Return value:  Size  Location     Type
   921 ;;                  1    wreg      void 
   922 ;; Registers used:
   923 ;;		wreg, fsr0l, fsr0h, status,2, status,0
   924 ;; Tracked objects:
   925 ;;		On entry : 0/0
   926 ;;		On exit  : 0/0
   927 ;;		Unchanged: 0/0
   928 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   929 ;;      Params:         0       0       0       0       0
   930 ;;      Locals:         1       0       0       0       0
   931 ;;      Temps:          2       0       0       0       0
   932 ;;      Totals:         3       0       0       0       0
   933 ;;Total ram usage:        3 bytes
   934 ;; Hardware stack levels used:    1
   935 ;; Hardware stack levels required when called:    3
   936 ;; This function calls:
   937 ;;		Nothing
   938 ;; This function is called by:
   939 ;;		_Setup
   940 ;; This function uses a non-reentrant model
   941 ;;
   942                           
   943                           
   944                           ;psect for function _initOsc
   945  00FC                     _initOsc:
   946                           
   947                           ;incstack = 0
   948                           ; Regs used in _initOsc: [wreg-fsr0h+status,2+status,0]
   949                           ;initOsc@IRCF stored from wreg
   950  00FC  00F6               	movwf	initOsc@IRCF
   951  00FD                     l777:
   952                           
   953                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 8:     switch(IRCF){
   954  00FD  2934               	goto	l781
   955  00FE                     l41:	
   956                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 9:         case 0:
   957                           
   958                           
   959                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 10:             OSCCONbi
      +                          ts.IRCF2 = 0;
   960  00FE  1683               	bsf	3,5	;RP0=1, select bank1
   961  00FF  1303               	bcf	3,6	;RP1=0, select bank1
   962  0100  130F               	bcf	15,6	;volatile
   963                           
   964                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 11:             OSCCONbi
      +                          ts.IRCF1 = 0;
   965  0101  128F               	bcf	15,5	;volatile
   966                           
   967                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 12:             OSCCONbi
      +                          ts.IRCF0 = 0;
   968  0102  120F               	bcf	15,4	;volatile
   969                           
   970                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 13:             break;
   971  0103  2956               	goto	l42
   972  0104                     l43:	
   973                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 14:         case 1:
   974                           
   975                           
   976                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 15:             OSCCONbi
      +                          ts.IRCF2 = 0;
   977  0104  1683               	bsf	3,5	;RP0=1, select bank1
   978  0105  1303               	bcf	3,6	;RP1=0, select bank1
   979  0106  130F               	bcf	15,6	;volatile
   980                           
   981                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 16:             OSCCONbi
      +                          ts.IRCF1 = 0;
   982  0107  128F               	bcf	15,5	;volatile
   983                           
   984                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 17:             OSCCONbi
      +                          ts.IRCF0 = 1;
   985  0108  160F               	bsf	15,4	;volatile
   986                           
   987                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 18:             break;
   988  0109  2956               	goto	l42
   989  010A                     l44:	
   990                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 19:         case 2:
   991                           
   992                           
   993                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 20:             OSCCONbi
      +                          ts.IRCF2 = 0;
   994  010A  1683               	bsf	3,5	;RP0=1, select bank1
   995  010B  1303               	bcf	3,6	;RP1=0, select bank1
   996  010C  130F               	bcf	15,6	;volatile
   997                           
   998                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 21:             OSCCONbi
      +                          ts.IRCF1 = 1;
   999  010D  168F               	bsf	15,5	;volatile
  1000                           
  1001                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 22:             OSCCONbi
      +                          ts.IRCF0 = 0;
  1002  010E  120F               	bcf	15,4	;volatile
  1003                           
  1004                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 23:             break;
  1005  010F  2956               	goto	l42
  1006  0110                     l45:	
  1007                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 24:         case 3:
  1008                           
  1009                           
  1010                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 25:             OSCCONbi
      +                          ts.IRCF2 = 0;
  1011  0110  1683               	bsf	3,5	;RP0=1, select bank1
  1012  0111  1303               	bcf	3,6	;RP1=0, select bank1
  1013  0112  130F               	bcf	15,6	;volatile
  1014                           
  1015                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 26:             OSCCONbi
      +                          ts.IRCF1 = 1;
  1016  0113  168F               	bsf	15,5	;volatile
  1017                           
  1018                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 27:             OSCCONbi
      +                          ts.IRCF0 = 1;
  1019  0114  160F               	bsf	15,4	;volatile
  1020                           
  1021                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 28:             break;
  1022  0115  2956               	goto	l42
  1023  0116                     l46:	
  1024                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 29:         case 4:
  1025                           
  1026                           
  1027                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 30:             OSCCONbi
      +                          ts.IRCF2 = 1;
  1028  0116  1683               	bsf	3,5	;RP0=1, select bank1
  1029  0117  1303               	bcf	3,6	;RP1=0, select bank1
  1030  0118  170F               	bsf	15,6	;volatile
  1031                           
  1032                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 31:             OSCCONbi
      +                          ts.IRCF1 = 0;
  1033  0119  128F               	bcf	15,5	;volatile
  1034                           
  1035                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 32:             OSCCONbi
      +                          ts.IRCF0 = 0;
  1036  011A  120F               	bcf	15,4	;volatile
  1037                           
  1038                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 33:             break;
  1039  011B  2956               	goto	l42
  1040  011C                     l47:	
  1041                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 34:         case 5:
  1042                           
  1043                           
  1044                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 35:             OSCCONbi
      +                          ts.IRCF2 = 1;
  1045  011C  1683               	bsf	3,5	;RP0=1, select bank1
  1046  011D  1303               	bcf	3,6	;RP1=0, select bank1
  1047  011E  170F               	bsf	15,6	;volatile
  1048                           
  1049                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 36:             OSCCONbi
      +                          ts.IRCF1 = 0;
  1050  011F  128F               	bcf	15,5	;volatile
  1051                           
  1052                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 37:             OSCCONbi
      +                          ts.IRCF0 = 1;
  1053  0120  160F               	bsf	15,4	;volatile
  1054                           
  1055                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 38:             break;
  1056  0121  2956               	goto	l42
  1057  0122                     l48:	
  1058                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 39:         case 6:
  1059                           
  1060                           
  1061                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 40:             OSCCONbi
      +                          ts.IRCF2 = 1;
  1062  0122  1683               	bsf	3,5	;RP0=1, select bank1
  1063  0123  1303               	bcf	3,6	;RP1=0, select bank1
  1064  0124  170F               	bsf	15,6	;volatile
  1065                           
  1066                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 41:             OSCCONbi
      +                          ts.IRCF1 = 1;
  1067  0125  168F               	bsf	15,5	;volatile
  1068                           
  1069                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 42:             OSCCONbi
      +                          ts.IRCF0 = 0;
  1070  0126  120F               	bcf	15,4	;volatile
  1071                           
  1072                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 43:             break;
  1073  0127  2956               	goto	l42
  1074  0128                     l49:	
  1075                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 44:         case 7:
  1076                           
  1077                           
  1078                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 45:             OSCCONbi
      +                          ts.IRCF2 = 1;
  1079  0128  1683               	bsf	3,5	;RP0=1, select bank1
  1080  0129  1303               	bcf	3,6	;RP1=0, select bank1
  1081  012A  170F               	bsf	15,6	;volatile
  1082                           
  1083                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 46:             OSCCONbi
      +                          ts.IRCF1 = 1;
  1084  012B  168F               	bsf	15,5	;volatile
  1085                           
  1086                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 47:             OSCCONbi
      +                          ts.IRCF0 = 1;
  1087  012C  160F               	bsf	15,4	;volatile
  1088                           
  1089                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 48:             break;
  1090  012D  2956               	goto	l42
  1091  012E                     l50:	
  1092                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 49:         default:
  1093                           
  1094                           
  1095                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 50:             OSCCONbi
      +                          ts.IRCF2 = 1;
  1096  012E  1683               	bsf	3,5	;RP0=1, select bank1
  1097  012F  1303               	bcf	3,6	;RP1=0, select bank1
  1098  0130  170F               	bsf	15,6	;volatile
  1099                           
  1100                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 51:             OSCCONbi
      +                          ts.IRCF1 = 1;
  1101  0131  168F               	bsf	15,5	;volatile
  1102                           
  1103                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 52:             OSCCONbi
      +                          ts.IRCF0 = 0;
  1104  0132  120F               	bcf	15,4	;volatile
  1105                           
  1106                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 53:             break;
  1107  0133  2956               	goto	l42
  1108  0134                     l781:
  1109  0134  0876               	movf	initOsc@IRCF,w
  1110  0135  00F4               	movwf	??_initOsc
  1111  0136  01F5               	clrf	??_initOsc+1
  1112                           
  1113                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1114                           ; Switch size 1, requested type "simple"
  1115                           ; Number of cases is 1, Range of values is 0 to 0
  1116                           ; switch strategies available:
  1117                           ; Name         Instructions Cycles
  1118                           ; simple_byte            4     3 (average)
  1119                           ; direct_byte           11     8 (fixed)
  1120                           ; jumptable            260     6 (fixed)
  1121                           ;	Chosen strategy is simple_byte
  1122  0137  0875               	movf	??_initOsc+1,w
  1123  0138  3A00               	xorlw	0	; case 0
  1124  0139  1903               	skipnz
  1125  013A  293C               	goto	l1173
  1126  013B  292E               	goto	l50
  1127  013C                     l1173:
  1128                           
  1129                           ; Switch size 1, requested type "simple"
  1130                           ; Number of cases is 8, Range of values is 0 to 7
  1131                           ; switch strategies available:
  1132                           ; Name         Instructions Cycles
  1133                           ; simple_byte           25    13 (average)
  1134                           ; direct_byte           32     8 (fixed)
  1135                           ; jumptable            260     6 (fixed)
  1136                           ;	Chosen strategy is simple_byte
  1137  013C  0874               	movf	??_initOsc,w
  1138  013D  3A00               	xorlw	0	; case 0
  1139  013E  1903               	skipnz
  1140  013F  28FE               	goto	l41
  1141  0140  3A01               	xorlw	1	; case 1
  1142  0141  1903               	skipnz
  1143  0142  2904               	goto	l43
  1144  0143  3A03               	xorlw	3	; case 2
  1145  0144  1903               	skipnz
  1146  0145  290A               	goto	l44
  1147  0146  3A01               	xorlw	1	; case 3
  1148  0147  1903               	skipnz
  1149  0148  2910               	goto	l45
  1150  0149  3A07               	xorlw	7	; case 4
  1151  014A  1903               	skipnz
  1152  014B  2916               	goto	l46
  1153  014C  3A01               	xorlw	1	; case 5
  1154  014D  1903               	skipnz
  1155  014E  291C               	goto	l47
  1156  014F  3A03               	xorlw	3	; case 6
  1157  0150  1903               	skipnz
  1158  0151  2922               	goto	l48
  1159  0152  3A01               	xorlw	1	; case 7
  1160  0153  1903               	skipnz
  1161  0154  2928               	goto	l49
  1162  0155  292E               	goto	l50
  1163  0156                     l42:
  1164                           
  1165                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Oscilador.c: 56:     OSCCONbits.SCS =
      +                           1;
  1166  0156  140F               	bsf	15,0	;volatile
  1167  0157                     l51:
  1168  0157  0008               	return
  1169  0158                     __end_of_initOsc:
  1170                           
  1171                           	psect	text4
  1172  0015                     __ptext4:	
  1173 ;; *************** function _initADC *****************
  1174 ;; Defined at:
  1175 ;;		line 6 in file "E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c"
  1176 ;; Parameters:    Size  Location     Type
  1177 ;;  ADCS            1    wreg     unsigned char 
  1178 ;;  CHS             1    4[COMMON] unsigned char 
  1179 ;; Auto vars:     Size  Location     Type
  1180 ;;  ADCS            1    7[COMMON] unsigned char 
  1181 ;; Return value:  Size  Location     Type
  1182 ;;                  1    wreg      void 
  1183 ;; Registers used:
  1184 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1185 ;; Tracked objects:
  1186 ;;		On entry : 0/0
  1187 ;;		On exit  : 0/0
  1188 ;;		Unchanged: 0/0
  1189 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1190 ;;      Params:         1       0       0       0       0
  1191 ;;      Locals:         1       0       0       0       0
  1192 ;;      Temps:          2       0       0       0       0
  1193 ;;      Totals:         4       0       0       0       0
  1194 ;;Total ram usage:        4 bytes
  1195 ;; Hardware stack levels used:    1
  1196 ;; Hardware stack levels required when called:    3
  1197 ;; This function calls:
  1198 ;;		Nothing
  1199 ;; This function is called by:
  1200 ;;		_Setup
  1201 ;; This function uses a non-reentrant model
  1202 ;;
  1203                           
  1204                           
  1205                           ;psect for function _initADC
  1206  0015                     _initADC:
  1207                           
  1208                           ;incstack = 0
  1209                           ; Regs used in _initADC: [wreg-fsr0h+status,2+status,0]
  1210                           ;initADC@ADCS stored from wreg
  1211  0015  00F7               	movwf	initADC@ADCS
  1212  0016                     l937:
  1213                           
  1214                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 8:     switch(CHS){
  1215  0016  288E               	goto	l941
  1216  0017                     l10:	
  1217                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 9:         case 0:
  1218                           
  1219                           
  1220                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 10:             ADCON0bits.CHS
      +                          3 = 0;
  1221  0017  1283               	bcf	3,5	;RP0=0, select bank0
  1222  0018  1303               	bcf	3,6	;RP1=0, select bank0
  1223  0019  129F               	bcf	31,5	;volatile
  1224                           
  1225                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 11:             ADCON0bits.CHS
      +                          2 = 0;
  1226  001A  121F               	bcf	31,4	;volatile
  1227                           
  1228                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 12:             ADCON0bits.CHS
      +                          1 = 0;
  1229  001B  119F               	bcf	31,3	;volatile
  1230                           
  1231                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 13:             ADCON0bits.CHS
      +                          0 = 0;
  1232  001C  111F               	bcf	31,2	;volatile
  1233                           
  1234                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 14:             break;
  1235  001D  28D7               	goto	l945
  1236  001E                     l12:	
  1237                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 15:         case 1:
  1238                           
  1239                           
  1240                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 16:             ADCON0bits.CHS
      +                          3 = 0;
  1241  001E  1283               	bcf	3,5	;RP0=0, select bank0
  1242  001F  1303               	bcf	3,6	;RP1=0, select bank0
  1243  0020  129F               	bcf	31,5	;volatile
  1244                           
  1245                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 17:             ADCON0bits.CHS
      +                          2 = 0;
  1246  0021  121F               	bcf	31,4	;volatile
  1247                           
  1248                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 18:             ADCON0bits.CHS
      +                          1 = 0;
  1249  0022  119F               	bcf	31,3	;volatile
  1250                           
  1251                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 19:             ADCON0bits.CHS
      +                          0 = 1;
  1252  0023  151F               	bsf	31,2	;volatile
  1253                           
  1254                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 20:             break;
  1255  0024  28D7               	goto	l945
  1256  0025                     l13:	
  1257                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 21:         case 2:
  1258                           
  1259                           
  1260                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 22:             ADCON0bits.CHS
      +                          3 = 0;
  1261  0025  1283               	bcf	3,5	;RP0=0, select bank0
  1262  0026  1303               	bcf	3,6	;RP1=0, select bank0
  1263  0027  129F               	bcf	31,5	;volatile
  1264                           
  1265                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 23:             ADCON0bits.CHS
      +                          2 = 0;
  1266  0028  121F               	bcf	31,4	;volatile
  1267                           
  1268                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 24:             ADCON0bits.CHS
      +                          1 = 1;
  1269  0029  159F               	bsf	31,3	;volatile
  1270                           
  1271                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 25:             ADCON0bits.CHS
      +                          0 = 0;
  1272  002A  111F               	bcf	31,2	;volatile
  1273                           
  1274                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 26:             break;
  1275  002B  28D7               	goto	l945
  1276  002C                     l14:	
  1277                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 27:         case 3:
  1278                           
  1279                           
  1280                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 28:             ADCON0bits.CHS
      +                          3 = 0;
  1281  002C  1283               	bcf	3,5	;RP0=0, select bank0
  1282  002D  1303               	bcf	3,6	;RP1=0, select bank0
  1283  002E  129F               	bcf	31,5	;volatile
  1284                           
  1285                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 29:             ADCON0bits.CHS
      +                          2 = 0;
  1286  002F  121F               	bcf	31,4	;volatile
  1287                           
  1288                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 30:             ADCON0bits.CHS
      +                          1 = 1;
  1289  0030  159F               	bsf	31,3	;volatile
  1290                           
  1291                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 31:             ADCON0bits.CHS
      +                          0 = 1;
  1292  0031  151F               	bsf	31,2	;volatile
  1293                           
  1294                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 32:             break;
  1295  0032  28D7               	goto	l945
  1296  0033                     l15:	
  1297                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 33:         case 4:
  1298                           
  1299                           
  1300                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 34:             ADCON0bits.CHS
      +                          3 = 0;
  1301  0033  1283               	bcf	3,5	;RP0=0, select bank0
  1302  0034  1303               	bcf	3,6	;RP1=0, select bank0
  1303  0035  129F               	bcf	31,5	;volatile
  1304                           
  1305                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 35:             ADCON0bits.CHS
      +                          2 = 1;
  1306  0036  161F               	bsf	31,4	;volatile
  1307                           
  1308                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 36:             ADCON0bits.CHS
      +                          1 = 0;
  1309  0037  119F               	bcf	31,3	;volatile
  1310                           
  1311                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 37:             ADCON0bits.CHS
      +                          0 = 0;
  1312  0038  111F               	bcf	31,2	;volatile
  1313                           
  1314                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 38:             break;
  1315  0039  28D7               	goto	l945
  1316  003A                     l16:	
  1317                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 39:         case 5:
  1318                           
  1319                           
  1320                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 40:             ADCON0bits.CHS
      +                          3 = 0;
  1321  003A  1283               	bcf	3,5	;RP0=0, select bank0
  1322  003B  1303               	bcf	3,6	;RP1=0, select bank0
  1323  003C  129F               	bcf	31,5	;volatile
  1324                           
  1325                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 41:             ADCON0bits.CHS
      +                          2 = 1;
  1326  003D  161F               	bsf	31,4	;volatile
  1327                           
  1328                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 42:             ADCON0bits.CHS
      +                          1 = 0;
  1329  003E  119F               	bcf	31,3	;volatile
  1330                           
  1331                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 43:             ADCON0bits.CHS
      +                          0 = 1;
  1332  003F  151F               	bsf	31,2	;volatile
  1333                           
  1334                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 44:             break;
  1335  0040  28D7               	goto	l945
  1336  0041                     l17:	
  1337                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 45:         case 6:
  1338                           
  1339                           
  1340                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 46:             ADCON0bits.CHS
      +                          3 = 0;
  1341  0041  1283               	bcf	3,5	;RP0=0, select bank0
  1342  0042  1303               	bcf	3,6	;RP1=0, select bank0
  1343  0043  129F               	bcf	31,5	;volatile
  1344                           
  1345                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 47:             ADCON0bits.CHS
      +                          2 = 1;
  1346  0044  161F               	bsf	31,4	;volatile
  1347                           
  1348                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 48:             ADCON0bits.CHS
      +                          1 = 1;
  1349  0045  159F               	bsf	31,3	;volatile
  1350                           
  1351                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 49:             ADCON0bits.CHS
      +                          0 = 0;
  1352  0046  111F               	bcf	31,2	;volatile
  1353                           
  1354                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 50:             break;
  1355  0047  28D7               	goto	l945
  1356  0048                     l18:	
  1357                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 51:         case 7:
  1358                           
  1359                           
  1360                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 52:             ADCON0bits.CHS
      +                          3 = 0;
  1361  0048  1283               	bcf	3,5	;RP0=0, select bank0
  1362  0049  1303               	bcf	3,6	;RP1=0, select bank0
  1363  004A  129F               	bcf	31,5	;volatile
  1364                           
  1365                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 53:             ADCON0bits.CHS
      +                          2 = 1;
  1366  004B  161F               	bsf	31,4	;volatile
  1367                           
  1368                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 54:             ADCON0bits.CHS
      +                          1 = 1;
  1369  004C  159F               	bsf	31,3	;volatile
  1370                           
  1371                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 55:             ADCON0bits.CHS
      +                          0 = 1;
  1372  004D  151F               	bsf	31,2	;volatile
  1373                           
  1374                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 56:             break;
  1375  004E  28D7               	goto	l945
  1376  004F                     l19:	
  1377                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 57:         case 8:
  1378                           
  1379                           
  1380                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 58:             ADCON0bits.CHS
      +                          3 = 1;
  1381  004F  1283               	bcf	3,5	;RP0=0, select bank0
  1382  0050  1303               	bcf	3,6	;RP1=0, select bank0
  1383  0051  169F               	bsf	31,5	;volatile
  1384                           
  1385                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 59:             ADCON0bits.CHS
      +                          2 = 0;
  1386  0052  121F               	bcf	31,4	;volatile
  1387                           
  1388                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 60:             ADCON0bits.CHS
      +                          1 = 0;
  1389  0053  119F               	bcf	31,3	;volatile
  1390                           
  1391                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 61:             ADCON0bits.CHS
      +                          0 = 0;
  1392  0054  111F               	bcf	31,2	;volatile
  1393                           
  1394                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 62:             break;
  1395  0055  28D7               	goto	l945
  1396  0056                     l20:	
  1397                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 63:         case 9:
  1398                           
  1399                           
  1400                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 64:             ADCON0bits.CHS
      +                          3 = 1;
  1401  0056  1283               	bcf	3,5	;RP0=0, select bank0
  1402  0057  1303               	bcf	3,6	;RP1=0, select bank0
  1403  0058  169F               	bsf	31,5	;volatile
  1404                           
  1405                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 65:             ADCON0bits.CHS
      +                          2 = 0;
  1406  0059  121F               	bcf	31,4	;volatile
  1407                           
  1408                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 66:             ADCON0bits.CHS
      +                          1 = 0;
  1409  005A  119F               	bcf	31,3	;volatile
  1410                           
  1411                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 67:             ADCON0bits.CHS
      +                          0 = 1;
  1412  005B  151F               	bsf	31,2	;volatile
  1413                           
  1414                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 68:             break;
  1415  005C  28D7               	goto	l945
  1416  005D                     l21:	
  1417                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 69:         case 10:
  1418                           
  1419                           
  1420                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 70:             ADCON0bits.CHS
      +                          3 = 1;
  1421  005D  1283               	bcf	3,5	;RP0=0, select bank0
  1422  005E  1303               	bcf	3,6	;RP1=0, select bank0
  1423  005F  169F               	bsf	31,5	;volatile
  1424                           
  1425                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 71:             ADCON0bits.CHS
      +                          2 = 0;
  1426  0060  121F               	bcf	31,4	;volatile
  1427                           
  1428                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 72:             ADCON0bits.CHS
      +                          1 = 1;
  1429  0061  159F               	bsf	31,3	;volatile
  1430                           
  1431                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 73:             ADCON0bits.CHS
      +                          0 = 0;
  1432  0062  111F               	bcf	31,2	;volatile
  1433                           
  1434                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 74:             break;
  1435  0063  28D7               	goto	l945
  1436  0064                     l22:	
  1437                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 75:         case 11:
  1438                           
  1439                           
  1440                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 76:             ADCON0bits.CHS
      +                          3 = 1;
  1441  0064  1283               	bcf	3,5	;RP0=0, select bank0
  1442  0065  1303               	bcf	3,6	;RP1=0, select bank0
  1443  0066  169F               	bsf	31,5	;volatile
  1444                           
  1445                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 77:             ADCON0bits.CHS
      +                          2 = 0;
  1446  0067  121F               	bcf	31,4	;volatile
  1447                           
  1448                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 78:             ADCON0bits.CHS
      +                          1 = 1;
  1449  0068  159F               	bsf	31,3	;volatile
  1450                           
  1451                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 79:             ADCON0bits.CHS
      +                          0 = 1;
  1452  0069  151F               	bsf	31,2	;volatile
  1453                           
  1454                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 80:             break;
  1455  006A  28D7               	goto	l945
  1456  006B                     l23:	
  1457                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 81:         case 12:
  1458                           
  1459                           
  1460                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 82:             ADCON0bits.CHS
      +                          3 = 1;
  1461  006B  1283               	bcf	3,5	;RP0=0, select bank0
  1462  006C  1303               	bcf	3,6	;RP1=0, select bank0
  1463  006D  169F               	bsf	31,5	;volatile
  1464                           
  1465                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 83:             ADCON0bits.CHS
      +                          2 = 1;
  1466  006E  161F               	bsf	31,4	;volatile
  1467                           
  1468                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 84:             ADCON0bits.CHS
      +                          1 = 0;
  1469  006F  119F               	bcf	31,3	;volatile
  1470                           
  1471                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 85:             ADCON0bits.CHS
      +                          0 = 0;
  1472  0070  111F               	bcf	31,2	;volatile
  1473                           
  1474                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 86:             break;
  1475  0071  28D7               	goto	l945
  1476  0072                     l24:	
  1477                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 87:         case 13:
  1478                           
  1479                           
  1480                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 88:             ADCON0bits.CHS
      +                          3 = 1;
  1481  0072  1283               	bcf	3,5	;RP0=0, select bank0
  1482  0073  1303               	bcf	3,6	;RP1=0, select bank0
  1483  0074  169F               	bsf	31,5	;volatile
  1484                           
  1485                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 89:             ADCON0bits.CHS
      +                          2 = 1;
  1486  0075  161F               	bsf	31,4	;volatile
  1487                           
  1488                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 90:             ADCON0bits.CHS
      +                          1 = 0;
  1489  0076  119F               	bcf	31,3	;volatile
  1490                           
  1491                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 91:             ADCON0bits.CHS
      +                          0 = 1;
  1492  0077  151F               	bsf	31,2	;volatile
  1493                           
  1494                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 92:             break;
  1495  0078  28D7               	goto	l945
  1496  0079                     l25:	
  1497                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 93:         case 14:
  1498                           
  1499                           
  1500                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 94:             ADCON0bits.CHS
      +                          3 = 1;
  1501  0079  1283               	bcf	3,5	;RP0=0, select bank0
  1502  007A  1303               	bcf	3,6	;RP1=0, select bank0
  1503  007B  169F               	bsf	31,5	;volatile
  1504                           
  1505                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 95:             ADCON0bits.CHS
      +                          2 = 1;
  1506  007C  161F               	bsf	31,4	;volatile
  1507                           
  1508                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 96:             ADCON0bits.CHS
      +                          1 = 1;
  1509  007D  159F               	bsf	31,3	;volatile
  1510                           
  1511                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 97:             ADCON0bits.CHS
      +                          0 = 0;
  1512  007E  111F               	bcf	31,2	;volatile
  1513                           
  1514                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 98:             break;
  1515  007F  28D7               	goto	l945
  1516  0080                     l26:	
  1517                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 99:         case 15:
  1518                           
  1519                           
  1520                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 100:             ADCON0bits.CH
      +                          S3 = 1;
  1521  0080  1283               	bcf	3,5	;RP0=0, select bank0
  1522  0081  1303               	bcf	3,6	;RP1=0, select bank0
  1523  0082  169F               	bsf	31,5	;volatile
  1524                           
  1525                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 101:             ADCON0bits.CH
      +                          S2 = 1;
  1526  0083  161F               	bsf	31,4	;volatile
  1527                           
  1528                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 102:             ADCON0bits.CH
      +                          S1 = 1;
  1529  0084  159F               	bsf	31,3	;volatile
  1530                           
  1531                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 103:             ADCON0bits.CH
      +                          S0 = 1;
  1532  0085  151F               	bsf	31,2	;volatile
  1533                           
  1534                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 104:             break;
  1535  0086  28D7               	goto	l945
  1536  0087                     l27:	
  1537                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 105:         default:
  1538                           
  1539                           
  1540                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 106:             ADCON0bits.CH
      +                          S3 = 0;
  1541  0087  1283               	bcf	3,5	;RP0=0, select bank0
  1542  0088  1303               	bcf	3,6	;RP1=0, select bank0
  1543  0089  129F               	bcf	31,5	;volatile
  1544                           
  1545                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 107:             ADCON0bits.CH
      +                          S2 = 0;
  1546  008A  121F               	bcf	31,4	;volatile
  1547                           
  1548                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 108:             ADCON0bits.CH
      +                          S1 = 0;
  1549  008B  119F               	bcf	31,3	;volatile
  1550                           
  1551                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 109:             ADCON0bits.CH
      +                          S0 = 0;
  1552  008C  111F               	bcf	31,2	;volatile
  1553                           
  1554                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 110:             break;
  1555  008D  28D7               	goto	l945
  1556  008E                     l941:
  1557  008E  0874               	movf	initADC@CHS,w
  1558  008F  00F5               	movwf	??_initADC
  1559  0090  01F6               	clrf	??_initADC+1
  1560                           
  1561                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1562                           ; Switch size 1, requested type "simple"
  1563                           ; Number of cases is 1, Range of values is 0 to 0
  1564                           ; switch strategies available:
  1565                           ; Name         Instructions Cycles
  1566                           ; simple_byte            4     3 (average)
  1567                           ; direct_byte           11     8 (fixed)
  1568                           ; jumptable            260     6 (fixed)
  1569                           ;	Chosen strategy is simple_byte
  1570  0091  0876               	movf	??_initADC+1,w
  1571  0092  3A00               	xorlw	0	; case 0
  1572  0093  1903               	skipnz
  1573  0094  2896               	goto	l1175
  1574  0095  2887               	goto	l27
  1575  0096                     l1175:
  1576                           
  1577                           ; Switch size 1, requested type "simple"
  1578                           ; Number of cases is 16, Range of values is 0 to 15
  1579                           ; switch strategies available:
  1580                           ; Name         Instructions Cycles
  1581                           ; simple_byte           49    25 (average)
  1582                           ; direct_byte           56     8 (fixed)
  1583                           ; jumptable            260     6 (fixed)
  1584                           ;	Chosen strategy is simple_byte
  1585  0096  0875               	movf	??_initADC,w
  1586  0097  3A00               	xorlw	0	; case 0
  1587  0098  1903               	skipnz
  1588  0099  2817               	goto	l10
  1589  009A  3A01               	xorlw	1	; case 1
  1590  009B  1903               	skipnz
  1591  009C  281E               	goto	l12
  1592  009D  3A03               	xorlw	3	; case 2
  1593  009E  1903               	skipnz
  1594  009F  2825               	goto	l13
  1595  00A0  3A01               	xorlw	1	; case 3
  1596  00A1  1903               	skipnz
  1597  00A2  282C               	goto	l14
  1598  00A3  3A07               	xorlw	7	; case 4
  1599  00A4  1903               	skipnz
  1600  00A5  2833               	goto	l15
  1601  00A6  3A01               	xorlw	1	; case 5
  1602  00A7  1903               	skipnz
  1603  00A8  283A               	goto	l16
  1604  00A9  3A03               	xorlw	3	; case 6
  1605  00AA  1903               	skipnz
  1606  00AB  2841               	goto	l17
  1607  00AC  3A01               	xorlw	1	; case 7
  1608  00AD  1903               	skipnz
  1609  00AE  2848               	goto	l18
  1610  00AF  3A0F               	xorlw	15	; case 8
  1611  00B0  1903               	skipnz
  1612  00B1  284F               	goto	l19
  1613  00B2  3A01               	xorlw	1	; case 9
  1614  00B3  1903               	skipnz
  1615  00B4  2856               	goto	l20
  1616  00B5  3A03               	xorlw	3	; case 10
  1617  00B6  1903               	skipnz
  1618  00B7  285D               	goto	l21
  1619  00B8  3A01               	xorlw	1	; case 11
  1620  00B9  1903               	skipnz
  1621  00BA  2864               	goto	l22
  1622  00BB  3A07               	xorlw	7	; case 12
  1623  00BC  1903               	skipnz
  1624  00BD  286B               	goto	l23
  1625  00BE  3A01               	xorlw	1	; case 13
  1626  00BF  1903               	skipnz
  1627  00C0  2872               	goto	l24
  1628  00C1  3A03               	xorlw	3	; case 14
  1629  00C2  1903               	skipnz
  1630  00C3  2879               	goto	l25
  1631  00C4  3A01               	xorlw	1	; case 15
  1632  00C5  1903               	skipnz
  1633  00C6  2880               	goto	l26
  1634  00C7  2887               	goto	l27
  1635  00C8                     l29:	
  1636                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 114:         case 0:
  1637                           
  1638                           
  1639                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 115:             ADCON0bits.AD
      +                          CS0 = 0;
  1640  00C8  131F               	bcf	31,6	;volatile
  1641                           
  1642                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 116:             ADCON0bits.AD
      +                          CS0 = 0;
  1643  00C9  131F               	bcf	31,6	;volatile
  1644                           
  1645                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 117:             break;
  1646  00CA  28ED               	goto	l30
  1647  00CB                     l31:	
  1648                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 118:         case 1:
  1649                           
  1650                           
  1651                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 119:             ADCON0bits.AD
      +                          CS0 = 0;
  1652  00CB  131F               	bcf	31,6	;volatile
  1653                           
  1654                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 120:             ADCON0bits.AD
      +                          CS0 = 1;
  1655  00CC  171F               	bsf	31,6	;volatile
  1656                           
  1657                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 121:             break;
  1658  00CD  28ED               	goto	l30
  1659  00CE                     l32:	
  1660                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 122:         case 2:
  1661                           
  1662                           
  1663                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 123:             ADCON0bits.AD
      +                          CS0 = 1;
  1664  00CE  171F               	bsf	31,6	;volatile
  1665                           
  1666                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 124:             ADCON0bits.AD
      +                          CS0 = 0;
  1667  00CF  131F               	bcf	31,6	;volatile
  1668                           
  1669                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 125:             break;
  1670  00D0  28ED               	goto	l30
  1671  00D1                     l33:	
  1672                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 126:         case 3:
  1673                           
  1674                           
  1675                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 127:             ADCON0bits.AD
      +                          CS0 = 1;
  1676  00D1  171F               	bsf	31,6	;volatile
  1677                           
  1678                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 128:             ADCON0bits.AD
      +                          CS0 = 1;
  1679  00D2  171F               	bsf	31,6	;volatile
  1680                           
  1681                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 129:             break;
  1682  00D3  28ED               	goto	l30
  1683  00D4                     l34:	
  1684                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 130:         default:
  1685                           
  1686                           
  1687                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 131:             ADCON0bits.AD
      +                          CS0 = 0;
  1688  00D4  131F               	bcf	31,6	;volatile
  1689                           
  1690                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 132:             ADCON0bits.AD
      +                          CS0 = 0;
  1691  00D5  131F               	bcf	31,6	;volatile
  1692                           
  1693                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 133:             break;
  1694  00D6  28ED               	goto	l30
  1695  00D7                     l945:
  1696  00D7  0877               	movf	initADC@ADCS,w
  1697  00D8  00F5               	movwf	??_initADC
  1698  00D9  01F6               	clrf	??_initADC+1
  1699                           
  1700                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1701                           ; Switch size 1, requested type "simple"
  1702                           ; Number of cases is 1, Range of values is 0 to 0
  1703                           ; switch strategies available:
  1704                           ; Name         Instructions Cycles
  1705                           ; simple_byte            4     3 (average)
  1706                           ; direct_byte           11     8 (fixed)
  1707                           ; jumptable            260     6 (fixed)
  1708                           ;	Chosen strategy is simple_byte
  1709  00DA  0876               	movf	??_initADC+1,w
  1710  00DB  3A00               	xorlw	0	; case 0
  1711  00DC  1903               	skipnz
  1712  00DD  28DF               	goto	l1177
  1713  00DE  28D4               	goto	l34
  1714  00DF                     l1177:
  1715                           
  1716                           ; Switch size 1, requested type "simple"
  1717                           ; Number of cases is 4, Range of values is 0 to 3
  1718                           ; switch strategies available:
  1719                           ; Name         Instructions Cycles
  1720                           ; simple_byte           13     7 (average)
  1721                           ; direct_byte           20     8 (fixed)
  1722                           ; jumptable            260     6 (fixed)
  1723                           ;	Chosen strategy is simple_byte
  1724  00DF  0875               	movf	??_initADC,w
  1725  00E0  3A00               	xorlw	0	; case 0
  1726  00E1  1903               	skipnz
  1727  00E2  28C8               	goto	l29
  1728  00E3  3A01               	xorlw	1	; case 1
  1729  00E4  1903               	skipnz
  1730  00E5  28CB               	goto	l31
  1731  00E6  3A03               	xorlw	3	; case 2
  1732  00E7  1903               	skipnz
  1733  00E8  28CE               	goto	l32
  1734  00E9  3A01               	xorlw	1	; case 3
  1735  00EA  1903               	skipnz
  1736  00EB  28D1               	goto	l33
  1737  00EC  28D4               	goto	l34
  1738  00ED                     l30:
  1739                           
  1740                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 136:     ADCON0bits.ADON = 1;
  1741  00ED  141F               	bsf	31,0	;volatile
  1742                           
  1743                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 138:     ADCON0bits.GO_nDONE =
      +                           1;
  1744  00EE  149F               	bsf	31,1	;volatile
  1745  00EF                     l947:
  1746                           
  1747                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 140:     ADCON1 = 0b00000000;
  1748  00EF  1683               	bsf	3,5	;RP0=1, select bank1
  1749  00F0  1303               	bcf	3,6	;RP1=0, select bank1
  1750  00F1  019F               	clrf	31	;volatile
  1751  00F2                     l949:
  1752                           
  1753                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/ADC.c: 142:     _delay((unsigned long
      +                          )((11)*(4000000/4000.0)));
  1754  00F2  300F               	movlw	15
  1755  00F3  00F6               	movwf	??_initADC+1
  1756  00F4  3047               	movlw	71
  1757  00F5  00F5               	movwf	??_initADC
  1758  00F6                     u107:
  1759  00F6  0BF5               	decfsz	??_initADC,f
  1760  00F7  28F6               	goto	u107
  1761  00F8  0BF6               	decfsz	??_initADC+1,f
  1762  00F9  28F6               	goto	u107
  1763  00FA  28FB               	nop2
  1764  00FB                     l35:
  1765  00FB  0008               	return
  1766  00FC                     __end_of_initADC:
  1767                           
  1768                           	psect	text5
  1769  0197                     __ptext5:	
  1770 ;; *************** function _isr *****************
  1771 ;; Defined at:
  1772 ;;		line 59 in file "E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c"
  1773 ;; Parameters:    Size  Location     Type
  1774 ;;		None
  1775 ;; Auto vars:     Size  Location     Type
  1776 ;;		None
  1777 ;; Return value:  Size  Location     Type
  1778 ;;                  1    wreg      void 
  1779 ;; Registers used:
  1780 ;;		wreg, status,2, status,0, pclath, cstack
  1781 ;; Tracked objects:
  1782 ;;		On entry : 0/0
  1783 ;;		On exit  : 0/0
  1784 ;;		Unchanged: 0/0
  1785 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1786 ;;      Params:         0       0       0       0       0
  1787 ;;      Locals:         0       0       0       0       0
  1788 ;;      Temps:          3       0       0       0       0
  1789 ;;      Totals:         3       0       0       0       0
  1790 ;;Total ram usage:        3 bytes
  1791 ;; Hardware stack levels used:    1
  1792 ;; Hardware stack levels required when called:    2
  1793 ;; This function calls:
  1794 ;;		_spiRead
  1795 ;;		_spiWrite
  1796 ;; This function is called by:
  1797 ;;		Interrupt level 1
  1798 ;; This function uses a non-reentrant model
  1799 ;;
  1800                           
  1801                           
  1802                           ;psect for function _isr
  1803  0197                     _isr:
  1804  0197                     i1l841:
  1805                           
  1806                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 60:     (INTCONbits.GIE =
      +                           0);
  1807  0197  138B               	bcf	11,7	;volatile
  1808                           
  1809                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 62:     if(INTCONbits.T0I
      +                          F == 1){
  1810  0198  1D0B               	btfss	11,2	;volatile
  1811  0199  299B               	goto	u3_21
  1812  019A  299C               	goto	u3_20
  1813  019B                     u3_21:
  1814  019B  29A5               	goto	i1l849
  1815  019C                     u3_20:
  1816  019C                     i1l843:
  1817                           
  1818                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 63:         TMR0 = 236;
  1819  019C  30EC               	movlw	236
  1820  019D  1283               	bcf	3,5	;RP0=0, select bank0
  1821  019E  1303               	bcf	3,6	;RP1=0, select bank0
  1822  019F  0081               	movwf	1	;volatile
  1823  01A0                     i1l845:
  1824                           
  1825                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 64:         CONTADOR++;
  1826  01A0  3001               	movlw	1
  1827  01A1  00F1               	movwf	??_isr
  1828  01A2  0871               	movf	??_isr,w
  1829  01A3  07F8               	addwf	_CONTADOR,f
  1830  01A4                     i1l847:
  1831                           
  1832                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 65:         INTCONbits.T0
      +                          IF = 0;
  1833  01A4  110B               	bcf	11,2	;volatile
  1834  01A5                     i1l849:
  1835                           
  1836                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 68:     if (PIR1bits.SSPI
      +                          F == 1) {
  1837  01A5  1283               	bcf	3,5	;RP0=0, select bank0
  1838  01A6  1303               	bcf	3,6	;RP1=0, select bank0
  1839  01A7  1D8C               	btfss	12,3	;volatile
  1840  01A8  29AA               	goto	u4_21
  1841  01A9  29AB               	goto	u4_20
  1842  01AA                     u4_21:
  1843  01AA  29BA               	goto	i1l855
  1844  01AB                     u4_20:
  1845  01AB                     i1l851:
  1846                           
  1847                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 69:         spiWrite(PORT
      +                          B);
  1848  01AB  0806               	movf	6,w	;volatile
  1849  01AC  120A  118A  2202  120A  118A  	fcall	_spiWrite
  1850                           
  1851                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 70:         PORTD = spiRe
      +                          ad();
  1852  01B1  120A  118A  21F2  120A  118A  	fcall	_spiRead
  1853  01B6  1283               	bcf	3,5	;RP0=0, select bank0
  1854  01B7  1303               	bcf	3,6	;RP1=0, select bank0
  1855  01B8  0088               	movwf	8	;volatile
  1856  01B9                     i1l853:
  1857                           
  1858                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 71:         PIR1bits.SSPI
      +                          F = 0;
  1859  01B9  118C               	bcf	12,3	;volatile
  1860  01BA                     i1l855:
  1861                           
  1862                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 74:     if(PIR1bits.ADIF 
      +                          == 1){
  1863  01BA  1F0C               	btfss	12,6	;volatile
  1864  01BB  29BD               	goto	u5_21
  1865  01BC  29BE               	goto	u5_20
  1866  01BD                     u5_21:
  1867  01BD  29C1               	goto	i1l861
  1868  01BE                     u5_20:
  1869  01BE                     i1l857:
  1870                           
  1871                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 75:         PORTB = ADRES
      +                          H;
  1872  01BE  081E               	movf	30,w	;volatile
  1873  01BF  0086               	movwf	6	;volatile
  1874  01C0                     i1l859:
  1875                           
  1876                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 76:         PIR1bits.ADIF
      +                           = 0;
  1877  01C0  130C               	bcf	12,6	;volatile
  1878  01C1                     i1l861:
  1879                           
  1880                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/Code_ADC.c: 78:     (INTCONbits.GIE =
      +                           1);
  1881  01C1  178B               	bsf	11,7	;volatile
  1882  01C2                     i1l117:
  1883  01C2  0873               	movf	??_isr+2,w
  1884  01C3  008A               	movwf	10
  1885  01C4  0E72               	swapf	??_isr+1,w
  1886  01C5  0083               	movwf	3
  1887  01C6  0EFE               	swapf	btemp,f
  1888  01C7  0E7E               	swapf	btemp,w
  1889  01C8  0009               	retfie
  1890  01C9                     __end_of_isr:
  1891                           
  1892                           	psect	intentry
  1893  0004                     __pintentry:	
  1894                           ;incstack = 0
  1895                           ; Regs used in _isr: [wreg+status,2+status,0+pclath+cstack]
  1896                           
  1897  0004                     interrupt_function:
  1898  007E                     saved_w	set	btemp
  1899  0004  00FE               	movwf	btemp
  1900  0005  0E03               	swapf	3,w
  1901  0006  00F2               	movwf	??_isr+1
  1902  0007  080A               	movf	10,w
  1903  0008  00F3               	movwf	??_isr+2
  1904  0009  120A  118A  2997   	ljmp	_isr
  1905                           
  1906                           	psect	text6
  1907  0202                     __ptext6:	
  1908 ;; *************** function _spiWrite *****************
  1909 ;; Defined at:
  1910 ;;		line 32 in file "E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c"
  1911 ;; Parameters:    Size  Location     Type
  1912 ;;  dat             1    wreg     unsigned char 
  1913 ;; Auto vars:     Size  Location     Type
  1914 ;;  dat             1    0[COMMON] unsigned char 
  1915 ;; Return value:  Size  Location     Type
  1916 ;;                  1    wreg      void 
  1917 ;; Registers used:
  1918 ;;		wreg
  1919 ;; Tracked objects:
  1920 ;;		On entry : 0/0
  1921 ;;		On exit  : 0/0
  1922 ;;		Unchanged: 0/0
  1923 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1924 ;;      Params:         0       0       0       0       0
  1925 ;;      Locals:         1       0       0       0       0
  1926 ;;      Temps:          0       0       0       0       0
  1927 ;;      Totals:         1       0       0       0       0
  1928 ;;Total ram usage:        1 bytes
  1929 ;; Hardware stack levels used:    1
  1930 ;; This function calls:
  1931 ;;		Nothing
  1932 ;; This function is called by:
  1933 ;;		_isr
  1934 ;; This function uses a non-reentrant model
  1935 ;;
  1936                           
  1937                           
  1938                           ;psect for function _spiWrite
  1939  0202                     _spiWrite:
  1940                           
  1941                           ;incstack = 0
  1942                           ; Regs used in _spiWrite: [wreg]
  1943                           ;spiWrite@dat stored from wreg
  1944  0202  00F0               	movwf	spiWrite@dat
  1945  0203                     i1l799:
  1946                           
  1947                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 33:     SSPBUF = dat;
  1948  0203  0870               	movf	spiWrite@dat,w
  1949  0204  1283               	bcf	3,5	;RP0=0, select bank0
  1950  0205  1303               	bcf	3,6	;RP1=0, select bank0
  1951  0206  0093               	movwf	19	;volatile
  1952  0207                     i1l155:
  1953  0207  0008               	return
  1954  0208                     __end_of_spiWrite:
  1955                           
  1956                           	psect	text7
  1957  01F2                     __ptext7:	
  1958 ;; *************** function _spiRead *****************
  1959 ;; Defined at:
  1960 ;;		line 43 in file "E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c"
  1961 ;; Parameters:    Size  Location     Type
  1962 ;;		None
  1963 ;; Auto vars:     Size  Location     Type
  1964 ;;		None
  1965 ;; Return value:  Size  Location     Type
  1966 ;;                  1    wreg      unsigned char 
  1967 ;; Registers used:
  1968 ;;		wreg, status,2, status,0, pclath, cstack
  1969 ;; Tracked objects:
  1970 ;;		On entry : 0/0
  1971 ;;		On exit  : 0/0
  1972 ;;		Unchanged: 0/0
  1973 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1974 ;;      Params:         0       0       0       0       0
  1975 ;;      Locals:         0       0       0       0       0
  1976 ;;      Temps:          0       0       0       0       0
  1977 ;;      Totals:         0       0       0       0       0
  1978 ;;Total ram usage:        0 bytes
  1979 ;; Hardware stack levels used:    1
  1980 ;; Hardware stack levels required when called:    1
  1981 ;; This function calls:
  1982 ;;		_spiReceiveWait
  1983 ;; This function is called by:
  1984 ;;		_isr
  1985 ;; This function uses a non-reentrant model
  1986 ;;
  1987                           
  1988                           
  1989                           ;psect for function _spiRead
  1990  01F2                     _spiRead:
  1991  01F2                     i1l801:	
  1992                           ;incstack = 0
  1993                           ; Regs used in _spiRead: [wreg+status,2+status,0+pclath+cstack]
  1994                           
  1995                           
  1996                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 44:     spiReceiveWait();
  1997  01F2  120A  118A  21FB  120A  118A  	fcall	_spiReceiveWait
  1998  01F7                     i1l803:
  1999                           
  2000                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 45:     return(SSPBUF);
  2001  01F7  1283               	bcf	3,5	;RP0=0, select bank0
  2002  01F8  1303               	bcf	3,6	;RP1=0, select bank0
  2003  01F9  0813               	movf	19,w	;volatile
  2004  01FA                     i1l163:
  2005  01FA  0008               	return
  2006  01FB                     __end_of_spiRead:
  2007                           
  2008                           	psect	text8
  2009  01FB                     __ptext8:	
  2010 ;; *************** function _spiReceiveWait *****************
  2011 ;; Defined at:
  2012 ;;		line 28 in file "E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c"
  2013 ;; Parameters:    Size  Location     Type
  2014 ;;		None
  2015 ;; Auto vars:     Size  Location     Type
  2016 ;;		None
  2017 ;; Return value:  Size  Location     Type
  2018 ;;                  1    wreg      void 
  2019 ;; Registers used:
  2020 ;;		None
  2021 ;; Tracked objects:
  2022 ;;		On entry : 0/0
  2023 ;;		On exit  : 0/0
  2024 ;;		Unchanged: 0/0
  2025 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2026 ;;      Params:         0       0       0       0       0
  2027 ;;      Locals:         0       0       0       0       0
  2028 ;;      Temps:          0       0       0       0       0
  2029 ;;      Totals:         0       0       0       0       0
  2030 ;;Total ram usage:        0 bytes
  2031 ;; Hardware stack levels used:    1
  2032 ;; This function calls:
  2033 ;;		Nothing
  2034 ;; This function is called by:
  2035 ;;		_spiRead
  2036 ;; This function uses a non-reentrant model
  2037 ;;
  2038                           
  2039                           
  2040                           ;psect for function _spiReceiveWait
  2041  01FB                     _spiReceiveWait:
  2042  01FB                     i1l797:	
  2043                           ;incstack = 0
  2044                           ; Regs used in _spiReceiveWait: []
  2045                           
  2046  01FB                     i1l149:	
  2047                           ;E:/UVG/Semestre 5/Digital2/Proyecto1/Slave1_ADC.X/MSSP.c: 29:     while ( !SSPSTATbits.
      +                          BF );
  2048                           
  2049  01FB  1683               	bsf	3,5	;RP0=1, select bank1
  2050  01FC  1303               	bcf	3,6	;RP1=0, select bank1
  2051  01FD  1C14               	btfss	20,0	;volatile
  2052  01FE  2A00               	goto	u2_21
  2053  01FF  2A01               	goto	u2_20
  2054  0200                     u2_21:
  2055  0200  29FB               	goto	i1l149
  2056  0201                     u2_20:
  2057  0201                     i1l152:
  2058  0201  0008               	return
  2059  0202                     __end_of_spiReceiveWait:
  2060  007E                     btemp	set	126	;btemp
  2061  007E                     wtemp0	set	126
  2062                           
  2063                           	psect	config
  2064                           
  2065                           ;Config register CONFIG1 @ 0x2007
  2066                           ;	Oscillator Selection bits
  2067                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  2068                           ;	Watchdog Timer Enable bit
  2069                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  2070                           ;	Power-up Timer Enable bit
  2071                           ;	PWRTE = OFF, PWRT disabled
  2072                           ;	RE3/MCLR pin function select bit
  2073                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  2074                           ;	Code Protection bit
  2075                           ;	CP = OFF, Program memory code protection is disabled
  2076                           ;	Data Code Protection bit
  2077                           ;	CPD = OFF, Data memory code protection is disabled
  2078                           ;	Brown Out Reset Selection bits
  2079                           ;	BOREN = OFF, BOR disabled
  2080                           ;	Internal External Switchover bit
  2081                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  2082                           ;	Fail-Safe Clock Monitor Enabled bit
  2083                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  2084                           ;	Low Voltage Programming Enable bit
  2085                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  2086                           ;	In-Circuit Debugger Mode bit
  2087                           ;	DEBUG = 0x1, unprogrammed default
  2088  2007                     	org	8199
  2089  2007  20D4               	dw	8404
  2090                           
  2091                           ;Config register CONFIG2 @ 0x2008
  2092                           ;	Brown-out Reset Selection bit
  2093                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  2094                           ;	Flash Program Memory Self Write Enable bits
  2095                           ;	WRT = OFF, Write protection off
  2096  2008                     	org	8200
  2097  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      8      10
    BANK0            80      1       1
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _Setup->_initADC
    _Setup->_spiInit

Critical Paths under _isr in COMMON

    _isr->_spiWrite

Critical Paths under _main in BANK0

    _main->_Setup

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0     495
                              _Setup
 ---------------------------------------------------------------------------------
 (1) _Setup                                                1     1      0     495
                                              0 BANK0      1     1      0
                            _initADC
                            _initOsc
                            _spiInit
 ---------------------------------------------------------------------------------
 (2) _spiInit                                              4     1      3     360
                                              4 COMMON     4     1      3
 ---------------------------------------------------------------------------------
 (2) _initOsc                                              3     3      0      15
                                              4 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 (2) _initADC                                              4     3      1     120
                                              4 COMMON     4     3      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _isr                                                  3     3      0      15
                                              1 COMMON     3     3      0
                            _spiRead
                           _spiWrite
 ---------------------------------------------------------------------------------
 (4) _spiWrite                                             1     1      0      15
                                              0 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 (4) _spiRead                                              0     0      0       0
                     _spiReceiveWait
 ---------------------------------------------------------------------------------
 (5) _spiReceiveWait                                       0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 5
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Setup
     _initADC
     _initOsc
     _spiInit

 _isr (ROOT)
   _spiRead
     _spiReceiveWait
   _spiWrite

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      8       A       1       71.4%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       B       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      1       1       5        1.2%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0       B      12        0.0%


Microchip Technology PIC Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Fri Feb 12 00:08:41 2021

            _SSPSTATbits 0094                       l10 0017                       l20 0056  
                     l12 001E                       l21 005D                       l13 0025  
                     l30 00ED                       l22 0064                       l14 002C  
                     l31 00CB                       l23 006B                       l15 0033  
                     l32 00CE                       l24 0072                       l16 003A  
                     l33 00D1                       l25 0079                       l17 0041  
                     l41 00FE                       l34 00D4                       l26 0080  
                     l18 0048                       l50 012E                       l42 0156  
                     l35 00FB                       l27 0087                       l19 004F  
                     l51 0157                       l43 0104                       l44 010A  
                     l29 00C8                       l45 0110                       l46 0116  
                     l47 011C                       l48 0122                       l49 0128  
                     u70 01D1                       u71 01D0                       u90 01EA  
                     u91 01E9                      l145 01D9                      l129 0196  
                    l146 01DE                      l941 008E                      l781 0134  
                    l945 00D7                      l937 0016                      l777 00FD  
                    l961 01D1                      l947 00EF                      l963 01D3  
                    l949 00F2                      l965 01D5                      l967 01D8  
                    l959 01CA                      u107 00F6                      _isr 0197  
                   l1101 018F                     l1103 0192                     l1111 01ED  
                   l1105 01DF                     l1107 01E4                     l1109 01EA  
                   l1071 0158                     l1081 016C                     l1073 0162  
                   l1091 0172                     l1083 016E                     l1075 0164  
                   l1173 013C                     l1093 0173                     l1085 016F  
                   l1077 0168                     l1175 0096                     l1095 0174  
                   l1087 0170                     l1079 016B                     l1177 00DF  
                   l1097 017A                     l1089 0171                     l1099 0186  
                   ?_isr 0070                     _TMR0 0001                     u2_20 0201  
                   u2_21 0200                     u3_20 019C                     u3_21 019B  
                   u4_20 01AB                     u4_21 01AA                     u5_20 01BE  
                   u5_21 01BD                     _main 01DF                     btemp 007E  
                   start 000C              initADC@ADCS 0077                    ??_isr 0071  
                  ?_main 0070                    _ANSEL 0188                    i1l117 01C2  
                  i1l152 0201                    i1l163 01FA                    i1l155 0207  
                  i1l149 01FB                    i1l801 01F2                    i1l803 01F7  
                  i1l841 0197                    i1l851 01AB                    i1l843 019C  
                  i1l861 01C1                    i1l853 01B9                    i1l845 01A0  
                  i1l855 01BA                    i1l847 01A4                    i1l857 01BE  
                  i1l849 01A5                    i1l859 01C0                    i1l797 01FB  
                  i1l799 0203                    _PORTA 0005                    _PORTB 0006  
                  _PORTC 0007                    _PORTD 0008                    _PORTE 0009  
                  _TRISA 0085                    _TRISB 0086                    _TRISC 0087  
                  _TRISD 0088                    _TRISE 0089                    _Setup 0158  
        __end_of_initADC 00FC          __end_of_initOsc 0158                    pclath 000A  
        __end_of_spiInit 01DF          __end_of_spiRead 01FB                    status 0003  
                  wtemp0 007E          __initialization 000F             __end_of_main 01F2  
                 ??_main 0078                   ?_Setup 0070                   _ADCON1 009F  
                 _ADRESH 001E              initOsc@IRCF 0076                   _ANSELH 0189  
                 _WDTCON 0105                   _TRISC3 043B                   _TRISC5 043D  
                 _SSPCON 0014                   _SSPBUF 0013                ??_initADC 0075  
              ??_initOsc 0074                   saved_w 007E         __end_of_spiWrite 0208  
              ??_spiInit 0077                ??_spiRead 0070  __end_of__initialization 0011  
         __pcstackCOMMON 0070            __end_of_Setup 0197                  ??_Setup 0020  
             __pmaintext 01DF               __pintentry 0004  __size_of_spiReceiveWait 0007  
                _VAR_ADC 0079                  _SSPSTAT 0094                ?_spiWrite 0070  
              _ANSELbits 0188                  __ptext1 0158                  __ptext2 01C9  
                __ptext3 00FC                  __ptext4 0015                  __ptext5 0197  
                __ptext6 0202                  __ptext7 01F2                  __ptext8 01FB  
                _initADC 0015                  _initOsc 00FC             __size_of_isr 0032  
                _spiInit 01C9                  _spiRead 01F2     end_of_initialization 0011  
             ??_spiWrite 0070              spiWrite@dat 0070               initADC@CHS 0074  
         _spiReceiveWait 01FB      start_initialization 000F              __end_of_isr 01C9  
 __end_of_spiReceiveWait 0202              __pbssCOMMON 0078                ___latbits 0002  
          __pcstackBANK0 0020          ?_spiReceiveWait 0070        __size_of_spiWrite 0006  
               ?_initADC 0074                 ?_initOsc 0070                 ?_spiInit 0074  
               ?_spiRead 0070           __size_of_Setup 003F                 _CONTADOR 0078  
   spiInit@sTransmitEdge 0076        interrupt_function 0004                 _PIE1bits 008C  
     spiInit@sDataSample 0074                 _PIR1bits 000C               _ADCON0bits 001F  
       __size_of_initADC 00E7         __size_of_initOsc 005C         __size_of_spiInit 0016  
       __size_of_spiRead 0009            __size_of_main 0013                 _spiWrite 0202  
           spiInit@sType 0077        spiInit@sClockIdle 0075               _INTCONbits 000B  
               intlevel1 0000         ??_spiReceiveWait 0070               _OSCCONbits 008F  
             _OPTION_REG 0081  
