// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module computeHistogram0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        descriptor_V_address0,
        descriptor_V_ce0,
        descriptor_V_we0,
        descriptor_V_d0,
        descriptor_V_q0,
        descriptor_V_address1,
        descriptor_V_ce1,
        descriptor_V_we1,
        descriptor_V_d1,
        image_buffer_0_address0,
        image_buffer_0_ce0,
        image_buffer_0_q0,
        image_buffer_1_address0,
        image_buffer_1_ce0,
        image_buffer_1_q0,
        image_buffer_1_address1,
        image_buffer_1_ce1,
        image_buffer_1_q1,
        image_buffer_2_address0,
        image_buffer_2_ce0,
        image_buffer_2_q0,
        image_buffer_2_address1,
        image_buffer_2_ce1,
        image_buffer_2_q1,
        image_buffer_3_address0,
        image_buffer_3_ce0,
        image_buffer_3_q0,
        image_buffer_3_address1,
        image_buffer_3_ce1,
        image_buffer_3_q1,
        image_buffer_4_address0,
        image_buffer_4_ce0,
        image_buffer_4_q0,
        image_buffer_4_address1,
        image_buffer_4_ce1,
        image_buffer_4_q1,
        image_buffer_5_address0,
        image_buffer_5_ce0,
        image_buffer_5_q0,
        image_buffer_5_address1,
        image_buffer_5_ce1,
        image_buffer_5_q1,
        image_buffer_6_address0,
        image_buffer_6_ce0,
        image_buffer_6_q0,
        image_buffer_6_address1,
        image_buffer_6_ce1,
        image_buffer_6_q1,
        image_buffer_7_address0,
        image_buffer_7_ce0,
        image_buffer_7_q0,
        image_buffer_7_address1,
        image_buffer_7_ce1,
        image_buffer_7_q1,
        image_buffer_8_address0,
        image_buffer_8_ce0,
        image_buffer_8_q0,
        image_buffer_8_address1,
        image_buffer_8_ce1,
        image_buffer_8_q1,
        image_buffer_9_address0,
        image_buffer_9_ce0,
        image_buffer_9_q0,
        image_buffer_9_address1,
        image_buffer_9_ce1,
        image_buffer_9_q1,
        image_buffer_10_address0,
        image_buffer_10_ce0,
        image_buffer_10_q0,
        image_buffer_10_address1,
        image_buffer_10_ce1,
        image_buffer_10_q1,
        image_buffer_11_address0,
        image_buffer_11_ce0,
        image_buffer_11_q0,
        image_buffer_11_address1,
        image_buffer_11_ce1,
        image_buffer_11_q1,
        image_buffer_12_address0,
        image_buffer_12_ce0,
        image_buffer_12_q0,
        image_buffer_12_address1,
        image_buffer_12_ce1,
        image_buffer_12_q1,
        image_buffer_13_address0,
        image_buffer_13_ce0,
        image_buffer_13_q0,
        image_buffer_13_address1,
        image_buffer_13_ce1,
        image_buffer_13_q1,
        image_buffer_14_address0,
        image_buffer_14_ce0,
        image_buffer_14_q0,
        image_buffer_14_address1,
        image_buffer_14_ce1,
        image_buffer_14_q1,
        image_buffer_15_address0,
        image_buffer_15_ce0,
        image_buffer_15_q0,
        image_buffer_15_address1,
        image_buffer_15_ce1,
        image_buffer_15_q1,
        image_buffer_16_address0,
        image_buffer_16_ce0,
        image_buffer_16_q0,
        image_buffer_16_address1,
        image_buffer_16_ce1,
        image_buffer_16_q1,
        image_buffer_17_address0,
        image_buffer_17_ce0,
        image_buffer_17_q0,
        sum_address0,
        sum_ce0,
        sum_we0,
        sum_d0,
        sum_q0,
        sum_address1,
        sum_ce1,
        sum_we1,
        sum_d1
);

parameter    ap_ST_fsm_state1 = 5'b1;
parameter    ap_ST_fsm_state2 = 5'b10;
parameter    ap_ST_fsm_state3 = 5'b100;
parameter    ap_ST_fsm_pp0_stage0 = 5'b1000;
parameter    ap_ST_fsm_state19 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv5_E = 5'b1110;
parameter    ap_const_lv5_D = 5'b1101;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_6 = 5'b110;
parameter    ap_const_lv5_7 = 5'b111;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv5_9 = 5'b1001;
parameter    ap_const_lv5_A = 5'b1010;
parameter    ap_const_lv5_B = 5'b1011;
parameter    ap_const_lv5_C = 5'b1100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv7_48 = 7'b1001000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_80 = 9'b10000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_3 = 4'b11;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] descriptor_V_address0;
output   descriptor_V_ce0;
output   descriptor_V_we0;
output  [14:0] descriptor_V_d0;
input  [14:0] descriptor_V_q0;
output  [6:0] descriptor_V_address1;
output   descriptor_V_ce1;
output   descriptor_V_we1;
output  [14:0] descriptor_V_d1;
output  [5:0] image_buffer_0_address0;
output   image_buffer_0_ce0;
input  [7:0] image_buffer_0_q0;
output  [5:0] image_buffer_1_address0;
output   image_buffer_1_ce0;
input  [7:0] image_buffer_1_q0;
output  [5:0] image_buffer_1_address1;
output   image_buffer_1_ce1;
input  [7:0] image_buffer_1_q1;
output  [5:0] image_buffer_2_address0;
output   image_buffer_2_ce0;
input  [7:0] image_buffer_2_q0;
output  [5:0] image_buffer_2_address1;
output   image_buffer_2_ce1;
input  [7:0] image_buffer_2_q1;
output  [5:0] image_buffer_3_address0;
output   image_buffer_3_ce0;
input  [7:0] image_buffer_3_q0;
output  [5:0] image_buffer_3_address1;
output   image_buffer_3_ce1;
input  [7:0] image_buffer_3_q1;
output  [5:0] image_buffer_4_address0;
output   image_buffer_4_ce0;
input  [7:0] image_buffer_4_q0;
output  [5:0] image_buffer_4_address1;
output   image_buffer_4_ce1;
input  [7:0] image_buffer_4_q1;
output  [5:0] image_buffer_5_address0;
output   image_buffer_5_ce0;
input  [7:0] image_buffer_5_q0;
output  [5:0] image_buffer_5_address1;
output   image_buffer_5_ce1;
input  [7:0] image_buffer_5_q1;
output  [5:0] image_buffer_6_address0;
output   image_buffer_6_ce0;
input  [7:0] image_buffer_6_q0;
output  [5:0] image_buffer_6_address1;
output   image_buffer_6_ce1;
input  [7:0] image_buffer_6_q1;
output  [5:0] image_buffer_7_address0;
output   image_buffer_7_ce0;
input  [7:0] image_buffer_7_q0;
output  [5:0] image_buffer_7_address1;
output   image_buffer_7_ce1;
input  [7:0] image_buffer_7_q1;
output  [5:0] image_buffer_8_address0;
output   image_buffer_8_ce0;
input  [7:0] image_buffer_8_q0;
output  [5:0] image_buffer_8_address1;
output   image_buffer_8_ce1;
input  [7:0] image_buffer_8_q1;
output  [5:0] image_buffer_9_address0;
output   image_buffer_9_ce0;
input  [7:0] image_buffer_9_q0;
output  [5:0] image_buffer_9_address1;
output   image_buffer_9_ce1;
input  [7:0] image_buffer_9_q1;
output  [5:0] image_buffer_10_address0;
output   image_buffer_10_ce0;
input  [7:0] image_buffer_10_q0;
output  [5:0] image_buffer_10_address1;
output   image_buffer_10_ce1;
input  [7:0] image_buffer_10_q1;
output  [5:0] image_buffer_11_address0;
output   image_buffer_11_ce0;
input  [7:0] image_buffer_11_q0;
output  [5:0] image_buffer_11_address1;
output   image_buffer_11_ce1;
input  [7:0] image_buffer_11_q1;
output  [5:0] image_buffer_12_address0;
output   image_buffer_12_ce0;
input  [7:0] image_buffer_12_q0;
output  [5:0] image_buffer_12_address1;
output   image_buffer_12_ce1;
input  [7:0] image_buffer_12_q1;
output  [5:0] image_buffer_13_address0;
output   image_buffer_13_ce0;
input  [7:0] image_buffer_13_q0;
output  [5:0] image_buffer_13_address1;
output   image_buffer_13_ce1;
input  [7:0] image_buffer_13_q1;
output  [5:0] image_buffer_14_address0;
output   image_buffer_14_ce0;
input  [7:0] image_buffer_14_q0;
output  [5:0] image_buffer_14_address1;
output   image_buffer_14_ce1;
input  [7:0] image_buffer_14_q1;
output  [5:0] image_buffer_15_address0;
output   image_buffer_15_ce0;
input  [7:0] image_buffer_15_q0;
output  [5:0] image_buffer_15_address1;
output   image_buffer_15_ce1;
input  [7:0] image_buffer_15_q1;
output  [5:0] image_buffer_16_address0;
output   image_buffer_16_ce0;
input  [7:0] image_buffer_16_q0;
output  [5:0] image_buffer_16_address1;
output   image_buffer_16_ce1;
input  [7:0] image_buffer_16_q1;
output  [5:0] image_buffer_17_address0;
output   image_buffer_17_ce0;
input  [7:0] image_buffer_17_q0;
output  [0:0] sum_address0;
output   sum_ce0;
output   sum_we0;
output  [31:0] sum_d0;
input  [31:0] sum_q0;
output  [0:0] sum_address1;
output   sum_ce1;
output   sum_we1;
output  [31:0] sum_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] descriptor_V_address0;
reg descriptor_V_ce0;
reg descriptor_V_we0;
reg descriptor_V_ce1;
reg descriptor_V_we1;
reg image_buffer_0_ce0;
reg[5:0] image_buffer_1_address0;
reg image_buffer_1_ce0;
reg image_buffer_1_ce1;
reg[5:0] image_buffer_2_address0;
reg image_buffer_2_ce0;
reg image_buffer_2_ce1;
reg[5:0] image_buffer_3_address0;
reg image_buffer_3_ce0;
reg image_buffer_3_ce1;
reg[5:0] image_buffer_4_address0;
reg image_buffer_4_ce0;
reg image_buffer_4_ce1;
reg[5:0] image_buffer_5_address0;
reg image_buffer_5_ce0;
reg image_buffer_5_ce1;
reg[5:0] image_buffer_6_address0;
reg image_buffer_6_ce0;
reg image_buffer_6_ce1;
reg[5:0] image_buffer_7_address0;
reg image_buffer_7_ce0;
reg image_buffer_7_ce1;
reg[5:0] image_buffer_8_address0;
reg image_buffer_8_ce0;
reg image_buffer_8_ce1;
reg[5:0] image_buffer_9_address0;
reg image_buffer_9_ce0;
reg image_buffer_9_ce1;
reg[5:0] image_buffer_10_address0;
reg image_buffer_10_ce0;
reg image_buffer_10_ce1;
reg[5:0] image_buffer_11_address0;
reg image_buffer_11_ce0;
reg image_buffer_11_ce1;
reg[5:0] image_buffer_12_address0;
reg image_buffer_12_ce0;
reg image_buffer_12_ce1;
reg[5:0] image_buffer_13_address0;
reg image_buffer_13_ce0;
reg image_buffer_13_ce1;
reg[5:0] image_buffer_14_address0;
reg image_buffer_14_ce0;
reg image_buffer_14_ce1;
reg[5:0] image_buffer_15_address0;
reg image_buffer_15_ce0;
reg image_buffer_15_ce1;
reg[5:0] image_buffer_16_address0;
reg image_buffer_16_ce0;
reg image_buffer_16_ce1;
reg image_buffer_17_ce0;
reg[0:0] sum_address0;
reg sum_ce0;
reg sum_we0;
reg sum_ce1;
reg sum_we1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [7:0] lut0_address0;
reg    lut0_ce0;
wire   [6:0] lut0_q0;
reg   [7:0] lut1_address0;
reg    lut1_ce0;
wire   [7:0] lut1_q0;
reg   [7:0] lut2_address0;
reg    lut2_ce0;
wire   [8:0] lut2_q0;
reg   [7:0] lut3_address0;
reg    lut3_ce0;
wire   [10:0] lut3_q0;
reg   [8:0] indvar_flatten2_reg_859;
reg   [8:0] indvar_flatten_reg_870;
reg   [1:0] bX_reg_881;
reg   [4:0] y_reg_892;
reg   [4:0] x_reg_903;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] exitcond_flatten3_reg_1895;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895;
reg   [4:0] y_mid2_reg_1943;
reg   [4:0] ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943;
wire   [7:0] grp_fu_1110_p3;
reg   [7:0] reg_1232;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895;
wire   [0:0] tmp_98_fu_1641_p3;
wire   [0:0] or_cond_fu_1661_p2;
wire   [6:0] i_6_fu_1242_p2;
wire   [0:0] ap_CS_fsm_state2;
wire   [0:0] exitcond6_fu_1253_p2;
wire   [0:0] ap_CS_fsm_state3;
wire   [1:0] i_7_fu_1259_p2;
wire   [0:0] exitcond_flatten3_fu_1270_p2;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895;
reg   [0:0] ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895;
reg   [0:0] ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895;
reg   [0:0] ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895;
wire   [8:0] indvar_flatten_next2_fu_1276_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] exitcond_flatten_fu_1282_p2;
reg   [0:0] exitcond_flatten_reg_1904;
wire   [8:0] indvar_flatten_next_fu_1294_p3;
wire   [1:0] blkPosX_mid2_v_v_fu_1348_p3;
reg   [1:0] blkPosX_mid2_v_v_reg_1919;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] tmp_82_fu_1355_p1;
reg   [0:0] tmp_82_reg_1924;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_82_reg_1924;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924;
reg   [0:0] ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924;
reg   [0:0] ap_pipeline_reg_pp0_iter5_tmp_82_reg_1924;
reg   [0:0] ap_pipeline_reg_pp0_iter6_tmp_82_reg_1924;
reg   [0:0] ap_pipeline_reg_pp0_iter7_tmp_82_reg_1924;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_82_reg_1924;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924;
reg   [0:0] ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924;
wire   [4:0] x_mid2_fu_1403_p3;
reg   [4:0] x_mid2_reg_1931;
wire   [1:0] y_offset_cast_mid2_fu_1421_p3;
reg   [1:0] y_offset_cast_mid2_reg_1938;
reg   [1:0] ap_pipeline_reg_pp0_iter2_y_offset_cast_mid2_reg_1938;
reg   [1:0] ap_pipeline_reg_pp0_iter3_y_offset_cast_mid2_reg_1938;
reg   [1:0] ap_pipeline_reg_pp0_iter4_y_offset_cast_mid2_reg_1938;
reg   [1:0] ap_pipeline_reg_pp0_iter5_y_offset_cast_mid2_reg_1938;
reg   [1:0] ap_pipeline_reg_pp0_iter6_y_offset_cast_mid2_reg_1938;
reg   [1:0] ap_pipeline_reg_pp0_iter7_y_offset_cast_mid2_reg_1938;
reg   [1:0] ap_pipeline_reg_pp0_iter8_y_offset_cast_mid2_reg_1938;
reg   [1:0] ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938;
reg   [1:0] ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938;
wire   [4:0] y_mid2_fu_1453_p3;
reg   [0:0] tmp_113_reg_1948;
reg   [0:0] ap_pipeline_reg_pp0_iter2_tmp_113_reg_1948;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_113_reg_1948;
reg   [0:0] ap_pipeline_reg_pp0_iter4_tmp_113_reg_1948;
reg   [0:0] ap_pipeline_reg_pp0_iter5_tmp_113_reg_1948;
reg   [0:0] ap_pipeline_reg_pp0_iter6_tmp_113_reg_1948;
reg   [0:0] ap_pipeline_reg_pp0_iter7_tmp_113_reg_1948;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_113_reg_1948;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948;
reg   [0:0] ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948;
reg   [0:0] sum_addr_2_reg_1953;
reg   [0:0] ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953;
reg   [0:0] ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953;
reg   [0:0] ap_pipeline_reg_pp0_iter4_sum_addr_2_reg_1953;
reg   [0:0] ap_pipeline_reg_pp0_iter5_sum_addr_2_reg_1953;
wire   [4:0] x_2_fu_1469_p2;
reg   [0:0] tmp_111_reg_2214;
reg   [0:0] ap_pipeline_reg_pp0_iter3_tmp_111_reg_2214;
reg   [0:0] ap_pipeline_reg_pp0_iter4_tmp_111_reg_2214;
reg   [0:0] ap_pipeline_reg_pp0_iter5_tmp_111_reg_2214;
reg   [0:0] ap_pipeline_reg_pp0_iter6_tmp_111_reg_2214;
reg   [0:0] ap_pipeline_reg_pp0_iter7_tmp_111_reg_2214;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_111_reg_2214;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214;
reg   [0:0] ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214;
wire   [7:0] tmp_95_fu_1621_p1;
reg   [7:0] tmp_95_reg_2310;
reg   [7:0] ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310;
wire   [9:0] tmp_96_fu_1629_p2;
reg   [9:0] tmp_96_reg_2317;
reg   [0:0] tmp_98_reg_2324;
reg   [0:0] ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324;
reg   [0:0] ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324;
reg   [0:0] ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324;
reg   [0:0] or_cond_reg_2328;
reg   [0:0] ap_pipeline_reg_pp0_iter5_or_cond_reg_2328;
reg   [0:0] ap_pipeline_reg_pp0_iter6_or_cond_reg_2328;
reg   [0:0] ap_pipeline_reg_pp0_iter7_or_cond_reg_2328;
reg   [0:0] ap_pipeline_reg_pp0_iter8_or_cond_reg_2328;
reg   [0:0] ap_pipeline_reg_pp0_iter9_or_cond_reg_2328;
wire   [0:0] grp_fu_1095_p2;
reg   [0:0] abscond7_reg_2332;
reg   [0:0] ap_pipeline_reg_pp0_iter5_abscond7_reg_2332;
reg   [0:0] abscond5_reg_2337;
reg   [0:0] ap_pipeline_reg_pp0_iter5_abscond5_reg_2337;
wire   [9:0] mag_fu_1677_p3;
reg   [9:0] mag_reg_2342;
reg   [9:0] ap_pipeline_reg_pp0_iter6_mag_reg_2342;
reg   [9:0] ap_pipeline_reg_pp0_iter7_mag_reg_2342;
reg   [9:0] ap_pipeline_reg_pp0_iter8_mag_reg_2342;
reg   [9:0] ap_pipeline_reg_pp0_iter9_mag_reg_2342;
reg   [9:0] ap_pipeline_reg_pp0_iter10_mag_reg_2342;
reg   [9:0] ap_pipeline_reg_pp0_iter11_mag_reg_2342;
reg   [9:0] ap_pipeline_reg_pp0_iter12_mag_reg_2342;
wire   [63:0] tmp_103_fu_1684_p1;
reg   [63:0] tmp_103_reg_2348;
reg   [63:0] ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348;
reg   [63:0] ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348;
wire   [63:0] tmp_101_fu_1689_p1;
reg   [63:0] tmp_101_reg_2360;
reg   [63:0] ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360;
reg   [63:0] ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360;
reg   [31:0] sum_load_reg_2372;
reg    ap_enable_reg_pp0_iter5;
wire   [7:0] abs5_fu_1697_p3;
reg   [7:0] abs5_reg_2377;
reg   [7:0] ap_pipeline_reg_pp0_iter7_abs5_reg_2377;
reg   [7:0] ap_pipeline_reg_pp0_iter8_abs5_reg_2377;
wire   [0:0] tmp_104_fu_1707_p2;
reg   [0:0] tmp_104_reg_2384;
reg   [0:0] ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384;
wire   [7:0] abs_fu_1713_p3;
reg   [7:0] abs_reg_2393;
reg   [7:0] ap_pipeline_reg_pp0_iter7_abs_reg_2393;
reg   [7:0] ap_pipeline_reg_pp0_iter8_abs_reg_2393;
wire   [0:0] tmp_102_fu_1723_p2;
reg   [0:0] tmp_102_reg_2400;
reg   [0:0] ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400;
wire   [0:0] tmp_106_fu_1735_p2;
reg   [0:0] tmp_106_reg_2409;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409;
wire   [0:0] tmp_105_fu_1740_p2;
reg   [0:0] tmp_105_reg_2418;
reg   [0:0] ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418;
wire   [0:0] tmp_108_fu_1748_p2;
reg   [0:0] tmp_108_reg_2427;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427;
wire   [0:0] tmp_107_fu_1757_p2;
reg   [0:0] tmp_107_reg_2436;
reg   [0:0] ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436;
wire   [0:0] tmp_110_fu_1766_p2;
reg   [0:0] tmp_110_reg_2445;
wire   [0:0] tmp_109_fu_1775_p2;
reg   [0:0] tmp_109_reg_2450;
wire   [3:0] bin_index_4_fu_1781_p3;
wire   [3:0] bin_index_cast_cast_fu_1788_p3;
wire   [6:0] tmp_115_fu_1859_p2;
reg   [6:0] tmp_115_reg_2465;
reg   [6:0] descriptor_V_addr_2_reg_2470;
reg   [6:0] ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470;
wire   [14:0] tmp_118_fu_1872_p2;
reg   [14:0] tmp_118_reg_2476;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg   [6:0] i_reg_837;
wire   [0:0] tmp_fu_1236_p2;
reg   [1:0] i1_reg_848;
reg   [1:0] bX_phi_fu_885_p4;
reg   [4:0] y_phi_fu_896_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter3_image_buffer_load_ph_reg_914;
reg   [7:0] ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914;
wire   [7:0] ap_phi_precharge_reg_pp0_iter3_image_buffer_load_4_s_reg_951;
reg   [7:0] ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951;
wire   [7:0] ap_phi_precharge_reg_pp0_iter3_image_buffer_load_5_s_reg_988;
reg   [7:0] ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988;
wire   [7:0] ap_phi_precharge_reg_pp0_iter3_image_buffer_load_6_s_reg_1025;
reg   [7:0] ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025;
reg   [3:0] ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062;
reg   [3:0] ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062;
wire   [3:0] ap_phi_precharge_reg_pp0_iter7_bin_index_8_reg_1062;
reg   [3:0] ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062;
reg   [3:0] ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062;
wire   [63:0] tmp_s_fu_1248_p1;
wire   [63:0] tmp_87_fu_1265_p1;
wire   [63:0] tmp_92_mid2_fu_1359_p1;
wire   [63:0] tmp_90_fu_1501_p1;
wire   [63:0] tmp_92_fu_1526_p1;
wire   [63:0] tmp_94_fu_1552_p1;
wire   [63:0] tmp_116_fu_1865_p1;
wire   [8:0] Gy_fu_1614_p2;
wire   [7:0] tmp_86_fu_1596_p1;
wire   [8:0] Gx_fu_1589_p2;
wire   [0:0] grp_fu_1105_p2;
wire   [7:0] grp_fu_1100_p2;
wire   [8:0] indvar_flatten_op_fu_1288_p2;
wire   [0:0] tmp_81_fu_1312_p3;
wire   [1:0] bX_s_fu_1342_p2;
wire   [1:0] tmp_80_fu_1302_p4;
wire   [3:0] p_shl3_fu_1320_p3;
wire   [0:0] tmp_83_fu_1378_p3;
wire   [0:0] rev_fu_1386_p2;
wire   [4:0] y_mid_fu_1328_p3;
wire   [0:0] tmp_94_mid_fu_1392_p2;
wire   [4:0] x_mid_fu_1335_p3;
wire   [4:0] y_2_dup_fu_1397_p2;
wire   [1:0] y_offset_cast_mid_fu_1364_p3;
wire   [1:0] tmp_84_fu_1411_p4;
wire   [0:0] tmp_85_fu_1429_p3;
wire   [3:0] p_shl3_mid_fu_1371_p3;
wire   [3:0] p_shl3_mid1_fu_1437_p3;
wire   [3:0] p_shl3_mid2_fu_1445_p3;
wire   [4:0] blkPosX_mid2_fu_1475_p3;
wire   [4:0] tmp_100_cast_mid2_v_fu_1482_p2;
wire   [5:0] tmp_100_cast_mid2_fu_1488_p1;
wire   [5:0] x_cast_fu_1492_p1;
wire   [5:0] tmp_89_fu_1495_p2;
wire   [4:0] tmp_91_fu_1521_p2;
wire   [4:0] tmp_93_fu_1546_p2;
wire   [8:0] tmp_111_cast_fu_1581_p1;
wire   [8:0] tmp_114_cast_fu_1585_p1;
wire   [8:0] tmp_117_cast_fu_1606_p1;
wire   [8:0] tmp_118_cast_fu_1610_p1;
wire  signed [9:0] Gx_cast_fu_1602_p1;
wire  signed [9:0] Gy_cast_fu_1625_p1;
wire   [8:0] tmp_97_fu_1635_p2;
wire   [0:0] tmp_99_fu_1649_p2;
wire   [0:0] tmp_100_fu_1655_p2;
wire   [0:0] abscond_fu_1672_p2;
wire   [9:0] neg_fu_1667_p2;
wire   [7:0] grp_fu_1117_p2;
wire   [7:0] lut0_load_1_cast_cas_fu_1703_p1;
wire   [7:0] lut0_load_cast_cast_fu_1719_p1;
wire  signed [31:0] mag_cast_fu_1694_p1;
wire   [8:0] abs5_cast6_cast_fu_1745_p1;
wire   [8:0] abs_cast8_cast_fu_1754_p1;
wire   [10:0] abs5_cast7_cast_fu_1763_p1;
wire   [10:0] abs_cast9_cast_fu_1772_p1;
wire   [1:0] p_shl5_fu_1798_p3;
wire   [2:0] p_shl5_cast_fu_1805_p1;
wire   [2:0] y_offset_cast_mid2_c_fu_1795_p1;
wire   [2:0] tmp2_fu_1809_p2;
wire   [4:0] tmp_112_fu_1815_p4;
wire   [3:0] tmp_114_fu_1828_p4;
wire   [5:0] tmp5_fu_1840_p4;
wire   [6:0] tmp5_cast_fu_1849_p1;
wire   [6:0] tmp4_cast_fu_1836_p1;
wire   [6:0] tmp3_fu_1853_p2;
wire   [6:0] tmp1_cast_fu_1824_p1;
wire  signed [14:0] tmp_117_fu_1869_p1;
wire   [0:0] ap_CS_fsm_state19;
reg   [4:0] ap_NS_fsm;
reg    ap_condition_1036;
reg    ap_condition_1057;
reg    ap_condition_935;
reg    ap_condition_920;
reg    ap_condition_328;
reg    ap_condition_1016;
reg    ap_condition_1042;
reg    ap_condition_1025;
reg    ap_condition_1049;
reg    ap_condition_1696;
reg    ap_condition_718;
reg    ap_condition_729;
reg    ap_condition_763;
reg    ap_condition_788;
reg    ap_condition_809;
reg    ap_condition_831;
reg    ap_condition_853;
reg    ap_condition_877;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'b1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
end

computeHistogram0bkb #(
    .DataWidth( 7 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut0_address0),
    .ce0(lut0_ce0),
    .q0(lut0_q0)
);

computeHistogram0cud #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut1_address0),
    .ce0(lut1_ce0),
    .q0(lut1_q0)
);

computeHistogram0dEe #(
    .DataWidth( 9 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut2_address0),
    .ce0(lut2_ce0),
    .q0(lut2_q0)
);

computeHistogram0eOg #(
    .DataWidth( 11 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut3_address0),
    .ce0(lut3_ce0),
    .q0(lut3_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten3_fu_1270_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == exitcond6_fu_1253_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == exitcond6_fu_1253_p2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (~(1'b1 == ap_enable_reg_pp0_iter0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_enable_reg_pp0_iter9)) begin
        if ((ap_condition_1057 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062 <= ap_const_lv4_6;
        end else if ((ap_condition_1036 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062 <= ap_const_lv4_2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062 <= ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_enable_reg_pp0_iter10)) begin
        if ((ap_condition_920 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062 <= bin_index_4_fu_1781_p3;
        end else if ((ap_condition_935 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062 <= bin_index_cast_cast_fu_1788_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062 <= ap_phi_precharge_reg_pp0_iter10_bin_index_8_reg_1062;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        if ((ap_condition_328 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_16_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_E))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_15_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_D))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_14_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_C))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_13_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_B))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_12_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_A))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_11_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_9))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_10_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_8))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_9_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_7))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_8_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_6))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_7_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_5))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_6_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_4))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_5_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_3))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_4_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_2))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_3_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_1))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_2_q1;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_0))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= image_buffer_1_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951 <= ap_phi_precharge_reg_pp0_iter3_image_buffer_load_4_s_reg_951;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        if ((ap_condition_328 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_17_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_E))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_16_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_D))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_15_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_C))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_14_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_B))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_13_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_A))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_12_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_9))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_11_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_8))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_10_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_7))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_9_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_6))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_8_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_5))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_7_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_4))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_6_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_3))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_5_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_2))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_4_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_1))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_3_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_0))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= image_buffer_2_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988 <= ap_phi_precharge_reg_pp0_iter3_image_buffer_load_5_s_reg_988;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        if ((ap_condition_328 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_15_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_E))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_14_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_D))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_13_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_C))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_12_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_B))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_11_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_A))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_10_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_9))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_9_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_8))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_8_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_7))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_7_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_6))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_6_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_5))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_5_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_4))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_4_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_3))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_3_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_2))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_2_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_1))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_1_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_0))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= image_buffer_0_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025 <= ap_phi_precharge_reg_pp0_iter3_image_buffer_load_6_s_reg_1025;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_enable_reg_pp0_iter3)) begin
        if ((ap_condition_328 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_16_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_E))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_15_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_D))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_14_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_C))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_13_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_B))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_12_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_A))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_11_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_9))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_10_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_8))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_9_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_7))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_8_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_6))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_7_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_5))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_6_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_4))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_5_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_3))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_4_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_2))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_3_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_1))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_2_q0;
        end else if (((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & (ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_0))) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= image_buffer_1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914 <= ap_phi_precharge_reg_pp0_iter3_image_buffer_load_ph_reg_914;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_enable_reg_pp0_iter7)) begin
        if ((ap_condition_1042 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062 <= ap_const_lv4_4;
        end else if ((ap_condition_1016 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062 <= ap_const_lv4_0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062 <= ap_phi_precharge_reg_pp0_iter7_bin_index_8_reg_1062;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_enable_reg_pp0_iter8)) begin
        if ((ap_condition_1049 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062 <= ap_const_lv4_5;
        end else if ((ap_condition_1025 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062 <= ap_const_lv4_1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter9_bin_index_8_reg_1062 <= ap_phi_precharge_reg_pp0_iter8_bin_index_8_reg_1062;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        bX_reg_881 <= blkPosX_mid2_v_v_reg_1919;
    end else if (((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == exitcond6_fu_1253_p2))) begin
        bX_reg_881 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == tmp_fu_1236_p2))) begin
        i1_reg_848 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == exitcond6_fu_1253_p2))) begin
        i1_reg_848 <= i_7_fu_1259_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_fu_1236_p2))) begin
        i_reg_837 <= i_6_fu_1242_p2;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_837 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten3_fu_1270_p2))) begin
        indvar_flatten2_reg_859 <= indvar_flatten_next2_fu_1276_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == exitcond6_fu_1253_p2))) begin
        indvar_flatten2_reg_859 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b0 == exitcond_flatten3_fu_1270_p2))) begin
        indvar_flatten_reg_870 <= indvar_flatten_next_fu_1294_p3;
    end else if (((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == exitcond6_fu_1253_p2))) begin
        indvar_flatten_reg_870 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten3_reg_1895 == 1'b0))) begin
        x_reg_903 <= x_2_fu_1469_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == exitcond6_fu_1253_p2))) begin
        x_reg_903 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        y_reg_892 <= y_mid2_reg_1943;
    end else if (((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == exitcond6_fu_1253_p2))) begin
        y_reg_892 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_reg_2328))) begin
        abs5_reg_2377 <= abs5_fu_1697_p3;
        tmp_104_reg_2384 <= tmp_104_fu_1707_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324)) | ((1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_reg_2328)))) begin
        abs_reg_2393 <= abs_fu_1713_p3;
        tmp_102_reg_2400 <= tmp_102_fu_1723_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) & (1'b0 == tmp_98_fu_1641_p3)) | ((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) & ~(1'b0 == or_cond_fu_1661_p2))))) begin
        abscond5_reg_2337 <= grp_fu_1095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) & ~(1'b0 == tmp_98_fu_1641_p3) & (1'b0 == or_cond_fu_1661_p2))) begin
        abscond7_reg_2332 <= grp_fu_1095_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == 1'b1)) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter10_mag_reg_2342 <= ap_pipeline_reg_pp0_iter9_mag_reg_2342;
        ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214;
        ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948;
        ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924;
        ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938;
        ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter11_mag_reg_2342 <= ap_pipeline_reg_pp0_iter10_mag_reg_2342;
        ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter12_mag_reg_2342 <= ap_pipeline_reg_pp0_iter11_mag_reg_2342;
        ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470 <= descriptor_V_addr_2_reg_2470;
        ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953 <= sum_addr_2_reg_1953;
        ap_pipeline_reg_pp0_iter2_tmp_113_reg_1948 <= tmp_113_reg_1948;
        ap_pipeline_reg_pp0_iter2_tmp_82_reg_1924 <= tmp_82_reg_1924;
        ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 <= y_mid2_reg_1943;
        ap_pipeline_reg_pp0_iter2_y_offset_cast_mid2_reg_1938 <= y_offset_cast_mid2_reg_1938;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953 <= ap_pipeline_reg_pp0_iter2_sum_addr_2_reg_1953;
        ap_pipeline_reg_pp0_iter3_tmp_111_reg_2214 <= tmp_111_reg_2214;
        ap_pipeline_reg_pp0_iter3_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter2_tmp_113_reg_1948;
        ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter2_tmp_82_reg_1924;
        ap_pipeline_reg_pp0_iter3_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter2_y_offset_cast_mid2_reg_1938;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter4_sum_addr_2_reg_1953 <= ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953;
        ap_pipeline_reg_pp0_iter4_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter3_tmp_111_reg_2214;
        ap_pipeline_reg_pp0_iter4_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter3_tmp_113_reg_1948;
        ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter3_tmp_82_reg_1924;
        ap_pipeline_reg_pp0_iter4_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter3_y_offset_cast_mid2_reg_1938;
        ap_pipeline_reg_pp0_iter5_abscond5_reg_2337 <= abscond5_reg_2337;
        ap_pipeline_reg_pp0_iter5_abscond7_reg_2332 <= abscond7_reg_2332;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter5_or_cond_reg_2328 <= or_cond_reg_2328;
        ap_pipeline_reg_pp0_iter5_sum_addr_2_reg_1953 <= ap_pipeline_reg_pp0_iter4_sum_addr_2_reg_1953;
        ap_pipeline_reg_pp0_iter5_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter4_tmp_111_reg_2214;
        ap_pipeline_reg_pp0_iter5_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter4_tmp_113_reg_1948;
        ap_pipeline_reg_pp0_iter5_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter4_tmp_82_reg_1924;
        ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310 <= tmp_95_reg_2310;
        ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324 <= tmp_98_reg_2324;
        ap_pipeline_reg_pp0_iter5_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter4_y_offset_cast_mid2_reg_1938;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter6_mag_reg_2342 <= mag_reg_2342;
        ap_pipeline_reg_pp0_iter6_or_cond_reg_2328 <= ap_pipeline_reg_pp0_iter5_or_cond_reg_2328;
        ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360[7 : 0] <= tmp_101_reg_2360[7 : 0];
        ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348[7 : 0] <= tmp_103_reg_2348[7 : 0];
        ap_pipeline_reg_pp0_iter6_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter5_tmp_111_reg_2214;
        ap_pipeline_reg_pp0_iter6_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter5_tmp_113_reg_1948;
        ap_pipeline_reg_pp0_iter6_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter5_tmp_82_reg_1924;
        ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324 <= ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324;
        ap_pipeline_reg_pp0_iter6_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter5_y_offset_cast_mid2_reg_1938;
        ap_pipeline_reg_pp0_iter7_abs5_reg_2377 <= abs5_reg_2377;
        ap_pipeline_reg_pp0_iter7_abs_reg_2393 <= abs_reg_2393;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter7_mag_reg_2342 <= ap_pipeline_reg_pp0_iter6_mag_reg_2342;
        ap_pipeline_reg_pp0_iter7_or_cond_reg_2328 <= ap_pipeline_reg_pp0_iter6_or_cond_reg_2328;
        ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360[7 : 0] <= ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360[7 : 0];
        ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400 <= tmp_102_reg_2400;
        ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348[7 : 0] <= ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348[7 : 0];
        ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384 <= tmp_104_reg_2384;
        ap_pipeline_reg_pp0_iter7_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter6_tmp_111_reg_2214;
        ap_pipeline_reg_pp0_iter7_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter6_tmp_113_reg_1948;
        ap_pipeline_reg_pp0_iter7_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter6_tmp_82_reg_1924;
        ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324 <= ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324;
        ap_pipeline_reg_pp0_iter7_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter6_y_offset_cast_mid2_reg_1938;
        ap_pipeline_reg_pp0_iter8_abs5_reg_2377 <= ap_pipeline_reg_pp0_iter7_abs5_reg_2377;
        ap_pipeline_reg_pp0_iter8_abs_reg_2393 <= ap_pipeline_reg_pp0_iter7_abs_reg_2393;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter8_mag_reg_2342 <= ap_pipeline_reg_pp0_iter7_mag_reg_2342;
        ap_pipeline_reg_pp0_iter8_or_cond_reg_2328 <= ap_pipeline_reg_pp0_iter7_or_cond_reg_2328;
        ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400 <= ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400;
        ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384 <= ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384;
        ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418 <= tmp_105_reg_2418;
        ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409 <= tmp_106_reg_2409;
        ap_pipeline_reg_pp0_iter8_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter7_tmp_111_reg_2214;
        ap_pipeline_reg_pp0_iter8_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter7_tmp_113_reg_1948;
        ap_pipeline_reg_pp0_iter8_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter7_tmp_82_reg_1924;
        ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324 <= ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324;
        ap_pipeline_reg_pp0_iter8_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter7_y_offset_cast_mid2_reg_1938;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895;
        ap_pipeline_reg_pp0_iter9_mag_reg_2342 <= ap_pipeline_reg_pp0_iter8_mag_reg_2342;
        ap_pipeline_reg_pp0_iter9_or_cond_reg_2328 <= ap_pipeline_reg_pp0_iter8_or_cond_reg_2328;
        ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400 <= ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400;
        ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384 <= ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384;
        ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418 <= ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418;
        ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409 <= ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409;
        ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436 <= tmp_107_reg_2436;
        ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427 <= tmp_108_reg_2427;
        ap_pipeline_reg_pp0_iter9_tmp_111_reg_2214 <= ap_pipeline_reg_pp0_iter8_tmp_111_reg_2214;
        ap_pipeline_reg_pp0_iter9_tmp_113_reg_1948 <= ap_pipeline_reg_pp0_iter8_tmp_113_reg_1948;
        ap_pipeline_reg_pp0_iter9_tmp_82_reg_1924 <= ap_pipeline_reg_pp0_iter8_tmp_82_reg_1924;
        ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324 <= ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324;
        ap_pipeline_reg_pp0_iter9_y_offset_cast_mid2_reg_1938 <= ap_pipeline_reg_pp0_iter8_y_offset_cast_mid2_reg_1938;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895 <= exitcond_flatten3_reg_1895;
        exitcond_flatten3_reg_1895 <= exitcond_flatten3_fu_1270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (exitcond_flatten3_reg_1895 == 1'b0))) begin
        blkPosX_mid2_v_v_reg_1919 <= blkPosX_mid2_v_v_fu_1348_p3;
        y_mid2_reg_1943 <= y_mid2_fu_1453_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter11_exitcond_flatten3_reg_1895)) begin
        descriptor_V_addr_2_reg_2470 <= tmp_116_fu_1865_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten3_fu_1270_p2))) begin
        exitcond_flatten_reg_1904 <= exitcond_flatten_fu_1282_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895)) begin
        mag_reg_2342 <= mag_fu_1677_p3;
    end
end

always @ (posedge ap_clk) begin
    if (~(1'b0 == tmp_98_fu_1641_p3)) begin
        or_cond_reg_2328 <= or_cond_fu_1661_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) & ~(1'b0 == tmp_98_fu_1641_p3) & (1'b0 == or_cond_fu_1661_p2)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) & (1'b0 == tmp_98_fu_1641_p3)) | ((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895) & ~(1'b0 == or_cond_fu_1661_p2)))))) begin
        reg_1232 <= grp_fu_1110_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten3_reg_1895 == 1'b0))) begin
        sum_addr_2_reg_1953 <= tmp_92_mid2_fu_1359_p1;
        tmp_113_reg_1948 <= p_shl3_mid2_fu_1445_p3[ap_const_lv32_3];
        tmp_82_reg_1924 <= tmp_82_fu_1355_p1;
        x_mid2_reg_1931 <= x_mid2_fu_1403_p3;
        y_offset_cast_mid2_reg_1938 <= y_offset_cast_mid2_fu_1421_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        sum_load_reg_2372 <= sum_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) & (1'b0 == tmp_98_reg_2324)) | ((1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) & ~(1'b0 == or_cond_reg_2328)))) begin
        tmp_101_reg_2360[7 : 0] <= tmp_101_fu_1689_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) & ~(1'b0 == tmp_98_reg_2324) & (1'b0 == or_cond_reg_2328))) begin
        tmp_103_reg_2348[7 : 0] <= tmp_103_fu_1684_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) & (1'b0 == tmp_102_reg_2400)) | ((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & (1'b0 == tmp_102_reg_2400) & ~(1'b0 == ap_pipeline_reg_pp0_iter6_or_cond_reg_2328)))) begin
        tmp_105_reg_2418 <= tmp_105_fu_1740_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter6_or_cond_reg_2328) & (1'b0 == tmp_104_reg_2384))) begin
        tmp_106_reg_2409 <= tmp_106_fu_1735_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) & (1'b0 == tmp_105_reg_2418)) | ((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) & (1'b0 == tmp_105_reg_2418) & ~(1'b0 == ap_pipeline_reg_pp0_iter7_or_cond_reg_2328)))) begin
        tmp_107_reg_2436 <= tmp_107_fu_1757_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter7_or_cond_reg_2328) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384) & (1'b0 == tmp_106_reg_2409))) begin
        tmp_108_reg_2427 <= tmp_108_fu_1748_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418) & (1'b0 == tmp_107_reg_2436)) | ((1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418) & (1'b0 == tmp_107_reg_2436) & ~(1'b0 == ap_pipeline_reg_pp0_iter8_or_cond_reg_2328)))) begin
        tmp_109_reg_2450 <= tmp_109_fu_1775_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter8_or_cond_reg_2328) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409) & (1'b0 == tmp_108_reg_2427))) begin
        tmp_110_reg_2445 <= tmp_110_fu_1766_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895)) begin
        tmp_111_reg_2214 <= x_mid2_reg_1931[ap_const_lv32_3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten3_reg_1895)) begin
        tmp_115_reg_2465 <= tmp_115_fu_1859_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter12_exitcond_flatten3_reg_1895)) begin
        tmp_118_reg_2476 <= tmp_118_fu_1872_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten3_reg_1895)) begin
        tmp_95_reg_2310 <= tmp_95_fu_1621_p1;
        tmp_96_reg_2317 <= tmp_96_fu_1629_p2;
        tmp_98_reg_2324 <= tmp_97_fu_1635_p2[ap_const_lv32_8];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1)) | (1'b1 == ap_CS_fsm_state19))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        bX_phi_fu_885_p4 = blkPosX_mid2_v_v_reg_1919;
    end else begin
        bX_phi_fu_885_p4 = bX_reg_881;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter12)) begin
        descriptor_V_address0 = tmp_116_fu_1865_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        descriptor_V_address0 = tmp_s_fu_1248_p1;
    end else begin
        descriptor_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_enable_reg_pp0_iter12))) begin
        descriptor_V_ce0 = 1'b1;
    end else begin
        descriptor_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter14)) begin
        descriptor_V_ce1 = 1'b1;
    end else begin
        descriptor_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == tmp_fu_1236_p2))) begin
        descriptor_V_we0 = 1'b1;
    end else begin
        descriptor_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter14) & (1'b0 == ap_pipeline_reg_pp0_iter13_exitcond_flatten3_reg_1895))) begin
        descriptor_V_we1 = 1'b1;
    end else begin
        descriptor_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_0_ce0 = 1'b1;
    end else begin
        image_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_8)))) begin
        image_buffer_10_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_9))) begin
        image_buffer_10_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_8)))) begin
        image_buffer_10_ce0 = 1'b1;
    end else begin
        image_buffer_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_10_ce1 = 1'b1;
    end else begin
        image_buffer_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_9)))) begin
        image_buffer_11_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_A))) begin
        image_buffer_11_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_A)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_9)))) begin
        image_buffer_11_ce0 = 1'b1;
    end else begin
        image_buffer_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_11_ce1 = 1'b1;
    end else begin
        image_buffer_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_A)))) begin
        image_buffer_12_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_B))) begin
        image_buffer_12_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_B)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_A)))) begin
        image_buffer_12_ce0 = 1'b1;
    end else begin
        image_buffer_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_12_ce1 = 1'b1;
    end else begin
        image_buffer_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_B)))) begin
        image_buffer_13_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_C))) begin
        image_buffer_13_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_C)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_B)))) begin
        image_buffer_13_ce0 = 1'b1;
    end else begin
        image_buffer_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_13_ce1 = 1'b1;
    end else begin
        image_buffer_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_C)))) begin
        image_buffer_14_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_D))) begin
        image_buffer_14_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_C)))) begin
        image_buffer_14_ce0 = 1'b1;
    end else begin
        image_buffer_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_14_ce1 = 1'b1;
    end else begin
        image_buffer_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(y_mid2_reg_1943 == ap_const_lv5_0) & ~(y_mid2_reg_1943 == ap_const_lv5_1) & ~(y_mid2_reg_1943 == ap_const_lv5_2) & ~(y_mid2_reg_1943 == ap_const_lv5_3) & ~(y_mid2_reg_1943 == ap_const_lv5_4) & ~(y_mid2_reg_1943 == ap_const_lv5_5) & ~(y_mid2_reg_1943 == ap_const_lv5_6) & ~(y_mid2_reg_1943 == ap_const_lv5_7) & ~(y_mid2_reg_1943 == ap_const_lv5_8) & ~(y_mid2_reg_1943 == ap_const_lv5_9) & ~(y_mid2_reg_1943 == ap_const_lv5_A) & ~(y_mid2_reg_1943 == ap_const_lv5_B) & ~(y_mid2_reg_1943 == ap_const_lv5_C) & ~(y_mid2_reg_1943 == ap_const_lv5_D) & ~(y_mid2_reg_1943 == ap_const_lv5_E)))) begin
        image_buffer_15_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_E))) begin
        image_buffer_15_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_D)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(y_mid2_reg_1943 == ap_const_lv5_0) & ~(y_mid2_reg_1943 == ap_const_lv5_1) & ~(y_mid2_reg_1943 == ap_const_lv5_2) & ~(y_mid2_reg_1943 == ap_const_lv5_3) & ~(y_mid2_reg_1943 == ap_const_lv5_4) & ~(y_mid2_reg_1943 == ap_const_lv5_5) & ~(y_mid2_reg_1943 == ap_const_lv5_6) & ~(y_mid2_reg_1943 == ap_const_lv5_7) & ~(y_mid2_reg_1943 == ap_const_lv5_8) & ~(y_mid2_reg_1943 == ap_const_lv5_9) & ~(y_mid2_reg_1943 == ap_const_lv5_A) & ~(y_mid2_reg_1943 == ap_const_lv5_B) & ~(y_mid2_reg_1943 == ap_const_lv5_C) & ~(y_mid2_reg_1943 == ap_const_lv5_D) & ~(y_mid2_reg_1943 == ap_const_lv5_E)))) begin
        image_buffer_15_ce0 = 1'b1;
    end else begin
        image_buffer_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_15_ce1 = 1'b1;
    end else begin
        image_buffer_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((y_mid2_reg_1943 == ap_const_lv5_E)) begin
            image_buffer_16_address0 = tmp_94_fu_1552_p1;
        end else if ((ap_condition_1696 == 1'b1)) begin
            image_buffer_16_address0 = tmp_90_fu_1501_p1;
        end else begin
            image_buffer_16_address0 = 'bx;
        end
    end else begin
        image_buffer_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_E)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & ~(y_mid2_reg_1943 == ap_const_lv5_0) & ~(y_mid2_reg_1943 == ap_const_lv5_1) & ~(y_mid2_reg_1943 == ap_const_lv5_2) & ~(y_mid2_reg_1943 == ap_const_lv5_3) & ~(y_mid2_reg_1943 == ap_const_lv5_4) & ~(y_mid2_reg_1943 == ap_const_lv5_5) & ~(y_mid2_reg_1943 == ap_const_lv5_6) & ~(y_mid2_reg_1943 == ap_const_lv5_7) & ~(y_mid2_reg_1943 == ap_const_lv5_8) & ~(y_mid2_reg_1943 == ap_const_lv5_9) & ~(y_mid2_reg_1943 == ap_const_lv5_A) & ~(y_mid2_reg_1943 == ap_const_lv5_B) & ~(y_mid2_reg_1943 == ap_const_lv5_C) & ~(y_mid2_reg_1943 == ap_const_lv5_D) & ~(y_mid2_reg_1943 == ap_const_lv5_E)))) begin
        image_buffer_16_ce0 = 1'b1;
    end else begin
        image_buffer_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_16_ce1 = 1'b1;
    end else begin
        image_buffer_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_17_ce0 = 1'b1;
    end else begin
        image_buffer_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        if ((y_mid2_reg_1943 == ap_const_lv5_1)) begin
            image_buffer_1_address0 = tmp_94_fu_1552_p1;
        end else if ((y_mid2_reg_1943 == ap_const_lv5_0)) begin
            image_buffer_1_address0 = tmp_90_fu_1501_p1;
        end else begin
            image_buffer_1_address0 = 'bx;
        end
    end else begin
        image_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_0)))) begin
        image_buffer_1_ce0 = 1'b1;
    end else begin
        image_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_1_ce1 = 1'b1;
    end else begin
        image_buffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_0)))) begin
        image_buffer_2_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_1))) begin
        image_buffer_2_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_1)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_0)))) begin
        image_buffer_2_ce0 = 1'b1;
    end else begin
        image_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_2_ce1 = 1'b1;
    end else begin
        image_buffer_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_1)))) begin
        image_buffer_3_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_2))) begin
        image_buffer_3_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_2)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_1)))) begin
        image_buffer_3_ce0 = 1'b1;
    end else begin
        image_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_3_ce1 = 1'b1;
    end else begin
        image_buffer_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_2)))) begin
        image_buffer_4_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_3))) begin
        image_buffer_4_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_3)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_2)))) begin
        image_buffer_4_ce0 = 1'b1;
    end else begin
        image_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_4_ce1 = 1'b1;
    end else begin
        image_buffer_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_3)))) begin
        image_buffer_5_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_4))) begin
        image_buffer_5_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_4)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_3)))) begin
        image_buffer_5_ce0 = 1'b1;
    end else begin
        image_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_5_ce1 = 1'b1;
    end else begin
        image_buffer_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_4)))) begin
        image_buffer_6_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_5))) begin
        image_buffer_6_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_5)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_4)))) begin
        image_buffer_6_ce0 = 1'b1;
    end else begin
        image_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_6_ce1 = 1'b1;
    end else begin
        image_buffer_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_5)))) begin
        image_buffer_7_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_6))) begin
        image_buffer_7_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_6)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_5)))) begin
        image_buffer_7_ce0 = 1'b1;
    end else begin
        image_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_7_ce1 = 1'b1;
    end else begin
        image_buffer_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_6)))) begin
        image_buffer_8_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_7))) begin
        image_buffer_8_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_7)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_6)))) begin
        image_buffer_8_ce0 = 1'b1;
    end else begin
        image_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_8_ce1 = 1'b1;
    end else begin
        image_buffer_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_7)))) begin
        image_buffer_9_address0 = tmp_94_fu_1552_p1;
    end else if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_8))) begin
        image_buffer_9_address0 = tmp_90_fu_1501_p1;
    end else begin
        image_buffer_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_9)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_8)) | ((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2) & (y_mid2_reg_1943 == ap_const_lv5_7)))) begin
        image_buffer_9_ce0 = 1'b1;
    end else begin
        image_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter2)) begin
        image_buffer_9_ce1 = 1'b1;
    end else begin
        image_buffer_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter5)) begin
        if ((ap_condition_729 == 1'b1)) begin
            lut0_address0 = tmp_101_fu_1689_p1;
        end else if ((ap_condition_718 == 1'b1)) begin
            lut0_address0 = tmp_103_fu_1684_p1;
        end else begin
            lut0_address0 = 'bx;
        end
    end else begin
        lut0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) & ~(1'b0 == tmp_98_reg_2324) & (1'b0 == or_cond_reg_2328) & (1'b1 == ap_enable_reg_pp0_iter5)) | ((((1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) & (1'b0 == tmp_98_reg_2324)) | ((1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) & ~(1'b0 == or_cond_reg_2328))) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        lut0_ce0 = 1'b1;
    end else begin
        lut0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter6)) begin
        if ((ap_condition_788 == 1'b1)) begin
            lut1_address0 = tmp_101_reg_2360;
        end else if ((ap_condition_763 == 1'b1)) begin
            lut1_address0 = tmp_103_reg_2348;
        end else begin
            lut1_address0 = 'bx;
        end
    end else begin
        lut1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_reg_2328) & (1'b0 == tmp_104_fu_1707_p2) & (1'b1 == ap_enable_reg_pp0_iter6)) | ((((1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324) & (1'b0 == tmp_102_fu_1723_p2)) | ((1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_reg_2328) & (1'b0 == tmp_102_fu_1723_p2))) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        lut1_ce0 = 1'b1;
    end else begin
        lut1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter7)) begin
        if ((ap_condition_831 == 1'b1)) begin
            lut2_address0 = ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360;
        end else if ((ap_condition_809 == 1'b1)) begin
            lut2_address0 = ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348;
        end else begin
            lut2_address0 = 'bx;
        end
    end else begin
        lut2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter6_or_cond_reg_2328) & (1'b0 == tmp_104_reg_2384) & (1'b0 == tmp_106_fu_1735_p2) & (1'b1 == ap_enable_reg_pp0_iter7)) | ((((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) & (1'b0 == tmp_102_reg_2400) & (1'b0 == tmp_105_fu_1740_p2)) | ((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & (1'b0 == tmp_102_reg_2400) & ~(1'b0 == ap_pipeline_reg_pp0_iter6_or_cond_reg_2328) & (1'b0 == tmp_105_fu_1740_p2))) & (1'b1 == ap_enable_reg_pp0_iter7)))) begin
        lut2_ce0 = 1'b1;
    end else begin
        lut2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter8)) begin
        if ((ap_condition_877 == 1'b1)) begin
            lut3_address0 = ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360;
        end else if ((ap_condition_853 == 1'b1)) begin
            lut3_address0 = ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348;
        end else begin
            lut3_address0 = 'bx;
        end
    end else begin
        lut3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter7_or_cond_reg_2328) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384) & (1'b0 == tmp_106_reg_2409) & (1'b0 == tmp_108_fu_1748_p2) & (1'b1 == ap_enable_reg_pp0_iter8)) | ((((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) & (1'b0 == tmp_105_reg_2418) & (1'b0 == tmp_107_fu_1757_p2)) | ((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) & (1'b0 == tmp_105_reg_2418) & ~(1'b0 == ap_pipeline_reg_pp0_iter7_or_cond_reg_2328) & (1'b0 == tmp_107_fu_1757_p2))) & (1'b1 == ap_enable_reg_pp0_iter8)))) begin
        lut3_ce0 = 1'b1;
    end else begin
        lut3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter4)) begin
        sum_address0 = ap_pipeline_reg_pp0_iter3_sum_addr_2_reg_1953;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sum_address0 = tmp_87_fu_1265_p1;
    end else begin
        sum_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) | (1'b1 == ap_CS_fsm_state3))) begin
        sum_ce0 = 1'b1;
    end else begin
        sum_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter6)) begin
        sum_ce1 = 1'b1;
    end else begin
        sum_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == exitcond6_fu_1253_p2))) begin
        sum_we0 = 1'b1;
    end else begin
        sum_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        sum_we1 = 1'b1;
    end else begin
        sum_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten3_reg_1895) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        y_phi_fu_896_p4 = y_mid2_reg_1943;
    end else begin
        y_phi_fu_896_p4 = y_reg_892;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (~(1'b0 == tmp_fu_1236_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (~(1'b0 == exitcond6_fu_1253_p2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b1 == ap_enable_reg_pp0_iter14) & ~(1'b1 == ap_enable_reg_pp0_iter13)) & ~((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b1 == ap_enable_reg_pp0_iter2)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ~(1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b1 == ap_enable_reg_pp0_iter2))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Gx_cast_fu_1602_p1 = $signed(Gx_fu_1589_p2);

assign Gx_fu_1589_p2 = (tmp_111_cast_fu_1581_p1 - tmp_114_cast_fu_1585_p1);

assign Gy_cast_fu_1625_p1 = $signed(Gy_fu_1614_p2);

assign Gy_fu_1614_p2 = (tmp_117_cast_fu_1606_p1 - tmp_118_cast_fu_1610_p1);

assign abs5_cast6_cast_fu_1745_p1 = ap_pipeline_reg_pp0_iter7_abs5_reg_2377;

assign abs5_cast7_cast_fu_1763_p1 = ap_pipeline_reg_pp0_iter8_abs5_reg_2377;

assign abs5_fu_1697_p3 = ((ap_pipeline_reg_pp0_iter5_abscond7_reg_2332[0:0] === 1'b1) ? ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310 : grp_fu_1117_p2);

assign abs_cast8_cast_fu_1754_p1 = ap_pipeline_reg_pp0_iter7_abs_reg_2393;

assign abs_cast9_cast_fu_1772_p1 = ap_pipeline_reg_pp0_iter8_abs_reg_2393;

assign abs_fu_1713_p3 = ((ap_pipeline_reg_pp0_iter5_abscond5_reg_2337[0:0] === 1'b1) ? ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310 : grp_fu_1117_p2);

assign abscond_fu_1672_p2 = (($signed(tmp_96_reg_2317) > $signed(10'b0000000000)) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state19 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

always @ (*) begin
    ap_condition_1016 = (((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) & ~(1'b0 == tmp_102_reg_2400)) | ((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter6_or_cond_reg_2328) & ~(1'b0 == tmp_102_reg_2400)));
end

always @ (*) begin
    ap_condition_1025 = (((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) & ~(1'b0 == tmp_105_reg_2418)) | ((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) & ~(1'b0 == ap_pipeline_reg_pp0_iter7_or_cond_reg_2328) & ~(1'b0 == tmp_105_reg_2418)));
end

always @ (*) begin
    ap_condition_1036 = (((1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418) & ~(1'b0 == tmp_107_reg_2436)) | ((1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_102_reg_2400) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_105_reg_2418) & ~(1'b0 == ap_pipeline_reg_pp0_iter8_or_cond_reg_2328) & ~(1'b0 == tmp_107_reg_2436)));
end

always @ (*) begin
    ap_condition_1042 = ((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter6_or_cond_reg_2328) & ~(1'b0 == tmp_104_reg_2384));
end

always @ (*) begin
    ap_condition_1049 = ((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter7_or_cond_reg_2328) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384) & ~(1'b0 == tmp_106_reg_2409));
end

always @ (*) begin
    ap_condition_1057 = ((1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter8_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter8_or_cond_reg_2328) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_104_reg_2384) & (1'b0 == ap_pipeline_reg_pp0_iter8_tmp_106_reg_2409) & ~(1'b0 == tmp_108_reg_2427));
end

always @ (*) begin
    ap_condition_1696 = (~(y_mid2_reg_1943 == ap_const_lv5_0) & ~(y_mid2_reg_1943 == ap_const_lv5_1) & ~(y_mid2_reg_1943 == ap_const_lv5_2) & ~(y_mid2_reg_1943 == ap_const_lv5_3) & ~(y_mid2_reg_1943 == ap_const_lv5_4) & ~(y_mid2_reg_1943 == ap_const_lv5_5) & ~(y_mid2_reg_1943 == ap_const_lv5_6) & ~(y_mid2_reg_1943 == ap_const_lv5_7) & ~(y_mid2_reg_1943 == ap_const_lv5_8) & ~(y_mid2_reg_1943 == ap_const_lv5_9) & ~(y_mid2_reg_1943 == ap_const_lv5_A) & ~(y_mid2_reg_1943 == ap_const_lv5_B) & ~(y_mid2_reg_1943 == ap_const_lv5_C) & ~(y_mid2_reg_1943 == ap_const_lv5_D) & ~(y_mid2_reg_1943 == ap_const_lv5_E));
end

always @ (*) begin
    ap_condition_328 = ((ap_pipeline_reg_pp0_iter2_exitcond_flatten3_reg_1895 == 1'b0) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_0) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_1) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_2) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_3) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_4) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_5) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_6) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_7) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_8) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_9) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_A) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_B) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_C) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_D) & ~(ap_pipeline_reg_pp0_iter2_y_mid2_reg_1943 == ap_const_lv5_E));
end

always @ (*) begin
    ap_condition_718 = ((1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) & ~(1'b0 == tmp_98_reg_2324) & (1'b0 == or_cond_reg_2328));
end

always @ (*) begin
    ap_condition_729 = (((1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) & (1'b0 == tmp_98_reg_2324)) | ((1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten3_reg_1895) & ~(1'b0 == or_cond_reg_2328)));
end

always @ (*) begin
    ap_condition_763 = ((1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_reg_2328) & (1'b0 == tmp_104_fu_1707_p2));
end

always @ (*) begin
    ap_condition_788 = (((1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter5_tmp_98_reg_2324) & (1'b0 == tmp_102_fu_1723_p2)) | ((1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter5_or_cond_reg_2328) & (1'b0 == tmp_102_fu_1723_p2)));
end

always @ (*) begin
    ap_condition_809 = ((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter6_or_cond_reg_2328) & (1'b0 == tmp_104_reg_2384) & (1'b0 == tmp_106_fu_1735_p2));
end

always @ (*) begin
    ap_condition_831 = (((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter6_tmp_98_reg_2324) & (1'b0 == tmp_102_reg_2400) & (1'b0 == tmp_105_fu_1740_p2)) | ((1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten3_reg_1895) & (1'b0 == tmp_102_reg_2400) & ~(1'b0 == ap_pipeline_reg_pp0_iter6_or_cond_reg_2328) & (1'b0 == tmp_105_fu_1740_p2)));
end

always @ (*) begin
    ap_condition_853 = ((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter7_or_cond_reg_2328) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_104_reg_2384) & (1'b0 == tmp_106_reg_2409) & (1'b0 == tmp_108_fu_1748_p2));
end

always @ (*) begin
    ap_condition_877 = (((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) & (1'b0 == tmp_105_reg_2418) & (1'b0 == tmp_107_fu_1757_p2)) | ((1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter7_tmp_102_reg_2400) & (1'b0 == tmp_105_reg_2418) & ~(1'b0 == ap_pipeline_reg_pp0_iter7_or_cond_reg_2328) & (1'b0 == tmp_107_fu_1757_p2)));
end

always @ (*) begin
    ap_condition_920 = ((1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895) & ~(1'b0 == ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter9_or_cond_reg_2328) & (1'b0 == ap_pipeline_reg_pp0_iter9_tmp_104_reg_2384) & (1'b0 == ap_pipeline_reg_pp0_iter9_tmp_106_reg_2409) & (1'b0 == ap_pipeline_reg_pp0_iter9_tmp_108_reg_2427));
end

always @ (*) begin
    ap_condition_935 = (((1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter9_tmp_98_reg_2324) & (1'b0 == ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400) & (1'b0 == ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418) & (1'b0 == ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436)) | ((1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten3_reg_1895) & (1'b0 == ap_pipeline_reg_pp0_iter9_tmp_102_reg_2400) & (1'b0 == ap_pipeline_reg_pp0_iter9_tmp_105_reg_2418) & (1'b0 == ap_pipeline_reg_pp0_iter9_tmp_107_reg_2436) & ~(1'b0 == ap_pipeline_reg_pp0_iter9_or_cond_reg_2328)));
end

assign ap_phi_precharge_reg_pp0_iter3_image_buffer_load_4_s_reg_951 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_image_buffer_load_5_s_reg_988 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_image_buffer_load_6_s_reg_1025 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_image_buffer_load_ph_reg_914 = 'bx;

assign ap_phi_precharge_reg_pp0_iter7_bin_index_8_reg_1062 = 'bx;

assign bX_s_fu_1342_p2 = (ap_const_lv2_1 + bX_phi_fu_885_p4);

assign bin_index_4_fu_1781_p3 = ((tmp_110_reg_2445[0:0] === 1'b1) ? ap_const_lv4_7 : ap_const_lv4_8);

assign bin_index_cast_cast_fu_1788_p3 = ((tmp_109_reg_2450[0:0] === 1'b1) ? ap_const_lv4_3 : ap_const_lv4_4);

assign blkPosX_mid2_fu_1475_p3 = {{tmp_82_reg_1924}, {ap_const_lv4_0}};

assign blkPosX_mid2_v_v_fu_1348_p3 = ((exitcond_flatten_reg_1904[0:0] === 1'b1) ? bX_s_fu_1342_p2 : bX_phi_fu_885_p4);

assign descriptor_V_address1 = ap_pipeline_reg_pp0_iter13_descriptor_V_addr_2_reg_2470;

assign descriptor_V_d0 = ap_const_lv15_0;

assign descriptor_V_d1 = tmp_118_reg_2476;

assign exitcond6_fu_1253_p2 = ((i1_reg_848 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign exitcond_flatten3_fu_1270_p2 = ((indvar_flatten2_reg_859 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_1282_p2 = ((indvar_flatten_reg_870 == ap_const_lv9_80) ? 1'b1 : 1'b0);

assign grp_fu_1095_p2 = (($signed(Gy_fu_1614_p2) > $signed(9'b000000000)) ? 1'b1 : 1'b0);

assign grp_fu_1100_p2 = (ap_const_lv8_0 - tmp_86_fu_1596_p1);

assign grp_fu_1105_p2 = (($signed(Gx_fu_1589_p2) > $signed(9'b000000000)) ? 1'b1 : 1'b0);

assign grp_fu_1110_p3 = ((grp_fu_1105_p2[0:0] === 1'b1) ? tmp_86_fu_1596_p1 : grp_fu_1100_p2);

assign grp_fu_1117_p2 = (ap_const_lv8_0 - ap_pipeline_reg_pp0_iter5_tmp_95_reg_2310);

assign i_6_fu_1242_p2 = (i_reg_837 + ap_const_lv7_1);

assign i_7_fu_1259_p2 = (i1_reg_848 + ap_const_lv2_1);

assign image_buffer_0_address0 = tmp_94_fu_1552_p1;

assign image_buffer_10_address1 = tmp_92_fu_1526_p1;

assign image_buffer_11_address1 = tmp_92_fu_1526_p1;

assign image_buffer_12_address1 = tmp_92_fu_1526_p1;

assign image_buffer_13_address1 = tmp_92_fu_1526_p1;

assign image_buffer_14_address1 = tmp_92_fu_1526_p1;

assign image_buffer_15_address1 = tmp_92_fu_1526_p1;

assign image_buffer_16_address1 = tmp_92_fu_1526_p1;

assign image_buffer_17_address0 = tmp_94_fu_1552_p1;

assign image_buffer_1_address1 = tmp_92_fu_1526_p1;

assign image_buffer_2_address1 = tmp_92_fu_1526_p1;

assign image_buffer_3_address1 = tmp_92_fu_1526_p1;

assign image_buffer_4_address1 = tmp_92_fu_1526_p1;

assign image_buffer_5_address1 = tmp_92_fu_1526_p1;

assign image_buffer_6_address1 = tmp_92_fu_1526_p1;

assign image_buffer_7_address1 = tmp_92_fu_1526_p1;

assign image_buffer_8_address1 = tmp_92_fu_1526_p1;

assign image_buffer_9_address1 = tmp_92_fu_1526_p1;

assign indvar_flatten_next2_fu_1276_p2 = (indvar_flatten2_reg_859 + ap_const_lv9_1);

assign indvar_flatten_next_fu_1294_p3 = ((exitcond_flatten_fu_1282_p2[0:0] === 1'b1) ? ap_const_lv9_1 : indvar_flatten_op_fu_1288_p2);

assign indvar_flatten_op_fu_1288_p2 = (indvar_flatten_reg_870 + ap_const_lv9_1);

assign lut0_load_1_cast_cas_fu_1703_p1 = lut0_q0;

assign lut0_load_cast_cast_fu_1719_p1 = lut0_q0;

assign mag_cast_fu_1694_p1 = $signed(mag_reg_2342);

assign mag_fu_1677_p3 = ((abscond_fu_1672_p2[0:0] === 1'b1) ? tmp_96_reg_2317 : neg_fu_1667_p2);

assign neg_fu_1667_p2 = (ap_const_lv10_0 - tmp_96_reg_2317);

assign or_cond_fu_1661_p2 = (tmp_99_fu_1649_p2 & tmp_100_fu_1655_p2);

assign p_shl3_fu_1320_p3 = {{tmp_81_fu_1312_p3}, {ap_const_lv3_0}};

assign p_shl3_mid1_fu_1437_p3 = {{tmp_85_fu_1429_p3}, {ap_const_lv3_0}};

assign p_shl3_mid2_fu_1445_p3 = ((tmp_94_mid_fu_1392_p2[0:0] === 1'b1) ? p_shl3_mid_fu_1371_p3 : p_shl3_mid1_fu_1437_p3);

assign p_shl3_mid_fu_1371_p3 = ((exitcond_flatten_reg_1904[0:0] === 1'b1) ? ap_const_lv4_0 : p_shl3_fu_1320_p3);

assign p_shl5_cast_fu_1805_p1 = p_shl5_fu_1798_p3;

assign p_shl5_fu_1798_p3 = {{ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214}, {1'b0}};

assign rev_fu_1386_p2 = (tmp_83_fu_1378_p3 ^ 1'b1);

assign sum_address1 = ap_pipeline_reg_pp0_iter5_sum_addr_2_reg_1953;

assign sum_d0 = ap_const_lv32_0;

assign sum_d1 = ($signed(sum_load_reg_2372) + $signed(mag_cast_fu_1694_p1));

assign tmp1_cast_fu_1824_p1 = tmp_112_fu_1815_p4;

assign tmp2_fu_1809_p2 = (p_shl5_cast_fu_1805_p1 + y_offset_cast_mid2_c_fu_1795_p1);

assign tmp3_fu_1853_p2 = (tmp5_cast_fu_1849_p1 + tmp4_cast_fu_1836_p1);

assign tmp4_cast_fu_1836_p1 = tmp_114_fu_1828_p4;

assign tmp5_cast_fu_1849_p1 = tmp5_fu_1840_p4;

assign tmp5_fu_1840_p4 = {{{ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924}, {1'b0}}, {ap_phi_precharge_reg_pp0_iter11_bin_index_8_reg_1062}};

assign tmp_100_cast_mid2_fu_1488_p1 = tmp_100_cast_mid2_v_fu_1482_p2;

assign tmp_100_cast_mid2_v_fu_1482_p2 = (blkPosX_mid2_fu_1475_p3 | ap_const_lv5_2);

assign tmp_100_fu_1655_p2 = (($signed(Gy_fu_1614_p2) < $signed(9'b1)) ? 1'b1 : 1'b0);

assign tmp_101_fu_1689_p1 = reg_1232;

assign tmp_102_fu_1723_p2 = ((abs_fu_1713_p3 < lut0_load_cast_cast_fu_1719_p1) ? 1'b1 : 1'b0);

assign tmp_103_fu_1684_p1 = reg_1232;

assign tmp_104_fu_1707_p2 = ((abs5_fu_1697_p3 < lut0_load_1_cast_cas_fu_1703_p1) ? 1'b1 : 1'b0);

assign tmp_105_fu_1740_p2 = ((abs_reg_2393 < lut1_q0) ? 1'b1 : 1'b0);

assign tmp_106_fu_1735_p2 = ((abs5_reg_2377 < lut1_q0) ? 1'b1 : 1'b0);

assign tmp_107_fu_1757_p2 = ((abs_cast8_cast_fu_1754_p1 < lut2_q0) ? 1'b1 : 1'b0);

assign tmp_108_fu_1748_p2 = ((abs5_cast6_cast_fu_1745_p1 < lut2_q0) ? 1'b1 : 1'b0);

assign tmp_109_fu_1775_p2 = ((abs_cast9_cast_fu_1772_p1 < lut3_q0) ? 1'b1 : 1'b0);

assign tmp_110_fu_1766_p2 = ((abs5_cast7_cast_fu_1763_p1 < lut3_q0) ? 1'b1 : 1'b0);

assign tmp_111_cast_fu_1581_p1 = ap_phi_precharge_reg_pp0_iter4_image_buffer_load_ph_reg_914;

assign tmp_112_fu_1815_p4 = {{{ap_pipeline_reg_pp0_iter10_tmp_111_reg_2214}, {1'b0}}, {tmp2_fu_1809_p2}};

assign tmp_114_cast_fu_1585_p1 = ap_phi_precharge_reg_pp0_iter4_image_buffer_load_4_s_reg_951;

assign tmp_114_fu_1828_p4 = {{{ap_pipeline_reg_pp0_iter10_tmp_113_reg_1948}, {ap_pipeline_reg_pp0_iter10_tmp_82_reg_1924}}, {ap_const_lv2_0}};

assign tmp_115_fu_1859_p2 = (tmp3_fu_1853_p2 + tmp1_cast_fu_1824_p1);

assign tmp_116_fu_1865_p1 = tmp_115_reg_2465;

assign tmp_117_cast_fu_1606_p1 = ap_phi_precharge_reg_pp0_iter4_image_buffer_load_5_s_reg_988;

assign tmp_117_fu_1869_p1 = $signed(ap_pipeline_reg_pp0_iter12_mag_reg_2342);

assign tmp_118_cast_fu_1610_p1 = ap_phi_precharge_reg_pp0_iter4_image_buffer_load_6_s_reg_1025;

assign tmp_118_fu_1872_p2 = ($signed(descriptor_V_q0) + $signed(tmp_117_fu_1869_p1));

assign tmp_80_fu_1302_p4 = {{y_phi_fu_896_p4[ap_const_lv32_4 : ap_const_lv32_3]}};

assign tmp_81_fu_1312_p3 = y_phi_fu_896_p4[ap_const_lv32_3];

assign tmp_82_fu_1355_p1 = blkPosX_mid2_v_v_fu_1348_p3[0:0];

assign tmp_83_fu_1378_p3 = x_reg_903[ap_const_lv32_4];

assign tmp_84_fu_1411_p4 = {{y_2_dup_fu_1397_p2[ap_const_lv32_4 : ap_const_lv32_3]}};

assign tmp_85_fu_1429_p3 = y_2_dup_fu_1397_p2[ap_const_lv32_3];

assign tmp_86_fu_1596_p1 = Gx_fu_1589_p2[7:0];

assign tmp_87_fu_1265_p1 = i1_reg_848;

assign tmp_89_fu_1495_p2 = (tmp_100_cast_mid2_fu_1488_p1 + x_cast_fu_1492_p1);

assign tmp_90_fu_1501_p1 = tmp_89_fu_1495_p2;

assign tmp_91_fu_1521_p2 = (x_mid2_reg_1931 + blkPosX_mid2_fu_1475_p3);

assign tmp_92_fu_1526_p1 = tmp_91_fu_1521_p2;

assign tmp_92_mid2_fu_1359_p1 = blkPosX_mid2_v_v_fu_1348_p3;

assign tmp_93_fu_1546_p2 = (tmp_91_fu_1521_p2 | ap_const_lv5_1);

assign tmp_94_fu_1552_p1 = tmp_93_fu_1546_p2;

assign tmp_94_mid_fu_1392_p2 = (exitcond_flatten_reg_1904 | rev_fu_1386_p2);

assign tmp_95_fu_1621_p1 = Gy_fu_1614_p2[7:0];

assign tmp_96_fu_1629_p2 = ($signed(Gx_cast_fu_1602_p1) - $signed(Gy_cast_fu_1625_p1));

assign tmp_97_fu_1635_p2 = (Gy_fu_1614_p2 | Gx_fu_1589_p2);

assign tmp_98_fu_1641_p3 = tmp_97_fu_1635_p2[ap_const_lv32_8];

assign tmp_99_fu_1649_p2 = (($signed(Gx_fu_1589_p2) < $signed(9'b1)) ? 1'b1 : 1'b0);

assign tmp_fu_1236_p2 = ((i_reg_837 == ap_const_lv7_48) ? 1'b1 : 1'b0);

assign tmp_s_fu_1248_p1 = i_reg_837;

assign x_2_fu_1469_p2 = (x_mid2_fu_1403_p3 + ap_const_lv5_2);

assign x_cast_fu_1492_p1 = x_mid2_reg_1931;

assign x_mid2_fu_1403_p3 = ((tmp_94_mid_fu_1392_p2[0:0] === 1'b1) ? x_mid_fu_1335_p3 : ap_const_lv5_0);

assign x_mid_fu_1335_p3 = ((exitcond_flatten_reg_1904[0:0] === 1'b1) ? ap_const_lv5_0 : x_reg_903);

assign y_2_dup_fu_1397_p2 = (ap_const_lv5_1 + y_mid_fu_1328_p3);

assign y_mid2_fu_1453_p3 = ((tmp_94_mid_fu_1392_p2[0:0] === 1'b1) ? y_mid_fu_1328_p3 : y_2_dup_fu_1397_p2);

assign y_mid_fu_1328_p3 = ((exitcond_flatten_reg_1904[0:0] === 1'b1) ? ap_const_lv5_0 : y_phi_fu_896_p4);

assign y_offset_cast_mid2_c_fu_1795_p1 = ap_pipeline_reg_pp0_iter10_y_offset_cast_mid2_reg_1938;

assign y_offset_cast_mid2_fu_1421_p3 = ((tmp_94_mid_fu_1392_p2[0:0] === 1'b1) ? y_offset_cast_mid_fu_1364_p3 : tmp_84_fu_1411_p4);

assign y_offset_cast_mid_fu_1364_p3 = ((exitcond_flatten_reg_1904[0:0] === 1'b1) ? ap_const_lv2_0 : tmp_80_fu_1302_p4);

always @ (posedge ap_clk) begin
    tmp_103_reg_2348[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    ap_pipeline_reg_pp0_iter6_tmp_103_reg_2348[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    ap_pipeline_reg_pp0_iter7_tmp_103_reg_2348[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    tmp_101_reg_2360[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    ap_pipeline_reg_pp0_iter6_tmp_101_reg_2360[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    ap_pipeline_reg_pp0_iter7_tmp_101_reg_2360[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //computeHistogram0
