// Seed: 140383367
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wor id_5,
    output uwire id_6,
    input tri id_7,
    input tri id_8,
    input supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input wire id_14
    , id_28,
    output wire id_15,
    input uwire id_16,
    input tri1 id_17,
    input tri id_18,
    output wor id_19,
    input tri1 id_20
    , id_29,
    input uwire id_21
    , id_30,
    output tri id_22,
    input tri id_23,
    input wor id_24,
    input tri0 id_25,
    input tri id_26
);
  assign id_4 = -1;
  wire id_31;
  assign id_3 = -1;
  assign id_6 = id_13;
endmodule
module module_1 (
    input  wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri1  id_4,
    input  wor   id_5,
    output wire  id_6,
    input  wire  id_7,
    input  tri   id_8,
    output tri0  id_9
);
  logic id_11 = -1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_9,
      id_9,
      id_1,
      id_6,
      id_8,
      id_3,
      id_8,
      id_3,
      id_8,
      id_0,
      id_3,
      id_8,
      id_9,
      id_3,
      id_7,
      id_0,
      id_6,
      id_0,
      id_2,
      id_9,
      id_3,
      id_7,
      id_1,
      id_5
  );
  assign modCall_1.id_16 = 0;
endmodule
