os      : linux
language: c
dist    : bionic
env     :
  global:
  - TOOLS_DIR: ~/tools
  - VERILATOR_ROOT: ~/tools/verilator
  - YOSYS_ROOT: ~/tools/yosys
  - RISCV: ~/tools/riscv64-unknown-elf
before_install :
- sudo apt-get --yes install flex bison libfl2 libfl-dev perl build-essential clang bison flex libreadline-dev gawk tcl-dev libffi-dev graphviz xdot pkg-config python3 libboost-system-dev libboost-python-dev libboost-filesystem-dev zlib1g-dev
jobs:
  include:
  - name: "Unit Tests"
    script:
    - source ./bin/install-verilator.sh
    - source ./bin/install-toolchain.sh
    - source ./bin/conf.sh
    - make build-core_top
    - make build-unit-tests-core
    - make run-unit-tests-core
  - name: "Core Complex (CCX)"
    script:
    - source ./bin/install-verilator.sh
    - source ./bin/install-toolchain.sh
    - source ./bin/conf.sh
    - make build-ccx_top
    - make build-unit-tests-ccx
    - make run-unit-tests-ccx
  - name: "Embench IoT"
    script:
    - source ./bin/install-verilator.sh
    - source ./bin/install-toolchain.sh
    - source ./bin/conf.sh
    - make build-ccx_top
    - make build-embench-binaries
    - make build-embench-targets
    - make run-embench-targets
    - grep -rn ">> Finished after .* simulated clock cycles" work/embench/src/
  - name: "Designer Assertions"
    script:
    - source ./bin/install-yosys.sh
    - source ./bin/install-symbiyosys.sh
    - source ./bin/install-boolector.sh
    - source ./bin/conf.sh
    - make -j $(nproc) da-prove-all
  - name: "riscv-formal"
    script:
    - source ./bin/install-yosys.sh
    - source ./bin/conf.sh
    - echo "riscv-formal flow not implemented"
  - name: "Synthesis"
    script:
    - source ./bin/install-yosys.sh
    - source ./bin/conf.sh
    - make synthesise-cmos
cache   :
  directories:
  - ~/tools/verilator
  - ~/tools/yosys
  - ~/tools/symbiyosys
  - ~/tools/boolector
  - ~/tools/riscv64-unknown-elf

