{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573777236435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573777236435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 16:20:21 2019 " "Processing started: Thu Nov 14 16:20:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573777236435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573777236435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573777236435 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573777238726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573777238726 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab7_assignment_defaults.bdf " "Can't analyze file -- file Lab7_assignment_defaults.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573777252526 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sev_seg.v " "Can't analyze file -- file sev_seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573777252576 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux4to1.v " "Can't analyze file -- file mux4to1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573777252626 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab7.bdf 1 1 " "Using design file lab7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Found entity 1: Lab7" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573777253696 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573777253696 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573777253736 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "UP " "Undeclared parameter UP" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 136 808 944 336 "inst6" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573777253786 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_DIRECTION UP " "Can't find a definition for parameter LPM_DIRECTION -- assuming UP was intended to be a quoted string" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 136 808 944 336 "inst6" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1573777253786 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "DOWN " "Undeclared parameter DOWN" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 432 800 936 632 "inst7" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573777253786 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_DIRECTION DOWN " "Can't find a definition for parameter LPM_DIRECTION -- assuming DOWN was intended to be a quoted string" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 432 800 936 632 "inst7" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1573777253786 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spec_7seg.v 1 1 " "Using design file spec_7seg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spec_7seg " "Found entity 1: spec_7seg" {  } { { "spec_7seg.v" "" { Text "Z:/dcengr/Labs/Lab7/spec_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573777254266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573777254266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spec_7seg spec_7seg:inst2 " "Elaborating entity \"spec_7seg\" for hierarchy \"spec_7seg:inst2\"" {  } { { "lab7.bdf" "inst2" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 224 296 480 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777254296 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_status_code_continuous.v 1 1 " "Using design file my_status_code_continuous.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_status_code_continuous " "Found entity 1: my_status_code_continuous" {  } { { "my_status_code_continuous.v" "" { Text "Z:/dcengr/Labs/Lab7/my_status_code_continuous.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573777254576 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573777254576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_status_code_continuous my_status_code_continuous:inst3 " "Elaborating entity \"my_status_code_continuous\" for hierarchy \"my_status_code_continuous:inst3\"" {  } { { "lab7.bdf" "inst3" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 352 296 456 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777254606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE LPM_COMPARE:inst5 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"LPM_COMPARE:inst5\"" {  } { { "lab7.bdf" "inst5" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 256 -184 -56 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777254986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE:inst5 " "Elaborated megafunction instantiation \"LPM_COMPARE:inst5\"" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 256 -184 -56 384 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777255006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE:inst5 " "Instantiated megafunction \"LPM_COMPARE:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573777255006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573777255006 ""}  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 256 -184 -56 384 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573777255006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d5f " "Found entity 1: cmpr_d5f" {  } { { "db/cmpr_d5f.tdf" "" { Text "Z:/dcengr/Labs/Lab7/db/cmpr_d5f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573777255276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573777255276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d5f LPM_COMPARE:inst5\|cmpr_d5f:auto_generated " "Elaborating entity \"cmpr_d5f\" for hierarchy \"LPM_COMPARE:inst5\|cmpr_d5f:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777255326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst6 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst6\"" {  } { { "lab7.bdf" "inst6" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 136 808 944 336 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777255676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst6 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst6\"" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 136 808 944 336 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777255696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst6 " "Instantiated megafunction \"LPM_COUNTER:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573777255696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573777255696 ""}  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 136 808 944 336 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573777255696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kdi " "Found entity 1: cntr_kdi" {  } { { "db/cntr_kdi.tdf" "" { Text "Z:/dcengr/Labs/Lab7/db/cntr_kdi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573777255976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573777255976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kdi LPM_COUNTER:inst6\|cntr_kdi:auto_generated " "Elaborating entity \"cntr_kdi\" for hierarchy \"LPM_COUNTER:inst6\|cntr_kdi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777256036 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_module.v 1 1 " "Using design file clock_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_module " "Found entity 1: clock_module" {  } { { "clock_module.v" "" { Text "Z:/dcengr/Labs/Lab7/clock_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573777256456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573777256456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_module clock_module:inst4 " "Elaborating entity \"clock_module\" for hierarchy \"clock_module:inst4\"" {  } { { "lab7.bdf" "inst4" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 472 296 464 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777256506 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk1 clock_module.v(34) " "Verilog HDL Always Construct warning at clock_module.v(34): inferring latch(es) for variable \"clk1\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_module.v" "" { Text "Z:/dcengr/Labs/Lab7/clock_module.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573777256526 "|Lab7|clock_module:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk2 clock_module.v(34) " "Verilog HDL Always Construct warning at clock_module.v(34): inferring latch(es) for variable \"clk2\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_module.v" "" { Text "Z:/dcengr/Labs/Lab7/clock_module.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573777256526 "|Lab7|clock_module:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk2 clock_module.v(34) " "Inferred latch for \"clk2\" at clock_module.v(34)" {  } { { "clock_module.v" "" { Text "Z:/dcengr/Labs/Lab7/clock_module.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573777256526 "|Lab7|clock_module:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk1 clock_module.v(34) " "Inferred latch for \"clk1\" at clock_module.v(34)" {  } { { "clock_module.v" "" { Text "Z:/dcengr/Labs/Lab7/clock_module.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573777256526 "|Lab7|clock_module:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_counter.v 1 1 " "Using design file clock_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_counter " "Found entity 1: clock_counter" {  } { { "clock_counter.v" "" { Text "Z:/dcengr/Labs/Lab7/clock_counter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573777256936 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573777256936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_counter clock_module:inst4\|clock_counter:cc " "Elaborating entity \"clock_counter\" for hierarchy \"clock_module:inst4\|clock_counter:cc\"" {  } { { "clock_module.v" "cc" { Text "Z:/dcengr/Labs/Lab7/clock_module.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777256996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst7 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst7\"" {  } { { "lab7.bdf" "inst7" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 432 800 936 632 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777257156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst7 " "Elaborated megafunction instantiation \"LPM_COUNTER:inst7\"" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 432 800 936 632 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777257176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst7 " "Instantiated megafunction \"LPM_COUNTER:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573777257176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573777257176 ""}  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 432 800 936 632 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573777257176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7ki " "Found entity 1: cntr_7ki" {  } { { "db/cntr_7ki.tdf" "" { Text "Z:/dcengr/Labs/Lab7/db/cntr_7ki.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573777257546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573777257546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7ki LPM_COUNTER:inst7\|cntr_7ki:auto_generated " "Elaborating entity \"cntr_7ki\" for hierarchy \"LPM_COUNTER:inst7\|cntr_7ki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/apps/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777257646 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clock_module:inst4\|clk2 " "LATCH primitive \"clock_module:inst4\|clk2\" is permanently enabled" {  } { { "clock_module.v" "" { Text "Z:/dcengr/Labs/Lab7/clock_module.v" 4 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573777259457 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clock_module:inst4\|clk1 " "LATCH primitive \"clock_module:inst4\|clk1\" is permanently enabled" {  } { { "clock_module.v" "" { Text "Z:/dcengr/Labs/Lab7/clock_module.v" 3 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1573777259457 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_module:inst4\|clk1~0 " "Found clock multiplexer clock_module:inst4\|clk1~0" {  } { { "clock_module.v" "" { Text "Z:/dcengr/Labs/Lab7/clock_module.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1573777259467 "|Lab7|clock_module:inst4|clk1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_module:inst4\|clk2~0 " "Found clock multiplexer clock_module:inst4\|clk2~0" {  } { { "clock_module.v" "" { Text "Z:/dcengr/Labs/Lab7/clock_module.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1573777259467 "|Lab7|clock_module:inst4|clk2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1573777259467 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 248 528 704 264 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 248 528 704 264 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 248 528 704 264 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 248 528 704 264 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 96 544 720 112 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 96 544 720 112 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 96 544 720 112 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 96 544 720 112 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 168 536 712 184 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 168 536 712 184 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 168 536 712 184 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "lab7.bdf" "" { Schematic "Z:/dcengr/Labs/Lab7/lab7.bdf" { { 168 536 712 184 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573777260527 "|Lab7|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573777260527 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573777260747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573777261737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573777263387 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573777263387 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573777264367 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573777264367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573777264367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573777264367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "667 " "Peak virtual memory: 667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573777264527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 16:21:04 2019 " "Processing ended: Thu Nov 14 16:21:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573777264527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573777264527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573777264527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573777264527 ""}
