Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Programs/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 624f3876d5c0483ebddcba4dbe8c8078 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot parity_tb_behav xil_defaultlib.parity_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture parity2 of entity xil_defaultlib.parity_unit [parity_unit_default]
Compiling architecture behaviour of entity xil_defaultlib.parity_tb
Built simulation snapshot parity_tb_behav
