#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jun 10 16:50:57 2025
# Process ID: 29968
# Current directory: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28400 C:\Users\zhanggenqi\Desktop\DSP_in_VLSI\FINAL\VIVADO\DSP_in_VLSI_FINAL_v5\DSP_in_VLSI_FINAL_v5.xpr
# Log file: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/vivado.log
# Journal file: C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5\vivado.jou
# Running On        :DESKTOP-T5CR5M4
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12500
# CPU Frequency     :2995 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16905 MB
# Swap memory       :21955 MB
# Total Virtual     :38860 MB
# Available Virtual :5636 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/DSP_in_VLSI_FINAL_v5.xpr
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/waveform/testbench_behav.wcfg
source testbench.tcl
restart
run all
launch_simulation
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/waveform/testbench_behav.wcfg
source testbench.tcl
restart
run all
restart
run all
restart
run all
save_wave_config {C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/waveform/testbench_behav.wcfg}
current_sim simulation_1
close_sim
launch_simulation -mode post-synthesis -type timing
close_sim
launch_simulation -mode post-synthesis -type timing
open_wave_config C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/VIVADO/DSP_in_VLSI_FINAL_v5/waveform/testbench_behav.wcfg
source testbench.tcl
restart
run all
close_sim
