// Seed: 3581007503
module module_0;
  wire id_1;
  ;
  wire id_2;
  module_2 modCall_1 ();
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd26
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  assign id_2[id_1] = id_1;
  wire [1 : -1 'd0] id_3;
  assign id_2[-1] = 1;
endmodule
module module_2;
  wire id_1;
  assign module_3.id_0 = 0;
endmodule
module module_3 #(
    parameter id_3 = 32'd22
) (
    input tri1 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri1 _id_3
);
  wire id_5;
  logic [1 : id_3] id_6;
  assign id_6 = 1;
  module_2 modCall_1 ();
endmodule
