CSCD_SAVED,VAR_0
DRXD_BANDWIDTH_6MHZ_IN_HZ,VAR_1
DRXD_BANDWIDTH_7MHZ_IN_HZ,VAR_2
DRXD_BANDWIDTH_8MHZ_IN_HZ,VAR_3
DRXD_OSCDEV_DONT_SCAN,VAR_4
FE_IF_REG_INCR0__A,VAR_5
LC_RA_RAM_IFINCR_NOM_L__A,VAR_6
MulDiv32,FUNC_0
Read32,FUNC_1
SC_RA_RAM_IF_SAVE__AX,VAR_7
SC_RA_RAM_SAMPLE_RATE_COUNT__A,VAR_8
Write16,FUNC_2
stub1,FUNC_3
CorrectSysClockDeviation,FUNC_4
state,VAR_9
status,VAR_10
incr,VAR_11
nomincr,VAR_12
bandwidth,VAR_13
sysClockInHz,VAR_14
sysClockFreq,VAR_15
oscClockDeviation,VAR_16
Diff,VAR_17
