{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511826540344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511826540349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 15:49:00 2017 " "Processing started: Mon Nov 27 15:49:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511826540349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1511826540349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1511826540349 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1511826540791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1511826540791 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.sv(75) " "Verilog HDL warning at processor.sv(75): extended using \"x\" or \"z\"" {  } { { "processor.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv" 75 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549790 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.sv(77) " "Verilog HDL warning at processor.sv(77): extended using \"x\" or \"z\"" {  } { { "processor.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAddr9 daddr9 processor.sv(14) " "Verilog HDL Declaration information at processor.sv(14): object \"DAddr9\" differs only in case from object \"daddr9\" in the same scope" {  } { { "processor.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511826549790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Imm16 imm16 processor.sv(25) " "Verilog HDL Declaration information at processor.sv(25): object \"Imm16\" differs only in case from object \"imm16\" in the same scope" {  } { { "processor.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1511826549790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549792 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_testbench " "Found entity 2: processor_testbench" {  } { { "processor.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_26.sv 1 1 " "Found 1 design units, including 1 entities, in source file se_26.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SE_26 " "Found entity 1: SE_26" {  } { { "SE_26.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/SE_26.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_19.sv 1 1 " "Found 1 design units, including 1 entities, in source file se_19.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SE_19 " "Found entity 1: SE_19" {  } { { "SE_19.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/SE_19.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4_16 " "Found entity 1: decoder4_16" {  } { { "decoder4_16.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder4_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549795 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder4_16_testbench " "Found entity 2: decoder4_16_testbench" {  } { { "decoder4_16.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder4_16.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder2_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549796 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder2_4_testbench " "Found entity 2: decoder2_4_testbench" {  } { { "decoder2_4.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder2_4.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder1_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder1_2 " "Found entity 1: decoder1_2" {  } { { "decoder1_2.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder1_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549797 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder1_2_testbench " "Found entity 2: decoder1_2_testbench" {  } { { "decoder1_2.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder1_2.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_or.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND_OR " "Found entity 1: AND_OR" {  } { { "AND_OR.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/AND_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549798 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_NOR " "Found entity 2: NAND_NOR" {  } { { "AND_OR.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/AND_OR.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.v 0 0 " "Found 0 design units, including 0 entities, in source file decoder5_32.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "decoder5_32.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder5_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549800 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder5_32_testbench " "Found entity 2: decoder5_32_testbench" {  } { { "decoder5_32.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/decoder5_32.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_multibits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_multibits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_multibits " "Found entity 1: mux2_1_multibits" {  } { { "mux2_1_multibits.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux2_1_multibits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_data_pass.sv 2 2 " "Found 2 design units, including 2 entities, in source file single_data_pass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_data_pass " "Found entity 1: single_data_pass" {  } { { "single_data_pass.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_data_pass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549802 ""} { "Info" "ISGN_ENTITY_NAME" "2 single_data_pass_testbench " "Found entity 2: single_data_pass_testbench" {  } { { "single_data_pass.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_data_pass.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regstim.sv 1 1 " "Found 1 design units, including 1 entities, in source file regstim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "regstim.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/regstim.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux32_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549806 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux32_1_testbench " "Found entity 2: mux32_1_testbench" {  } { { "mux32_1.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux32_1.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux16_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "mux16_1.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux16_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549807 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux16_1_testbench " "Found entity 2: mux16_1_testbench" {  } { { "mux16_1.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux16_1.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple_data_pass.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiple_data_pass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiple_data_pass " "Found entity 1: multiple_data_pass" {  } { { "multiple_data_pass.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/multiple_data_pass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549808 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiple_data_pass_testbench " "Found entity 2: multiple_data_pass_testbench" {  } { { "multiple_data_pass.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/multiple_data_pass.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/multiplexor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549809 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplexor_testbench " "Found entity 2: multiplexor_testbench" {  } { { "multiplexor.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/multiplexor.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549810 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549810 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549810 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/instructmem.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549811 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/instructmem.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549814 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_to_enable.sv 2 2 " "Found 2 design units, including 2 entities, in source file clk_to_enable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_to_enable " "Found entity 1: clk_to_enable" {  } { { "clk_to_enable.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/clk_to_enable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549815 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_to_enable_testbench " "Found entity 2: clk_to_enable_testbench" {  } { { "clk_to_enable.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/clk_to_enable.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/alustim.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549817 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549819 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1_testbench " "Found entity 2: mux4_1_testbench" {  } { { "mux4_1.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux4_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_subtr_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file add_subtr_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_subtr_unit " "Found entity 1: add_subtr_unit" {  } { { "add_subtr_unit.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/add_subtr_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549820 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_subtr_unit_testbench " "Found entity 2: add_subtr_unit_testbench" {  } { { "add_subtr_unit.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/add_subtr_unit.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux8_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549821 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8_1_testbench " "Found entity 2: mux8_1_testbench" {  } { { "mux8_1.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux8_1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file single_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_alu " "Found entity 1: single_alu" {  } { { "single_alu.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549822 ""} { "Info" "ISGN_ENTITY_NAME" "2 single_alu_testbench " "Found entity 2: single_alu_testbench" {  } { { "single_alu.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_alu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_left_2.sv 2 2 " "Found 2 design units, including 2 entities, in source file shifter_left_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_left_2 " "Found entity 1: shifter_left_2" {  } { { "shifter_left_2.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/shifter_left_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549825 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter_left_2_testbench " "Found entity 2: shifter_left_2_testbench" {  } { { "shifter_left_2.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/shifter_left_2.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_to_shifter.sv 2 2 " "Found 2 design units, including 2 entities, in source file se_to_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SE_to_shifter " "Found entity 1: SE_to_shifter" {  } { { "SE_to_shifter.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/SE_to_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549827 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE_to_shifter_testbench " "Found entity 2: SE_to_shifter_testbench" {  } { { "SE_to_shifter.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/SE_to_shifter.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549828 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_testbench " "Found entity 2: adder_testbench" {  } { { "adder.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/adder.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_intromem_system.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc_intromem_system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_intromem_system " "Found entity 1: PC_intromem_system" {  } { { "PC_intromem_system.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549829 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_intromem_system_testbench " "Found entity 2: PC_intromem_system_testbench" {  } { { "PC_intromem_system.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countercontrolsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file countercontrolsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flagStoredSystem " "Found entity 1: flagStoredSystem" {  } { { "counterControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/counterControlSystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se.sv 1 1 " "Found 1 design units, including 1 entities, in source file se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SE " "Found entity 1: SE" {  } { { "SE.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/SE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549831 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(20) " "Verilog HDL warning at registerAluControlSystem.sv(20): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(22) " "Verilog HDL warning at registerAluControlSystem.sv(22): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(25) " "Verilog HDL warning at registerAluControlSystem.sv(25): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(28) " "Verilog HDL warning at registerAluControlSystem.sv(28): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(30) " "Verilog HDL warning at registerAluControlSystem.sv(30): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(33) " "Verilog HDL warning at registerAluControlSystem.sv(33): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(34) " "Verilog HDL warning at registerAluControlSystem.sv(34): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(35) " "Verilog HDL warning at registerAluControlSystem.sv(35): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(41) " "Verilog HDL warning at registerAluControlSystem.sv(41): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(43) " "Verilog HDL warning at registerAluControlSystem.sv(43): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(46) " "Verilog HDL warning at registerAluControlSystem.sv(46): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(47) " "Verilog HDL warning at registerAluControlSystem.sv(47): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(48) " "Verilog HDL warning at registerAluControlSystem.sv(48): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(54) " "Verilog HDL warning at registerAluControlSystem.sv(54): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(56) " "Verilog HDL warning at registerAluControlSystem.sv(56): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(59) " "Verilog HDL warning at registerAluControlSystem.sv(59): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(60) " "Verilog HDL warning at registerAluControlSystem.sv(60): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(61) " "Verilog HDL warning at registerAluControlSystem.sv(61): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(62) " "Verilog HDL warning at registerAluControlSystem.sv(62): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(64) " "Verilog HDL warning at registerAluControlSystem.sv(64): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(67) " "Verilog HDL warning at registerAluControlSystem.sv(67): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(69) " "Verilog HDL warning at registerAluControlSystem.sv(69): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(73) " "Verilog HDL warning at registerAluControlSystem.sv(73): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(74) " "Verilog HDL warning at registerAluControlSystem.sv(74): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(77) " "Verilog HDL warning at registerAluControlSystem.sv(77): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(82) " "Verilog HDL warning at registerAluControlSystem.sv(82): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(86) " "Verilog HDL warning at registerAluControlSystem.sv(86): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(87) " "Verilog HDL warning at registerAluControlSystem.sv(87): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(90) " "Verilog HDL warning at registerAluControlSystem.sv(90): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(95) " "Verilog HDL warning at registerAluControlSystem.sv(95): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 95 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(98) " "Verilog HDL warning at registerAluControlSystem.sv(98): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(99) " "Verilog HDL warning at registerAluControlSystem.sv(99): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(101) " "Verilog HDL warning at registerAluControlSystem.sv(101): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 101 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(103) " "Verilog HDL warning at registerAluControlSystem.sv(103): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(117) " "Verilog HDL warning at registerAluControlSystem.sv(117): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(120) " "Verilog HDL warning at registerAluControlSystem.sv(120): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 120 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(121) " "Verilog HDL warning at registerAluControlSystem.sv(121): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(123) " "Verilog HDL warning at registerAluControlSystem.sv(123): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(125) " "Verilog HDL warning at registerAluControlSystem.sv(125): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(143) " "Verilog HDL warning at registerAluControlSystem.sv(143): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(144) " "Verilog HDL warning at registerAluControlSystem.sv(144): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(147) " "Verilog HDL warning at registerAluControlSystem.sv(147): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 147 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549833 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(152) " "Verilog HDL warning at registerAluControlSystem.sv(152): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(156) " "Verilog HDL warning at registerAluControlSystem.sv(156): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 156 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(157) " "Verilog HDL warning at registerAluControlSystem.sv(157): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(160) " "Verilog HDL warning at registerAluControlSystem.sv(160): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 160 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(165) " "Verilog HDL warning at registerAluControlSystem.sv(165): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 165 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549834 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 registerAluControlSystem.sv(168) " "Verilog HDL Expression warning at registerAluControlSystem.sv(168): truncated literal to match 5 bits" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 168 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1511826549834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(170) " "Verilog HDL warning at registerAluControlSystem.sv(170): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(171) " "Verilog HDL warning at registerAluControlSystem.sv(171): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(172) " "Verilog HDL warning at registerAluControlSystem.sv(172): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 172 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registerAluControlSystem.sv(173) " "Verilog HDL warning at registerAluControlSystem.sv(173): extended using \"x\" or \"z\"" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registeralucontrolsystem.sv 1 1 " "Found 1 design units, including 1 entities, in source file registeralucontrolsystem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerAluControlSystem " "Found entity 1: registerAluControlSystem" {  } { { "registerAluControlSystem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/registerAluControlSystem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_se.sv 1 1 " "Found 1 design units, including 1 entities, in source file unsigned_se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Unsigned_SE " "Found entity 1: Unsigned_SE" {  } { { "Unsigned_SE.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/Unsigned_SE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/IFID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mult_D_FF " "Found entity 1: Mult_D_FF" {  } { { "Mult_D_FF.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/Mult_D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifex.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFEX " "Found entity 1: IFEX" {  } { { "IFEX.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/IFEX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file exmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "EXMEM.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/EXMEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwr.sv 1 1 " "Found 1 design units, including 1 entities, in source file memwr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemWR " "Found entity 1: MemWR" {  } { { "MemWR.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/MemWR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/forwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_multibits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1_multibits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_multibits " "Found entity 1: mux4_1_multibits" {  } { { "mux4_1_multibits.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux4_1_multibits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipclkcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipclkcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipClkControl " "Found entity 1: flipClkControl" {  } { { "flipClkControl.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/flipClkControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchzero.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchzero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchZero " "Found entity 1: branchZero" {  } { { "branchZero.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/branchZero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549845 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branchControl.sv(19) " "Verilog HDL warning at branchControl.sv(19): extended using \"x\" or \"z\"" {  } { { "branchControl.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/branchControl.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549846 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branchControl.sv(25) " "Verilog HDL warning at branchControl.sv(25): extended using \"x\" or \"z\"" {  } { { "branchControl.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/branchControl.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549846 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branchControl.sv(34) " "Verilog HDL warning at branchControl.sv(34): extended using \"x\" or \"z\"" {  } { { "branchControl.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/branchControl.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549846 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branchControl.sv(38) " "Verilog HDL warning at branchControl.sv(38): extended using \"x\" or \"z\"" {  } { { "branchControl.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/branchControl.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549846 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "branchControl.sv(39) " "Verilog HDL warning at branchControl.sv(39): extended using \"x\" or \"z\"" {  } { { "branchControl.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/branchControl.sv" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1511826549846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file branchcontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branchControl " "Found entity 1: branchControl" {  } { { "branchControl.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/branchControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511826549846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1511826549846 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1511826550011 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ReadData1 processor.sv(13) " "Output port \"ReadData1\" at processor.sv(13) has no driver" {  } { { "processor.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Design Software" 0 -1 1511826550041 "|processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ReadData2 processor.sv(13) " "Output port \"ReadData2\" at processor.sv(13) has no driver" {  } { { "processor.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Design Software" 0 -1 1511826550041 "|processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WriteData processor.sv(11) " "Output port \"WriteData\" at processor.sv(11) has no driver" {  } { { "processor.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Design Software" 0 -1 1511826550041 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_intromem_system PC_intromem_system:instr_sources " "Elaborating entity \"PC_intromem_system\" for hierarchy \"PC_intromem_system:instr_sources\"" {  } { { "processor.sv" "instr_sources" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/processor.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc PC_intromem_system:instr_sources\|pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"PC_intromem_system:instr_sources\|pc:program_counter\"" {  } { { "PC_intromem_system.sv" "program_counter" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF PC_intromem_system:instr_sources\|pc:program_counter\|D_FF:eapc\[0\].FF " "Elaborating entity \"D_FF\" for hierarchy \"PC_intromem_system:instr_sources\|pc:program_counter\|D_FF:eapc\[0\].FF\"" {  } { { "pc.sv" "eapc\[0\].FF" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/pc.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_multibits PC_intromem_system:instr_sources\|mux2_1_multibits:pcinput " "Elaborating entity \"mux2_1_multibits\" for hierarchy \"PC_intromem_system:instr_sources\|mux2_1_multibits:pcinput\"" {  } { { "PC_intromem_system.sv" "pcinput" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 PC_intromem_system:instr_sources\|mux2_1_multibits:pcinput\|mux2_1:eamux\[0\].multi_mux " "Elaborating entity \"mux2_1\" for hierarchy \"PC_intromem_system:instr_sources\|mux2_1_multibits:pcinput\|mux2_1:eamux\[0\].multi_mux\"" {  } { { "mux2_1_multibits.sv" "eamux\[0\].multi_mux" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux2_1_multibits.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder PC_intromem_system:instr_sources\|adder:regular_add " "Elaborating entity \"adder\" for hierarchy \"PC_intromem_system:instr_sources\|adder:regular_add\"" {  } { { "PC_intromem_system.sv" "regular_add" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu PC_intromem_system:instr_sources\|adder:regular_add\|alu:add " "Elaborating entity \"alu\" for hierarchy \"PC_intromem_system:instr_sources\|adder:regular_add\|alu:add\"" {  } { { "adder.sv" "add" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/adder.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_alu PC_intromem_system:instr_sources\|adder:regular_add\|alu:add\|single_alu:zero_bit " "Elaborating entity \"single_alu\" for hierarchy \"PC_intromem_system:instr_sources\|adder:regular_add\|alu:add\|single_alu:zero_bit\"" {  } { { "alu.sv" "zero_bit" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/alu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550335 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mux_in\[7\] 0 single_alu.sv(5) " "Net \"mux_in\[7\]\" at single_alu.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "single_alu.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_alu.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1511826550362 "|alu|single_alu:zero_bit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mux_in\[1\] 0 single_alu.sv(5) " "Net \"mux_in\[1\]\" at single_alu.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "single_alu.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_alu.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1511826550362 "|alu|single_alu:zero_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_subtr_unit PC_intromem_system:instr_sources\|adder:regular_add\|alu:add\|single_alu:zero_bit\|add_subtr_unit:ad_sub_unit " "Elaborating entity \"add_subtr_unit\" for hierarchy \"PC_intromem_system:instr_sources\|adder:regular_add\|alu:add\|single_alu:zero_bit\|add_subtr_unit:ad_sub_unit\"" {  } { { "single_alu.sv" "ad_sub_unit" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_alu.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 PC_intromem_system:instr_sources\|adder:regular_add\|alu:add\|single_alu:zero_bit\|mux8_1:alu_connect " "Elaborating entity \"mux8_1\" for hierarchy \"PC_intromem_system:instr_sources\|adder:regular_add\|alu:add\|single_alu:zero_bit\|mux8_1:alu_connect\"" {  } { { "single_alu.sv" "alu_connect" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/single_alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 PC_intromem_system:instr_sources\|adder:regular_add\|alu:add\|single_alu:zero_bit\|mux8_1:alu_connect\|mux4_1:m1 " "Elaborating entity \"mux4_1\" for hierarchy \"PC_intromem_system:instr_sources\|adder:regular_add\|alu:add\|single_alu:zero_bit\|mux8_1:alu_connect\|mux4_1:m1\"" {  } { { "mux8_1.sv" "m1" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/mux8_1.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem PC_intromem_system:instr_sources\|instructmem:to_instructmem " "Elaborating entity \"instructmem\" for hierarchy \"PC_intromem_system:instr_sources\|instructmem:to_instructmem\"" {  } { { "PC_intromem_system.sv" "to_instructmem" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1511826550774 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(31) " "Verilog HDL warning at instructmem.sv(31): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/instructmem.sv" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1511826550777 "|processor|PC_intromem_system:instr_sources|instructmem:to_instructmem"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ test12_ToUpper.arm(105) " "Verilog HDL syntax error at test12_ToUpper.arm(105) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "./benchmarks/test12_ToUpper.arm" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/benchmarks/test12_ToUpper.arm" 105 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1511826550777 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(50) " "Verilog HDL Display System Task info at instructmem.sv(50): Running benchmark: " {  } { { "instructmem.sv" "" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/instructmem.sv" 50 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1511826550777 "|processor|PC_intromem_system:instr_sources|instructmem:to_instructmem"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "PC_intromem_system:instr_sources\|instructmem:to_instructmem " "Can't elaborate user hierarchy \"PC_intromem_system:instr_sources\|instructmem:to_instructmem\"" {  } { { "PC_intromem_system.sv" "to_instructmem" { Text "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/PC_intromem_system.sv" 15 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1511826550778 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file F:/ebook/EE469/Lab4_files_Qihua_Yang_1534960/Lab4_files/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1511826550824 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511826550868 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 27 15:49:10 2017 " "Processing ended: Mon Nov 27 15:49:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511826550868 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511826550868 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511826550868 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1511826550868 ""}
