; Top Design: "PLL_lib:cell_1:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="PLL_lib:cell_1:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
Port:TermG1  N__0 0 Num=1 Z=50 Ohm Noise=yes 
Port:TermG2  N__1 0 Num=2 Z=50 Ohm Noise=yes 
Short:DC_Block1  N__0 N__10 Mode=1 
Short:DC_Feed1  N__10 N__4 Mode=-1 
aele Mu1=mu(S);
aele MuPrime1=mu_prime(S);
Short:DC_Block2  N__14 N__1 Mode=1 
Short:DC_Feed2  N__5 N__15 Mode=-1 
V_Source:SRC1  N__4 0 Type="V_DC" Vdc=-0.4 V SaveCurrent=1 
V_Source:SRC2  N__5 0 Type="V_DC" Vdc=3.0 V SaveCurrent=1 
S_Param:SP1 CalcS=yes CalcY=no CalcZ=no GroupDelayAperture=1e-4 FreqConversion=no FreqConversionPort=1 StatusLevel=2 CalcNoise=yes SortNoise=0 BandwidthForNoise=1.0 Hz DevOpPtLevel=0 \
SweepVar="freq" SweepPlan="SP1_stim" OutputPlan="SP1_Output" 

SweepPlan: SP1_stim Start=0.5 GHz Stop=6 GHz Step=0.1 GHz 

OutputPlan:SP1_Output \
      Type="Output" \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2

#load "python","LinearCollapse"
Component Module="LinearCollapse" Type="ModelExtractor" NetworkRepresentation=2

Options:Options1 Temp=16.85 Tnom=25 TopologyCheck=yes ForceS_Params=yes GiveAllWarnings=yes  \
MaxWarnings=10 ForceM_Params=yes InitialGuessAnnotation=0 TopologyCheckMessages=no doDeltaAC=no  \
ReduceSPortRatio=0.5 WarnSOA=yes MaxWarnSOA=5 Census=no MinNodalR=1e-2 Ohm  \
LargeCapThreshold=1e-3 F EnableAssertChecks=no EnableSpareRemoval=no 

#uselib "RfTransistorLibrary" , "pf_hp_ATF21170_19931015"
pf_hp_ATF21170_19931015:A1  N__15 N__10 0 0 
R:R1  N__15 N__14 R=15 Ohm Noise=yes 
R:R2  N__12 N__10 R=420 Ohm Noise=yes 
C:C1  0 N__12 C=2.2 pF 
