23:01:46 DEBUG : Logs will be stored at 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/IDE.log'.
23:01:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\temp_xsdb_launch_script.tcl
23:01:49 INFO  : Registering command handlers for Vitis TCF services
23:01:49 INFO  : Platform repository initialization has completed.
23:01:52 INFO  : XSCT server has started successfully.
23:01:52 INFO  : Successfully done setting XSCT server connection channel  
23:01:52 INFO  : plnx-install-location is set to ''
23:01:52 INFO  : Successfully done setting workspace for the tool. 
23:01:52 INFO  : Successfully done query RDI_DATADIR 
23:02:34 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
23:02:34 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
23:02:34 WARN  : An unexpected exception occurred in the module 'platform project logging'
23:02:34 INFO  : Platform 'cpu_test_wrapper' is added to custom repositories.
23:02:42 INFO  : Platform 'cpu_test_wrapper' is added to custom repositories.
23:03:33 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
23:03:33 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
23:03:34 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:03:56 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:04:08 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:04:37 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:04:53 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:05:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:05:35 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:26 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:06:26 INFO  : 'jtag frequency' command is executed.
23:06:26 INFO  : Context for 'APU' is selected.
23:06:26 INFO  : System reset is completed.
23:06:29 INFO  : 'after 3000' command is executed.
23:06:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:06:32 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:06:32 INFO  : Context for 'APU' is selected.
23:06:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:06:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:32 INFO  : Context for 'APU' is selected.
23:06:32 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:06:32 INFO  : 'ps7_init' command is executed.
23:06:32 INFO  : 'ps7_post_config' command is executed.
23:06:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:33 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:33 INFO  : 'con' command is executed.
23:06:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:33 INFO  : Disconnected from the channel tcfchan#2.
23:15:55 DEBUG : Logs will be stored at 'D:/MyWorks/Programs/Verilog/vivado/cpu_test/vitis/IDE.log'.
23:17:11 DEBUG : Logs will be stored at 'D:/MyWorks/Programs/Verilog/vivado/cpu_test/vitis/IDE.log'.
19:55:39 DEBUG : Logs will be stored at 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/IDE.log'.
19:55:39 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\temp_xsdb_launch_script.tcl
19:55:42 INFO  : Platform repository initialization has completed.
19:55:42 INFO  : Registering command handlers for Vitis TCF services
19:55:42 INFO  : XSCT server has started successfully.
19:55:43 INFO  : Successfully done setting XSCT server connection channel  
19:55:43 INFO  : plnx-install-location is set to ''
19:55:43 INFO  : Successfully done query RDI_DATADIR 
19:55:43 INFO  : Successfully done setting workspace for the tool. 
19:56:27 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
19:57:44 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
19:57:44 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:57:45 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
19:57:45 INFO  : Updating application flags with new BSP settings...
19:57:45 INFO  : Successfully updated application flags for project cpu.
19:58:40 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
19:58:52 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
19:58:52 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
19:58:52 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:01:32 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:03:17 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:37 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:03:37 INFO  : 'jtag frequency' command is executed.
20:03:37 INFO  : Context for 'APU' is selected.
20:03:37 INFO  : System reset is completed.
20:03:40 INFO  : 'after 3000' command is executed.
20:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:03:42 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:03:42 INFO  : Context for 'APU' is selected.
20:03:43 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:03:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:43 INFO  : Context for 'APU' is selected.
20:03:43 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:03:43 INFO  : 'ps7_init' command is executed.
20:03:43 INFO  : 'ps7_post_config' command is executed.
20:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:44 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:44 INFO  : 'con' command is executed.
20:03:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:03:44 INFO  : Disconnected from the channel tcfchan#3.
20:04:41 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:04:42 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
20:04:42 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
20:04:42 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.mmi' stored in project is removed.
20:04:42 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
20:04:42 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
20:04:45 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
20:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:16 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:05:16 INFO  : 'jtag frequency' command is executed.
20:05:16 INFO  : Context for 'APU' is selected.
20:05:16 INFO  : System reset is completed.
20:05:19 INFO  : 'after 3000' command is executed.
20:05:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:05:22 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:05:22 INFO  : Context for 'APU' is selected.
20:05:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:22 INFO  : Context for 'APU' is selected.
20:05:22 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:05:22 INFO  : 'ps7_init' command is executed.
20:05:22 INFO  : 'ps7_post_config' command is executed.
20:05:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:23 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:23 INFO  : 'con' command is executed.
20:05:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:05:23 INFO  : Disconnected from the channel tcfchan#5.
20:06:48 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:08:14 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:08:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:21 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:08:21 INFO  : 'jtag frequency' command is executed.
20:08:21 INFO  : Context for 'APU' is selected.
20:08:21 INFO  : System reset is completed.
20:08:24 INFO  : 'after 3000' command is executed.
20:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:08:27 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:08:27 INFO  : Context for 'APU' is selected.
20:08:27 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:08:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:08:27 INFO  : Context for 'APU' is selected.
20:08:27 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:08:27 INFO  : 'ps7_init' command is executed.
20:08:27 INFO  : 'ps7_post_config' command is executed.
20:08:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:28 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:08:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:08:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:08:28 INFO  : 'con' command is executed.
20:08:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:08:28 INFO  : Disconnected from the channel tcfchan#7.
20:25:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:26:11 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:26:30 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:26:39 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:29:41 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:29:54 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:30:32 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:31:23 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:32:06 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:23 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:32:23 INFO  : 'jtag frequency' command is executed.
20:32:23 INFO  : Context for 'APU' is selected.
20:32:23 INFO  : System reset is completed.
20:32:26 INFO  : 'after 3000' command is executed.
20:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:32:29 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:32:29 INFO  : Context for 'APU' is selected.
20:32:29 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:32:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:29 INFO  : Context for 'APU' is selected.
20:32:29 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:32:29 INFO  : 'ps7_init' command is executed.
20:32:29 INFO  : 'ps7_post_config' command is executed.
20:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:30 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:30 INFO  : 'con' command is executed.
20:32:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:32:30 INFO  : Disconnected from the channel tcfchan#8.
20:32:58 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:34:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:10 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:34:10 INFO  : 'jtag frequency' command is executed.
20:34:10 INFO  : Context for 'APU' is selected.
20:34:10 INFO  : System reset is completed.
20:34:13 INFO  : 'after 3000' command is executed.
20:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:34:16 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:34:16 INFO  : Context for 'APU' is selected.
20:34:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:34:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:16 INFO  : Context for 'APU' is selected.
20:34:16 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:34:16 INFO  : 'ps7_init' command is executed.
20:34:16 INFO  : 'ps7_post_config' command is executed.
20:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:17 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:17 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:17 INFO  : 'con' command is executed.
20:34:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:17 INFO  : Disconnected from the channel tcfchan#10.
20:36:20 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:29 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:36:29 INFO  : 'jtag frequency' command is executed.
20:36:29 INFO  : Context for 'APU' is selected.
20:36:29 INFO  : System reset is completed.
20:36:32 INFO  : 'after 3000' command is executed.
20:36:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:36:34 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:36:34 INFO  : Context for 'APU' is selected.
20:36:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:36:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:34 INFO  : Context for 'APU' is selected.
20:36:34 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:36:35 INFO  : 'ps7_init' command is executed.
20:36:35 INFO  : 'ps7_post_config' command is executed.
20:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:36 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:36 INFO  : 'con' command is executed.
20:36:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:36 INFO  : Disconnected from the channel tcfchan#11.
20:37:08 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:14 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:37:14 INFO  : 'jtag frequency' command is executed.
20:37:14 INFO  : Context for 'APU' is selected.
20:37:14 INFO  : System reset is completed.
20:37:17 INFO  : 'after 3000' command is executed.
20:37:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:37:20 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:37:20 INFO  : Context for 'APU' is selected.
20:37:20 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:37:20 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:20 INFO  : Context for 'APU' is selected.
20:37:20 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:37:20 INFO  : 'ps7_init' command is executed.
20:37:20 INFO  : 'ps7_post_config' command is executed.
20:37:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:21 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:21 INFO  : 'con' command is executed.
20:37:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:37:21 INFO  : Disconnected from the channel tcfchan#12.
20:40:12 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:40:29 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:35 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:40:35 INFO  : 'jtag frequency' command is executed.
20:40:35 INFO  : Context for 'APU' is selected.
20:40:35 INFO  : System reset is completed.
20:40:38 INFO  : 'after 3000' command is executed.
20:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:40:40 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:40:40 INFO  : Context for 'APU' is selected.
20:40:40 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:40:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:40 INFO  : Context for 'APU' is selected.
20:40:40 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:40:41 INFO  : 'ps7_init' command is executed.
20:40:41 INFO  : 'ps7_post_config' command is executed.
20:40:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:42 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:42 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:42 INFO  : 'con' command is executed.
20:40:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:40:42 INFO  : Disconnected from the channel tcfchan#13.
20:44:16 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:41 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:44:41 INFO  : 'jtag frequency' command is executed.
20:44:41 INFO  : Context for 'APU' is selected.
20:44:41 INFO  : System reset is completed.
20:44:44 INFO  : 'after 3000' command is executed.
20:44:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:44:46 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:44:46 INFO  : Context for 'APU' is selected.
20:44:46 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:44:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:46 INFO  : Context for 'APU' is selected.
20:44:46 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:44:46 INFO  : 'ps7_init' command is executed.
20:44:46 INFO  : 'ps7_post_config' command is executed.
20:44:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:47 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:48 INFO  : 'con' command is executed.
20:44:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:48 INFO  : Disconnected from the channel tcfchan#14.
20:52:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:55 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:52:55 INFO  : 'jtag frequency' command is executed.
20:52:55 INFO  : Context for 'APU' is selected.
20:52:55 INFO  : System reset is completed.
20:52:58 INFO  : 'after 3000' command is executed.
20:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:53:01 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:53:01 INFO  : Context for 'APU' is selected.
20:53:01 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:53:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:01 INFO  : Context for 'APU' is selected.
20:53:01 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:53:01 INFO  : 'ps7_init' command is executed.
20:53:01 INFO  : 'ps7_post_config' command is executed.
20:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:02 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:02 INFO  : 'con' command is executed.
20:53:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:53:02 INFO  : Disconnected from the channel tcfchan#16.
20:54:06 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
20:54:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:37 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
20:54:37 INFO  : 'jtag frequency' command is executed.
20:54:37 INFO  : Context for 'APU' is selected.
20:54:37 INFO  : System reset is completed.
20:54:40 INFO  : 'after 3000' command is executed.
20:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
20:54:43 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
20:54:43 INFO  : Context for 'APU' is selected.
20:54:43 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
20:54:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:43 INFO  : Context for 'APU' is selected.
20:54:43 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
20:54:43 INFO  : 'ps7_init' command is executed.
20:54:43 INFO  : 'ps7_post_config' command is executed.
20:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:44 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:44 INFO  : 'con' command is executed.
20:54:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:44 INFO  : Disconnected from the channel tcfchan#17.
21:00:47 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:00 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:01:00 INFO  : 'jtag frequency' command is executed.
21:01:00 INFO  : Context for 'APU' is selected.
21:01:00 INFO  : System reset is completed.
21:01:03 INFO  : 'after 3000' command is executed.
21:01:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:01:05 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:01:05 INFO  : Context for 'APU' is selected.
21:01:05 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:05 INFO  : Context for 'APU' is selected.
21:01:05 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:01:05 INFO  : 'ps7_init' command is executed.
21:01:05 INFO  : 'ps7_post_config' command is executed.
21:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:06 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:06 INFO  : 'con' command is executed.
21:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:06 INFO  : Disconnected from the channel tcfchan#19.
21:01:22 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:27 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:01:27 INFO  : 'jtag frequency' command is executed.
21:01:27 INFO  : Context for 'APU' is selected.
21:01:27 INFO  : System reset is completed.
21:01:30 INFO  : 'after 3000' command is executed.
21:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:01:32 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:01:32 INFO  : Context for 'APU' is selected.
21:01:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:33 INFO  : Context for 'APU' is selected.
21:01:33 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:01:33 INFO  : 'ps7_init' command is executed.
21:01:33 INFO  : 'ps7_post_config' command is executed.
21:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:34 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:34 INFO  : 'con' command is executed.
21:01:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:34 INFO  : Disconnected from the channel tcfchan#20.
21:08:06 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
21:08:19 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
21:08:22 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
21:08:26 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:09:15 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:09:42 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:10:45 ERROR : Emulation support is not available for Windows OS. 
21:10:47 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:10:48 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
21:10:48 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.mmi' stored in project is removed.
21:10:48 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
21:10:48 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:10:51 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
21:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:52 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:10:52 INFO  : 'jtag frequency' command is executed.
21:10:52 INFO  : Context for 'APU' is selected.
21:10:52 INFO  : System reset is completed.
21:10:55 INFO  : 'after 3000' command is executed.
21:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:10:57 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:10:57 INFO  : Context for 'APU' is selected.
21:10:57 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:57 INFO  : Context for 'APU' is selected.
21:10:57 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:10:58 INFO  : 'ps7_init' command is executed.
21:10:58 INFO  : 'ps7_post_config' command is executed.
21:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:59 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:59 INFO  : 'con' command is executed.
21:10:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:10:59 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:33:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:33:59 INFO  : Disconnected from the channel tcfchan#22.
21:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:34:09 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:29 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:34:29 INFO  : 'jtag frequency' command is executed.
21:34:29 INFO  : Context for 'APU' is selected.
21:34:29 INFO  : System reset is completed.
21:34:32 INFO  : 'after 3000' command is executed.
21:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:34:34 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:34:34 INFO  : Context for 'APU' is selected.
21:34:34 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:34:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:34 INFO  : Context for 'APU' is selected.
21:34:34 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:34:35 INFO  : 'ps7_init' command is executed.
21:34:35 INFO  : 'ps7_post_config' command is executed.
21:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:36 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:36 INFO  : 'con' command is executed.
21:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:34:36 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:42:07 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:42:19 INFO  : Disconnected from the channel tcfchan#23.
21:42:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:20 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:42:20 ERROR : port closed
21:42:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:42:20 ERROR : port closed
21:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:30 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:42:30 INFO  : 'jtag frequency' command is executed.
21:42:30 INFO  : Context for 'APU' is selected.
21:42:30 INFO  : System reset is completed.
21:42:33 INFO  : 'after 3000' command is executed.
21:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:42:36 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:42:36 INFO  : Context for 'APU' is selected.
21:42:36 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:36 INFO  : Context for 'APU' is selected.
21:42:36 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:42:36 INFO  : 'ps7_init' command is executed.
21:42:36 INFO  : 'ps7_post_config' command is executed.
21:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:37 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:37 INFO  : 'con' command is executed.
21:42:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:42:37 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:43:19 INFO  : Disconnected from the channel tcfchan#24.
21:43:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:20 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:43:20 ERROR : port closed
21:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:43:20 ERROR : port closed
21:43:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:32 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:43:32 INFO  : 'jtag frequency' command is executed.
21:43:32 INFO  : Context for 'APU' is selected.
21:43:32 INFO  : System reset is completed.
21:43:35 INFO  : 'after 3000' command is executed.
21:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:43:38 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:43:38 INFO  : Context for 'APU' is selected.
21:43:38 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:43:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:38 INFO  : Context for 'APU' is selected.
21:43:38 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:43:38 INFO  : 'ps7_init' command is executed.
21:43:38 INFO  : 'ps7_post_config' command is executed.
21:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:39 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:39 INFO  : 'con' command is executed.
21:43:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:43:39 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:46:11 INFO  : Disconnected from the channel tcfchan#25.
21:46:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:20 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:46:20 INFO  : 'jtag frequency' command is executed.
21:46:20 INFO  : Context for 'APU' is selected.
21:46:20 INFO  : System reset is completed.
21:46:23 INFO  : 'after 3000' command is executed.
21:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:46:26 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:46:26 INFO  : Context for 'APU' is selected.
21:46:26 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:46:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:26 INFO  : Context for 'APU' is selected.
21:46:26 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:46:26 INFO  : 'ps7_init' command is executed.
21:46:26 INFO  : 'ps7_post_config' command is executed.
21:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:27 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:27 INFO  : 'con' command is executed.
21:46:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:46:27 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:50:16 INFO  : Disconnected from the channel tcfchan#26.
21:50:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:24 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:50:25 INFO  : 'jtag frequency' command is executed.
21:50:25 INFO  : Context for 'APU' is selected.
21:50:25 INFO  : System reset is completed.
21:50:28 INFO  : 'after 3000' command is executed.
21:50:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:50:30 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:50:30 INFO  : Context for 'APU' is selected.
21:50:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:50:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:30 INFO  : Context for 'APU' is selected.
21:50:30 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:50:30 INFO  : 'ps7_init' command is executed.
21:50:30 INFO  : 'ps7_post_config' command is executed.
21:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:31 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:31 INFO  : 'con' command is executed.
21:50:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:50:31 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
21:51:57 INFO  : Disconnected from the channel tcfchan#27.
21:54:06 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
21:54:17 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
21:54:17 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
21:54:17 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:54:25 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:54:58 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:54:58 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
21:54:58 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.mmi' stored in project is removed.
21:54:58 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
21:54:58 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:55:02 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
21:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:02 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:55:02 INFO  : 'jtag frequency' command is executed.
21:55:02 INFO  : Context for 'APU' is selected.
21:55:02 INFO  : System reset is completed.
21:55:05 INFO  : 'after 3000' command is executed.
21:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:55:08 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:55:08 INFO  : Context for 'APU' is selected.
21:55:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:55:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:08 INFO  : Context for 'APU' is selected.
21:55:08 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:55:08 INFO  : 'ps7_init' command is executed.
21:55:08 INFO  : 'ps7_post_config' command is executed.
21:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:09 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:09 INFO  : 'con' command is executed.
21:55:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:55:09 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\debugger_cpu-default.tcl'
22:54:19 INFO  : Disconnected from the channel tcfchan#29.
21:14:04 DEBUG : Logs will be stored at 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/IDE.log'.
21:14:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\temp_xsdb_launch_script.tcl
21:14:07 INFO  : XSCT server has started successfully.
21:14:07 INFO  : Successfully done setting XSCT server connection channel  
21:14:07 INFO  : plnx-install-location is set to ''
21:14:07 INFO  : Successfully done setting workspace for the tool. 
21:14:07 INFO  : Registering command handlers for Vitis TCF services
21:14:08 INFO  : Platform repository initialization has completed.
21:14:08 INFO  : Successfully done query RDI_DATADIR 
21:40:19 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
21:40:28 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
21:40:28 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
21:40:42 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:40:45 INFO  : Updating application flags with new BSP settings...
21:40:45 INFO  : Successfully updated application flags for project cpu.
21:40:47 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:40:47 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
21:40:47 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
21:40:47 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:40:51 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
21:42:50 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:43:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:16 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:43:16 INFO  : 'jtag frequency' command is executed.
21:43:16 INFO  : Context for 'APU' is selected.
21:43:16 INFO  : System reset is completed.
21:43:19 INFO  : 'after 3000' command is executed.
21:43:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:43:22 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:43:22 INFO  : Context for 'APU' is selected.
21:43:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:43:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:22 INFO  : Context for 'APU' is selected.
21:43:22 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:43:22 INFO  : 'ps7_init' command is executed.
21:43:22 INFO  : 'ps7_post_config' command is executed.
21:43:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:23 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:23 INFO  : 'con' command is executed.
21:43:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:43:23 INFO  : Disconnected from the channel tcfchan#2.
21:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:32 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:45:32 INFO  : 'jtag frequency' command is executed.
21:45:32 INFO  : Context for 'APU' is selected.
21:45:32 INFO  : System reset is completed.
21:45:35 INFO  : 'after 3000' command is executed.
21:45:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:45:37 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:45:37 INFO  : Context for 'APU' is selected.
21:45:37 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:37 INFO  : Context for 'APU' is selected.
21:45:37 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:45:38 INFO  : 'ps7_init' command is executed.
21:45:38 INFO  : 'ps7_post_config' command is executed.
21:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:39 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:54 INFO  : Disconnected from the channel tcfchan#3.
21:49:55 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:50:23 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:50:39 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:50:56 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:51:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:02 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:51:02 INFO  : 'jtag frequency' command is executed.
21:51:02 INFO  : Context for 'APU' is selected.
21:51:03 INFO  : System reset is completed.
21:51:06 INFO  : 'after 3000' command is executed.
21:51:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:51:08 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:51:08 INFO  : Context for 'APU' is selected.
21:51:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:51:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:08 INFO  : Context for 'APU' is selected.
21:51:08 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:51:08 INFO  : 'ps7_init' command is executed.
21:51:08 INFO  : 'ps7_post_config' command is executed.
21:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:09 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:10 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:10 INFO  : 'con' command is executed.
21:51:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:51:10 INFO  : Disconnected from the channel tcfchan#4.
21:53:30 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:53:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:36 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:53:36 INFO  : 'jtag frequency' command is executed.
21:53:37 INFO  : Context for 'APU' is selected.
21:53:37 INFO  : System reset is completed.
21:53:40 INFO  : 'after 3000' command is executed.
21:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:53:42 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:53:42 INFO  : Context for 'APU' is selected.
21:53:42 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:53:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:42 INFO  : Context for 'APU' is selected.
21:53:42 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:53:42 INFO  : 'ps7_init' command is executed.
21:53:42 INFO  : 'ps7_post_config' command is executed.
21:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:43 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:43 INFO  : 'con' command is executed.
21:53:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:53:44 INFO  : Disconnected from the channel tcfchan#5.
21:56:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:34 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:56:34 INFO  : 'jtag frequency' command is executed.
21:56:34 INFO  : Context for 'APU' is selected.
21:56:34 INFO  : System reset is completed.
21:56:37 INFO  : 'after 3000' command is executed.
21:56:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:56:39 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:56:39 INFO  : Context for 'APU' is selected.
21:56:39 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:39 INFO  : Context for 'APU' is selected.
21:56:39 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:56:40 INFO  : 'ps7_init' command is executed.
21:56:40 INFO  : 'ps7_post_config' command is executed.
21:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:41 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:56 INFO  : Disconnected from the channel tcfchan#6.
21:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:21 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:57:21 INFO  : 'jtag frequency' command is executed.
21:57:22 INFO  : Context for 'APU' is selected.
21:57:22 INFO  : System reset is completed.
21:57:25 INFO  : 'after 3000' command is executed.
21:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:57:27 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:57:27 INFO  : Context for 'APU' is selected.
21:57:27 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:57:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:27 INFO  : Context for 'APU' is selected.
21:57:27 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:57:28 INFO  : 'ps7_init' command is executed.
21:57:28 INFO  : 'ps7_post_config' command is executed.
21:57:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:29 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:22 INFO  : Disconnected from the channel tcfchan#7.
22:00:45 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:00:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:00:52 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:00:52 INFO  : 'jtag frequency' command is executed.
22:00:52 INFO  : Context for 'APU' is selected.
22:00:52 INFO  : System reset is completed.
22:00:55 INFO  : 'after 3000' command is executed.
22:00:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:00:58 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:00:58 INFO  : Context for 'APU' is selected.
22:00:58 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:00:58 INFO  : Context for 'APU' is selected.
22:00:58 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:00:58 INFO  : 'ps7_init' command is executed.
22:00:58 INFO  : 'ps7_post_config' command is executed.
22:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:59 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:00:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:00:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:00:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:00:59 INFO  : 'con' command is executed.
22:00:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:00:59 INFO  : Disconnected from the channel tcfchan#8.
22:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:34 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:01:34 INFO  : 'jtag frequency' command is executed.
22:01:34 INFO  : Context for 'APU' is selected.
22:01:34 INFO  : System reset is completed.
22:01:37 INFO  : 'after 3000' command is executed.
22:01:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:01:40 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:01:40 INFO  : Context for 'APU' is selected.
22:01:40 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:01:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:40 INFO  : Context for 'APU' is selected.
22:01:40 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:01:40 INFO  : 'ps7_init' command is executed.
22:01:40 INFO  : 'ps7_post_config' command is executed.
22:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:42 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:06 INFO  : Disconnected from the channel tcfchan#9.
22:06:29 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:06:50 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:01 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:07:01 INFO  : 'jtag frequency' command is executed.
22:07:01 INFO  : Context for 'APU' is selected.
22:07:01 INFO  : System reset is completed.
22:07:04 INFO  : 'after 3000' command is executed.
22:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:07:06 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:07:06 INFO  : Context for 'APU' is selected.
22:07:06 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:07:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:06 INFO  : Context for 'APU' is selected.
22:07:06 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:07:06 INFO  : 'ps7_init' command is executed.
22:07:06 INFO  : 'ps7_post_config' command is executed.
22:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:07 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:08 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:08 INFO  : 'con' command is executed.
22:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:08 INFO  : Disconnected from the channel tcfchan#10.
22:08:49 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:09:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:08 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:09:08 INFO  : 'jtag frequency' command is executed.
22:09:08 INFO  : Context for 'APU' is selected.
22:09:08 INFO  : System reset is completed.
22:09:11 INFO  : 'after 3000' command is executed.
22:09:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:09:14 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:09:14 INFO  : Context for 'APU' is selected.
22:09:14 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:09:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:14 INFO  : Context for 'APU' is selected.
22:09:14 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:09:14 INFO  : 'ps7_init' command is executed.
22:09:14 INFO  : 'ps7_post_config' command is executed.
22:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:15 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:15 INFO  : 'con' command is executed.
22:09:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:09:15 INFO  : Disconnected from the channel tcfchan#11.
22:09:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:32 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:09:32 INFO  : 'jtag frequency' command is executed.
22:09:32 INFO  : Context for 'APU' is selected.
22:09:32 INFO  : System reset is completed.
22:09:36 INFO  : 'after 3000' command is executed.
22:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:09:38 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:09:38 INFO  : Context for 'APU' is selected.
22:09:38 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:09:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:38 INFO  : Context for 'APU' is selected.
22:09:38 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:09:38 INFO  : 'ps7_init' command is executed.
22:09:38 INFO  : 'ps7_post_config' command is executed.
22:09:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:39 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:58 INFO  : Disconnected from the channel tcfchan#12.
22:10:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:13 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:10:13 INFO  : 'jtag frequency' command is executed.
22:10:13 INFO  : Context for 'APU' is selected.
22:10:13 INFO  : System reset is completed.
22:10:16 INFO  : 'after 3000' command is executed.
22:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:10:19 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:10:19 INFO  : Context for 'APU' is selected.
22:10:19 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:10:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:19 INFO  : Context for 'APU' is selected.
22:10:19 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:10:19 INFO  : 'ps7_init' command is executed.
22:10:19 INFO  : 'ps7_post_config' command is executed.
22:10:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:20 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:20 INFO  : 'con' command is executed.
22:10:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:10:20 INFO  : Disconnected from the channel tcfchan#13.
22:10:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:24 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:10:24 INFO  : 'jtag frequency' command is executed.
22:10:24 INFO  : Context for 'APU' is selected.
22:10:24 INFO  : System reset is completed.
22:10:27 INFO  : 'after 3000' command is executed.
22:10:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:10:30 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:10:30 INFO  : Context for 'APU' is selected.
22:10:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:10:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:30 INFO  : Context for 'APU' is selected.
22:10:30 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:10:30 INFO  : 'ps7_init' command is executed.
22:10:30 INFO  : 'ps7_post_config' command is executed.
22:10:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:31 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:10 INFO  : Disconnected from the channel tcfchan#14.
22:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:23 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:12:23 INFO  : 'jtag frequency' command is executed.
22:12:23 INFO  : Context for 'APU' is selected.
22:12:23 INFO  : System reset is completed.
22:12:26 INFO  : 'after 3000' command is executed.
22:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:12:28 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:12:28 INFO  : Context for 'APU' is selected.
22:12:28 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:12:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:28 INFO  : Context for 'APU' is selected.
22:12:28 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:12:28 INFO  : 'ps7_init' command is executed.
22:12:28 INFO  : 'ps7_post_config' command is executed.
22:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:29 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:58 INFO  : Disconnected from the channel tcfchan#15.
22:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:16 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:13:16 INFO  : 'jtag frequency' command is executed.
22:13:16 INFO  : Context for 'APU' is selected.
22:13:16 INFO  : System reset is completed.
22:13:19 INFO  : 'after 3000' command is executed.
22:13:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:13:22 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:13:22 INFO  : Context for 'APU' is selected.
22:13:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:22 INFO  : Context for 'APU' is selected.
22:13:22 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:13:22 INFO  : 'ps7_init' command is executed.
22:13:22 INFO  : 'ps7_post_config' command is executed.
22:13:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:23 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:09 INFO  : Disconnected from the channel tcfchan#16.
22:14:29 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:19:07 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:13 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:19:13 INFO  : 'jtag frequency' command is executed.
22:19:13 INFO  : Context for 'APU' is selected.
22:19:14 INFO  : System reset is completed.
22:19:17 INFO  : 'after 3000' command is executed.
22:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:19:19 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:19:19 INFO  : Context for 'APU' is selected.
22:19:19 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:19:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:19 INFO  : Context for 'APU' is selected.
22:19:19 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:19:19 INFO  : 'ps7_init' command is executed.
22:19:19 INFO  : 'ps7_post_config' command is executed.
22:19:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:20 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:20 INFO  : 'con' command is executed.
22:19:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:19:20 INFO  : Disconnected from the channel tcfchan#17.
22:20:05 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:11 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:20:11 INFO  : 'jtag frequency' command is executed.
22:20:11 INFO  : Context for 'APU' is selected.
22:20:11 INFO  : System reset is completed.
22:20:14 INFO  : 'after 3000' command is executed.
22:20:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:20:16 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:20:16 INFO  : Context for 'APU' is selected.
22:20:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:20:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:16 INFO  : Context for 'APU' is selected.
22:20:16 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:20:17 INFO  : 'ps7_init' command is executed.
22:20:17 INFO  : 'ps7_post_config' command is executed.
22:20:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:18 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:12 INFO  : Disconnected from the channel tcfchan#18.
22:21:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:20 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:21:20 INFO  : 'jtag frequency' command is executed.
22:21:20 INFO  : Context for 'APU' is selected.
22:21:20 INFO  : System reset is completed.
22:21:23 INFO  : 'after 3000' command is executed.
22:21:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:21:25 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:21:25 INFO  : Context for 'APU' is selected.
22:21:25 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:21:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:25 INFO  : Context for 'APU' is selected.
22:21:25 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:21:26 INFO  : 'ps7_init' command is executed.
22:21:26 INFO  : 'ps7_post_config' command is executed.
22:21:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:27 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:43 INFO  : Disconnected from the channel tcfchan#19.
22:22:51 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:22:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:58 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:22:58 INFO  : 'jtag frequency' command is executed.
22:22:58 INFO  : Context for 'APU' is selected.
22:22:58 INFO  : System reset is completed.
22:23:01 INFO  : 'after 3000' command is executed.
22:23:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:23:03 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:23:04 INFO  : Context for 'APU' is selected.
22:23:04 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:23:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:04 INFO  : Context for 'APU' is selected.
22:23:04 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:23:04 INFO  : 'ps7_init' command is executed.
22:23:04 INFO  : 'ps7_post_config' command is executed.
22:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:05 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:34 INFO  : Disconnected from the channel tcfchan#20.
22:48:30 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
22:48:45 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
22:48:45 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
22:48:50 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:48:56 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:48:56 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
22:48:56 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
22:48:56 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:48:59 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
22:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:49:15 INFO  : 'jtag frequency' command is executed.
22:49:15 INFO  : Context for 'APU' is selected.
22:49:15 INFO  : System reset is completed.
22:49:18 INFO  : 'after 3000' command is executed.
22:49:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:49:21 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:49:21 INFO  : Context for 'APU' is selected.
22:49:21 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:49:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:21 INFO  : Context for 'APU' is selected.
22:49:21 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:49:21 INFO  : 'ps7_init' command is executed.
22:49:21 INFO  : 'ps7_post_config' command is executed.
22:49:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:22 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:22 INFO  : 'con' command is executed.
22:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:49:22 INFO  : Disconnected from the channel tcfchan#23.
22:50:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:06 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:50:06 INFO  : 'jtag frequency' command is executed.
22:50:06 INFO  : Context for 'APU' is selected.
22:50:06 INFO  : System reset is completed.
22:50:09 INFO  : 'after 3000' command is executed.
22:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:50:11 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:50:12 INFO  : Context for 'APU' is selected.
22:50:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:50:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:12 INFO  : Context for 'APU' is selected.
22:50:12 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:50:12 INFO  : 'ps7_init' command is executed.
22:50:12 INFO  : 'ps7_post_config' command is executed.
22:50:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:13 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:13 INFO  : 'con' command is executed.
22:50:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:50:13 INFO  : Disconnected from the channel tcfchan#24.
22:50:45 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:57 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:50:57 INFO  : 'jtag frequency' command is executed.
22:50:57 INFO  : Context for 'APU' is selected.
22:50:57 INFO  : System reset is completed.
22:51:00 INFO  : 'after 3000' command is executed.
22:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:51:03 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:51:03 INFO  : Context for 'APU' is selected.
22:51:03 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:03 INFO  : Context for 'APU' is selected.
22:51:03 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:51:03 INFO  : 'ps7_init' command is executed.
22:51:03 INFO  : 'ps7_post_config' command is executed.
22:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:04 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:04 INFO  : 'con' command is executed.
22:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:51:04 INFO  : Disconnected from the channel tcfchan#25.
22:53:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:04 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:53:04 INFO  : 'jtag frequency' command is executed.
22:53:04 INFO  : Context for 'APU' is selected.
22:53:04 INFO  : System reset is completed.
22:53:07 INFO  : 'after 3000' command is executed.
22:53:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:53:10 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:53:10 INFO  : Context for 'APU' is selected.
22:53:10 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:10 INFO  : Context for 'APU' is selected.
22:53:10 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:53:10 INFO  : 'ps7_init' command is executed.
22:53:10 INFO  : 'ps7_post_config' command is executed.
22:53:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:12 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:12 INFO  : 'con' command is executed.
22:53:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:53:12 INFO  : Disconnected from the channel tcfchan#26.
22:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:02 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:55:02 INFO  : 'jtag frequency' command is executed.
22:55:02 INFO  : Context for 'APU' is selected.
22:55:03 INFO  : System reset is completed.
22:55:06 INFO  : 'after 3000' command is executed.
22:55:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:55:08 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:55:08 INFO  : Context for 'APU' is selected.
22:55:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:55:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:08 INFO  : Context for 'APU' is selected.
22:55:08 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:55:09 INFO  : 'ps7_init' command is executed.
22:55:09 INFO  : 'ps7_post_config' command is executed.
22:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:10 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:10 INFO  : 'con' command is executed.
22:55:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:55:10 INFO  : Disconnected from the channel tcfchan#27.
23:01:10 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:19 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:01:19 INFO  : 'jtag frequency' command is executed.
23:01:19 INFO  : Context for 'APU' is selected.
23:01:19 INFO  : System reset is completed.
23:01:22 INFO  : 'after 3000' command is executed.
23:01:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:01:25 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:01:25 INFO  : Context for 'APU' is selected.
23:01:25 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:25 INFO  : Context for 'APU' is selected.
23:01:25 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:01:25 INFO  : 'ps7_init' command is executed.
23:01:25 INFO  : 'ps7_post_config' command is executed.
23:01:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:26 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:26 INFO  : 'con' command is executed.
23:01:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:01:26 INFO  : Disconnected from the channel tcfchan#28.
23:07:17 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:07:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:47 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:07:47 INFO  : 'jtag frequency' command is executed.
23:07:47 INFO  : Context for 'APU' is selected.
23:07:47 INFO  : System reset is completed.
23:07:50 INFO  : 'after 3000' command is executed.
23:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:07:53 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:07:53 INFO  : Context for 'APU' is selected.
23:07:53 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:07:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:07:53 INFO  : Context for 'APU' is selected.
23:07:53 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:07:54 INFO  : 'ps7_init' command is executed.
23:07:54 INFO  : 'ps7_post_config' command is executed.
23:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:55 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:07:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:07:55 INFO  : 'con' command is executed.
23:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:07:55 INFO  : Disconnected from the channel tcfchan#29.
23:10:56 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:06 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:11:06 INFO  : 'jtag frequency' command is executed.
23:11:06 INFO  : Context for 'APU' is selected.
23:11:06 INFO  : System reset is completed.
23:11:09 INFO  : 'after 3000' command is executed.
23:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:11:11 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:11:11 INFO  : Context for 'APU' is selected.
23:11:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:11:12 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:12 INFO  : Context for 'APU' is selected.
23:11:12 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:11:12 INFO  : 'ps7_init' command is executed.
23:11:12 INFO  : 'ps7_post_config' command is executed.
23:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:13 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:13 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:13 INFO  : 'con' command is executed.
23:11:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:11:13 INFO  : Disconnected from the channel tcfchan#30.
23:16:30 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:16:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:37 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:16:37 INFO  : 'jtag frequency' command is executed.
23:16:37 INFO  : Context for 'APU' is selected.
23:16:38 INFO  : System reset is completed.
23:16:41 INFO  : 'after 3000' command is executed.
23:16:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:16:43 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:16:43 INFO  : Context for 'APU' is selected.
23:16:43 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:16:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:43 INFO  : Context for 'APU' is selected.
23:16:43 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:16:44 INFO  : 'ps7_init' command is executed.
23:16:44 INFO  : 'ps7_post_config' command is executed.
23:16:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:45 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:45 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:45 INFO  : 'con' command is executed.
23:16:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:16:45 INFO  : Disconnected from the channel tcfchan#31.
23:19:02 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:10 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:19:10 INFO  : 'jtag frequency' command is executed.
23:19:10 INFO  : Context for 'APU' is selected.
23:19:10 INFO  : System reset is completed.
23:19:13 INFO  : 'after 3000' command is executed.
23:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:19:16 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:19:16 INFO  : Context for 'APU' is selected.
23:19:16 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:16 INFO  : Context for 'APU' is selected.
23:19:16 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:19:17 INFO  : 'ps7_init' command is executed.
23:19:17 INFO  : 'ps7_post_config' command is executed.
23:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:18 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:18 INFO  : 'con' command is executed.
23:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:19:18 INFO  : Disconnected from the channel tcfchan#32.
23:21:20 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:27:19 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:27:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:27:27 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:27:27 INFO  : 'jtag frequency' command is executed.
23:27:27 INFO  : Context for 'APU' is selected.
23:27:27 INFO  : System reset is completed.
23:27:30 INFO  : 'after 3000' command is executed.
23:27:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:27:33 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:27:33 INFO  : Context for 'APU' is selected.
23:27:33 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:27:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:27:33 INFO  : Context for 'APU' is selected.
23:27:33 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:27:33 INFO  : 'ps7_init' command is executed.
23:27:33 INFO  : 'ps7_post_config' command is executed.
23:27:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:35 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:27:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:27:35 INFO  : 'con' command is executed.
23:27:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:27:35 INFO  : Disconnected from the channel tcfchan#33.
23:29:29 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:44 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:29:44 INFO  : 'jtag frequency' command is executed.
23:29:44 INFO  : Context for 'APU' is selected.
23:29:45 INFO  : System reset is completed.
23:29:48 INFO  : 'after 3000' command is executed.
23:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:29:50 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:29:50 INFO  : Context for 'APU' is selected.
23:29:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:29:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:50 INFO  : Context for 'APU' is selected.
23:29:50 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:29:51 INFO  : 'ps7_init' command is executed.
23:29:51 INFO  : 'ps7_post_config' command is executed.
23:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:52 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:52 INFO  : 'con' command is executed.
23:29:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:29:52 INFO  : Disconnected from the channel tcfchan#34.
23:32:59 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:33:13 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:33:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:33:22 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:33:22 INFO  : 'jtag frequency' command is executed.
23:33:22 INFO  : Context for 'APU' is selected.
23:33:22 INFO  : System reset is completed.
23:33:25 INFO  : 'after 3000' command is executed.
23:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:33:28 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:33:28 INFO  : Context for 'APU' is selected.
23:33:28 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:33:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:33:28 INFO  : Context for 'APU' is selected.
23:33:28 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:33:28 INFO  : 'ps7_init' command is executed.
23:33:28 INFO  : 'ps7_post_config' command is executed.
23:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:30 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:33:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:33:30 INFO  : 'con' command is executed.
23:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:33:30 INFO  : Disconnected from the channel tcfchan#35.
11:56:48 DEBUG : Logs will be stored at 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/IDE.log'.
11:56:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\temp_xsdb_launch_script.tcl
11:56:51 INFO  : Registering command handlers for Vitis TCF services
11:56:51 INFO  : Platform repository initialization has completed.
11:56:51 INFO  : XSCT server has started successfully.
11:56:52 INFO  : Successfully done setting XSCT server connection channel  
11:56:52 INFO  : plnx-install-location is set to ''
11:56:52 INFO  : Successfully done query RDI_DATADIR 
11:56:52 INFO  : Successfully done setting workspace for the tool. 
11:57:02 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
11:58:26 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
11:58:33 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
11:58:33 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
11:58:34 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
11:59:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
11:59:57 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
11:59:57 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
11:59:57 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.mmi' stored in project is removed.
11:59:57 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
11:59:57 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
12:00:00 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
12:00:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:03 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
12:00:03 INFO  : 'jtag frequency' command is executed.
12:00:03 INFO  : Context for 'APU' is selected.
12:00:03 INFO  : System reset is completed.
12:00:06 INFO  : 'after 3000' command is executed.
12:00:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
12:00:09 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
12:00:09 INFO  : Context for 'APU' is selected.
12:00:09 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
12:00:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:09 INFO  : Context for 'APU' is selected.
12:00:09 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
12:00:09 INFO  : 'ps7_init' command is executed.
12:00:09 INFO  : 'ps7_post_config' command is executed.
12:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:10 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:10 INFO  : 'con' command is executed.
12:00:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:00:10 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
12:04:13 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
12:04:16 INFO  : Disconnected from the channel tcfchan#2.
12:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:16 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
12:04:16 INFO  : 'jtag frequency' command is executed.
12:04:16 INFO  : Context for 'APU' is selected.
12:04:16 INFO  : System reset is completed.
12:04:19 INFO  : 'after 3000' command is executed.
12:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
12:04:22 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
12:04:22 INFO  : Context for 'APU' is selected.
12:04:22 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
12:04:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:04:22 INFO  : Context for 'APU' is selected.
12:04:22 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
12:04:22 INFO  : 'ps7_init' command is executed.
12:04:22 INFO  : 'ps7_post_config' command is executed.
12:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:23 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:04:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:04:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

12:04:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:04:23 INFO  : 'con' command is executed.
12:04:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:04:23 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
12:05:59 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
12:06:02 INFO  : Disconnected from the channel tcfchan#3.
12:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:02 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
12:06:02 INFO  : 'jtag frequency' command is executed.
12:06:02 INFO  : Context for 'APU' is selected.
12:06:02 INFO  : System reset is completed.
12:06:05 INFO  : 'after 3000' command is executed.
12:06:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
12:06:07 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
12:06:07 INFO  : Context for 'APU' is selected.
12:06:07 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
12:06:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:07 INFO  : Context for 'APU' is selected.
12:06:07 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
12:06:08 INFO  : 'ps7_init' command is executed.
12:06:08 INFO  : 'ps7_post_config' command is executed.
12:06:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:09 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:06:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:06:09 INFO  : 'con' command is executed.
12:06:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:06:09 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
12:30:56 INFO  : Disconnected from the channel tcfchan#4.
14:30:42 DEBUG : Logs will be stored at 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/IDE.log'.
14:30:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\temp_xsdb_launch_script.tcl
14:30:47 INFO  : XSCT server has started successfully.
14:30:47 INFO  : Successfully done setting XSCT server connection channel  
14:30:47 INFO  : plnx-install-location is set to ''
14:30:47 INFO  : Successfully done setting workspace for the tool. 
14:30:54 INFO  : Successfully done query RDI_DATADIR 
14:30:54 INFO  : Registering command handlers for Vitis TCF services
14:30:54 INFO  : Platform repository initialization has completed.
14:48:46 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
14:58:54 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:00:08 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:01:09 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:01:43 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:02:43 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:03:07 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:05:09 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:06:45 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:07:35 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:08:15 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:08:37 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:09:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:09:56 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:10:09 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:10:42 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:11:07 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
15:11:14 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:00:07 DEBUG : Logs will be stored at 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/IDE.log'.
21:00:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\temp_xsdb_launch_script.tcl
21:00:10 INFO  : XSCT server has started successfully.
21:00:10 INFO  : plnx-install-location is set to ''
21:00:10 INFO  : Successfully done setting XSCT server connection channel  
21:00:10 INFO  : Successfully done setting workspace for the tool. 
21:00:10 INFO  : Registering command handlers for Vitis TCF services
21:00:11 INFO  : Platform repository initialization has completed.
21:00:11 INFO  : Successfully done query RDI_DATADIR 
21:04:49 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
21:05:01 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
21:05:01 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
21:05:38 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
21:05:49 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
21:05:49 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
21:05:55 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:05:58 INFO  : Updating application flags with new BSP settings...
21:05:58 INFO  : Successfully updated application flags for project cpu.
21:06:00 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
21:06:00 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
21:06:00 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.mmi' stored in project is removed.
21:06:00 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
21:06:00 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
21:06:03 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
21:08:57 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:10:06 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:10:27 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:46 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:10:46 INFO  : 'jtag frequency' command is executed.
21:10:46 INFO  : Context for 'APU' is selected.
21:10:46 INFO  : System reset is completed.
21:10:49 INFO  : 'after 3000' command is executed.
21:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:10:51 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:10:51 INFO  : Context for 'APU' is selected.
21:10:51 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:10:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:51 INFO  : Context for 'APU' is selected.
21:10:51 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:10:52 INFO  : 'ps7_init' command is executed.
21:10:52 INFO  : 'ps7_post_config' command is executed.
21:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:53 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:53 INFO  : 'con' command is executed.
21:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:10:53 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
21:11:55 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:12:01 INFO  : Disconnected from the channel tcfchan#3.
21:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:01 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:12:01 INFO  : 'jtag frequency' command is executed.
21:12:01 INFO  : Context for 'APU' is selected.
21:12:01 INFO  : System reset is completed.
21:12:04 INFO  : 'after 3000' command is executed.
21:12:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:12:07 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:12:07 INFO  : Context for 'APU' is selected.
21:12:07 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:07 INFO  : Context for 'APU' is selected.
21:12:07 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:12:07 INFO  : 'ps7_init' command is executed.
21:12:07 INFO  : 'ps7_post_config' command is executed.
21:12:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:08 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:08 INFO  : 'con' command is executed.
21:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:12:08 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
21:12:34 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:12:36 INFO  : Disconnected from the channel tcfchan#4.
21:12:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:36 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:12:36 INFO  : 'jtag frequency' command is executed.
21:12:36 INFO  : Context for 'APU' is selected.
21:12:36 INFO  : System reset is completed.
21:12:39 INFO  : 'after 3000' command is executed.
21:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:12:42 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:12:42 INFO  : Context for 'APU' is selected.
21:12:42 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:12:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:42 INFO  : Context for 'APU' is selected.
21:12:42 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:12:42 INFO  : 'ps7_init' command is executed.
21:12:42 INFO  : 'ps7_post_config' command is executed.
21:12:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:43 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:43 INFO  : 'con' command is executed.
21:12:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:12:43 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
21:14:05 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:14:08 INFO  : Disconnected from the channel tcfchan#5.
21:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:08 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:14:08 INFO  : 'jtag frequency' command is executed.
21:14:08 INFO  : Context for 'APU' is selected.
21:14:08 INFO  : System reset is completed.
21:14:11 INFO  : 'after 3000' command is executed.
21:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:14:13 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:14:13 INFO  : Context for 'APU' is selected.
21:14:13 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:13 INFO  : Context for 'APU' is selected.
21:14:13 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:14:14 INFO  : 'ps7_init' command is executed.
21:14:14 INFO  : 'ps7_post_config' command is executed.
21:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:15 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:15 INFO  : 'con' command is executed.
21:14:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:14:15 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
21:21:06 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:21:09 INFO  : Disconnected from the channel tcfchan#6.
21:21:10 ERROR : (XRT Server)E:/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

21:21:54 INFO  : XRT server exited on the port '4354'. A new instance of the server will be launched.
21:21:55 ERROR : (XRT Server)E:/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

21:21:58 INFO  : XRT server exited on the port '4355'. A new instance of the server will be launched.
21:21:58 INFO  : XRT server exited on the port '4352'. A new instance of the server will be launched.
21:21:59 ERROR : (XRT Server)E:/Xilinx/Vitis/2023.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

21:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:09 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:22:09 INFO  : 'jtag frequency' command is executed.
21:22:09 INFO  : Context for 'APU' is selected.
21:22:09 INFO  : System reset is completed.
21:22:10 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
21:22:12 INFO  : 'after 3000' command is executed.
21:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:22:15 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:22:15 INFO  : Context for 'APU' is selected.
21:22:15 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:22:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:15 INFO  : Context for 'APU' is selected.
21:22:15 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:22:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:22:15 INFO  : 'ps7_init' command is executed.
21:22:15 INFO  : 'jtag frequency' command is executed.
21:22:15 INFO  : 'ps7_post_config' command is executed.
21:22:15 INFO  : Context for 'APU' is selected.
21:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:15 INFO  : System reset is completed.
21:22:15 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
21:22:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
----------------End of Script----------------

21:22:15 ERROR : Memory write error at 0x100000. Cannot access DDR: the controller is held in reset
21:22:19 INFO  : 'after 3000' command is executed.
21:22:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:22:21 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:22:21 INFO  : Context for 'APU' is selected.
21:22:21 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:22:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:21 INFO  : Context for 'APU' is selected.
21:22:21 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:22:21 INFO  : 'ps7_init' command is executed.
21:22:21 INFO  : 'ps7_post_config' command is executed.
21:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:22 ERROR : Memory write error at 0x124000. Invalid DAP IDCODE 00000000. Invalid DAP ACK value: 0
21:22:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
----------------End of Script----------------

21:22:22 ERROR : Memory write error at 0x124000. Invalid DAP IDCODE 00000000. Invalid DAP ACK value: 0
21:23:06 DEBUG : Logs will be stored at 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/IDE.log'.
21:23:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\temp_xsdb_launch_script.tcl
21:23:09 INFO  : XSCT server has started successfully.
21:23:09 INFO  : plnx-install-location is set to ''
21:23:09 INFO  : Successfully done setting XSCT server connection channel  
21:23:09 INFO  : Successfully done setting workspace for the tool. 
21:23:10 INFO  : Successfully done query RDI_DATADIR 
21:23:10 INFO  : Registering command handlers for Vitis TCF services
21:23:10 INFO  : Platform repository initialization has completed.
21:23:18 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:23:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa is already opened

21:23:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:29 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:23:29 INFO  : 'jtag frequency' command is executed.
21:23:29 INFO  : Context for 'APU' is selected.
21:23:29 INFO  : System reset is completed.
21:23:32 INFO  : 'after 3000' command is executed.
21:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:23:35 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:23:35 INFO  : Context for 'APU' is selected.
21:23:35 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:23:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:35 INFO  : Context for 'APU' is selected.
21:23:35 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:23:35 INFO  : 'ps7_init' command is executed.
21:23:35 INFO  : 'ps7_post_config' command is executed.
21:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:36 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:51 INFO  : Disconnected from the channel tcfchan#2.
21:38:43 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
21:39:05 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
21:39:05 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
21:39:05 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:39:05 WARN  : Failed to closehw "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa"
Reason: Cannot close hw design 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
Design is not opened in the current session.

21:39:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:39:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:39:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:56 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:39:56 INFO  : 'jtag frequency' command is executed.
21:39:56 INFO  : Context for 'APU' is selected.
21:39:56 INFO  : System reset is completed.
21:39:59 INFO  : 'after 3000' command is executed.
21:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:40:01 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:40:01 INFO  : Context for 'APU' is selected.
21:40:01 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:40:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:01 INFO  : Context for 'APU' is selected.
21:40:01 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:40:01 INFO  : 'ps7_init' command is executed.
21:40:01 INFO  : 'ps7_post_config' command is executed.
21:40:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:02 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:03 INFO  : 'con' command is executed.
21:40:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:40:03 INFO  : Disconnected from the channel tcfchan#4.
21:53:59 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
21:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:02 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
21:54:02 INFO  : 'jtag frequency' command is executed.
21:54:02 INFO  : Context for 'APU' is selected.
21:54:02 INFO  : System reset is completed.
21:54:05 INFO  : 'after 3000' command is executed.
21:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
21:54:08 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
21:54:08 INFO  : Context for 'APU' is selected.
21:54:08 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
21:54:08 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:08 INFO  : Context for 'APU' is selected.
21:54:08 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
21:54:08 INFO  : 'ps7_init' command is executed.
21:54:08 INFO  : 'ps7_post_config' command is executed.
21:54:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:09 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:09 INFO  : 'con' command is executed.
21:54:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:54:09 INFO  : Disconnected from the channel tcfchan#5.
22:06:05 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
22:06:19 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
22:06:19 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
22:06:21 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:06:27 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
22:06:27 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
22:06:27 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.mmi' stored in project is removed.
22:06:27 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
22:06:27 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
22:06:31 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
22:06:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:48 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:06:48 INFO  : 'jtag frequency' command is executed.
22:06:48 INFO  : Context for 'APU' is selected.
22:06:48 INFO  : System reset is completed.
22:06:51 INFO  : 'after 3000' command is executed.
22:06:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:06:53 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:06:53 INFO  : Context for 'APU' is selected.
22:06:54 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:06:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:54 INFO  : Context for 'APU' is selected.
22:06:54 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:06:54 INFO  : 'ps7_init' command is executed.
22:06:54 INFO  : 'ps7_post_config' command is executed.
22:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:55 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:55 INFO  : 'con' command is executed.
22:06:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:06:55 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
22:07:32 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:11:14 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:11:18 INFO  : Disconnected from the channel tcfchan#8.
22:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:18 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:11:18 INFO  : 'jtag frequency' command is executed.
22:11:18 INFO  : Context for 'APU' is selected.
22:11:18 INFO  : System reset is completed.
22:11:21 INFO  : 'after 3000' command is executed.
22:11:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:11:24 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:11:24 INFO  : Context for 'APU' is selected.
22:11:24 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:11:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:24 INFO  : Context for 'APU' is selected.
22:11:24 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:11:24 INFO  : 'ps7_init' command is executed.
22:11:24 INFO  : 'ps7_post_config' command is executed.
22:11:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:25 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:25 INFO  : 'con' command is executed.
22:11:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:11:25 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
22:12:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:12:12 INFO  : Disconnected from the channel tcfchan#9.
22:12:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:12 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:12:12 INFO  : 'jtag frequency' command is executed.
22:12:12 INFO  : Context for 'APU' is selected.
22:12:12 INFO  : System reset is completed.
22:12:15 INFO  : 'after 3000' command is executed.
22:12:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:12:17 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:12:17 INFO  : Context for 'APU' is selected.
22:12:17 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:12:17 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:17 INFO  : Context for 'APU' is selected.
22:12:17 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:12:18 INFO  : 'ps7_init' command is executed.
22:12:18 INFO  : 'ps7_post_config' command is executed.
22:12:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:19 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:19 INFO  : 'con' command is executed.
22:12:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:12:19 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
22:12:39 INFO  : Disconnected from the channel tcfchan#11.
22:12:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:39 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:12:39 INFO  : 'jtag frequency' command is executed.
22:12:39 INFO  : Context for 'APU' is selected.
22:12:39 INFO  : System reset is completed.
22:12:42 INFO  : 'after 3000' command is executed.
22:12:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:12:44 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:12:45 INFO  : Context for 'APU' is selected.
22:12:45 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:12:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:45 INFO  : Context for 'APU' is selected.
22:12:45 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:12:45 INFO  : 'ps7_init' command is executed.
22:12:45 INFO  : 'ps7_post_config' command is executed.
22:12:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:46 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:46 INFO  : 'con' command is executed.
22:12:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:12:46 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
22:13:45 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:13:48 INFO  : Disconnected from the channel tcfchan#12.
22:13:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:49 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:13:49 INFO  : 'jtag frequency' command is executed.
22:13:49 INFO  : Context for 'APU' is selected.
22:13:49 INFO  : System reset is completed.
22:13:52 INFO  : 'after 3000' command is executed.
22:13:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:13:54 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:13:54 INFO  : Context for 'APU' is selected.
22:13:54 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:13:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:54 INFO  : Context for 'APU' is selected.
22:13:54 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:13:54 INFO  : 'ps7_init' command is executed.
22:13:54 INFO  : 'ps7_post_config' command is executed.
22:13:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:55 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:56 INFO  : 'con' command is executed.
22:13:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:56 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
22:15:02 INFO  : Disconnected from the channel tcfchan#13.
22:19:01 DEBUG : Logs will be stored at 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/IDE.log'.
22:19:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\temp_xsdb_launch_script.tcl
22:19:04 INFO  : XSCT server has started successfully.
22:19:04 INFO  : plnx-install-location is set to ''
22:19:04 INFO  : Successfully done setting XSCT server connection channel  
22:19:04 INFO  : Successfully done setting workspace for the tool. 
22:19:06 INFO  : Registering command handlers for Vitis TCF services
22:19:06 INFO  : Successfully done query RDI_DATADIR 
22:19:06 INFO  : Platform repository initialization has completed.
22:21:25 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:24:14 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:25:17 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:24 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:25:24 INFO  : 'jtag frequency' command is executed.
22:25:24 INFO  : Context for 'APU' is selected.
22:25:24 INFO  : System reset is completed.
22:25:27 INFO  : 'after 3000' command is executed.
22:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:25:29 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:25:29 INFO  : Context for 'APU' is selected.
22:25:30 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:25:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:30 INFO  : Context for 'APU' is selected.
22:25:30 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:25:30 INFO  : 'ps7_init' command is executed.
22:25:30 INFO  : 'ps7_post_config' command is executed.
22:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:31 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:31 INFO  : 'con' command is executed.
22:25:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:25:31 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
22:29:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:29:05 INFO  : Disconnected from the channel tcfchan#1.
22:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:05 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:29:05 INFO  : 'jtag frequency' command is executed.
22:29:05 INFO  : Context for 'APU' is selected.
22:29:05 INFO  : System reset is completed.
22:29:08 INFO  : 'after 3000' command is executed.
22:29:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:29:11 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:29:11 INFO  : Context for 'APU' is selected.
22:29:14 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:29:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:14 INFO  : Context for 'APU' is selected.
22:29:14 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:29:14 INFO  : 'ps7_init' command is executed.
22:29:14 INFO  : 'ps7_post_config' command is executed.
22:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:15 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:15 INFO  : 'con' command is executed.
22:29:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:29:15 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
22:32:34 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:32:44 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:33:16 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:33:19 INFO  : Disconnected from the channel tcfchan#2.
22:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:19 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:33:19 INFO  : 'jtag frequency' command is executed.
22:33:19 INFO  : Context for 'APU' is selected.
22:33:19 INFO  : System reset is completed.
22:33:22 INFO  : 'after 3000' command is executed.
22:33:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:33:25 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:33:25 INFO  : Context for 'APU' is selected.
22:33:28 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:33:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:28 INFO  : Context for 'APU' is selected.
22:33:28 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:33:28 INFO  : 'ps7_init' command is executed.
22:33:28 INFO  : 'ps7_post_config' command is executed.
22:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:29 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:29 INFO  : 'con' command is executed.
22:33:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:33:29 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
22:40:00 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:40:03 INFO  : Disconnected from the channel tcfchan#3.
22:40:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:03 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:40:03 INFO  : 'jtag frequency' command is executed.
22:40:03 INFO  : Context for 'APU' is selected.
22:40:03 INFO  : System reset is completed.
22:40:06 INFO  : 'after 3000' command is executed.
22:40:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:40:09 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:40:09 INFO  : Context for 'APU' is selected.
22:40:12 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:40:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:12 INFO  : Context for 'APU' is selected.
22:40:12 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:40:12 INFO  : 'ps7_init' command is executed.
22:40:12 INFO  : 'ps7_post_config' command is executed.
22:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:13 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:13 INFO  : 'con' command is executed.
22:40:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:40:13 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
22:42:07 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:42:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa is already opened

22:42:15 INFO  : Disconnected from the channel tcfchan#4.
22:42:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:15 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:42:15 INFO  : 'jtag frequency' command is executed.
22:42:15 INFO  : Context for 'APU' is selected.
22:42:15 INFO  : System reset is completed.
22:42:18 INFO  : 'after 3000' command is executed.
22:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:42:21 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:42:21 INFO  : Context for 'APU' is selected.
22:42:24 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:42:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:24 INFO  : Context for 'APU' is selected.
22:42:24 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:42:24 INFO  : 'ps7_init' command is executed.
22:42:24 INFO  : 'ps7_post_config' command is executed.
22:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:25 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:25 INFO  : 'con' command is executed.
22:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:42:25 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
22:44:57 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:44:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa is already opened

22:45:03 INFO  : Disconnected from the channel tcfchan#6.
22:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:45:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:47:04 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
22:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:47:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:47:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:47:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:47:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:55 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:47:55 INFO  : 'jtag frequency' command is executed.
22:47:55 INFO  : Context for 'APU' is selected.
22:47:55 INFO  : System reset is completed.
22:47:58 INFO  : 'after 3000' command is executed.
22:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:48:00 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:48:00 INFO  : Context for 'APU' is selected.
22:48:00 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:48:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:00 INFO  : Context for 'APU' is selected.
22:48:00 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:48:01 INFO  : 'ps7_init' command is executed.
22:48:01 INFO  : 'ps7_post_config' command is executed.
22:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:02 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:02 INFO  : 'con' command is executed.
22:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:48:02 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
22:50:31 INFO  : Disconnected from the channel tcfchan#8.
22:50:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:50:32 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
22:50:32 INFO  : 'jtag frequency' command is executed.
22:50:32 INFO  : Context for 'APU' is selected.
22:50:32 INFO  : System reset is completed.
22:50:35 INFO  : 'after 3000' command is executed.
22:50:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
22:50:37 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
22:50:37 INFO  : Context for 'APU' is selected.
22:50:40 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
22:50:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:50:40 INFO  : Context for 'APU' is selected.
22:50:40 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
22:50:40 INFO  : 'ps7_init' command is executed.
22:50:40 INFO  : 'ps7_post_config' command is executed.
22:50:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:42 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:50:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:50:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

22:50:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:50:42 INFO  : 'con' command is executed.
22:50:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:50:42 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:23:25 INFO  : Hardware specification for platform project 'cpu_test_wrapper' is updated.
23:23:46 INFO  : Result from executing command 'getProjects': cpu_test_wrapper
23:23:46 INFO  : Result from executing command 'getPlatforms': cpu_test_wrapper|E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/cpu_test_wrapper.xpfm;xilinx_zcu102_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_202320_1/xilinx_zcu102_base_202320_1.xpfm;xilinx_zcu102_base_dfx_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu102_base_dfx_202320_1/xilinx_zcu102_base_dfx_202320_1.xpfm;xilinx_zcu104_base_202320_1|E:/Xilinx/Vitis/2023.2/base_platforms/xilinx_zcu104_base_202320_1/xilinx_zcu104_base_202320_1.xpfm
23:23:47 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:24:07 INFO  : Disconnected from the channel tcfchan#9.
23:24:07 INFO  : The hardware specification used by project 'cpu' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
23:24:07 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.bit' stored in project is removed.
23:24:07 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream\cpu_test_wrapper.mmi' stored in project is removed.
23:24:07 INFO  : The updated bitstream files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\bitstream' in project 'cpu'.
23:24:07 INFO  : The file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit\ps7_init.tcl' stored in project is removed.
23:24:11 INFO  : The updated ps init files are copied from platform to folder 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu\_ide\psinit' in project 'cpu'.
23:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:11 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:24:11 INFO  : 'jtag frequency' command is executed.
23:24:11 INFO  : Context for 'APU' is selected.
23:24:11 INFO  : System reset is completed.
23:24:14 INFO  : 'after 3000' command is executed.
23:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:24:17 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:24:17 INFO  : Context for 'APU' is selected.
23:24:17 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:24:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:17 INFO  : Context for 'APU' is selected.
23:24:17 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:24:17 INFO  : 'ps7_init' command is executed.
23:24:17 INFO  : 'ps7_post_config' command is executed.
23:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:18 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:18 INFO  : 'con' command is executed.
23:24:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:24:18 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:24:47 INFO  : Disconnected from the channel tcfchan#11.
23:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:47 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:24:47 INFO  : 'jtag frequency' command is executed.
23:24:47 INFO  : Context for 'APU' is selected.
23:24:47 INFO  : System reset is completed.
23:24:50 INFO  : 'after 3000' command is executed.
23:24:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:24:52 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:24:53 INFO  : Context for 'APU' is selected.
23:24:53 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:53 INFO  : Context for 'APU' is selected.
23:24:53 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:24:53 INFO  : 'ps7_init' command is executed.
23:24:53 INFO  : 'ps7_post_config' command is executed.
23:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:54 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:54 INFO  : 'con' command is executed.
23:24:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:24:54 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:26:48 INFO  : Disconnected from the channel tcfchan#12.
23:26:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:26:48 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:26:48 INFO  : 'jtag frequency' command is executed.
23:26:48 INFO  : Context for 'APU' is selected.
23:26:48 INFO  : System reset is completed.
23:26:51 INFO  : 'after 3000' command is executed.
23:26:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:26:54 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:26:54 INFO  : Context for 'APU' is selected.
23:26:54 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:26:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:54 INFO  : Context for 'APU' is selected.
23:26:54 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:26:54 INFO  : 'ps7_init' command is executed.
23:26:54 INFO  : 'ps7_post_config' command is executed.
23:26:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:55 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:55 INFO  : 'con' command is executed.
23:26:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:26:55 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:36:42 INFO  : Disconnected from the channel tcfchan#13.
23:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:42 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:36:42 INFO  : 'jtag frequency' command is executed.
23:36:42 INFO  : Context for 'APU' is selected.
23:36:42 INFO  : System reset is completed.
23:36:45 INFO  : 'after 3000' command is executed.
23:36:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:36:47 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:36:47 INFO  : Context for 'APU' is selected.
23:36:47 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:36:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:47 INFO  : Context for 'APU' is selected.
23:36:47 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:36:48 INFO  : 'ps7_init' command is executed.
23:36:48 INFO  : 'ps7_post_config' command is executed.
23:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:49 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:49 INFO  : 'con' command is executed.
23:36:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:36:49 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:36:52 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:36:59 INFO  : Disconnected from the channel tcfchan#14.
23:36:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:59 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:36:59 INFO  : 'jtag frequency' command is executed.
23:36:59 INFO  : Context for 'APU' is selected.
23:37:00 INFO  : System reset is completed.
23:37:03 INFO  : 'after 3000' command is executed.
23:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:37:05 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:37:05 INFO  : Context for 'APU' is selected.
23:37:05 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:37:05 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:05 INFO  : Context for 'APU' is selected.
23:37:05 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:37:05 INFO  : 'ps7_init' command is executed.
23:37:05 INFO  : 'ps7_post_config' command is executed.
23:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:06 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:06 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:06 INFO  : 'con' command is executed.
23:37:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:37:06 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:38:43 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:38:48 INFO  : Disconnected from the channel tcfchan#15.
23:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:48 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:38:48 INFO  : 'jtag frequency' command is executed.
23:38:48 INFO  : Context for 'APU' is selected.
23:38:48 INFO  : System reset is completed.
23:38:51 INFO  : 'after 3000' command is executed.
23:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:38:54 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:38:54 INFO  : Context for 'APU' is selected.
23:38:54 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:38:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:38:54 INFO  : Context for 'APU' is selected.
23:38:54 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:38:54 INFO  : 'ps7_init' command is executed.
23:38:54 INFO  : 'ps7_post_config' command is executed.
23:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:55 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:38:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:38:55 INFO  : 'con' command is executed.
23:38:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:38:55 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:40:52 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:40:55 INFO  : Disconnected from the channel tcfchan#16.
23:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:55 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:40:55 INFO  : 'jtag frequency' command is executed.
23:40:55 INFO  : Context for 'APU' is selected.
23:40:55 INFO  : System reset is completed.
23:40:58 INFO  : 'after 3000' command is executed.
23:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:41:00 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:41:00 INFO  : Context for 'APU' is selected.
23:41:00 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:41:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:00 INFO  : Context for 'APU' is selected.
23:41:00 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:41:01 INFO  : 'ps7_init' command is executed.
23:41:01 INFO  : 'ps7_post_config' command is executed.
23:41:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:02 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:02 INFO  : 'con' command is executed.
23:41:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:41:02 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:46:30 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:46:42 INFO  : Disconnected from the channel tcfchan#17.
23:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:46:51 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:27 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:47:27 INFO  : 'jtag frequency' command is executed.
23:47:27 INFO  : Context for 'APU' is selected.
23:47:27 INFO  : System reset is completed.
23:47:30 INFO  : 'after 3000' command is executed.
23:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:47:32 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:47:32 INFO  : Context for 'APU' is selected.
23:47:32 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:32 INFO  : Context for 'APU' is selected.
23:47:32 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:47:33 INFO  : 'ps7_init' command is executed.
23:47:33 INFO  : 'ps7_post_config' command is executed.
23:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:34 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:34 INFO  : 'con' command is executed.
23:47:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:47:34 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:48:22 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:48:25 INFO  : Disconnected from the channel tcfchan#18.
23:48:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:26 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:48:26 INFO  : 'jtag frequency' command is executed.
23:48:26 INFO  : Context for 'APU' is selected.
23:48:26 INFO  : System reset is completed.
23:48:29 INFO  : 'after 3000' command is executed.
23:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:48:31 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:48:31 INFO  : Context for 'APU' is selected.
23:48:31 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:48:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:31 INFO  : Context for 'APU' is selected.
23:48:31 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:48:31 INFO  : 'ps7_init' command is executed.
23:48:31 INFO  : 'ps7_post_config' command is executed.
23:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:32 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:33 INFO  : 'con' command is executed.
23:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:48:33 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:48:45 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:48:51 INFO  : Disconnected from the channel tcfchan#19.
23:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:51 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:48:51 INFO  : 'jtag frequency' command is executed.
23:48:51 INFO  : Context for 'APU' is selected.
23:48:51 INFO  : System reset is completed.
23:48:54 INFO  : 'after 3000' command is executed.
23:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:48:56 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:48:56 INFO  : Context for 'APU' is selected.
23:48:56 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:48:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:56 INFO  : Context for 'APU' is selected.
23:48:56 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:48:57 INFO  : 'ps7_init' command is executed.
23:48:57 INFO  : 'ps7_post_config' command is executed.
23:48:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:58 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:58 INFO  : 'con' command is executed.
23:48:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:48:58 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:49:43 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:49:45 INFO  : Disconnected from the channel tcfchan#20.
23:49:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:45 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:49:45 INFO  : 'jtag frequency' command is executed.
23:49:45 INFO  : Context for 'APU' is selected.
23:49:45 INFO  : System reset is completed.
23:49:48 INFO  : 'after 3000' command is executed.
23:49:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:49:50 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:49:50 INFO  : Context for 'APU' is selected.
23:49:50 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:49:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:50 INFO  : Context for 'APU' is selected.
23:49:50 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:49:51 INFO  : 'ps7_init' command is executed.
23:49:51 INFO  : 'ps7_post_config' command is executed.
23:49:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:52 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:52 INFO  : 'con' command is executed.
23:49:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:49:52 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:52:50 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:52:54 INFO  : Disconnected from the channel tcfchan#21.
23:52:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:52:54 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:52:54 INFO  : 'jtag frequency' command is executed.
23:52:54 INFO  : Context for 'APU' is selected.
23:52:54 INFO  : System reset is completed.
23:52:57 INFO  : 'after 3000' command is executed.
23:52:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:53:00 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:53:00 INFO  : Context for 'APU' is selected.
23:53:00 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:53:00 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:00 INFO  : Context for 'APU' is selected.
23:53:00 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:53:00 INFO  : 'ps7_init' command is executed.
23:53:00 INFO  : 'ps7_post_config' command is executed.
23:53:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:01 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:01 INFO  : 'con' command is executed.
23:53:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:53:01 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:53:40 INFO  : Checking for BSP changes to sync application flags for project 'cpu'...
23:53:44 INFO  : Disconnected from the channel tcfchan#22.
23:53:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:53:44 INFO  : Jtag cable 'Digilent JTAG-SMT2 C305A167ABCD' is selected.
23:53:44 INFO  : 'jtag frequency' command is executed.
23:53:44 INFO  : Context for 'APU' is selected.
23:53:44 INFO  : System reset is completed.
23:53:47 INFO  : 'after 3000' command is executed.
23:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}' command is executed.
23:53:49 INFO  : Device configured successfully with "E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit"
23:53:49 INFO  : Context for 'APU' is selected.
23:53:49 INFO  : Hardware design and registers information is loaded from 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa'.
23:53:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:53:49 INFO  : Context for 'APU' is selected.
23:53:49 INFO  : Sourcing of 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl' is done.
23:53:50 INFO  : 'ps7_init' command is executed.
23:53:50 INFO  : 'ps7_post_config' command is executed.
23:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:51 INFO  : The application 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:53:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:53:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2 C305A167ABCD" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2-C305A167ABCD-23727093-0"}
fpga -file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/bitstream/cpu_test_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/hw/cpu_test_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu/Debug/cpu.elf
configparams force-mem-access 0
----------------End of Script----------------

23:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:53:51 INFO  : 'con' command is executed.
23:53:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:53:51 INFO  : Launch script is exported to file 'E:\Xilinx\FPGA_Prjs\dzy\cpu_test\cpu_test\vitis\cpu_system\_ide\scripts\systemdebugger_cpu_system_standalone.tcl'
23:54:45 INFO  : Disconnected from the channel tcfchan#23.
