// Seed: 1346236987
module module_0 #(
    parameter id_1 = 32'd84
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  logic [7:0][id_1 : id_1] id_4;
  assign id_3 = (-1'h0);
  assign id_4[""] = -1'b0;
endmodule
module module_1 #(
    parameter id_4 = 32'd41
) (
    id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1
  );
  assign id_3[id_4] = id_4 == -1;
endmodule
