Test Case 1: PASS
Test Case 2: PASS
Test Case 3: PASS
Test Case 4: PASS
Test Case 5: PASS

F:\Workspace\Design-Conv2D-using-HLS\Convolution2D\Convolution2D\solution1\sim\verilog>set PATH= 

F:\Workspace\Design-Conv2D-using-HLS\Convolution2D\Convolution2D\solution1\sim\verilog>call F:/Vivado/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_convolution2D_top glbl -prj convolution2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "F:/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s convolution2D  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "F:/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_convolution2D_top glbl -prj convolution2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile F:/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s convolution2D 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/AESL_automem_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/convolution2D.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_convolution2D_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/convolution2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution2D
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.convolution2D
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.AESL_automem_kernel
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.apatb_convolution2D_top
Compiling module work.glbl
Built simulation snapshot convolution2D

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/xsim.dir/convolution2D/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  4 15:51:06 2024...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/convolution2D/xsim_script.tcl
# xsim {convolution2D} -autoloadwcfg -tclbatch {convolution2D.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source convolution2D.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [100.00%] @ "435000"
// RTL Simulation : 2 / 5 [100.00%] @ "735000"
// RTL Simulation : 3 / 5 [100.00%] @ "1035000"
// RTL Simulation : 4 / 5 [100.00%] @ "1335000"
// RTL Simulation : 5 / 5 [100.00%] @ "1635000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1675 ns : File "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/convolution2D.autotb.v" Line 337
## quit
INFO: [Common 17-206] Exiting xsim at Wed Dec  4 15:51:15 2024...
Test Case 1: PASS
Test Case 2: PASS
Test Case 3: PASS
Test Case 4: PASS
Test Case 5: PASS
