Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  7 22:08:06 2024
| Host         : Y9000X-TANGENT running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file full_addr_clk_bus_skew_routed.rpt -pb full_addr_clk_bus_skew_routed.pb -rpx full_addr_clk_bus_skew_routed.rpx
| Design       : full_addr_clk
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

No bus skew constraints

