{
  "module_name": "mediatek,mt8365-clk.h",
  "hash_id": "bfb3a2b5419a797aab41d03cdbdba53220402a31c7ae9dd7b91caa6c1d1ba539",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mediatek,mt8365-clk.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_CLK_MT8365_H\n#define _DT_BINDINGS_CLK_MT8365_H\n\n \n#define CLK_TOP_CLK_NULL\t\t0\n#define CLK_TOP_I2S0_BCK\t\t1\n#define CLK_TOP_DSI0_LNTC_DSICK\t\t2\n#define CLK_TOP_VPLL_DPIX\t\t3\n#define CLK_TOP_LVDSTX_CLKDIG_CTS\t4\n#define CLK_TOP_MFGPLL\t\t\t5\n#define CLK_TOP_SYSPLL_D2\t\t6\n#define CLK_TOP_SYSPLL1_D2\t\t7\n#define CLK_TOP_SYSPLL1_D4\t\t8\n#define CLK_TOP_SYSPLL1_D8\t\t9\n#define CLK_TOP_SYSPLL1_D16\t\t10\n#define CLK_TOP_SYSPLL_D3\t\t11\n#define CLK_TOP_SYSPLL2_D2\t\t12\n#define CLK_TOP_SYSPLL2_D4\t\t13\n#define CLK_TOP_SYSPLL2_D8\t\t14\n#define CLK_TOP_SYSPLL_D5\t\t15\n#define CLK_TOP_SYSPLL3_D2\t\t16\n#define CLK_TOP_SYSPLL3_D4\t\t17\n#define CLK_TOP_SYSPLL_D7\t\t18\n#define CLK_TOP_SYSPLL4_D2\t\t19\n#define CLK_TOP_SYSPLL4_D4\t\t20\n#define CLK_TOP_UNIVPLL\t\t\t21\n#define CLK_TOP_UNIVPLL_D2\t\t22\n#define CLK_TOP_UNIVPLL1_D2\t\t23\n#define CLK_TOP_UNIVPLL1_D4\t\t24\n#define CLK_TOP_UNIVPLL_D3\t\t25\n#define CLK_TOP_UNIVPLL2_D2\t\t26\n#define CLK_TOP_UNIVPLL2_D4\t\t27\n#define CLK_TOP_UNIVPLL2_D8\t\t28\n#define CLK_TOP_UNIVPLL2_D32\t\t29\n#define CLK_TOP_UNIVPLL_D5\t\t30\n#define CLK_TOP_UNIVPLL3_D2\t\t31\n#define CLK_TOP_UNIVPLL3_D4\t\t32\n#define CLK_TOP_MMPLL\t\t\t33\n#define CLK_TOP_MMPLL_D2\t\t34\n#define CLK_TOP_LVDSPLL_D2\t\t35\n#define CLK_TOP_LVDSPLL_D4\t\t36\n#define CLK_TOP_LVDSPLL_D8\t\t37\n#define CLK_TOP_LVDSPLL_D16\t\t38\n#define CLK_TOP_USB20_192M\t\t39\n#define CLK_TOP_USB20_192M_D4\t\t40\n#define CLK_TOP_USB20_192M_D8\t\t41\n#define CLK_TOP_USB20_192M_D16\t\t42\n#define CLK_TOP_USB20_192M_D32\t\t43\n#define CLK_TOP_APLL1\t\t\t44\n#define CLK_TOP_APLL1_D2\t\t45\n#define CLK_TOP_APLL1_D4\t\t46\n#define CLK_TOP_APLL1_D8\t\t47\n#define CLK_TOP_APLL2\t\t\t48\n#define CLK_TOP_APLL2_D2\t\t49\n#define CLK_TOP_APLL2_D4\t\t50\n#define CLK_TOP_APLL2_D8\t\t51\n#define CLK_TOP_SYS_26M_D2\t\t52\n#define CLK_TOP_MSDCPLL\t\t\t53\n#define CLK_TOP_MSDCPLL_D2\t\t54\n#define CLK_TOP_DSPPLL\t\t\t55\n#define CLK_TOP_DSPPLL_D2\t\t56\n#define CLK_TOP_DSPPLL_D4\t\t57\n#define CLK_TOP_DSPPLL_D8\t\t58\n#define CLK_TOP_APUPLL\t\t\t59\n#define CLK_TOP_CLK26M_D52\t\t60\n#define CLK_TOP_AXI_SEL\t\t\t61\n#define CLK_TOP_MEM_SEL\t\t\t62\n#define CLK_TOP_MM_SEL\t\t\t63\n#define CLK_TOP_SCP_SEL\t\t\t64\n#define CLK_TOP_MFG_SEL\t\t\t65\n#define CLK_TOP_ATB_SEL\t\t\t66\n#define CLK_TOP_CAMTG_SEL\t\t67\n#define CLK_TOP_CAMTG1_SEL\t\t68\n#define CLK_TOP_UART_SEL\t\t69\n#define CLK_TOP_SPI_SEL\t\t\t70\n#define CLK_TOP_MSDC50_0_HC_SEL\t\t71\n#define CLK_TOP_MSDC2_2_HC_SEL\t\t72\n#define CLK_TOP_MSDC50_0_SEL\t\t73\n#define CLK_TOP_MSDC50_2_SEL\t\t74\n#define CLK_TOP_MSDC30_1_SEL\t\t75\n#define CLK_TOP_AUDIO_SEL\t\t76\n#define CLK_TOP_AUD_INTBUS_SEL\t\t77\n#define CLK_TOP_AUD_1_SEL\t\t78\n#define CLK_TOP_AUD_2_SEL\t\t79\n#define CLK_TOP_AUD_ENGEN1_SEL\t\t80\n#define CLK_TOP_AUD_ENGEN2_SEL\t\t81\n#define CLK_TOP_AUD_SPDIF_SEL\t\t82\n#define CLK_TOP_DISP_PWM_SEL\t\t83\n#define CLK_TOP_DXCC_SEL\t\t84\n#define CLK_TOP_SSUSB_SYS_SEL\t\t85\n#define CLK_TOP_SSUSB_XHCI_SEL\t\t86\n#define CLK_TOP_SPM_SEL\t\t\t87\n#define CLK_TOP_I2C_SEL\t\t\t88\n#define CLK_TOP_PWM_SEL\t\t\t89\n#define CLK_TOP_SENIF_SEL\t\t90\n#define CLK_TOP_AES_FDE_SEL\t\t91\n#define CLK_TOP_CAMTM_SEL\t\t92\n#define CLK_TOP_DPI0_SEL\t\t93\n#define CLK_TOP_DPI1_SEL\t\t94\n#define CLK_TOP_DSP_SEL\t\t\t95\n#define CLK_TOP_NFI2X_SEL\t\t96\n#define CLK_TOP_NFIECC_SEL\t\t97\n#define CLK_TOP_ECC_SEL\t\t\t98\n#define CLK_TOP_ETH_SEL\t\t\t99\n#define CLK_TOP_GCPU_SEL\t\t100\n#define CLK_TOP_GCPU_CPM_SEL\t\t101\n#define CLK_TOP_APU_SEL\t\t\t102\n#define CLK_TOP_APU_IF_SEL\t\t103\n#define CLK_TOP_MBIST_DIAG_SEL\t\t104\n#define CLK_TOP_APLL_I2S0_SEL\t\t105\n#define CLK_TOP_APLL_I2S1_SEL\t\t106\n#define CLK_TOP_APLL_I2S2_SEL\t\t107\n#define CLK_TOP_APLL_I2S3_SEL\t\t108\n#define CLK_TOP_APLL_TDMOUT_SEL\t\t109\n#define CLK_TOP_APLL_TDMIN_SEL\t\t110\n#define CLK_TOP_APLL_SPDIF_SEL\t\t111\n#define CLK_TOP_APLL12_CK_DIV0\t\t112\n#define CLK_TOP_APLL12_CK_DIV1\t\t113\n#define CLK_TOP_APLL12_CK_DIV2\t\t114\n#define CLK_TOP_APLL12_CK_DIV3\t\t115\n#define CLK_TOP_APLL12_CK_DIV4\t\t116\n#define CLK_TOP_APLL12_CK_DIV4B\t\t117\n#define CLK_TOP_APLL12_CK_DIV5\t\t118\n#define CLK_TOP_APLL12_CK_DIV5B\t\t119\n#define CLK_TOP_APLL12_CK_DIV6\t\t120\n#define CLK_TOP_AUD_I2S0_M\t\t121\n#define CLK_TOP_AUD_I2S1_M\t\t122\n#define CLK_TOP_AUD_I2S2_M\t\t123\n#define CLK_TOP_AUD_I2S3_M\t\t124\n#define CLK_TOP_AUD_TDMOUT_M\t\t125\n#define CLK_TOP_AUD_TDMOUT_B\t\t126\n#define CLK_TOP_AUD_TDMIN_M\t\t127\n#define CLK_TOP_AUD_TDMIN_B\t\t128\n#define CLK_TOP_AUD_SPDIF_M\t\t129\n#define CLK_TOP_USB20_48M_EN\t\t130\n#define CLK_TOP_UNIVPLL_48M_EN\t\t131\n#define CLK_TOP_LVDSTX_CLKDIG_EN\t132\n#define CLK_TOP_VPLL_DPIX_EN\t\t133\n#define CLK_TOP_SSUSB_TOP_CK_EN\t\t134\n#define CLK_TOP_SSUSB_PHY_CK_EN\t\t135\n#define CLK_TOP_CONN_32K\t\t136\n#define CLK_TOP_CONN_26M\t\t137\n#define CLK_TOP_DSP_32K\t\t\t138\n#define CLK_TOP_DSP_26M\t\t\t139\n#define CLK_TOP_NR_CLK\t\t\t140\n\n \n#define CLK_IFR_PMIC_TMR\t\t0\n#define CLK_IFR_PMIC_AP\t\t\t1\n#define CLK_IFR_PMIC_MD\t\t\t2\n#define CLK_IFR_PMIC_CONN\t\t3\n#define CLK_IFR_ICUSB\t\t\t4\n#define CLK_IFR_GCE\t\t\t5\n#define CLK_IFR_THERM\t\t\t6\n#define CLK_IFR_PWM_HCLK\t\t7\n#define CLK_IFR_PWM1\t\t\t8\n#define CLK_IFR_PWM2\t\t\t9\n#define CLK_IFR_PWM3\t\t\t10\n#define CLK_IFR_PWM4\t\t\t11\n#define CLK_IFR_PWM5\t\t\t12\n#define CLK_IFR_PWM\t\t\t13\n#define CLK_IFR_UART0\t\t\t14\n#define CLK_IFR_UART1\t\t\t15\n#define CLK_IFR_UART2\t\t\t16\n#define CLK_IFR_DSP_UART\t\t17\n#define CLK_IFR_GCE_26M\t\t\t18\n#define CLK_IFR_CQ_DMA_FPC\t\t19\n#define CLK_IFR_BTIF\t\t\t20\n#define CLK_IFR_SPI0\t\t\t21\n#define CLK_IFR_MSDC0_HCLK\t\t22\n#define CLK_IFR_MSDC2_HCLK\t\t23\n#define CLK_IFR_MSDC1_HCLK\t\t24\n#define CLK_IFR_DVFSRC\t\t\t25\n#define CLK_IFR_GCPU\t\t\t26\n#define CLK_IFR_TRNG\t\t\t27\n#define CLK_IFR_AUXADC\t\t\t28\n#define CLK_IFR_CPUM\t\t\t29\n#define CLK_IFR_AUXADC_MD\t\t30\n#define CLK_IFR_AP_DMA\t\t\t31\n#define CLK_IFR_DEBUGSYS\t\t32\n#define CLK_IFR_AUDIO\t\t\t33\n#define CLK_IFR_PWM_FBCLK6\t\t34\n#define CLK_IFR_DISP_PWM\t\t35\n#define CLK_IFR_AUD_26M_BK\t\t36\n#define CLK_IFR_CQ_DMA\t\t\t37\n#define CLK_IFR_MSDC0_SF\t\t38\n#define CLK_IFR_MSDC1_SF\t\t39\n#define CLK_IFR_MSDC2_SF\t\t40\n#define CLK_IFR_AP_MSDC0\t\t41\n#define CLK_IFR_MD_MSDC0\t\t42\n#define CLK_IFR_MSDC0_SRC\t\t43\n#define CLK_IFR_MSDC1_SRC\t\t44\n#define CLK_IFR_MSDC2_SRC\t\t45\n#define CLK_IFR_PWRAP_TMR\t\t46\n#define CLK_IFR_PWRAP_SPI\t\t47\n#define CLK_IFR_PWRAP_SYS\t\t48\n#define CLK_IFR_MCU_PM_BK\t\t49\n#define CLK_IFR_IRRX_26M\t\t50\n#define CLK_IFR_IRRX_32K\t\t51\n#define CLK_IFR_I2C0_AXI\t\t52\n#define CLK_IFR_I2C1_AXI\t\t53\n#define CLK_IFR_I2C2_AXI\t\t54\n#define CLK_IFR_I2C3_AXI\t\t55\n#define CLK_IFR_NIC_AXI\t\t\t56\n#define CLK_IFR_NIC_SLV_AXI\t\t57\n#define CLK_IFR_APU_AXI\t\t\t58\n#define CLK_IFR_NFIECC\t\t\t59\n#define CLK_IFR_NFIECC_BK\t\t60\n#define CLK_IFR_NFI1X_BK\t\t61\n#define CLK_IFR_NFI_BK\t\t\t62\n#define CLK_IFR_MSDC2_AP_BK\t\t63\n#define CLK_IFR_MSDC2_MD_BK\t\t64\n#define CLK_IFR_MSDC2_BK\t\t65\n#define CLK_IFR_SUSB_133_BK\t\t66\n#define CLK_IFR_SUSB_66_BK\t\t67\n#define CLK_IFR_SSUSB_SYS\t\t68\n#define CLK_IFR_SSUSB_REF\t\t69\n#define CLK_IFR_SSUSB_XHCI\t\t70\n#define CLK_IFR_NR_CLK\t\t\t71\n\n \n#define CLK_PERIAXI\t\t\t0\n#define CLK_PERI_NR_CLK\t\t\t1\n\n \n#define CLK_APMIXED_ARMPLL\t\t0\n#define CLK_APMIXED_MAINPLL\t\t1\n#define CLK_APMIXED_UNIVPLL\t\t2\n#define CLK_APMIXED_MFGPLL\t\t3\n#define CLK_APMIXED_MSDCPLL\t\t4\n#define CLK_APMIXED_MMPLL\t\t5\n#define CLK_APMIXED_APLL1\t\t6\n#define CLK_APMIXED_APLL2\t\t7\n#define CLK_APMIXED_LVDSPLL\t\t8\n#define CLK_APMIXED_DSPPLL\t\t9\n#define CLK_APMIXED_APUPLL\t\t10\n#define CLK_APMIXED_UNIV_EN\t\t11\n#define CLK_APMIXED_USB20_EN\t\t12\n#define CLK_APMIXED_NR_CLK\t\t13\n\n \n#define CLK_GCE_FAXI\t\t\t0\n#define CLK_GCE_NR_CLK\t\t\t1\n\n \n#define CLK_AUD_AFE\t\t\t0\n#define CLK_AUD_I2S\t\t\t1\n#define CLK_AUD_22M\t\t\t2\n#define CLK_AUD_24M\t\t\t3\n#define CLK_AUD_INTDIR\t\t\t4\n#define CLK_AUD_APLL2_TUNER\t\t5\n#define CLK_AUD_APLL_TUNER\t\t6\n#define CLK_AUD_SPDF\t\t\t7\n#define CLK_AUD_HDMI\t\t\t8\n#define CLK_AUD_HDMI_IN\t\t\t9\n#define CLK_AUD_ADC\t\t\t10\n#define CLK_AUD_DAC\t\t\t11\n#define CLK_AUD_DAC_PREDIS\t\t12\n#define CLK_AUD_TML\t\t\t13\n#define CLK_AUD_I2S1_BK\t\t\t14\n#define CLK_AUD_I2S2_BK\t\t\t15\n#define CLK_AUD_I2S3_BK\t\t\t16\n#define CLK_AUD_I2S4_BK\t\t\t17\n#define CLK_AUD_NR_CLK\t\t\t18\n\n \n#define CLK_MIPI0A_CSR_CSI_EN_0A\t0\n#define CLK_MIPI_RX_ANA_CSI0A_NR_CLK\t1\n\n \n#define CLK_MIPI0B_CSR_CSI_EN_0B\t0\n#define CLK_MIPI_RX_ANA_CSI0B_NR_CLK\t1\n\n \n#define CLK_MIPI1A_CSR_CSI_EN_1A\t0\n#define CLK_MIPI_RX_ANA_CSI1A_NR_CLK\t1\n\n \n#define CLK_MIPI1B_CSR_CSI_EN_1B\t0\n#define CLK_MIPI_RX_ANA_CSI1B_NR_CLK\t1\n\n \n#define CLK_MIPI2A_CSR_CSI_EN_2A\t0\n#define CLK_MIPI_RX_ANA_CSI2A_NR_CLK\t1\n\n \n#define CLK_MIPI2B_CSR_CSI_EN_2B\t0\n#define CLK_MIPI_RX_ANA_CSI2B_NR_CLK\t1\n\n \n#define CLK_MCU_BUS_SEL\t\t\t0\n#define CLK_MCU_NR_CLK\t\t\t1\n\n \n#define CLK_MFG_BG3D\t\t\t0\n#define CLK_MFG_MBIST_DIAG\t\t1\n#define CLK_MFG_NR_CLK\t\t\t2\n\n \n#define CLK_MM_MM_MDP_RDMA0\t\t0\n#define CLK_MM_MM_MDP_CCORR0\t\t1\n#define CLK_MM_MM_MDP_RSZ0\t\t2\n#define CLK_MM_MM_MDP_RSZ1\t\t3\n#define CLK_MM_MM_MDP_TDSHP0\t\t4\n#define CLK_MM_MM_MDP_WROT0\t\t5\n#define CLK_MM_MM_MDP_WDMA0\t\t6\n#define CLK_MM_MM_DISP_OVL0\t\t7\n#define CLK_MM_MM_DISP_OVL0_2L\t\t8\n#define CLK_MM_MM_DISP_RSZ0\t\t9\n#define CLK_MM_MM_DISP_RDMA0\t\t10\n#define CLK_MM_MM_DISP_WDMA0\t\t11\n#define CLK_MM_MM_DISP_COLOR0\t\t12\n#define CLK_MM_MM_DISP_CCORR0\t\t13\n#define CLK_MM_MM_DISP_AAL0\t\t14\n#define CLK_MM_MM_DISP_GAMMA0\t\t15\n#define CLK_MM_MM_DISP_DITHER0\t\t16\n#define CLK_MM_MM_DSI0\t\t\t17\n#define CLK_MM_MM_DISP_RDMA1\t\t18\n#define CLK_MM_MM_MDP_RDMA1\t\t19\n#define CLK_MM_DPI0_DPI0\t\t20\n#define CLK_MM_MM_FAKE\t\t\t21\n#define CLK_MM_MM_SMI_COMMON\t\t22\n#define CLK_MM_MM_SMI_LARB0\t\t23\n#define CLK_MM_MM_SMI_COMM0\t\t24\n#define CLK_MM_MM_SMI_COMM1\t\t25\n#define CLK_MM_MM_CAM_MDP\t\t26\n#define CLK_MM_MM_SMI_IMG\t\t27\n#define CLK_MM_MM_SMI_CAM\t\t28\n#define CLK_MM_IMG_IMG_DL_RELAY\t\t29\n#define CLK_MM_IMG_IMG_DL_ASYNC_TOP\t30\n#define CLK_MM_DSI0_DIG_DSI\t\t31\n#define CLK_MM_26M_HRTWT\t\t32\n#define CLK_MM_MM_DPI0\t\t\t33\n#define CLK_MM_LVDSTX_PXL\t\t34\n#define CLK_MM_LVDSTX_CTS\t\t35\n#define CLK_MM_NR_CLK\t\t\t36\n\n \n#define CLK_CAM_LARB2\t\t\t0\n#define CLK_CAM\t\t\t\t1\n#define CLK_CAMTG\t\t\t2\n#define CLK_CAM_SENIF\t\t\t3\n#define CLK_CAMSV0\t\t\t4\n#define CLK_CAMSV1\t\t\t5\n#define CLK_CAM_FDVT\t\t\t6\n#define CLK_CAM_WPE\t\t\t7\n#define CLK_CAM_NR_CLK\t\t\t8\n\n \n#define CLK_VDEC_VDEC\t\t\t0\n#define CLK_VDEC_LARB1\t\t\t1\n#define CLK_VDEC_NR_CLK\t\t\t2\n\n \n#define CLK_VENC\t\t\t0\n#define CLK_VENC_JPGENC\t\t\t1\n#define CLK_VENC_NR_CLK\t\t\t2\n\n \n#define CLK_APU_IPU_CK\t\t\t0\n#define CLK_APU_AXI\t\t\t1\n#define CLK_APU_JTAG\t\t\t2\n#define CLK_APU_IF_CK\t\t\t3\n#define CLK_APU_EDMA\t\t\t4\n#define CLK_APU_AHB\t\t\t5\n#define CLK_APU_NR_CLK\t\t\t6\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}