Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 66a0df696c6a4a8bbd31ad7df572baa1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot RCA_TB_behav xil_defaultlib.RCA_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
