\hypertarget{class_r_s232_write__16_1_1moore}{}\section{moore Architecture Reference}
\label{class_r_s232_write__16_1_1moore}\index{moore@{moore}}
\subsection*{Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write__16_1_1moore_a67debac7a4a7156ddbcdd6475a09d232}{R\+S232\+Write}  {\bfseries }  
\item 
\hyperlink{class_r_s232_write__16_1_1moore_a4cd529e1a64cef8d508355f555417249}{F\+S\+M16\+\_\+control}  {\bfseries }  
\item 
\hyperlink{class_r_s232_write__16_1_1moore_af7b97c2aee5bead67cbfa0a796a84dc8}{mux\+\_\+2\+\_\+1}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write__16_1_1moore_a6c29e897c80f5080b8988e2a012806c7}{D\+A\+T\+A\+W\+R\+\_\+\+U\+S\+B} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write__16_1_1moore_ad5028bba71b98c2321c8deaa4bd765a7}{D\+A\+T\+A\+W\+R\+\_\+\+M\+S\+B} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write__16_1_1moore_a3b08085e58e4e71e997771e87e333486}{D\+A\+T\+A\+W\+R} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write__16_1_1moore_a772e393b5bc102d160a760efebdcbc14}{N\+Baud} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write__16_1_1moore_ab46ad2614ce45c13363bb04ec0ce63b0}{E\+O\+T} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write__16_1_1moore_aa83559e5e362025fecda2fade2ca1317}{S\+T\+R} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{class_r_s232_write__16_1_1moore_abdf2e80ceb5870d633a63af2f876805b}{S\+E\+L} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_r_s232_write__16_1_1moore_a47c959174c33814179fa80cd86e9fdd1}{u00}  {\bfseries R\+S232\+Write}   
\item 
\hyperlink{class_r_s232_write__16_1_1moore_a261149681baa370af616d05085c60b21}{u01}  {\bfseries F\+S\+M16\+\_\+control}   
\item 
\hyperlink{class_r_s232_write__16_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}{u02}  {\bfseries mux\+\_\+2\+\_\+1}   
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{class_r_s232_write__16_1_1moore_a3b08085e58e4e71e997771e87e333486}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!D\+A\+T\+A\+W\+R@{D\+A\+T\+A\+W\+R}}
\index{D\+A\+T\+A\+W\+R@{D\+A\+T\+A\+W\+R}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{D\+A\+T\+A\+W\+R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+A\+T\+A\+W\+R} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_write__16_1_1moore_a3b08085e58e4e71e997771e87e333486}
\hypertarget{class_r_s232_write__16_1_1moore_ad5028bba71b98c2321c8deaa4bd765a7}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!D\+A\+T\+A\+W\+R\+\_\+\+M\+S\+B@{D\+A\+T\+A\+W\+R\+\_\+\+M\+S\+B}}
\index{D\+A\+T\+A\+W\+R\+\_\+\+M\+S\+B@{D\+A\+T\+A\+W\+R\+\_\+\+M\+S\+B}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{D\+A\+T\+A\+W\+R\+\_\+\+M\+S\+B}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+A\+T\+A\+W\+R\+\_\+\+M\+S\+B} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_write__16_1_1moore_ad5028bba71b98c2321c8deaa4bd765a7}
\hypertarget{class_r_s232_write__16_1_1moore_a6c29e897c80f5080b8988e2a012806c7}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!D\+A\+T\+A\+W\+R\+\_\+\+U\+S\+B@{D\+A\+T\+A\+W\+R\+\_\+\+U\+S\+B}}
\index{D\+A\+T\+A\+W\+R\+\_\+\+U\+S\+B@{D\+A\+T\+A\+W\+R\+\_\+\+U\+S\+B}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{D\+A\+T\+A\+W\+R\+\_\+\+U\+S\+B}]{\setlength{\rightskip}{0pt plus 5cm}{\bf D\+A\+T\+A\+W\+R\+\_\+\+U\+S\+B} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_write__16_1_1moore_a6c29e897c80f5080b8988e2a012806c7}
\hypertarget{class_r_s232_write__16_1_1moore_ab46ad2614ce45c13363bb04ec0ce63b0}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!E\+O\+T@{E\+O\+T}}
\index{E\+O\+T@{E\+O\+T}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{E\+O\+T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf E\+O\+T} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_write__16_1_1moore_ab46ad2614ce45c13363bb04ec0ce63b0}
\hypertarget{class_r_s232_write__16_1_1moore_a4cd529e1a64cef8d508355f555417249}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}}
\index{F\+S\+M16\+\_\+control@{F\+S\+M16\+\_\+control}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{F\+S\+M16\+\_\+control}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+S\+M16\+\_\+control} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_write__16_1_1moore_a4cd529e1a64cef8d508355f555417249}
\hypertarget{class_r_s232_write__16_1_1moore_af7b97c2aee5bead67cbfa0a796a84dc8}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}}
\index{mux\+\_\+2\+\_\+1@{mux\+\_\+2\+\_\+1}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{mux\+\_\+2\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+2\+\_\+1} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_write__16_1_1moore_af7b97c2aee5bead67cbfa0a796a84dc8}
\hypertarget{class_r_s232_write__16_1_1moore_a772e393b5bc102d160a760efebdcbc14}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!N\+Baud@{N\+Baud}}
\index{N\+Baud@{N\+Baud}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{N\+Baud}]{\setlength{\rightskip}{0pt plus 5cm}{\bf N\+Baud} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_write__16_1_1moore_a772e393b5bc102d160a760efebdcbc14}
\hypertarget{class_r_s232_write__16_1_1moore_a67debac7a4a7156ddbcdd6475a09d232}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!R\+S232\+Write@{R\+S232\+Write}}
\index{R\+S232\+Write@{R\+S232\+Write}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{R\+S232\+Write}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+S232\+Write} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{class_r_s232_write__16_1_1moore_a67debac7a4a7156ddbcdd6475a09d232}
\hypertarget{class_r_s232_write__16_1_1moore_abdf2e80ceb5870d633a63af2f876805b}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!S\+E\+L@{S\+E\+L}}
\index{S\+E\+L@{S\+E\+L}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{S\+E\+L}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+E\+L} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_write__16_1_1moore_abdf2e80ceb5870d633a63af2f876805b}
\hypertarget{class_r_s232_write__16_1_1moore_aa83559e5e362025fecda2fade2ca1317}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!S\+T\+R@{S\+T\+R}}
\index{S\+T\+R@{S\+T\+R}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{S\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+R} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{class_r_s232_write__16_1_1moore_aa83559e5e362025fecda2fade2ca1317}
\hypertarget{class_r_s232_write__16_1_1moore_a47c959174c33814179fa80cd86e9fdd1}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!u00@{u00}}
\index{u00@{u00}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{u00}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u00} {\bfseries \textcolor{vhdlchar}{R\+S232\+Write}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_write__16_1_1moore_a47c959174c33814179fa80cd86e9fdd1}
\hypertarget{class_r_s232_write__16_1_1moore_a261149681baa370af616d05085c60b21}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!u01@{u01}}
\index{u01@{u01}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{u01}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u01} {\bfseries \textcolor{vhdlchar}{F\+S\+M16\+\_\+control}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_write__16_1_1moore_a261149681baa370af616d05085c60b21}
\hypertarget{class_r_s232_write__16_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}{}\index{R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}!u02@{u02}}
\index{u02@{u02}!R\+S232\+Write\+\_\+16\+::moore@{R\+S232\+Write\+\_\+16\+::moore}}
\subsubsection[{u02}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u02} {\bfseries \textcolor{vhdlchar}{mux\+\_\+2\+\_\+1}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{class_r_s232_write__16_1_1moore_a59af0c0173456dd2b8087a3882ac1a52}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Write\+\_\+16/\hyperlink{_r_s232_write__16_8vhd}{R\+S232\+Write\+\_\+16.\+vhd}\end{DoxyCompactItemize}
