--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

F:\ISE\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml adder_display.twx adder_display.ncd -o adder_display.twr
adder_display.pcf -ucf adder.ucf

Design file:              adder_display.ncd
Physical constraint file: adder_display.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 8760 paths analyzed, 1099 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.944ns.
--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y80.ADDRA12), 252 paths
--------------------------------------------------------------------------------
Slack (setup path):     91.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_12 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.796ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.699 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_12 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.391   display_value<15>
                                                       display_value_12
    SLICE_X65Y141.A3     net (fanout=1)        0.667   display_value<12>
    SLICE_X65Y141.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.B1     net (fanout=1)        1.631   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X67Y150.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X66Y150.A2     net (fanout=3)        0.411   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X66Y150.A      Tilo                  0.205   lcd_module/Mmux_rom_addr59
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>11
    SLICE_X64Y149.D4     net (fanout=2)        0.477   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>1
    SLICE_X64Y149.D      Tilo                  0.203   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X68Y150.B3     net (fanout=3)        1.044   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X68Y150.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X68Y150.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X68Y150.A      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X68Y149.B4     net (fanout=2)        0.435   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X68Y149.B      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y80.ADDRA12 net (fanout=2)        1.625   lcd_module/rom_addr<8>
    RAMB16_X3Y80.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.796ns (2.276ns logic, 6.520ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_12 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.761ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.699 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_12 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.391   display_value<15>
                                                       display_value_12
    SLICE_X65Y141.A3     net (fanout=1)        0.667   display_value<12>
    SLICE_X65Y141.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.B1     net (fanout=1)        1.631   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X67Y150.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X67Y150.C4     net (fanout=3)        0.306   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.C      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char48
    SLICE_X67Y149.D5     net (fanout=3)        0.380   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_cy<0>
    SLICE_X67Y149.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y149.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y149.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y150.B4     net (fanout=3)        0.724   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y150.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X68Y150.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X68Y150.A      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X68Y149.B4     net (fanout=2)        0.435   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X68Y149.B      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y80.ADDRA12 net (fanout=2)        1.625   lcd_module/rom_addr<8>
    RAMB16_X3Y80.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.761ns (2.645ns logic, 6.116ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_8 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.647ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (0.699 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_8 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y138.AQ     Tcko                  0.391   display_value<11>
                                                       display_value_8
    SLICE_X65Y141.A6     net (fanout=1)        0.518   display_value<8>
    SLICE_X65Y141.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.B1     net (fanout=1)        1.631   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X67Y150.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X66Y150.A2     net (fanout=3)        0.411   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X66Y150.A      Tilo                  0.205   lcd_module/Mmux_rom_addr59
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>11
    SLICE_X64Y149.D4     net (fanout=2)        0.477   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>1
    SLICE_X64Y149.D      Tilo                  0.203   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X68Y150.B3     net (fanout=3)        1.044   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X68Y150.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X68Y150.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X68Y150.A      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X68Y149.B4     net (fanout=2)        0.435   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X68Y149.B      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y80.ADDRA12 net (fanout=2)        1.625   lcd_module/rom_addr<8>
    RAMB16_X3Y80.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.647ns (2.276ns logic, 6.371ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y78.ADDRA12), 252 paths
--------------------------------------------------------------------------------
Slack (setup path):     91.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_12 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.580ns (Levels of Logic = 7)
  Clock Path Skew:      -0.196ns (0.616 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_12 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.391   display_value<15>
                                                       display_value_12
    SLICE_X65Y141.A3     net (fanout=1)        0.667   display_value<12>
    SLICE_X65Y141.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.B1     net (fanout=1)        1.631   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X67Y150.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X66Y150.A2     net (fanout=3)        0.411   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X66Y150.A      Tilo                  0.205   lcd_module/Mmux_rom_addr59
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>11
    SLICE_X64Y149.D4     net (fanout=2)        0.477   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>1
    SLICE_X64Y149.D      Tilo                  0.203   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X68Y150.B3     net (fanout=3)        1.044   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X68Y150.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X68Y150.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X68Y150.A      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X68Y149.B4     net (fanout=2)        0.435   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X68Y149.B      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y78.ADDRA12 net (fanout=2)        1.409   lcd_module/rom_addr<8>
    RAMB16_X3Y78.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.580ns (2.276ns logic, 6.304ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_12 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.545ns (Levels of Logic = 8)
  Clock Path Skew:      -0.196ns (0.616 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_12 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.391   display_value<15>
                                                       display_value_12
    SLICE_X65Y141.A3     net (fanout=1)        0.667   display_value<12>
    SLICE_X65Y141.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.B1     net (fanout=1)        1.631   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X67Y150.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X67Y150.C4     net (fanout=3)        0.306   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.C      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char48
    SLICE_X67Y149.D5     net (fanout=3)        0.380   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_cy<0>
    SLICE_X67Y149.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y149.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y149.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y150.B4     net (fanout=3)        0.724   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y150.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X68Y150.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X68Y150.A      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X68Y149.B4     net (fanout=2)        0.435   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X68Y149.B      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y78.ADDRA12 net (fanout=2)        1.409   lcd_module/rom_addr<8>
    RAMB16_X3Y78.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.545ns (2.645ns logic, 5.900ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_8 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.431ns (Levels of Logic = 7)
  Clock Path Skew:      -0.193ns (0.616 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_8 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y138.AQ     Tcko                  0.391   display_value<11>
                                                       display_value_8
    SLICE_X65Y141.A6     net (fanout=1)        0.518   display_value<8>
    SLICE_X65Y141.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.B1     net (fanout=1)        1.631   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X67Y150.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X66Y150.A2     net (fanout=3)        0.411   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X66Y150.A      Tilo                  0.205   lcd_module/Mmux_rom_addr59
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>11
    SLICE_X64Y149.D4     net (fanout=2)        0.477   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>1
    SLICE_X64Y149.D      Tilo                  0.203   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X68Y150.B3     net (fanout=3)        1.044   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X68Y150.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X68Y150.A5     net (fanout=3)        0.230   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X68Y150.A      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc2021
    SLICE_X68Y149.B4     net (fanout=2)        0.435   lcd_module/lcd_draw_module/Mmux_draw_rom_pc202
    SLICE_X68Y149.B      Tilo                  0.203   lcd_module/lcd_draw_module/Mmux_draw_char202
                                                       lcd_module/Mmux_rom_addr99
    RAMB16_X3Y78.ADDRA12 net (fanout=2)        1.409   lcd_module/rom_addr<8>
    RAMB16_X3Y78.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.431ns (2.276ns logic, 6.155ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y80.ADDRA10), 222 paths
--------------------------------------------------------------------------------
Slack (setup path):     91.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_12 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.630ns (Levels of Logic = 6)
  Clock Path Skew:      -0.113ns (0.699 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_12 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.391   display_value<15>
                                                       display_value_12
    SLICE_X65Y141.A3     net (fanout=1)        0.667   display_value<12>
    SLICE_X65Y141.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.B1     net (fanout=1)        1.631   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X67Y150.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X66Y150.A2     net (fanout=3)        0.411   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X66Y150.A      Tilo                  0.205   lcd_module/Mmux_rom_addr59
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>11
    SLICE_X64Y149.D4     net (fanout=2)        0.477   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>1
    SLICE_X64Y149.D      Tilo                  0.203   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X68Y150.B3     net (fanout=3)        1.044   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X68Y150.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X74Y149.C4     net (fanout=3)        0.837   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X74Y149.C      Tilo                  0.205   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y80.ADDRA10 net (fanout=2)        1.488   lcd_module/rom_addr<6>
    RAMB16_X3Y80.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.630ns (2.075ns logic, 6.555ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_12 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.595ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.699 - 0.812)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_12 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y139.AQ     Tcko                  0.391   display_value<15>
                                                       display_value_12
    SLICE_X65Y141.A3     net (fanout=1)        0.667   display_value<12>
    SLICE_X65Y141.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.B1     net (fanout=1)        1.631   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X67Y150.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X67Y150.C4     net (fanout=3)        0.306   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.C      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char48
    SLICE_X67Y149.D5     net (fanout=3)        0.380   lcd_module/lcd_draw_module/Madd_GND_3_o_PWR_3_o_add_128_OUT_cy<0>
    SLICE_X67Y149.D      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o_SW0
    SLICE_X67Y149.C6     net (fanout=1)        0.118   lcd_module/N10
    SLICE_X67Y149.C      Tilo                  0.259   lcd_module/N10
                                                       lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y150.B4     net (fanout=3)        0.724   lcd_module/lcd_draw_module/GND_3_o_draw_char[7]_AND_36_o
    SLICE_X68Y150.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X74Y149.C4     net (fanout=3)        0.837   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X74Y149.C      Tilo                  0.205   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y80.ADDRA10 net (fanout=2)        1.488   lcd_module/rom_addr<6>
    RAMB16_X3Y80.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.595ns (2.444ns logic, 6.151ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     91.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display_value_8 (FF)
  Destination:          lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          100.000ns
  Data Path Delay:      8.481ns (Levels of Logic = 6)
  Clock Path Skew:      -0.110ns (0.699 - 0.809)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display_value_8 to lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y138.AQ     Tcko                  0.391   display_value<11>
                                                       display_value_8
    SLICE_X65Y141.A6     net (fanout=1)        0.518   display_value<8>
    SLICE_X65Y141.A      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char41
                                                       lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X67Y150.B1     net (fanout=1)        1.631   lcd_module/lcd_draw_module/Mmux_draw_char41
    SLICE_X67Y150.B      Tilo                  0.259   lcd_module/lcd_draw_module/Mmux_draw_char4
                                                       lcd_module/lcd_draw_module/Mmux_draw_char43
    SLICE_X66Y150.A2     net (fanout=3)        0.411   lcd_module/lcd_draw_module/Mmux_draw_char42
    SLICE_X66Y150.A      Tilo                  0.205   lcd_module/Mmux_rom_addr59
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>11
    SLICE_X64Y149.D4     net (fanout=2)        0.477   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_123_o<7>1
    SLICE_X64Y149.D      Tilo                  0.203   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
                                                       lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o<7>1
    SLICE_X68Y150.B3     net (fanout=3)        1.044   lcd_module/lcd_draw_module/draw_char[7]_GND_3_o_equal_124_o
    SLICE_X68Y150.B      Tilo                  0.203   lcd_module/rom_addr<7>
                                                       lcd_module/lcd_draw_module/Mmux_draw_rom_pc1621
    SLICE_X74Y149.C4     net (fanout=3)        0.837   lcd_module/lcd_draw_module/Mmux_draw_rom_pc162
    SLICE_X74Y149.C      Tilo                  0.205   lcd_module/rom_addr<6>
                                                       lcd_module/Mmux_rom_addr79
    RAMB16_X3Y80.ADDRA10 net (fanout=2)        1.488   lcd_module/rom_addr<6>
    RAMB16_X3Y80.CLKA    Trcck_ADDRA           0.350   lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                                       lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.481ns (2.075ns logic, 6.406ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_clk (SLICE_X100Y154.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/clk_count_5 (FF)
  Destination:          lcd_module/touch_module/touch_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.036 - 0.038)
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/clk_count_5 to lcd_module/touch_module/touch_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y156.DQ    Tcko                  0.234   lcd_module/touch_module/clk_count<5>
                                                       lcd_module/touch_module/clk_count_5
    SLICE_X100Y154.CE    net (fanout=7)        0.248   lcd_module/touch_module/clk_count<5>
    SLICE_X100Y154.CLK   Tckce       (-Th)     0.092   ct_scl_OBUF
                                                       lcd_module/touch_module/touch_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.142ns logic, 0.248ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_35 (SLICE_X74Y145.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_35 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_35 to lcd_module/touch_module/touch_array_7_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y145.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<38>
                                                       lcd_module/touch_module/touch_array_7_35
    SLICE_X74Y145.A6     net (fanout=2)        0.022   lcd_module/touch_module/touch_array_7<35>
    SLICE_X74Y145.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<38>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT291
                                                       lcd_module/touch_module/touch_array_7_35
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd_module/touch_module/touch_array_7_44 (SLICE_X74Y146.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lcd_module/touch_module/touch_array_7_44 (FF)
  Destination:          lcd_module/touch_module/touch_array_7_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 100.000ns
  Destination Clock:    clk_BUFGP rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lcd_module/touch_module/touch_array_7_44 to lcd_module/touch_module/touch_array_7_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y146.AQ     Tcko                  0.200   lcd_module/touch_module/touch_array_7<47>
                                                       lcd_module/touch_module/touch_array_7_44
    SLICE_X74Y146.A6     net (fanout=2)        0.023   lcd_module/touch_module/touch_array_7<44>
    SLICE_X74Y146.CLK    Tah         (-Th)    -0.190   lcd_module/touch_module/touch_array_7<47>
                                                       lcd_module/touch_module/Mmux_touch_array[0][5]_PWR_8_o_mux_171_OUT391
                                                       lcd_module/touch_module/touch_array_7_44
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y78.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: lcd_module/lcd_rom_module/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y80.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.944|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8760 paths, 0 nets, and 1536 connections

Design statistics:
   Minimum period:   8.944ns{1}   (Maximum frequency: 111.807MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 09 20:08:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 374 MB



