#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jun 29 01:59:36 2018
# Process ID: 25643
# Current directory: /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.runs/impl_1
# Command line: vivado -log Testing_IP.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Testing_IP.tcl -notrace
# Log file: /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.runs/impl_1/Testing_IP.vdi
# Journal file: /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Testing_IP.tcl -notrace
Command: link_design -top Testing_IP -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.srcs/constrs_1/imports/Desktop/ZYBO_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1536.797 ; gain = 319.074 ; free physical = 6720 ; free virtual = 17796
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1633.828 ; gain = 97.031 ; free physical = 6712 ; free virtual = 17789
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13b52df11

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2067.391 ; gain = 0.000 ; free physical = 6349 ; free virtual = 17426
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13b52df11

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2067.391 ; gain = 0.000 ; free physical = 6349 ; free virtual = 17426
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b94fadc2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2067.391 ; gain = 0.000 ; free physical = 6349 ; free virtual = 17426
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b94fadc2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2067.391 ; gain = 0.000 ; free physical = 6349 ; free virtual = 17426
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b94fadc2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2067.391 ; gain = 0.000 ; free physical = 6349 ; free virtual = 17426
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b94fadc2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2067.391 ; gain = 0.000 ; free physical = 6349 ; free virtual = 17426
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2067.391 ; gain = 0.000 ; free physical = 6349 ; free virtual = 17426
Ending Logic Optimization Task | Checksum: b94fadc2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2067.391 ; gain = 0.000 ; free physical = 6349 ; free virtual = 17426

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 138651ff2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2067.391 ; gain = 0.000 ; free physical = 6349 ; free virtual = 17426
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2067.391 ; gain = 530.594 ; free physical = 6349 ; free virtual = 17426
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2099.406 ; gain = 0.000 ; free physical = 6344 ; free virtual = 17422
INFO: [Common 17-1381] The checkpoint '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.runs/impl_1/Testing_IP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Testing_IP_drc_opted.rpt -pb Testing_IP_drc_opted.pb -rpx Testing_IP_drc_opted.rpx
Command: report_drc -file Testing_IP_drc_opted.rpt -pb Testing_IP_drc_opted.pb -rpx Testing_IP_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.runs/impl_1/Testing_IP_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.422 ; gain = 0.000 ; free physical = 6285 ; free virtual = 17384
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eef7294e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2131.422 ; gain = 0.000 ; free physical = 6285 ; free virtual = 17384
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.422 ; gain = 0.000 ; free physical = 6285 ; free virtual = 17384

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 194475fae

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2131.422 ; gain = 0.000 ; free physical = 6285 ; free virtual = 17383

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b08209ed

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2159.082 ; gain = 27.660 ; free physical = 6282 ; free virtual = 17381

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b08209ed

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2159.082 ; gain = 27.660 ; free physical = 6282 ; free virtual = 17381
Phase 1 Placer Initialization | Checksum: 1b08209ed

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2159.082 ; gain = 27.660 ; free physical = 6282 ; free virtual = 17381

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22e9e5a24

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6276 ; free virtual = 17375

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22e9e5a24

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6276 ; free virtual = 17375

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cc4fcf23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6276 ; free virtual = 17375

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14420dbce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6276 ; free virtual = 17375

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14420dbce

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6276 ; free virtual = 17375

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b78e9353

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6274 ; free virtual = 17373

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f45e7c61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6274 ; free virtual = 17373

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f45e7c61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6274 ; free virtual = 17373
Phase 3 Detail Placement | Checksum: 1f45e7c61

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6274 ; free virtual = 17373

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 198591203

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 198591203

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6274 ; free virtual = 17373
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.597. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1efa86cb9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6273 ; free virtual = 17372
Phase 4.1 Post Commit Optimization | Checksum: 1efa86cb9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6273 ; free virtual = 17372

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1efa86cb9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6273 ; free virtual = 17372

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1efa86cb9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6273 ; free virtual = 17372

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e13cb75a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6273 ; free virtual = 17372
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e13cb75a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6273 ; free virtual = 17372
Ending Placer Task | Checksum: 11556e767

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2247.125 ; gain = 115.703 ; free physical = 6277 ; free virtual = 17376
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6269 ; free virtual = 17370
INFO: [Common 17-1381] The checkpoint '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.runs/impl_1/Testing_IP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Testing_IP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6262 ; free virtual = 17364
INFO: [runtcl-4] Executing : report_utilization -file Testing_IP_utilization_placed.rpt -pb Testing_IP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6270 ; free virtual = 17372
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6270 ; free virtual = 17372
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fc432213 ConstDB: 0 ShapeSum: 1913c554 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dbc04664

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6211 ; free virtual = 17294
Post Restoration Checksum: NetGraph: 15d43462 NumContArr: c5ec1202 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dbc04664

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6211 ; free virtual = 17294

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dbc04664

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6182 ; free virtual = 17265

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dbc04664

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6182 ; free virtual = 17265
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: cd4f8c77

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6177 ; free virtual = 17260
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.717  | TNS=0.000  | WHS=-0.146 | THS=-4.149 |

Phase 2 Router Initialization | Checksum: 117b78008

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6177 ; free virtual = 17260

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: c2e1877d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6179 ; free virtual = 17261

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.591  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23365b3fd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6178 ; free virtual = 17261
Phase 4 Rip-up And Reroute | Checksum: 23365b3fd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6178 ; free virtual = 17261

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 236b6de62

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6178 ; free virtual = 17261
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.591  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 236b6de62

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6178 ; free virtual = 17261

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 236b6de62

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6178 ; free virtual = 17261
Phase 5 Delay and Skew Optimization | Checksum: 236b6de62

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6178 ; free virtual = 17261

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b05abd86

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6178 ; free virtual = 17261
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.591  | TNS=0.000  | WHS=0.074  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 273955d18

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6178 ; free virtual = 17261
Phase 6 Post Hold Fix | Checksum: 273955d18

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6178 ; free virtual = 17261

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.253097 %
  Global Horizontal Routing Utilization  = 0.335248 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1903c4c98

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6178 ; free virtual = 17261

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1903c4c98

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6177 ; free virtual = 17260

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1153b8bf6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6177 ; free virtual = 17260

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.591  | TNS=0.000  | WHS=0.074  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1153b8bf6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6177 ; free virtual = 17260
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6207 ; free virtual = 17290

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6207 ; free virtual = 17290
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2247.125 ; gain = 0.000 ; free physical = 6199 ; free virtual = 17284
INFO: [Common 17-1381] The checkpoint '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.runs/impl_1/Testing_IP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Testing_IP_drc_routed.rpt -pb Testing_IP_drc_routed.pb -rpx Testing_IP_drc_routed.rpx
Command: report_drc -file Testing_IP_drc_routed.rpt -pb Testing_IP_drc_routed.pb -rpx Testing_IP_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.runs/impl_1/Testing_IP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Testing_IP_methodology_drc_routed.rpt -pb Testing_IP_methodology_drc_routed.pb -rpx Testing_IP_methodology_drc_routed.rpx
Command: report_methodology -file Testing_IP_methodology_drc_routed.rpt -pb Testing_IP_methodology_drc_routed.pb -rpx Testing_IP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.runs/impl_1/Testing_IP_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Testing_IP_power_routed.rpt -pb Testing_IP_power_summary_routed.pb -rpx Testing_IP_power_routed.rpx
Command: report_power -file Testing_IP_power_routed.rpt -pb Testing_IP_power_summary_routed.pb -rpx Testing_IP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Testing_IP_route_status.rpt -pb Testing_IP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Testing_IP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Testing_IP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Testing_IP.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Testing_IP.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sam/Desktop/VIVADO_git_PSI_ciphers/VIVADO-lightweight-crypto-project/Skinny/Skinny_128_128_parallel/Skinny_128_128_parallel.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jun 29 02:00:57 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2555.805 ; gain = 211.430 ; free physical = 6173 ; free virtual = 17258
INFO: [Common 17-206] Exiting Vivado at Fri Jun 29 02:00:57 2018...
