

================================================================
== Vivado HLS Report for 'StreamingMaxPool_1'
================================================================
* Date:           Mon Mar  1 13:13:17 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.644|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  163|  163|  163|  163|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  160|  160|        32|          -|          -|     5|    no    |
        | + Loop 1.1  |   21|   21|         4|          2|          1|    10|    yes   |
        | + Loop 1.2  |    6|    6|         3|          1|          1|     5|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    362|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        8|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    227|
|Register         |        -|      -|     434|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      0|     434|    589|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+------+-----+------+-------------+
    |buf_V_U  |StreamingMaxPool_Ee0  |        8|  0|   0|     5|  128|     1|          640|
    +---------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                      |        8|  0|   0|     5|  128|     1|          640|
    +---------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |indvar_flatten_next_fu_205_p2      |     +    |      0|  0|   13|           4|           1|
    |outpix_1_fu_251_p2                 |     +    |      0|  0|   12|           3|           1|
    |xp_1_fu_229_p2                     |     +    |      0|  0|   12|           3|           1|
    |yp_1_fu_193_p2                     |     +    |      0|  0|   12|           3|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_state12_pp1_stage0_iter2  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state6_pp0_stage1_iter0   |    and   |      0|  0|    2|           1|           1|
    |exitcond_flatten_fu_199_p2         |   icmp   |      0|  0|    9|           4|           4|
    |tmp_1_fu_211_p2                    |   icmp   |      0|  0|    9|           3|           3|
    |tmp_8_fu_187_p2                    |   icmp   |      0|  0|    9|           3|           3|
    |tmp_s_fu_245_p2                    |   icmp   |      0|  0|    9|           3|           3|
    |tmp1_fu_234_p2                     |    or    |      0|  0|  128|         128|         128|
    |tmp_5_fu_239_p2                    |    or    |      0|  0|  128|         128|         128|
    |xp_mid2_fu_217_p3                  |  select  |      0|  0|    3|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|    2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|    2|           2|           1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |      0|  0|  362|         294|         285|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1                  |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_158_p4  |   9|          2|    4|          8|
    |ap_phi_mux_xp_phi_fu_169_p4              |   9|          2|    3|          6|
    |buf_V_address0                           |  33|          6|    3|         18|
    |buf_V_address1                           |  27|          5|    3|         15|
    |buf_V_d0                                 |  15|          3|  128|        384|
    |in_V_V_blk_n                             |   9|          2|    1|          2|
    |indvar_flatten_reg_154                   |   9|          2|    4|          8|
    |out_V_V_blk_n                            |   9|          2|    1|          2|
    |outpix_reg_176                           |   9|          2|    3|          6|
    |xp_reg_165                               |   9|          2|    3|          6|
    |yp_reg_143                               |   9|          2|    3|          6|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 227|         47|  160|        478|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                               |    9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |    1|   0|    1|          0|
    |buf_V_addr_3_reg_316                    |    3|   0|    3|          0|
    |buf_V_addr_4_reg_291                    |    3|   0|    3|          0|
    |exitcond_flatten_reg_271                |    1|   0|    1|          0|
    |exitcond_flatten_reg_271_pp0_iter1_reg  |    1|   0|    1|          0|
    |indvar_flatten_next_reg_275             |    4|   0|    4|          0|
    |indvar_flatten_reg_154                  |    4|   0|    4|          0|
    |outpix_reg_176                          |    3|   0|    3|          0|
    |tmp_5_reg_302                           |  128|   0|  128|          0|
    |tmp_V_2_reg_322                         |  128|   0|  128|          0|
    |tmp_V_reg_286                           |  128|   0|  128|          0|
    |tmp_s_reg_307                           |    1|   0|    1|          0|
    |tmp_s_reg_307_pp1_iter1_reg             |    1|   0|    1|          0|
    |xp_1_reg_297                            |    3|   0|    3|          0|
    |xp_mid2_reg_280                         |    3|   0|    3|          0|
    |xp_reg_165                              |    3|   0|    3|          0|
    |yp_1_reg_266                            |    3|   0|    3|          0|
    |yp_reg_143                              |    3|   0|    3|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |  434|   0|  434|          0|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------+-----+-----+------------+--------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingMaxPool.1 | return value |
|in_V_V_dout     |  in |  128|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |       in_V_V       |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |       in_V_V       |    pointer   |
|out_V_V_din     | out |  128|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |       out_V_V      |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |       out_V_V      |    pointer   |
+----------------+-----+-----+------------+--------------------+--------------+

