<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showResetDomains="1" showClockDomains="0">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Processors and Peripherals/Hard Processor Systems,Library/Processors and Peripherals,Library/University Program/Audio &amp; Video,Library/Basic Functions/Bridges and Adaptors,Library/Processors and Peripherals/Hard Processor Components,Library/Basic Functions/DMA/mSGDMA Sub-core,Library/University Program/Clock,Project,Library/DSP/Video and Image Processing,Library/Interface Protocols/PCI Express,Library/DSP,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/University Program/Audio &amp; Video/Video,Library,Library/Basic Functions/Simulation; Debug and Verification,Library/Qsys Interconnect,Library/Basic Functions/On Chip Memory,Library/University Program,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Interface Protocols/SerialLite,Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Memory Interfaces and Controllers/SDRAM,Library/Processors and Peripherals/Peripherals,Library/Basic Functions/Bridges and Adaptors/Streaming,Library/Basic Functions/Simulation; Debug and Verification/Verification,Library/Interface Protocols/Transceiver PHY,Library/Interface Protocols,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Basic Functions,Library/Qsys Interconnect/Tri-State Components,Library/Processors and Peripherals/Co-Processors,Library/Interface Protocols/PCI Express/Example Design Components,Library/Basic Functions/DMA,Project/Training,Library/Memory Interfaces and Controllers,Library/DSP/Primitive DSP,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Interface Protocols/Serial,Library/Basic Functions/Configuration and Programming,Library/Qsys Interconnect/Memory-Mapped,Library/Processors and Peripherals/Co-Processors/Nios II Custom Instructions" />
 <window width="1936" height="1056" x="-8" y="-8" />
 <generation block_symbol_file="0" simulation="VERILOG" />
</preferences>
