\hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}{}\doxysection{LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def Struct Reference}
\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def}\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}


UTILS PLL structure definition.  




{\ttfamily \#include $<$stm32h7xx\+\_\+ll\+\_\+utils.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}{PLLM}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}{PLLN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}{PLLP}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a152dafc2b623f135b3f58642fcb22398}{FRACN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a113bbdc88e50da71f7d784bbf4e28cad}{VCO\+\_\+\+Input}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ab978de23ceee856c7f02900da994cf46}{VCO\+\_\+\+Output}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UTILS PLL structure definition. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a152dafc2b623f135b3f58642fcb22398}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a152dafc2b623f135b3f58642fcb22398}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!FRACN@{FRACN}}
\index{FRACN@{FRACN}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{FRACN}{FRACN}}
{\footnotesize\ttfamily uint32\+\_\+t FRACN}

Fractional part of the multiplication factor for PLL VCO. This parameter can be a value between 0 and 8191

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL1\+\_\+\+Set\+FRACN(). \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_adb1ffaed93a1680042e24b5442b90af4}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLM@{PLLM}}
\index{PLLM@{PLLM}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLM}{PLLM}}
{\footnotesize\ttfamily uint32\+\_\+t PLLM}

Division factor for PLL VCO input clock. This parameter must be a number between Min\+\_\+\+Data = 0 and Max\+\_\+\+Data = 63

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL1\+\_\+\+Set\+M(). \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a2e8a73f7961f8d6570193c68daba88a6}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLN@{PLLN}}
\index{PLLN@{PLLN}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLN}{PLLN}}
{\footnotesize\ttfamily uint32\+\_\+t PLLN}

Multiplication factor for PLL VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 4 and Max\+\_\+\+Data = 512

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL1\+\_\+\+Set\+N(). \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ae2047a6040de6fcd43e0033a7b09a226}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!PLLP@{PLLP}}
\index{PLLP@{PLLP}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLP}{PLLP}}
{\footnotesize\ttfamily uint32\+\_\+t PLLP}

Division for the main system clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 128 odd division factors are not allowed

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL1\+\_\+\+Set\+P(). \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a113bbdc88e50da71f7d784bbf4e28cad}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_a113bbdc88e50da71f7d784bbf4e28cad}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!VCO\_Input@{VCO\_Input}}
\index{VCO\_Input@{VCO\_Input}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{VCO\_Input}{VCO\_Input}}
{\footnotesize\ttfamily uint32\+\_\+t VCO\+\_\+\+Input}

PLL clock Input range. This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+PLLINPUTRANGE

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL1\+\_\+\+Set\+VCOInput\+Range(). \mbox{\Hypertarget{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ab978de23ceee856c7f02900da994cf46}\label{struct_l_l___u_t_i_l_s___p_l_l_init_type_def_ab978de23ceee856c7f02900da994cf46}} 
\index{LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}!VCO\_Output@{VCO\_Output}}
\index{VCO\_Output@{VCO\_Output}!LL\_UTILS\_PLLInitTypeDef@{LL\_UTILS\_PLLInitTypeDef}}
\doxysubsubsection{\texorpdfstring{VCO\_Output}{VCO\_Output}}
{\footnotesize\ttfamily uint32\+\_\+t VCO\+\_\+\+Output}

PLL clock Output range. This parameter can be a value of RCC\+\_\+\+LL\+\_\+\+EC\+\_\+\+PLLVCORANGE

This feature can be modified afterwards using unitary function LL\+\_\+\+RCC\+\_\+\+PLL1\+\_\+\+Set\+VCOOutput\+Range(). 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/ethernet\+\_\+\+UDB/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__ll__utils_8h}{stm32h7xx\+\_\+ll\+\_\+utils.\+h}}\end{DoxyCompactItemize}
