// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1838\sampleModel1838_4_sub\Mysubsystem_32.v
// Created: 2024-08-14 17:24:47
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_32
// Source Path: sampleModel1838_4_sub/Subsystem/Mysubsystem_32
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_32
          (In1,
           Out1);


  input   [63:0] In1;  // double
  output  [63:0] Out1;  // double


  real In1_double;  // double
  real cfblk28_out1;  // double


  always @* In1_double = $bitstoreal(In1);

  always @* cfblk28_out1 = (In1_double < 0.0 ?  - (In1_double) :
              In1_double);



  assign Out1 = $realtobits(cfblk28_out1);

endmodule  // Mysubsystem_32

