Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Fri Mar 28 16:17:20 2014
| Host         : xploited-W740SU running 64-bit Ubuntu 13.10
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 32 register/latch pins with no clock driven by: n_0_11318_BUFG_inst/O and possible clock pin by: adderahb_if/r_reg[addr][2]/Q adderahb_if/r_reg[addr][3]/Q 
 There are 32 register/latch pins with no clock driven by: sLED_reg[31]_i_1/O and possible clock pin by: apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 93 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 22 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 67 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 7 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.686     -335.298                    106                25217        0.075        0.000                      0                25217        3.000        0.000                       0                 11364  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk                            {0.000 5.000}        10.000          100.000         
  CLKFBOUT                     {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                   {0.000 5.000}        10.000          100.000         
  CLKOUT0                      {0.000 10.000}       20.000          50.000          
  CLKOUT0_1                    {0.000 10.000}       20.000          50.000          
  CLKOUT1                      {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                    {5.000 15.000}       20.000          50.000          
  CLKOUT2                      {0.000 2.500}        5.000           200.000         
io0/inst_top/inst_DMC/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_DMC                 {0.000 5.536}        11.072          90.316          
  clkfbout_DMC                 {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                  5.786        0.000                      0                    4        0.209        0.000                      0                    4        3.000        0.000                       0                    16  
  CLKFBOUT                                                                                                                                                                       8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                                     8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                                       17.845        0.000                       0                     2  
  CLKOUT0_1                          1.597        0.000                      0                18005        0.075        0.000                      0                18005        8.750        0.000                       0                 10964  
  CLKOUT1                           11.916        0.000                      0                  697        0.133        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                     18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                                        3.751        0.000                       0                     1  
io0/inst_top/inst_DMC/clk_in1                                                                                                                                                    3.000        0.000                       0                     3  
  clk_out1_DMC                       7.167        0.000                      0                   32        0.170        0.000                      0                   32        5.036        0.000                       0                    34  
  clkfbout_DMC                                                                                                                                                                  47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1     clk                 7.616        0.000                      0                    2        0.214        0.000                      0                    2  
clk_out1_DMC  clk                -4.303      -22.935                      6                    6        0.623        0.000                      0                    6  
clk           CLKOUT0_1           2.125        0.000                      0                 2056        0.284        0.000                      0                 2056  
CLKOUT1       CLKOUT0_1           5.986        0.000                      0                  191        4.443        0.000                      0                  191  
clk_out1_DMC  CLKOUT0_1          -3.117     -109.718                     39                   39        0.121        0.000                      0                   39  
CLKOUT0_1     CLKOUT1            -1.069       -5.008                     18                  103       14.694        0.000                      0                  103  
CLKOUT0_1     clk_out1_DMC       -5.369     -124.360                     30                   30        0.094        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_1          CLKOUT0_1                1.784        0.000                      0                 6292        0.939        0.000                      0                 6292  
**async_default**  CLKOUT0_1          CLKOUT1                  0.041        0.000                      0                    6       15.567        0.000                      0                    6  
**async_default**  CLKOUT0_1          clk                      4.149        0.000                      0                    4        0.758        0.000                      0                    4  
**async_default**  CLKOUT0_1          clk_out1_DMC            -5.686      -73.275                     13                   13        0.948        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.786ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 io0/inst_top/lastsampleEna44kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/sampleEna44kHzfixed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.608ns (15.602%)  route 3.289ns (84.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 14.700 - 10.000 ) 
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=1, routed)           1.780     3.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.639     4.998    io0/inst_top/clk_BUFG
    SLICE_X33Y60                                                      r  io0/inst_top/lastsampleEna44kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDCE (Prop_fdce_C_Q)         0.456     5.454 f  io0/inst_top/lastsampleEna44kHz_reg/Q
                         net (fo=2, routed)           1.233     6.687    io0/inst_top/Inst_PWM/lastsampleEna44kHz
    SLICE_X32Y55         LUT2 (Prop_lut2_I0_O)        0.152     6.839 r  io0/inst_top/Inst_PWM/sampleEna44kHzfixed_i_1/O
                         net (fo=1, routed)           2.056     8.895    io0/inst_top/n_5_Inst_PWM
    SLICE_X34Y63         FDCE                                         r  io0/inst_top/sampleEna44kHzfixed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.514    14.700    io0/inst_top/clk_BUFG
    SLICE_X34Y63                                                      r  io0/inst_top/sampleEna44kHzfixed_reg/C
                         clock pessimism              0.252    14.952    
                         clock uncertainty           -0.035    14.916    
    SLICE_X34Y63         FDCE (Setup_fdce_C_D)       -0.236    14.680    io0/inst_top/sampleEna44kHzfixed_reg
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  5.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 io0/inst_top/lastsampleEna705kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/sampleEna705kHzfixed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.227ns (75.654%)  route 0.073ns (24.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.634     1.468    io0/inst_top/clk_BUFG
    SLICE_X43Y43                                                      r  io0/inst_top/lastsampleEna705kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDCE (Prop_fdce_C_Q)         0.128     1.596 f  io0/inst_top/lastsampleEna705kHz_reg/Q
                         net (fo=2, routed)           0.073     1.669    io0/inst_top/Inst_PWM/lastsampleEna705kHz
    SLICE_X43Y43         LUT2 (Prop_lut2_I0_O)        0.099     1.768 r  io0/inst_top/Inst_PWM/sampleEna705kHzfixed_i_1/O
                         net (fo=1, routed)           0.000     1.768    io0/inst_top/n_4_Inst_PWM
    SLICE_X43Y43         FDCE                                         r  io0/inst_top/sampleEna705kHzfixed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.909     1.978    io0/inst_top/clk_BUFG
    SLICE_X43Y43                                                      r  io0/inst_top/sampleEna705kHzfixed_reg/C
                         clock pessimism             -0.510     1.468    
    SLICE_X43Y43         FDCE (Hold_fdce_C_D)         0.091     1.559    io0/inst_top/sampleEna705kHzfixed_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155     10.000  7.845   BUFGCTRL_X0Y16  clk_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[udpsrc][2]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        17.559ns  (logic 0.668ns (3.804%)  route 16.891ns (96.196%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 23.531 - 20.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.638     3.747    rst0/clkm
    SLICE_X34Y55                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.265 f  rst0/async.rstoutl_reg/Q
                         net (fo=254, routed)         1.162     5.426    rst0/O3
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.150     5.576 r  rst0/read_index[6]_i_2/O
                         net (fo=6860, routed)       15.729    21.305    eth0.e1/m100.u0/ethc0/p_0_in_0
    SLICE_X8Y96          FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[udpsrc][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.521    23.531    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X8Y96                                                       r  eth0.e1/m100.u0/ethc0/r_reg[udpsrc][2]/C
                         clock pessimism              0.179    23.710    
                         clock uncertainty           -0.082    23.628    
    SLICE_X8Y96          FDRE (Setup_fdre_C_R)       -0.726    22.902    eth0.e1/m100.u0/ethc0/r_reg[udpsrc][2]
  -------------------------------------------------------------------
                         required time                         22.902    
                         arrival time                         -21.305    
  -------------------------------------------------------------------
                         slack                                  1.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[rxaddr][30]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rmsto][addr][30]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.734%)  route 0.249ns (57.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.566     1.254    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X45Y94                                                      r  eth0.e1/m100.u0/ethc0/r_reg[rxaddr][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.395 r  eth0.e1/m100.u0/ethc0/r_reg[rxaddr][30]/Q
                         net (fo=1, routed)           0.249     1.645    eth0.e1/m100.u0/ethc0/r_reg[rxaddr]__0[28]
    SLICE_X45Y103        LUT6 (Prop_lut6_I1_O)        0.045     1.690 r  eth0.e1/m100.u0/ethc0/r[rmsto][addr][30]_i_1/O
                         net (fo=1, routed)           0.000     1.690    eth0.e1/m100.u0/ethc0/v[rmsto][addr][30]
    SLICE_X45Y103        FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rmsto][addr][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.833     1.579    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X45Y103                                                     r  eth0.e1/m100.u0/ethc0/r_reg[rmsto][addr][30]/C
                         clock pessimism             -0.057     1.522    
    SLICE_X45Y103        FDRE (Hold_fdre_C_D)         0.092     1.614    eth0.e1/m100.u0/ethc0/r_reg[rmsto][addr][30]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000     20.000  16.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X38Y112   eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250     10.000  8.750    SLICE_X38Y112   eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       11.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.916ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][10]/S
                            (rising edge-triggered cell FDSE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.354ns  (logic 1.204ns (16.372%)  route 6.150ns (83.628%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.222ns = ( 28.222 - 25.000 ) 
    Source Clock Delay      (SCD):    3.501ns = ( 8.501 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704     6.704    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.800 r  bufgclk45/O
                         net (fo=343, routed)         1.701     8.501    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X5Y117                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.456     8.957 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]/Q
                         net (fo=7, routed)           1.475    10.432    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][8]
    SLICE_X6Y120         LUT4 (Prop_lut4_I2_O)        0.152    10.584 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_17/O
                         net (fo=1, routed)           0.499    11.083    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_17
    SLICE_X7Y120         LUT4 (Prop_lut4_I0_O)        0.348    11.431 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_4/O
                         net (fo=42, routed)          2.109    13.540    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_4
    SLICE_X6Y115         LUT6 (Prop_lut6_I3_O)        0.124    13.664 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[byte_count][10]_i_2/O
                         net (fo=12, routed)          1.280    14.944    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[byte_count][10]_i_2
    SLICE_X7Y118         LUT6 (Prop_lut6_I5_O)        0.124    15.068 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[byte_count][10]_i_1/O
                         net (fo=11, routed)          0.787    15.856    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[byte_count][10]_i_1
    SLICE_X12Y114        FDSE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][10]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000    25.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    26.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    26.716 r  bufgclk45/O
                         net (fo=343, routed)         1.506    28.222    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X12Y114                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][10]/C
                         clock pessimism              0.163    28.384    
                         clock uncertainty           -0.089    28.296    
    SLICE_X12Y114        FDSE (Setup_fdse_C_S)       -0.524    27.772    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[byte_count][10]
  -------------------------------------------------------------------
                         required time                         27.772    
                         arrival time                         -15.856    
  -------------------------------------------------------------------
                         slack                                 11.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.827%)  route 0.080ns (30.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns = ( 6.411 - 5.000 ) 
    Source Clock Delay      (SCD):    1.095ns = ( 6.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     5.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.536 r  bufgclk45/O
                         net (fo=343, routed)         0.559     6.095    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X11Y123                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDRE (Prop_fdre_C_Q)         0.141     6.236 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][6]/Q
                         net (fo=15, routed)          0.080     6.316    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r_reg[rx_state][6]
    SLICE_X10Y123        LUT6 (Prop_lut6_I4_O)        0.045     6.361 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][5]_i_1/O
                         net (fo=1, routed)           0.000     6.361    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[rx_state][5]_i_1
    SLICE_X10Y123        FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.826     6.411    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X10Y123                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][5]/C
                         clock pessimism             -0.303     6.108    
    SLICE_X10Y123        FDRE (Hold_fdre_C_D)         0.120     6.228    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][5]
  -------------------------------------------------------------------
                         required time                         -6.228    
                         arrival time                           6.361    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X4Y121    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[cnt][0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500     10.000  9.500    SLICE_X10Y123   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  io0/inst_top/inst_DMC/clk_in1
  To Clock:  io0/inst_top/inst_DMC/clk_in1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         io0/inst_top/inst_DMC/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { io0/inst_top/inst_DMC/clk_in1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMC
  To Clock:  clk_out1_DMC

Setup :            0  Failing Endpoints,  Worst Slack        7.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/Inst_PWM/sampleEna44KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (clk_out1_DMC rise@11.072ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.580ns (15.183%)  route 3.240ns (84.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 12.593 - 11.072 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.809     1.809    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.639     1.641    io0/inst_top/Inst_PWM/CLK
    SLICE_X32Y55                                                      r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/Q
                         net (fo=43, routed)          3.240     5.337    io0/inst_top/Inst_PWM/buff_read
    SLICE_X32Y55         LUT3 (Prop_lut3_I1_O)        0.124     5.461 r  io0/inst_top/Inst_PWM/sampleEna44KHz_i_1/O
                         net (fo=1, routed)           0.000     5.461    io0/inst_top/Inst_PWM/n_2_sampleEna44KHz_i_1
    SLICE_X32Y55         FDRE                                         r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                     11.072    11.072 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.072 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.683    12.755    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.061 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    10.984    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.075 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.517    12.593    io0/inst_top/Inst_PWM/CLK
    SLICE_X32Y55                                                      r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
                         clock pessimism              0.121    12.714    
                         clock uncertainty           -0.117    12.597    
    SLICE_X32Y55         FDRE (Setup_fdre_C_D)        0.031    12.628    io0/inst_top/Inst_PWM/sampleEna44KHz_reg
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                  7.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/cnt_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/Inst_PWM/PWMout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.531%)  route 0.089ns (32.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.624     0.624    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.568     0.570    io0/inst_top/Inst_PWM/CLK
    SLICE_X32Y59                                                      r  io0/inst_top/Inst_PWM/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDPE (Prop_fdpe_C_Q)         0.141     0.711 r  io0/inst_top/Inst_PWM/cnt_reg[10]/Q
                         net (fo=4, routed)           0.089     0.800    io0/inst_top/Inst_PWM/n_2_cnt_reg[10]
    SLICE_X33Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.845 r  io0/inst_top/Inst_PWM/PWMout_i_1/O
                         net (fo=1, routed)           0.000     0.845    io0/inst_top/Inst_PWM/n_2_PWMout_i_1
    SLICE_X33Y59         FDCE                                         r  io0/inst_top/Inst_PWM/PWMout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.898     0.898    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.839     0.841    io0/inst_top/Inst_PWM/CLK
    SLICE_X33Y59                                                      r  io0/inst_top/Inst_PWM/PWMout_reg/C
                         clock pessimism             -0.258     0.583    
    SLICE_X33Y59         FDCE (Hold_fdce_C_D)         0.092     0.675    io0/inst_top/Inst_PWM/PWMout_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DMC
Waveform:           { 0 5.53613 }
Period:             11.072
Sources:            { io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     11.072  8.917    BUFGCTRL_X0Y3    io0/inst_top/inst_DMC/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   11.072  202.288  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.536   5.036    SLICE_X33Y59     io0/inst_top/Inst_PWM/PWMout_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500     5.536   5.036    SLICE_X33Y56     io0/inst_top/Inst_PWM/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DMC
  To Clock:  clkfbout_DMC

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DMC
Waveform:           { 0 25 }
Period:             50.000
Sources:            { io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     50.000  47.845  BUFGCTRL_X0Y6    io0/inst_top/inst_DMC/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X0Y0  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/sampleEna705kHzout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.642ns (20.139%)  route 2.546ns (79.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.638     3.747    rst0/clkm
    SLICE_X34Y55                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.265 r  rst0/async.rstoutl_reg/Q
                         net (fo=254, routed)         2.546     6.811    io0/inst_top/O3
    SLICE_X43Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.935 r  io0/inst_top/sampleEna705kHzout_i_1/O
                         net (fo=1, routed)           0.000     6.935    io0/inst_top/n_2_sampleEna705kHzout_i_1
    SLICE_X43Y50         FDRE                                         r  io0/inst_top/sampleEna705kHzout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.516    14.702    io0/inst_top/clk_BUFG
    SLICE_X43Y50                                                      r  io0/inst_top/sampleEna705kHzout_reg/C
                         clock pessimism              0.000    14.702    
                         clock uncertainty           -0.180    14.521    
    SLICE_X43Y50         FDRE (Setup_fdre_C_D)        0.029    14.550    io0/inst_top/sampleEna705kHzout_reg
  -------------------------------------------------------------------
                         required time                         14.550    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  7.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/sampleEna44kHzout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.209ns (18.344%)  route 0.930ns (81.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.568     1.256    rst0/clkm
    SLICE_X34Y55                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.420 r  rst0/async.rstoutl_reg/Q
                         net (fo=254, routed)         0.930     2.351    io0/inst_top/O3
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.045     2.396 r  io0/inst_top/sampleEna44kHzout_i_1/O
                         net (fo=1, routed)           0.000     2.396    io0/inst_top/n_2_sampleEna44kHzout_i_1
    SLICE_X33Y58         FDRE                                         r  io0/inst_top/sampleEna44kHzout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.841     1.910    io0/inst_top/clk_BUFG
    SLICE_X33Y58                                                      r  io0/inst_top/sampleEna44kHzout_reg/C
                         clock pessimism              0.000     1.910    
                         clock uncertainty            0.180     2.090    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.092     2.182    io0/inst_top/sampleEna44kHzout_reg
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMC
  To Clock:  clk

Setup :            6  Failing Endpoints,  Worst Slack       -4.303ns,  Total Violation      -22.935ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.303ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/lastsampleEna705kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk rise@4440.000ns - clk_out1_DMC rise@4439.977ns)
  Data Path Delay:        7.090ns  (logic 0.456ns (6.431%)  route 6.634ns (93.569%))
  Logic Levels:           0  
  Clock Path Skew:        3.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 4444.865 - 4440.000 ) 
    Source Clock Delay      (SCD):    1.641ns = ( 4441.618 - 4439.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.413ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.296ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                   4439.977  4439.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4439.977 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.809  4441.786    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  4437.864 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  4439.883    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  4439.979 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.639  4441.618    io0/inst_top/Inst_PWM/CLK
    SLICE_X33Y56                                                      r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.456  4442.074 r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/Q
                         net (fo=3, routed)           6.634  4448.708    io0/inst_top/sampleEna705kHz
    SLICE_X43Y43         FDCE                                         r  io0/inst_top/lastsampleEna705kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)     4440.000  4440.000 r  
    E3                                                0.000  4440.000 r  clk
                         net (fo=0)                   0.000  4440.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411  4441.411 r  IBUF/O
                         net (fo=1, routed)           1.683  4443.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4443.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.680  4444.865    io0/inst_top/clk_BUFG
    SLICE_X43Y43                                                      r  io0/inst_top/lastsampleEna705kHz_reg/C
                         clock pessimism              0.000  4444.865    
                         clock uncertainty           -0.413  4444.453    
    SLICE_X43Y43         FDCE (Setup_fdce_C_D)       -0.047  4444.406    io0/inst_top/lastsampleEna705kHz_reg
  -------------------------------------------------------------------
                         required time                       4444.405    
                         arrival time                       -4448.709    
  -------------------------------------------------------------------
                         slack                                 -4.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/sampleEna705kHzfixed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.186ns (7.341%)  route 2.348ns (92.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.413ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.296ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.624     0.624    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.569     0.571    io0/inst_top/Inst_PWM/CLK
    SLICE_X33Y56                                                      r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     0.712 r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/Q
                         net (fo=3, routed)           2.348     3.059    io0/inst_top/Inst_PWM/sampleEna705kHz
    SLICE_X43Y43         LUT2 (Prop_lut2_I1_O)        0.045     3.104 r  io0/inst_top/Inst_PWM/sampleEna705kHzfixed_i_1/O
                         net (fo=1, routed)           0.000     3.104    io0/inst_top/n_4_Inst_PWM
    SLICE_X43Y43         FDCE                                         r  io0/inst_top/sampleEna705kHzfixed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.909     1.978    io0/inst_top/clk_BUFG
    SLICE_X43Y43                                                      r  io0/inst_top/sampleEna705kHzfixed_reg/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.413     2.390    
    SLICE_X43Y43         FDCE (Hold_fdce_C_D)         0.091     2.481    io0/inst_top/sampleEna705kHzfixed_reg
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                  0.623    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 io0/inst_top/sampleEna44kHzout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[101][21]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        6.103ns  (logic 0.932ns (15.270%)  route 5.171ns (84.729%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 23.612 - 20.000 ) 
    Source Clock Delay      (SCD):    4.999ns = ( 14.999 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  IBUF/O
                         net (fo=1, routed)           1.780    13.262    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.640    14.999    io0/inst_top/clk_BUFG
    SLICE_X33Y58                                                      r  io0/inst_top/sampleEna44kHzout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.456    15.455 r  io0/inst_top/sampleEna44kHzout_reg/Q
                         net (fo=16, routed)          1.787    17.242    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X40Y39         LUT4 (Prop_lut4_I0_O)        0.150    17.392 f  io0/inst_ADC_TOP/inst_Buffer/Memory_array[97][31]_i_2/O
                         net (fo=16, routed)          0.421    17.813    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[97][31]_i_2
    SLICE_X40Y40         LUT5 (Prop_lut5_I4_O)        0.326    18.139 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[101][31]_i_1__0/O
                         net (fo=16, routed)          2.963    21.102    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[101][31]_i_1__0
    SLICE_X3Y51          FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[101][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.603    23.612    io0/inst_ADC_TOP/inst_Buffer/clkm
    SLICE_X3Y51                                                       r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[101][21]/C
                         clock pessimism              0.000    23.612    
                         clock uncertainty           -0.180    23.432    
    SLICE_X3Y51          FDCE (Setup_fdce_C_CE)      -0.205    23.227    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[101][21]
  -------------------------------------------------------------------
                         required time                         23.227    
                         arrival time                         -21.102    
  -------------------------------------------------------------------
                         slack                                  2.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 io0/inst_top/sampleEna44kHzout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Write_index_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.141ns (20.970%)  route 0.531ns (79.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.570     1.403    io0/inst_top/clk_BUFG
    SLICE_X33Y58                                                      r  io0/inst_top/sampleEna44kHzout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.544 r  io0/inst_top/sampleEna44kHzout_reg/Q
                         net (fo=16, routed)          0.531     2.076    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X40Y39         FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Write_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.906     1.651    io0/inst_ADC_TOP/inst_Buffer/clkm
    SLICE_X40Y39                                                      r  io0/inst_ADC_TOP/inst_Buffer/Write_index_reg[0]/C
                         clock pessimism              0.000     1.651    
                         clock uncertainty            0.180     1.831    
    SLICE_X40Y39         FDCE (Hold_fdce_C_CE)       -0.039     1.792    io0/inst_ADC_TOP/inst_Buffer/Write_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][4]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.671ns  (logic 2.361ns (27.228%)  route 6.310ns (72.772%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 23.600 - 20.000 ) 
    Source Clock Delay      (SCD):    3.428ns = ( 8.428 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704     6.704    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.800 r  bufgclk45/O
                         net (fo=343, routed)         1.628     8.428    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X11Y114                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y114        FDRE (Prop_fdre_C_Q)         0.456     8.884 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/Q
                         net (fo=12, routed)          3.027    11.911    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[20]
    SLICE_X38Y102        LUT6 (Prop_lut6_I1_O)        0.124    12.035 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[edclactive]_i_13/O
                         net (fo=1, routed)           0.000    12.035    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r[edclactive]_i_13
    SLICE_X38Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.568 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[edclactive]_i_8/CO[3]
                         net (fo=1, routed)           0.000    12.568    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_r_reg[edclactive]_i_8
    SLICE_X38Y103        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.725 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[edclactive]_i_7/CO[1]
                         net (fo=2, routed)           0.616    13.341    eth0.e1/m100.u0/ethc0/n_10_rx_rmii1.rx0
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.332    13.673 r  eth0.e1/m100.u0/ethc0/FSM_onehot_r[edclrstate][14]_i_21/O
                         net (fo=1, routed)           0.433    14.106    eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r[edclrstate][14]_i_21
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124    14.230 r  eth0.e1/m100.u0/ethc0/FSM_onehot_r[edclrstate][14]_i_17/O
                         net (fo=1, routed)           0.912    15.142    eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r[edclrstate][14]_i_17
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    15.266 r  eth0.e1/m100.u0/ethc0/FSM_onehot_r[edclrstate][14]_i_11/O
                         net (fo=1, routed)           0.000    15.266    eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r[edclrstate][14]_i_11
    SLICE_X9Y106         MUXF7 (Prop_muxf7_I0_O)      0.212    15.478 r  eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][14]_i_3/O
                         net (fo=1, routed)           0.651    16.129    eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r_reg[edclrstate][14]_i_3
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.299    16.428 r  eth0.e1/m100.u0/ethc0/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=15, routed)          0.671    17.099    eth0.e1/m100.u0/ethc0/n_2_FSM_onehot_r[edclrstate][14]_i_1
    SLICE_X3Y108         FDRE                                         r  eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.591    23.600    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X3Y108                                                      r  eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][4]/C
                         clock pessimism              0.000    23.600    
                         clock uncertainty           -0.310    23.290    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    23.085    eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][4]
  -------------------------------------------------------------------
                         required time                         23.085    
                         arrival time                         -17.099    
  -------------------------------------------------------------------
                         slack                                  5.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.443ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[done]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.039%)  route 0.139ns (45.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.097ns = ( 6.097 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     5.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.536 r  bufgclk45/O
                         net (fo=343, routed)         0.561     6.097    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X8Y121                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[done]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y121         FDRE (Prop_fdre_C_Q)         0.164     6.261 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[done]/Q
                         net (fo=3, routed)           0.139     6.400    eth0.e1/m100.u0/ethc0/rxo[done]
    SLICE_X9Y119         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.831     1.577    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X9Y119                                                      r  eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]/C
                         clock pessimism              0.000     1.577    
                         clock uncertainty            0.310     1.887    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.070     1.957    eth0.e1/m100.u0/ethc0/r_reg[rxdone][0]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           6.400    
  -------------------------------------------------------------------
                         slack                                  4.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DMC
  To Clock:  CLKOUT0_1

Setup :           39  Failing Endpoints,  Worst Slack       -3.117ns,  Total Violation     -109.718ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.117ns  (required time - arrival time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/inst_DAC_buffer/Buffout_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (CLKOUT0_1 rise@4440.000ns - clk_out1_DMC rise@4439.977ns)
  Data Path Delay:        4.315ns  (logic 0.456ns (10.568%)  route 3.859ns (89.432%))
  Logic Levels:           0  
  Clock Path Skew:        1.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.521ns = ( 4443.521 - 4440.000 ) 
    Source Clock Delay      (SCD):    1.641ns = ( 4441.618 - 4439.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                   4439.977  4439.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4439.977 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.809  4441.786    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  4437.864 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  4439.883    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  4439.979 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.639  4441.618    io0/inst_top/Inst_PWM/CLK
    SLICE_X32Y55                                                      r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.456  4442.074 r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/Q
                         net (fo=43, routed)          3.859  4445.933    io0/inst_top/inst_DAC_buffer/buff_read
    SLICE_X32Y63         FDCE                                         r  io0/inst_top/inst_DAC_buffer/Buffout_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                   4440.000  4440.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000  4440.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918  4441.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4442.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.512  4443.521    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X32Y63                                                      r  io0/inst_top/inst_DAC_buffer/Buffout_reg[31]/C
                         clock pessimism              0.000  4443.521    
                         clock uncertainty           -0.500  4443.021    
    SLICE_X32Y63         FDCE (Setup_fdce_C_CE)      -0.205  4442.816    io0/inst_top/inst_DAC_buffer/Buffout_reg[31]
  -------------------------------------------------------------------
                         required time                       4442.816    
                         arrival time                       -4445.933    
  -------------------------------------------------------------------
                         slack                                 -3.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            io0/inst_top/inst_DAC_buffer/Buffout_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk_out1_DMC rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.141ns (8.843%)  route 1.454ns (91.157%))
  Logic Levels:           0  
  Clock Path Skew:        1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.624     0.624    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.569     0.571    io0/inst_top/Inst_PWM/CLK
    SLICE_X32Y55                                                      r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  io0/inst_top/Inst_PWM/sampleEna44KHz_reg/Q
                         net (fo=43, routed)          1.454     2.165    io0/inst_top/inst_DAC_buffer/buff_read
    SLICE_X32Y61         FDCE                                         r  io0/inst_top/inst_DAC_buffer/Buffout_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.838     1.583    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X32Y61                                                      r  io0/inst_top/inst_DAC_buffer/Buffout_reg[21]/C
                         clock pessimism              0.000     1.583    
                         clock uncertainty            0.500     2.083    
    SLICE_X32Y61         FDCE (Hold_fdce_C_CE)       -0.039     2.044    io0/inst_top/inst_DAC_buffer/Buffout_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           18  Failing Endpoints,  Worst Slack       -1.069ns,  Total Violation       -5.008ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.069ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 2.158ns (43.678%)  route 2.783ns (56.322%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.301ns = ( 8.301 - 5.000 ) 
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.631     3.739    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X14Y108                                                     r  eth0.e1/m100.u0/ethc0/r_reg[txlength][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y108        FDRE (Prop_fdre_C_Q)         0.518     4.257 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][5]/Q
                         net (fo=9, routed)           0.800     5.057    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I10[5]
    SLICE_X13Y111        LUT6 (Prop_lut6_I5_O)        0.124     5.181 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_7/O
                         net (fo=1, routed)           0.000     5.181    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][8]_i_7
    SLICE_X13Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.731 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_2/CO[3]
                         net (fo=8, routed)           0.952     6.683    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][8]_i_2
    SLICE_X5Y117         LUT2 (Prop_lut2_I1_O)        0.423     7.106 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][6]_i_3/O
                         net (fo=2, routed)           0.511     7.617    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][6]_i_3
    SLICE_X3Y117         LUT6 (Prop_lut6_I0_O)        0.326     7.943 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.000     7.943    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[cnt][3]_i_4
    SLICE_X3Y117         MUXF7 (Prop_muxf7_I1_O)      0.217     8.160 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]_i_1/O
                         net (fo=4, routed)           0.520     8.680    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r_reg[cnt][3]_i_1
    SLICE_X3Y116         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.716 r  bufgclk45/O
                         net (fo=343, routed)         1.585     8.301    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X3Y116                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]/C
                         clock pessimism              0.000     8.301    
                         clock uncertainty           -0.310     7.991    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.380     7.611    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]
  -------------------------------------------------------------------
                         required time                          7.611    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                 -1.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.694ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][22]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][22]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 6.454 - 5.000 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 21.288 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.599    21.287    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X7Y105                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txdata][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141    21.428 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][22]/Q
                         net (fo=1, routed)           0.099    21.528    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[22]
    SLICE_X5Y106         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.870     6.454    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X5Y106                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][22]/C
                         clock pessimism              0.000     6.454    
                         clock uncertainty            0.310     6.764    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.070     6.834    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][22]
  -------------------------------------------------------------------
                         required time                         -6.834    
                         arrival time                          21.528    
  -------------------------------------------------------------------
                         slack                                 14.694    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk_out1_DMC

Setup :           30  Failing Endpoints,  Worst Slack       -5.369ns,  Total Violation     -124.360ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.369ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_DAC_buffer/Buffout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/samplevalue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_out1_DMC rise@5060.023ns - CLKOUT0_1 rise@5060.000ns)
  Data Path Delay:        2.695ns  (logic 0.828ns (30.718%)  route 1.867ns (69.282%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 5061.541 - 5060.023 ) 
    Source Clock Delay      (SCD):    3.746ns = ( 5063.746 - 5060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                   5060.000  5060.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000  5060.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012  5062.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  5062.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.637  5063.746    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X32Y60                                                      r  io0/inst_top/inst_DAC_buffer/Buffout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDCE (Prop_fdce_C_Q)         0.456  5064.202 r  io0/inst_top/inst_DAC_buffer/Buffout_reg[7]/Q
                         net (fo=1, routed)           0.820  5065.021    io0/inst_top/inst_DAC_buffer/p_14_in
    SLICE_X35Y60         LUT6 (Prop_lut6_I4_O)        0.124  5065.146 r  io0/inst_top/inst_DAC_buffer/samplevalue[0]_i_4/O
                         net (fo=1, routed)           0.645  5065.791    io0/inst_top/inst_DAC_buffer/n_2_samplevalue[0]_i_4
    SLICE_X31Y61         LUT6 (Prop_lut6_I4_O)        0.124  5065.915 r  io0/inst_top/inst_DAC_buffer/samplevalue[0]_i_2/O
                         net (fo=1, routed)           0.402  5066.317    io0/inst_top/inst_DAC_buffer/n_2_samplevalue[0]_i_2
    SLICE_X31Y61         LUT2 (Prop_lut2_I0_O)        0.124  5066.441 r  io0/inst_top/inst_DAC_buffer/samplevalue[0]_i_1/O
                         net (fo=1, routed)           0.000  5066.441    io0/inst_top/Inst_PWM/D[0]
    SLICE_X31Y61         FDRE                                         r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                   5060.023  5060.023 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5060.023 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.683  5061.707    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  5058.012 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  5059.936    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5060.026 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.514  5061.541    io0/inst_top/Inst_PWM/CLK
    SLICE_X31Y61                                                      r  io0/inst_top/Inst_PWM/samplevalue_reg[0]/C
                         clock pessimism              0.000  5061.541    
                         clock uncertainty           -0.500  5061.041    
    SLICE_X31Y61         FDRE (Setup_fdre_C_D)        0.032  5061.073    io0/inst_top/Inst_PWM/samplevalue_reg[0]
  -------------------------------------------------------------------
                         required time                       5061.072    
                         arrival time                       -5066.441    
  -------------------------------------------------------------------
                         slack                                 -5.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_DAC_buffer/Buffout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/samplevalue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             clk_out1_DMC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.567     1.255    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X32Y61                                                      r  io0/inst_top/inst_DAC_buffer/Buffout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.141     1.396 r  io0/inst_top/inst_DAC_buffer/Buffout_reg[26]/Q
                         net (fo=1, routed)           0.103     1.499    io0/inst_top/Inst_PWM/D[5]
    SLICE_X31Y61         FDRE                                         r  io0/inst_top/Inst_PWM/samplevalue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.898     0.898    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.838     0.840    io0/inst_top/Inst_PWM/CLK
    SLICE_X31Y61                                                      r  io0/inst_top/Inst_PWM/samplevalue_reg[5]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.500     1.340    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.066     1.406    io0/inst_top/Inst_PWM/samplevalue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.094    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.784ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_buffer/Memory_array_reg[22][17]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        17.645ns  (logic 0.668ns (3.786%)  route 16.977ns (96.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns = ( 23.600 - 20.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.638     3.747    rst0/clkm
    SLICE_X34Y55                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.265 r  rst0/async.rstoutl_reg/Q
                         net (fo=254, routed)         1.162     5.426    rst0/O3
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.150     5.576 f  rst0/read_index[6]_i_2/O
                         net (fo=6860, routed)       15.816    21.392    io0/inst_top/inst_DAC_buffer/p_0_in
    SLICE_X6Y81          FDCE                                         f  io0/inst_top/inst_DAC_buffer/Memory_array_reg[22][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    21.918    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.009 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.590    23.600    io0/inst_top/inst_DAC_buffer/clkm
    SLICE_X6Y81                                                       r  io0/inst_top/inst_DAC_buffer/Memory_array_reg[22][17]/C
                         clock pessimism              0.179    23.779    
                         clock uncertainty           -0.082    23.697    
    SLICE_X6Y81          FDCE (Recov_fdce_C_CLR)     -0.521    23.176    io0/inst_top/inst_DAC_buffer/Memory_array_reg[22][17]
  -------------------------------------------------------------------
                         required time                         23.176    
                         arrival time                         -21.392    
  -------------------------------------------------------------------
                         slack                                  1.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[24][20]/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.206ns (25.070%)  route 0.616ns (74.930%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.568     1.256    rst0/clkm
    SLICE_X34Y55                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.420 r  rst0/async.rstoutl_reg/Q
                         net (fo=254, routed)         0.457     1.877    rst0/O3
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.042     1.919 f  rst0/read_index[6]_i_2/O
                         net (fo=6860, routed)        0.159     2.078    io0/inst_ADC_TOP/inst_Buffer/p_0_in
    SLICE_X32Y58         FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[24][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     0.716    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.745 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.839     1.584    io0/inst_ADC_TOP/inst_Buffer/clkm
    SLICE_X32Y58                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[24][20]/C
                         clock pessimism             -0.291     1.293    
    SLICE_X32Y58         FDCE (Remov_fdce_C_CLR)     -0.154     1.139    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[24][20]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.939    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.567ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.642ns (16.847%)  route 3.169ns (83.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.228ns = ( 8.228 - 5.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.638     3.747    rst0/clkm
    SLICE_X34Y55                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.265 r  rst0/async.rstoutl_reg/Q
                         net (fo=254, routed)         2.175     6.440    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I78
    SLICE_X13Y112        LUT2 (Prop_lut2_I1_O)        0.124     6.564 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.993     7.558    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X12Y102        FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625     6.625    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.716 r  bufgclk45/O
                         net (fo=343, routed)         1.512     8.228    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X12Y102                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.000     8.228    
                         clock uncertainty           -0.310     7.918    
    SLICE_X12Y102        FDCE (Recov_fdce_C_CLR)     -0.319     7.599    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.599    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  0.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.567ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.955ns  (logic 0.186ns (19.478%)  route 0.769ns (80.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 6.424 - 5.000 ) 
    Source Clock Delay      (SCD):    1.253ns = ( 21.253 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000    20.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    20.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.565    21.253    eth0.e1/m100.u0/ethc0/clkm
    SLICE_X44Y102                                                     r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141    21.394 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=60, routed)          0.485    21.880    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I28
    SLICE_X13Y112        LUT2 (Prop_lut2_I0_O)        0.045    21.925 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.284    22.208    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/SR[0]
    SLICE_X13Y110        FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    PLLE2_ADV_X0Y1       PLLE2_ADV                    0.000     5.000 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     5.556    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     5.585 r  bufgclk45/O
                         net (fo=343, routed)         0.840     6.424    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/I50
    SLICE_X13Y110                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism              0.000     6.424    
                         clock uncertainty            0.310     6.734    
    SLICE_X13Y110        FDCE (Remov_fdce_C_CLR)     -0.092     6.642    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.642    
                         arrival time                          22.208    
  -------------------------------------------------------------------
                         slack                                 15.567    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/lastsampleEna705kHz_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 0.668ns (10.805%)  route 5.514ns (89.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    3.747ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     2.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.638     3.747    rst0/clkm
    SLICE_X34Y55                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518     4.265 r  rst0/async.rstoutl_reg/Q
                         net (fo=254, routed)         1.162     5.426    rst0/O3
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.150     5.576 f  rst0/read_index[6]_i_2/O
                         net (fo=6860, routed)        4.353     9.929    io0/inst_top/p_0_in
    SLICE_X43Y43         FDCE                                         f  io0/inst_top/lastsampleEna705kHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=1, routed)           1.683    13.094    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.680    14.865    io0/inst_top/clk_BUFG
    SLICE_X43Y43                                                      r  io0/inst_top/lastsampleEna705kHz_reg/C
                         clock pessimism              0.000    14.865    
                         clock uncertainty           -0.180    14.685    
    SLICE_X43Y43         FDCE (Recov_fdce_C_CLR)     -0.607    14.078    io0/inst_top/lastsampleEna705kHz_reg
  -------------------------------------------------------------------
                         required time                         14.078    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  4.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/lastsampleEna44kHz_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.206ns (14.338%)  route 1.231ns (85.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.568     1.256    rst0/clkm
    SLICE_X34Y55                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.420 r  rst0/async.rstoutl_reg/Q
                         net (fo=254, routed)         0.457     1.877    rst0/O3
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.042     1.919 f  rst0/read_index[6]_i_2/O
                         net (fo=6860, routed)        0.774     2.693    io0/inst_top/p_0_in
    SLICE_X33Y60         FDCE                                         f  io0/inst_top/lastsampleEna44kHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.840     1.909    io0/inst_top/clk_BUFG
    SLICE_X33Y60                                                      r  io0/inst_top/lastsampleEna44kHz_reg/C
                         clock pessimism              0.000     1.909    
                         clock uncertainty            0.180     2.089    
    SLICE_X33Y60         FDCE (Remov_fdce_C_CLR)     -0.154     1.935    io0/inst_top/lastsampleEna44kHz_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.758    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk_out1_DMC

Setup :           13  Failing Endpoints,  Worst Slack       -5.686ns,  Total Violation      -73.276ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.686ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/sampleEna705KHz_reg/CLR
                            (recovery check against rising-edge clock clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_out1_DMC rise@5060.023ns - CLKOUT0_1 rise@5060.000ns)
  Data Path Delay:        2.376ns  (logic 0.668ns (28.112%)  route 1.708ns (71.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 5061.544 - 5060.023 ) 
    Source Clock Delay      (SCD):    3.747ns = ( 5063.747 - 5060.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                   5060.000  5060.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000  5060.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012  5062.012    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  5062.108 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       1.638  5063.747    rst0/clkm
    SLICE_X34Y55                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.518  5064.265 r  rst0/async.rstoutl_reg/Q
                         net (fo=254, routed)         1.162  5065.426    rst0/O3
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.150  5065.576 f  rst0/read_index[6]_i_2/O
                         net (fo=6860, routed)        0.547  5066.123    io0/inst_top/Inst_PWM/p_0_in
    SLICE_X33Y56         FDCE                                         f  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                   5060.023  5060.023 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  5060.023 r  clk_BUFG_inst/O
                         net (fo=9, routed)           1.683  5061.707    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  5058.012 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  5059.936    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  5060.026 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          1.517  5061.544    io0/inst_top/Inst_PWM/CLK
    SLICE_X33Y56                                                      r  io0/inst_top/Inst_PWM/sampleEna705KHz_reg/C
                         clock pessimism              0.000  5061.544    
                         clock uncertainty           -0.500  5061.044    
    SLICE_X33Y56         FDCE (Recov_fdce_C_CLR)     -0.607  5060.437    io0/inst_top/Inst_PWM/sampleEna705KHz_reg
  -------------------------------------------------------------------
                         required time                       5060.437    
                         arrival time                       -5066.124    
  -------------------------------------------------------------------
                         slack                                 -5.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/Inst_PWM/PWMout_reg/CLR
                            (removal check against rising-edge clock clk_out1_DMC  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DMC rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.206ns (23.458%)  route 0.672ns (76.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.500ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.369ns
    Phase Error              (PE):    0.312ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.663    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.689 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=10962, routed)       0.568     1.256    rst0/clkm
    SLICE_X34Y55                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDCE (Prop_fdce_C_Q)         0.164     1.420 r  rst0/async.rstoutl_reg/Q
                         net (fo=254, routed)         0.457     1.877    rst0/O3
    SLICE_X32Y57         LUT1 (Prop_lut1_I0_O)        0.042     1.919 f  rst0/read_index[6]_i_2/O
                         net (fo=6860, routed)        0.216     2.135    io0/inst_top/Inst_PWM/p_0_in
    SLICE_X33Y59         FDCE                                         f  io0/inst_top/Inst_PWM/PWMout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DMC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=9, routed)           0.898     0.898    io0/inst_top/inst_DMC/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  io0/inst_top/inst_DMC/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    io0/inst_top/inst_DMC/inst/clk_out1_DMC
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  io0/inst_top/inst_DMC/inst/clkout1_buf/O
                         net (fo=32, routed)          0.839     0.841    io0/inst_top/Inst_PWM/CLK
    SLICE_X33Y59                                                      r  io0/inst_top/Inst_PWM/PWMout_reg/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.500     1.341    
    SLICE_X33Y59         FDCE (Remov_fdce_C_CLR)     -0.154     1.187    io0/inst_top/Inst_PWM/PWMout_reg
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.948    





