<stg><name>read_input</name>


<trans_list>

<trans id="519" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="2" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="39" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="40" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="41" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="77" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="78" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="79" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="115" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="117" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="153" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0_begin:0  %channel_idx_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="channel_idx_0_0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_3_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:2  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_3_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:3  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_3_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:4  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_2_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:5  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_2_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:6  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_2_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:7  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_1_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:8  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_1_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:9  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_1_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:10  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_0_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:11  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_0_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
hls_label_0_begin:12  call void (...)* @_ssdm_op_SpecInterface(i8* %inputs_0_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
hls_label_0_begin:13  call void (...)* @_ssdm_op_SpecInterface(i64* %in_0_V_data_V, i8* %in_0_V_keep_V, i8* %in_0_V_strb_V, i1* %in_0_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
hls_label_0_begin:14  call void (...)* @_ssdm_op_SpecInterface(i64* %in_1_V_data_V, i8* %in_1_V_keep_V, i8* %in_1_V_strb_V, i1* %in_1_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
hls_label_0_begin:15  call void (...)* @_ssdm_op_SpecInterface(i64* %in_2_V_data_V, i8* %in_2_V_keep_V, i8* %in_2_V_strb_V, i1* %in_2_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
hls_label_0_begin:16  call void (...)* @_ssdm_op_SpecInterface(i64* %in_3_V_data_V, i8* %in_3_V_keep_V, i8* %in_3_V_strb_V, i1* %in_3_V_last_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:17  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:18  store i32 0, i32* %channel_idx_0_0

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_begin:19  br label %.loopexit22

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit22:0  %j_0_0 = phi i2 [ 0, %hls_label_0_begin ], [ %add_ln12, %.loopexit22.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit22:1  %icmp_ln12 = icmp eq i2 %j_0_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit22:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit22:3  %add_ln12 = add i2 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit22:4  br i1 %icmp_ln12, label %hls_label_0, label %1

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:0  %empty_16 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_0_V_data_V, i8* %in_0_V_keep_V, i8* %in_0_V_strb_V, i1* %in_0_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="81">
<![CDATA[
:1  %tmp_data_V = extractvalue { i64, i8, i8, i1 } %empty_16, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
hls_label_0:0  %channel_idx_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="channel_idx_0_1"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:3  store i32 0, i32* %channel_idx_0_1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:4  br label %.loopexit21

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %Hi_assign_0 = phi i7 [ 7, %1 ], [ %add_ln22, %3 ]

]]></Node>
<StgValue><ssdm name="Hi_assign_0"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %Lo_assign_0 = phi i7 [ 0, %1 ], [ %add_ln23, %3 ]

]]></Node>
<StgValue><ssdm name="Lo_assign_0"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %k_0_0 = phi i4 [ 0, %1 ], [ %add_ln17, %3 ]

]]></Node>
<StgValue><ssdm name="k_0_0"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln17 = icmp eq i4 %k_0_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %add_ln17 = add i4 %k_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln17, label %.loopexit22.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln681 = icmp ugt i7 %Lo_assign_0, %Hi_assign_0

]]></Node>
<StgValue><ssdm name="icmp_ln681"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp = call i64 @llvm.part.select.i64(i64 %tmp_data_V, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %sub_ln681 = sub i7 %Lo_assign_0, %Hi_assign_0

]]></Node>
<StgValue><ssdm name="sub_ln681"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sub_ln681_1 = sub i7 63, %Lo_assign_0

]]></Node>
<StgValue><ssdm name="sub_ln681_1"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sub_ln681_2 = sub i7 %Hi_assign_0, %Lo_assign_0

]]></Node>
<StgValue><ssdm name="sub_ln681_2"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:6  %select_ln681 = select i1 %icmp_ln681, i7 %sub_ln681, i7 %sub_ln681_2

]]></Node>
<StgValue><ssdm name="select_ln681"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %select_ln681_1 = select i1 %icmp_ln681, i64 %tmp, i64 %tmp_data_V

]]></Node>
<StgValue><ssdm name="select_ln681_1"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:8  %select_ln681_2 = select i1 %icmp_ln681, i7 %sub_ln681_1, i7 %Lo_assign_0

]]></Node>
<StgValue><ssdm name="select_ln681_2"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %sub_ln681_3 = sub i7 63, %select_ln681

]]></Node>
<StgValue><ssdm name="sub_ln681_3"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="7">
<![CDATA[
:10  %zext_ln681 = zext i7 %select_ln681_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %lshr_ln681 = lshr i64 %select_ln681_1, %zext_ln681

]]></Node>
<StgValue><ssdm name="lshr_ln681"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.loopexit22.loopexit:0  br label %.loopexit22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %channel_idx_0_0_load_1 = load i32* %channel_idx_0_0

]]></Node>
<StgValue><ssdm name="channel_idx_0_0_load_1"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="7">
<![CDATA[
:11  %zext_ln681_1 = zext i7 %sub_ln681_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681_1"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %lshr_ln681_1 = lshr i64 -1, %zext_ln681_1

]]></Node>
<StgValue><ssdm name="lshr_ln681_1"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %and_ln681 = and i64 %lshr_ln681, %lshr_ln681_1

]]></Node>
<StgValue><ssdm name="and_ln681"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="64">
<![CDATA[
:15  %tmp_12 = trunc i64 %and_ln681 to i8

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="32">
<![CDATA[
:16  %trunc_ln182 = trunc i32 %channel_idx_0_0_load_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln182"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:17  switch i2 %trunc_ln182, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch1:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_0_1_V, i8 %tmp_12)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_0_0_V, i8 %tmp_12)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="!0"/>
<literal name="trunc_ln182" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch2:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_0_2_V, i8 %tmp_12)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182" val="!0"/>
<literal name="trunc_ln182" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %channel_idx_0_0_load = load i32* %channel_idx_0_0

]]></Node>
<StgValue><ssdm name="channel_idx_0_0_load"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln20 = add nsw i32 %channel_idx_0_0_load, 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln22 = add i7 %Hi_assign_0, 8

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln23 = add i7 %Lo_assign_0, 8

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="224" st_id="5" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="225" st_id="6" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="226" st_id="7" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="227" st_id="8" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="228" st_id="9" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="229" st_id="10" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="230" st_id="11" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="231" st_id="12" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="232" st_id="13" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="233" st_id="14" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="235" st_id="16" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="236" st_id="17" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="237" st_id="18" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="238" st_id="19" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="239" st_id="20" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="240" st_id="21" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="241" st_id="22" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="242" st_id="23" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="243" st_id="24" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="244" st_id="25" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="245" st_id="26" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="246" st_id="27" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="247" st_id="28" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="248" st_id="29" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="249" st_id="30" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="250" st_id="31" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="251" st_id="32" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="252" st_id="33" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="253" st_id="34" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="254" st_id="35" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="255" st_id="36" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="256" st_id="37" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="257" st_id="38" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="258" st_id="39" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21 = srem i32 %add_ln20, 3

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>

<operation id="259" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:5  store i32 %srem_ln21, i32* %channel_idx_0_0

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="260" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %0

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="261" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit21:0  %j_0_1 = phi i2 [ 0, %hls_label_0 ], [ %add_ln12_1, %.loopexit21.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0_1"/></StgValue>
</operation>

<operation id="262" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit21:1  %icmp_ln12_1 = icmp eq i2 %j_0_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="263" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit21:2  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="264" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit21:3  %add_ln12_1 = add i2 %j_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="265" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit21:4  br i1 %icmp_ln12_1, label %hls_label_01, label %5

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="266" st_id="40" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:0  %empty_20 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_1_V_data_V, i8* %in_1_V_keep_V, i8* %in_1_V_strb_V, i1* %in_1_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="267" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="81">
<![CDATA[
:1  %tmp_data_V_2 = extractvalue { i64, i8, i8, i1 } %empty_20, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="268" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="269" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
hls_label_01:0  %channel_idx_0_2 = alloca i32

]]></Node>
<StgValue><ssdm name="channel_idx_0_2"/></StgValue>
</operation>

<operation id="270" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_01:1  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="271" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_01:2  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="272" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_01:3  store i32 0, i32* %channel_idx_0_2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="273" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
hls_label_01:4  br label %.loopexit20

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="274" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %Hi_assign_1 = phi i7 [ 7, %5 ], [ %add_ln22_1, %7 ]

]]></Node>
<StgValue><ssdm name="Hi_assign_1"/></StgValue>
</operation>

<operation id="275" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %Lo_assign_1 = phi i7 [ 0, %5 ], [ %add_ln23_1, %7 ]

]]></Node>
<StgValue><ssdm name="Lo_assign_1"/></StgValue>
</operation>

<operation id="276" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %k_0_1 = phi i4 [ 0, %5 ], [ %add_ln17_1, %7 ]

]]></Node>
<StgValue><ssdm name="k_0_1"/></StgValue>
</operation>

<operation id="277" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln17_1 = icmp eq i4 %k_0_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln17_1"/></StgValue>
</operation>

<operation id="278" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="279" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %add_ln17_1 = add i4 %k_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="280" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln17_1, label %.loopexit21.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="281" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln681_1 = icmp ugt i7 %Lo_assign_1, %Hi_assign_1

]]></Node>
<StgValue><ssdm name="icmp_ln681_1"/></StgValue>
</operation>

<operation id="282" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_13 = call i64 @llvm.part.select.i64(i64 %tmp_data_V_2, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="283" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %sub_ln681_4 = sub i7 %Lo_assign_1, %Hi_assign_1

]]></Node>
<StgValue><ssdm name="sub_ln681_4"/></StgValue>
</operation>

<operation id="284" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sub_ln681_5 = sub i7 63, %Lo_assign_1

]]></Node>
<StgValue><ssdm name="sub_ln681_5"/></StgValue>
</operation>

<operation id="285" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sub_ln681_6 = sub i7 %Hi_assign_1, %Lo_assign_1

]]></Node>
<StgValue><ssdm name="sub_ln681_6"/></StgValue>
</operation>

<operation id="286" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:6  %select_ln681_3 = select i1 %icmp_ln681_1, i7 %sub_ln681_4, i7 %sub_ln681_6

]]></Node>
<StgValue><ssdm name="select_ln681_3"/></StgValue>
</operation>

<operation id="287" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %select_ln681_4 = select i1 %icmp_ln681_1, i64 %tmp_13, i64 %tmp_data_V_2

]]></Node>
<StgValue><ssdm name="select_ln681_4"/></StgValue>
</operation>

<operation id="288" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:8  %select_ln681_5 = select i1 %icmp_ln681_1, i7 %sub_ln681_5, i7 %Lo_assign_1

]]></Node>
<StgValue><ssdm name="select_ln681_5"/></StgValue>
</operation>

<operation id="289" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %sub_ln681_7 = sub i7 63, %select_ln681_3

]]></Node>
<StgValue><ssdm name="sub_ln681_7"/></StgValue>
</operation>

<operation id="290" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="7">
<![CDATA[
:10  %zext_ln681_2 = zext i7 %select_ln681_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681_2"/></StgValue>
</operation>

<operation id="291" st_id="41" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %lshr_ln681_2 = lshr i64 %select_ln681_4, %zext_ln681_2

]]></Node>
<StgValue><ssdm name="lshr_ln681_2"/></StgValue>
</operation>

<operation id="292" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
.loopexit21.loopexit:0  br label %.loopexit21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="293" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %channel_idx_0_1_load_1 = load i32* %channel_idx_0_1

]]></Node>
<StgValue><ssdm name="channel_idx_0_1_load_1"/></StgValue>
</operation>

<operation id="294" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="7">
<![CDATA[
:11  %zext_ln681_3 = zext i7 %sub_ln681_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681_3"/></StgValue>
</operation>

<operation id="295" st_id="42" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %lshr_ln681_3 = lshr i64 -1, %zext_ln681_3

]]></Node>
<StgValue><ssdm name="lshr_ln681_3"/></StgValue>
</operation>

<operation id="296" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %and_ln681_1 = and i64 %lshr_ln681_2, %lshr_ln681_3

]]></Node>
<StgValue><ssdm name="and_ln681_1"/></StgValue>
</operation>

<operation id="297" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="64">
<![CDATA[
:15  %tmp_14 = trunc i64 %and_ln681_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="298" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="32">
<![CDATA[
:16  %trunc_ln182_1 = trunc i32 %channel_idx_0_1_load_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln182_1"/></StgValue>
</operation>

<operation id="299" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:17  switch i2 %trunc_ln182_1, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="300" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch4:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_1_1_V, i8 %tmp_14)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="301" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="302" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch3:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_1_0_V, i8 %tmp_14)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="303" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="304" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_1" val="!0"/>
<literal name="trunc_ln182_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch5:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_1_2_V, i8 %tmp_14)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="305" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_1" val="!0"/>
<literal name="trunc_ln182_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="306" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %channel_idx_0_1_load = load i32* %channel_idx_0_1

]]></Node>
<StgValue><ssdm name="channel_idx_0_1_load"/></StgValue>
</operation>

<operation id="307" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln20_1 = add nsw i32 %channel_idx_0_1_load, 1

]]></Node>
<StgValue><ssdm name="add_ln20_1"/></StgValue>
</operation>

<operation id="308" st_id="42" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>

<operation id="309" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln22_1 = add i7 %Hi_assign_1, 8

]]></Node>
<StgValue><ssdm name="add_ln22_1"/></StgValue>
</operation>

<operation id="310" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln23_1 = add i7 %Lo_assign_1, 8

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="311" st_id="43" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="312" st_id="44" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="313" st_id="45" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="314" st_id="46" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="315" st_id="47" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="316" st_id="48" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="317" st_id="49" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="318" st_id="50" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="319" st_id="51" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="320" st_id="52" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="321" st_id="53" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="322" st_id="54" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="323" st_id="55" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="324" st_id="56" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="325" st_id="57" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="326" st_id="58" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="327" st_id="59" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="328" st_id="60" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="329" st_id="61" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="330" st_id="62" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="331" st_id="63" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="332" st_id="64" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="333" st_id="65" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="334" st_id="66" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="335" st_id="67" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="336" st_id="68" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="337" st_id="69" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="338" st_id="70" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="339" st_id="71" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="340" st_id="72" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="341" st_id="73" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="342" st_id="74" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="343" st_id="75" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="344" st_id="76" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="345" st_id="77" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_1 = srem i32 %add_ln20_1, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>

<operation id="346" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:5  store i32 %srem_ln21_1, i32* %channel_idx_0_1

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="347" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="348" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit20:0  %j_0_2 = phi i2 [ 0, %hls_label_01 ], [ %add_ln12_2, %.loopexit20.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0_2"/></StgValue>
</operation>

<operation id="349" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit20:1  %icmp_ln12_2 = icmp eq i2 %j_0_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln12_2"/></StgValue>
</operation>

<operation id="350" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit20:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="351" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit20:3  %add_ln12_2 = add i2 %j_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln12_2"/></StgValue>
</operation>

<operation id="352" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit20:4  br i1 %icmp_ln12_2, label %hls_label_02, label %9

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="353" st_id="78" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:0  %empty_24 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_2_V_data_V, i8* %in_2_V_keep_V, i8* %in_2_V_strb_V, i1* %in_2_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="354" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="81">
<![CDATA[
:1  %tmp_data_V_3 = extractvalue { i64, i8, i8, i1 } %empty_24, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="355" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %8

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="356" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
hls_label_02:0  %channel_idx_0_3 = alloca i32

]]></Node>
<StgValue><ssdm name="channel_idx_0_3"/></StgValue>
</operation>

<operation id="357" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_02:1  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="358" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_02:2  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="359" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_02:3  store i32 0, i32* %channel_idx_0_3

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="360" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
hls_label_02:4  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="361" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %Hi_assign_2 = phi i7 [ 7, %9 ], [ %add_ln22_2, %11 ]

]]></Node>
<StgValue><ssdm name="Hi_assign_2"/></StgValue>
</operation>

<operation id="362" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %Lo_assign_2 = phi i7 [ 0, %9 ], [ %add_ln23_2, %11 ]

]]></Node>
<StgValue><ssdm name="Lo_assign_2"/></StgValue>
</operation>

<operation id="363" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %k_0_2 = phi i4 [ 0, %9 ], [ %add_ln17_2, %11 ]

]]></Node>
<StgValue><ssdm name="k_0_2"/></StgValue>
</operation>

<operation id="364" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln17_2 = icmp eq i4 %k_0_2, -8

]]></Node>
<StgValue><ssdm name="icmp_ln17_2"/></StgValue>
</operation>

<operation id="365" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="366" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %add_ln17_2 = add i4 %k_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln17_2"/></StgValue>
</operation>

<operation id="367" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln17_2, label %.loopexit20.loopexit, label %10

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="368" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln681_2 = icmp ugt i7 %Lo_assign_2, %Hi_assign_2

]]></Node>
<StgValue><ssdm name="icmp_ln681_2"/></StgValue>
</operation>

<operation id="369" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_15 = call i64 @llvm.part.select.i64(i64 %tmp_data_V_3, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="370" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %sub_ln681_8 = sub i7 %Lo_assign_2, %Hi_assign_2

]]></Node>
<StgValue><ssdm name="sub_ln681_8"/></StgValue>
</operation>

<operation id="371" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sub_ln681_9 = sub i7 63, %Lo_assign_2

]]></Node>
<StgValue><ssdm name="sub_ln681_9"/></StgValue>
</operation>

<operation id="372" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sub_ln681_10 = sub i7 %Hi_assign_2, %Lo_assign_2

]]></Node>
<StgValue><ssdm name="sub_ln681_10"/></StgValue>
</operation>

<operation id="373" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:6  %select_ln681_6 = select i1 %icmp_ln681_2, i7 %sub_ln681_8, i7 %sub_ln681_10

]]></Node>
<StgValue><ssdm name="select_ln681_6"/></StgValue>
</operation>

<operation id="374" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %select_ln681_7 = select i1 %icmp_ln681_2, i64 %tmp_15, i64 %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="select_ln681_7"/></StgValue>
</operation>

<operation id="375" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:8  %select_ln681_8 = select i1 %icmp_ln681_2, i7 %sub_ln681_9, i7 %Lo_assign_2

]]></Node>
<StgValue><ssdm name="select_ln681_8"/></StgValue>
</operation>

<operation id="376" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %sub_ln681_11 = sub i7 63, %select_ln681_6

]]></Node>
<StgValue><ssdm name="sub_ln681_11"/></StgValue>
</operation>

<operation id="377" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="7">
<![CDATA[
:10  %zext_ln681_4 = zext i7 %select_ln681_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681_4"/></StgValue>
</operation>

<operation id="378" st_id="79" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %lshr_ln681_4 = lshr i64 %select_ln681_7, %zext_ln681_4

]]></Node>
<StgValue><ssdm name="lshr_ln681_4"/></StgValue>
</operation>

<operation id="379" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
.loopexit20.loopexit:0  br label %.loopexit20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="380" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %channel_idx_0_2_load_1 = load i32* %channel_idx_0_2

]]></Node>
<StgValue><ssdm name="channel_idx_0_2_load_1"/></StgValue>
</operation>

<operation id="381" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="7">
<![CDATA[
:11  %zext_ln681_5 = zext i7 %sub_ln681_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681_5"/></StgValue>
</operation>

<operation id="382" st_id="80" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %lshr_ln681_5 = lshr i64 -1, %zext_ln681_5

]]></Node>
<StgValue><ssdm name="lshr_ln681_5"/></StgValue>
</operation>

<operation id="383" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %and_ln681_2 = and i64 %lshr_ln681_4, %lshr_ln681_5

]]></Node>
<StgValue><ssdm name="and_ln681_2"/></StgValue>
</operation>

<operation id="384" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="64">
<![CDATA[
:15  %tmp_16 = trunc i64 %and_ln681_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="385" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="32">
<![CDATA[
:16  %trunc_ln182_2 = trunc i32 %channel_idx_0_2_load_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln182_2"/></StgValue>
</operation>

<operation id="386" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:17  switch i2 %trunc_ln182_2, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="387" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch7:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_2_1_V, i8 %tmp_16)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="388" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="389" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch6:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_2_0_V, i8 %tmp_16)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="390" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="391" st_id="80" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_2" val="!0"/>
<literal name="trunc_ln182_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch8:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_2_2_V, i8 %tmp_16)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="392" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_2" val="!0"/>
<literal name="trunc_ln182_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="393" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %channel_idx_0_2_load = load i32* %channel_idx_0_2

]]></Node>
<StgValue><ssdm name="channel_idx_0_2_load"/></StgValue>
</operation>

<operation id="394" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln20_2 = add nsw i32 %channel_idx_0_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln20_2"/></StgValue>
</operation>

<operation id="395" st_id="80" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>

<operation id="396" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln22_2 = add i7 %Hi_assign_2, 8

]]></Node>
<StgValue><ssdm name="add_ln22_2"/></StgValue>
</operation>

<operation id="397" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln23_2 = add i7 %Lo_assign_2, 8

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="398" st_id="81" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="399" st_id="82" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="400" st_id="83" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="401" st_id="84" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="402" st_id="85" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="403" st_id="86" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="404" st_id="87" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="405" st_id="88" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="406" st_id="89" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="407" st_id="90" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="408" st_id="91" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="409" st_id="92" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="410" st_id="93" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="411" st_id="94" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="412" st_id="95" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="413" st_id="96" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="414" st_id="97" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="415" st_id="98" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="416" st_id="99" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="417" st_id="100" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="418" st_id="101" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="419" st_id="102" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="420" st_id="103" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="421" st_id="104" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="422" st_id="105" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="423" st_id="106" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="424" st_id="107" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="425" st_id="108" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="426" st_id="109" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="427" st_id="110" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="428" st_id="111" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="429" st_id="112" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="430" st_id="113" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="431" st_id="114" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="432" st_id="115" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_2 = srem i32 %add_ln20_2, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_2"/></StgValue>
</operation>

<operation id="433" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:5  store i32 %srem_ln21_2, i32* %channel_idx_0_2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="434" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %8

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="435" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit:0  %j_0_3 = phi i2 [ 0, %hls_label_02 ], [ %add_ln12_3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0_3"/></StgValue>
</operation>

<operation id="436" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %icmp_ln12_3 = icmp eq i2 %j_0_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln12_3"/></StgValue>
</operation>

<operation id="437" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="438" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %add_ln12_3 = add i2 %j_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln12_3"/></StgValue>
</operation>

<operation id="439" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln12_3, label %hls_label_0_end, label %13

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="440" st_id="116" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1">
<![CDATA[
:0  %empty_28 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_3_V_data_V, i8* %in_3_V_keep_V, i8* %in_3_V_strb_V, i1* %in_3_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="441" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="81">
<![CDATA[
:1  %tmp_data_V_4 = extractvalue { i64, i8, i8, i1 } %empty_28, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="442" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %12

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="443" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="444" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0">
<![CDATA[
hls_label_0_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln27"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="445" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %Hi_assign_3 = phi i7 [ 7, %13 ], [ %add_ln22_3, %15 ]

]]></Node>
<StgValue><ssdm name="Hi_assign_3"/></StgValue>
</operation>

<operation id="446" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %Lo_assign_3 = phi i7 [ 0, %13 ], [ %add_ln23_3, %15 ]

]]></Node>
<StgValue><ssdm name="Lo_assign_3"/></StgValue>
</operation>

<operation id="447" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %k_0_3 = phi i4 [ 0, %13 ], [ %add_ln17_3, %15 ]

]]></Node>
<StgValue><ssdm name="k_0_3"/></StgValue>
</operation>

<operation id="448" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %icmp_ln17_3 = icmp eq i4 %k_0_3, -8

]]></Node>
<StgValue><ssdm name="icmp_ln17_3"/></StgValue>
</operation>

<operation id="449" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="450" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %add_ln17_3 = add i4 %k_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln17_3"/></StgValue>
</operation>

<operation id="451" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln17_3, label %.loopexit.loopexit, label %14

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="452" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln681_3 = icmp ugt i7 %Lo_assign_3, %Hi_assign_3

]]></Node>
<StgValue><ssdm name="icmp_ln681_3"/></StgValue>
</operation>

<operation id="453" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_17 = call i64 @llvm.part.select.i64(i64 %tmp_data_V_4, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="454" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %sub_ln681_12 = sub i7 %Lo_assign_3, %Hi_assign_3

]]></Node>
<StgValue><ssdm name="sub_ln681_12"/></StgValue>
</operation>

<operation id="455" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sub_ln681_13 = sub i7 63, %Lo_assign_3

]]></Node>
<StgValue><ssdm name="sub_ln681_13"/></StgValue>
</operation>

<operation id="456" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %sub_ln681_14 = sub i7 %Hi_assign_3, %Lo_assign_3

]]></Node>
<StgValue><ssdm name="sub_ln681_14"/></StgValue>
</operation>

<operation id="457" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:6  %select_ln681_9 = select i1 %icmp_ln681_3, i7 %sub_ln681_12, i7 %sub_ln681_14

]]></Node>
<StgValue><ssdm name="select_ln681_9"/></StgValue>
</operation>

<operation id="458" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %select_ln681_10 = select i1 %icmp_ln681_3, i64 %tmp_17, i64 %tmp_data_V_4

]]></Node>
<StgValue><ssdm name="select_ln681_10"/></StgValue>
</operation>

<operation id="459" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:8  %select_ln681_11 = select i1 %icmp_ln681_3, i7 %sub_ln681_13, i7 %Lo_assign_3

]]></Node>
<StgValue><ssdm name="select_ln681_11"/></StgValue>
</operation>

<operation id="460" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %sub_ln681_15 = sub i7 63, %select_ln681_9

]]></Node>
<StgValue><ssdm name="sub_ln681_15"/></StgValue>
</operation>

<operation id="461" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="7">
<![CDATA[
:10  %zext_ln681_6 = zext i7 %select_ln681_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681_6"/></StgValue>
</operation>

<operation id="462" st_id="117" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %lshr_ln681_6 = lshr i64 %select_ln681_10, %zext_ln681_6

]]></Node>
<StgValue><ssdm name="lshr_ln681_6"/></StgValue>
</operation>

<operation id="463" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="464" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %channel_idx_0_3_load_1 = load i32* %channel_idx_0_3

]]></Node>
<StgValue><ssdm name="channel_idx_0_3_load_1"/></StgValue>
</operation>

<operation id="465" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="7">
<![CDATA[
:11  %zext_ln681_7 = zext i7 %sub_ln681_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln681_7"/></StgValue>
</operation>

<operation id="466" st_id="118" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %lshr_ln681_7 = lshr i64 -1, %zext_ln681_7

]]></Node>
<StgValue><ssdm name="lshr_ln681_7"/></StgValue>
</operation>

<operation id="467" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %and_ln681_3 = and i64 %lshr_ln681_6, %lshr_ln681_7

]]></Node>
<StgValue><ssdm name="and_ln681_3"/></StgValue>
</operation>

<operation id="468" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="64">
<![CDATA[
:15  %tmp_18 = trunc i64 %and_ln681_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="469" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="32">
<![CDATA[
:16  %trunc_ln182_3 = trunc i32 %channel_idx_0_3_load_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln182_3"/></StgValue>
</operation>

<operation id="470" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
:17  switch i2 %trunc_ln182_3, label %branch11 [
    i2 0, label %branch9
    i2 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln19"/></StgValue>
</operation>

<operation id="471" st_id="118" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch10:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_3_1_V, i8 %tmp_18)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="472" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="473" st_id="118" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch9:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_3_0_V, i8 %tmp_18)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="474" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="475" st_id="118" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_3" val="!0"/>
<literal name="trunc_ln182_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
branch11:0  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %inputs_3_2_V, i8 %tmp_18)

]]></Node>
<StgValue><ssdm name="write_ln19"/></StgValue>
</operation>

<operation id="476" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln182_3" val="!0"/>
<literal name="trunc_ln182_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="477" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %channel_idx_0_3_load = load i32* %channel_idx_0_3

]]></Node>
<StgValue><ssdm name="channel_idx_0_3_load"/></StgValue>
</operation>

<operation id="478" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln20_3 = add nsw i32 %channel_idx_0_3_load, 1

]]></Node>
<StgValue><ssdm name="add_ln20_3"/></StgValue>
</operation>

<operation id="479" st_id="118" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>

<operation id="480" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln22_3 = add i7 %Hi_assign_3, 8

]]></Node>
<StgValue><ssdm name="add_ln22_3"/></StgValue>
</operation>

<operation id="481" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %add_ln23_3 = add i7 %Lo_assign_3, 8

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="482" st_id="119" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="483" st_id="120" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="484" st_id="121" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="485" st_id="122" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="486" st_id="123" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="487" st_id="124" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="488" st_id="125" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="489" st_id="126" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="490" st_id="127" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="491" st_id="128" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="492" st_id="129" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="493" st_id="130" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="494" st_id="131" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="495" st_id="132" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="496" st_id="133" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="497" st_id="134" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="498" st_id="135" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="499" st_id="136" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="500" st_id="137" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="501" st_id="138" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="502" st_id="139" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="503" st_id="140" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="504" st_id="141" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="505" st_id="142" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="506" st_id="143" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="507" st_id="144" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="508" st_id="145" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="509" st_id="146" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="510" st_id="147" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="511" st_id="148" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="512" st_id="149" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="513" st_id="150" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="514" st_id="151" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="515" st_id="152" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="516" st_id="153" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %srem_ln21_3 = srem i32 %add_ln20_3, 3

]]></Node>
<StgValue><ssdm name="srem_ln21_3"/></StgValue>
</operation>

<operation id="517" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
:5  store i32 %srem_ln21_3, i32* %channel_idx_0_3

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="518" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %12

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
