OPT_DESIGN_PATH=D:/RTL_FPGA/VHDL/aula27_ULA4bits/sim_2/work/@_opt
