{
	"finish__design__instance__count__class:antenna_cell": 62,
	"finish__design__instance__area__class:antenna_cell": 349.978,
	"finish__design__instance__count__class:tie_cell": 1,
	"finish__design__instance__area__class:tie_cell": 11.2896,
	"finish__design__instance__count__class:buffer": 1254,
	"finish__design__instance__area__class:buffer": 123122,
	"finish__design__instance__count__class:clock_buffer": 278,
	"finish__design__instance__area__class:clock_buffer": 45158.4,
	"finish__design__instance__count__class:timing_repair_buffer": 91,
	"finish__design__instance__area__class:timing_repair_buffer": 4831.95,
	"finish__design__instance__count__class:inverter": 10891,
	"finish__design__instance__area__class:inverter": 189694,
	"finish__design__instance__count__class:clock_inverter": 112,
	"finish__design__instance__area__class:clock_inverter": 5255.31,
	"finish__design__instance__count__class:timing_repair_inverter": 3,
	"finish__design__instance__area__class:timing_repair_inverter": 84.672,
	"finish__design__instance__count__class:sequential_cell": 4385,
	"finish__design__instance__area__class:sequential_cell": 380064,
	"finish__design__instance__count__class:multi_input_combinational_cell": 33879,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1.7226e+06,
	"finish__design__instance__count": 50956,
	"finish__design__instance__area": 2.47117e+06,
	"finish__timing__setup__tns": -5.32418,
	"finish__timing__setup__ws": -0.398988,
	"finish__clock__skew__setup": 0.247078,
	"finish__clock__skew__hold": 0.247078,
	"finish__timing__drv__max_slew_limit": 0.629239,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.881871,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 36,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 20.4285,
	"finish__power__switching__total": 12.1045,
	"finish__power__leakage__total": 1.95081e-05,
	"finish__power__total": 32.5329,
	"finish__design__io": 47,
	"finish__design__die__area": 4.97312e+06,
	"finish__design__core__area": 4.95133e+06,
	"finish__design__instance__count": 56711,
	"finish__design__instance__area": 2.50366e+06,
	"finish__design__instance__count__stdcell": 56711,
	"finish__design__instance__area__stdcell": 2.50366e+06,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.505653,
	"finish__design__instance__utilization__stdcell": 0.505653,
	"finish__design__rows": 441,
	"finish__design__rows:GF018hv5v_green_sc9": 441,
	"finish__design__sites": 1754298,
	"finish__design__sites:GF018hv5v_green_sc9": 1754298,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}