#Submission of HW4

The assignment description for this homework can be found on the Olin Computer Architecture GitHub [repo](https://github.com/CompArchFA16/HW4). In overview, the assignment was to use Verilog to design and test a register file. The primary deliverables for the assignment are functional Verilog files, but 2 additonal deliverables are shown below.

##Deliverable 1
![alt text](https://github.com/tah20112/HW4/blob/master/Reg1.png)

![alt text](https://github.com/tah20112/HW4/blob/master/Reg2.png)

##Deliverable 6

Explanation