timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use INV_986780_0_0_1677743388 INV_986780_0_0_1677743388_0 -1 0 1204 0 1 0
use NMOS_S_97854001_X5_Y1_1677743390 NMOS_S_97854001_X5_Y1_1677743390_2 1 0 1204 0 1 0
use NMOS_S_97854001_X5_Y1_1677743390 NMOS_S_97854001_X5_Y1_1677743390_4 -1 0 3612 0 -1 1512
use NMOS_S_97854001_X5_Y1_1677743390 NMOS_S_97854001_X5_Y1_1677743390_1 1 0 3612 0 -1 1512
use PMOS_S_86637345_X5_Y1_1677743391 PMOS_S_86637345_X5_Y1_1677743391_2 1 0 3612 0 1 3024
use PMOS_S_86637345_X5_Y1_1677743391 PMOS_S_86637345_X5_Y1_1677743391_1 -1 0 3612 0 1 3024
use PMOS_S_86637345_X5_Y1_1677743391 PMOS_S_86637345_X5_Y1_1677743391_0 1 0 2408 0 -1 3024
use NMOS_S_97854001_X5_Y1_1677743390 NMOS_S_97854001_X5_Y1_1677743390_3 1 0 1204 0 1 3024
use DP_PMOS_45615834_X5_Y1_1677743389 DP_PMOS_45615834_X5_Y1_1677743389_0 -1 0 4644 0 1 4536
use NMOS_S_97854001_X5_Y1_1677743390 NMOS_S_97854001_X5_Y1_1677743390_0 -1 0 6020 0 1 3024
node "C" 0 0 5418 3948 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "F" 0 0 1806 924 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "D" 0 0 1806 3948 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VSS" 0 0 1892 756 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 3440 5334 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "B" 0 0 3010 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "A" 0 0 4214 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "Y" 0 0 602 1428 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "E" 0 0 602 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_1864_1344#" 4 161.923 1864 1344 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 103488 3808 0 0 0 0 0 0 0 0
node "m1_656_56#" 2 411.896 656 56 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45136 1724 6496 344 0 0 0 0 0 0 0 0
node "m1_1860_1232#" 3 -28.4417 1860 1232 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61376 2304 7168 480 0 0 0 0 0 0 0 0
node "m1_3322_1232#" 4 -76.6448 3322 1232 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 60144 2372 16576 816 0 0 0 0 0 0 0 0
node "m1_4268_1652#" 7 973.871 4268 1652 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 61376 2304 107072 4048 0 0 0 0 0 0 0 0
node "m1_2150_896#" 4 422.87 2150 896 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 32480 1384 69440 2592 0 0 0 0 0 0 0 0
node "m1_656_2660#" 6 -20.726 656 2660 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 138432 5056 7168 480 0 0 0 0 0 0 0 0
node "m1_3354_3080#" 1 150.721 3354 3080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "m1_3064_3080#" 1 93.8044 3064 3080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 15904 680 0 0 0 0 0 0 0 0
node "m1_4558_3920#" 1 213.17 4558 3920 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "m1_2150_3920#" 1 208.903 2150 3920 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28896 1144 0 0 0 0 0 0 0 0 0 0
node "m1_4268_4592#" 1 147.095 4268 4592 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 15904 680 0 0 0 0 0 0 0 0
node "m1_2892_4676#" 1 182.899 2892 4676 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3584 240 20608 848 0 0 0 0 0 0 0 0
node "m1_3924_560#" 12 1151.44 3924 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 276416 9984 0 0 0 0 0 0 0 0
node "m1_3236_5012#" 14 1385.35 3236 5012 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33040 1516 284704 10392 0 0 0 0 0 0 0 0
node "li_3501_1411#" 106 117.277 3501 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18500 840 174720 6688 82432 3168 0 0 0 0 0 0 0 0
node "li_4705_2923#" 56 204.603 4705 2923 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10100 504 100128 3800 0 0 0 0 0 0 0 0 0 0
node "li_2469_1411#" 440 933.624 2469 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 85700 3528 32704 1392 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_3924_560#" "m1_3354_3080#" 17.0444
cap "m1_3236_5012#" "m1_2150_3920#" 0.45686
cap "m1_656_2660#" "m1_3064_3080#" 25.7431
cap "li_2469_1411#" "m1_1860_1232#" 84.2152
cap "li_3501_1411#" "m2_1864_1344#" 237.898
cap "li_3501_1411#" "m1_4268_1652#" 1.08662
cap "li_2469_1411#" "m1_3354_3080#" 0.247603
cap "m1_2150_896#" "m1_3924_560#" 0.0371354
cap "m1_2892_4676#" "m1_4268_4592#" 0.0198412
cap "li_3501_1411#" "m1_656_56#" 15.0757
cap "m1_2150_896#" "li_2469_1411#" 103.907
cap "m1_3924_560#" "m1_656_2660#" 0.0520505
cap "m1_2150_896#" "m1_1860_1232#" 188.04
cap "m1_3236_5012#" "m1_4268_1652#" 0.0647046
cap "m1_3236_5012#" "m2_1864_1344#" 1.5873
cap "m1_3236_5012#" "li_3501_1411#" 258.751
cap "m1_2892_4676#" "m1_3236_5012#" 28.2561
cap "m1_3236_5012#" "m1_4268_4592#" 0.0647046
cap "m1_656_2660#" "li_2469_1411#" 149.319
cap "li_4705_2923#" "m2_1864_1344#" 0.00658999
cap "m1_3924_560#" "m1_2150_3920#" 0.0215322
cap "li_4705_2923#" "m1_4268_1652#" 31.9745
cap "m1_4558_3920#" "m1_3236_5012#" 0.0335897
cap "m1_656_2660#" "m1_1860_1232#" 0.025593
cap "li_4705_2923#" "li_3501_1411#" 19.9726
cap "m1_3322_1232#" "m1_4268_1652#" 43.8784
cap "m1_3064_3080#" "m2_1864_1344#" 6.98327
cap "m1_3322_1232#" "m2_1864_1344#" 0.0162796
cap "li_4705_2923#" "m1_4268_4592#" 0.0816127
cap "m1_3064_3080#" "li_3501_1411#" 11.0083
cap "m1_3322_1232#" "li_3501_1411#" 192.939
cap "li_2469_1411#" "m1_2150_3920#" 19.9551
cap "li_4705_2923#" "m1_4558_3920#" 26.015
cap "m1_2150_896#" "m1_656_2660#" 33.0638
cap "li_4705_2923#" "m1_3236_5012#" 69.8454
cap "m1_3236_5012#" "m1_3064_3080#" 29.7342
cap "m1_3924_560#" "m1_4268_1652#" 106.93
cap "m1_3322_1232#" "m1_3236_5012#" 150.628
cap "m1_3924_560#" "li_3501_1411#" 13.2541
cap "m1_2892_4676#" "m1_3924_560#" 0.0357633
cap "m1_3924_560#" "m1_4268_4592#" 41.238
cap "li_4705_2923#" "m1_3064_3080#" 2.12286
cap "li_2469_1411#" "m2_1864_1344#" 22.8905
cap "li_4705_2923#" "m1_3322_1232#" 0.0113882
cap "m1_3924_560#" "m1_4558_3920#" 0.826792
cap "li_2469_1411#" "li_3501_1411#" 178.39
cap "m1_1860_1232#" "m2_1864_1344#" 34.4626
cap "m1_656_2660#" "m1_2150_3920#" 3.7193
cap "li_3501_1411#" "m1_1860_1232#" 79.1115
cap "m1_3354_3080#" "m2_1864_1344#" 0.0167745
cap "m1_3354_3080#" "li_3501_1411#" 0.00490197
cap "m1_3924_560#" "m1_3236_5012#" 554.657
cap "m1_2150_896#" "m2_1864_1344#" 75.9527
cap "m1_2150_896#" "li_3501_1411#" 289.136
cap "m1_3924_560#" "li_4705_2923#" 140.465
cap "m1_3236_5012#" "li_2469_1411#" 3.66149
cap "m1_3236_5012#" "m1_1860_1232#" 1.04082
cap "m1_3924_560#" "m1_3322_1232#" 165.48
cap "m1_3236_5012#" "m1_3354_3080#" 74.1332
cap "li_4705_2923#" "li_2469_1411#" 0.332537
cap "m1_656_2660#" "m2_1864_1344#" 159.258
cap "m1_656_2660#" "li_3501_1411#" 228.795
cap "li_2469_1411#" "m1_3064_3080#" 5.10154
cap "m1_3322_1232#" "li_2469_1411#" 2.59051
cap "li_4705_2923#" "m1_3354_3080#" 143.159
cap "m1_3322_1232#" "m1_1860_1232#" 13.346
cap "m1_2150_896#" "m1_3236_5012#" 20.2734
cap "m1_3064_3080#" "m1_3354_3080#" 6.50539
cap "m1_2150_3920#" "li_3501_1411#" 1.43272
cap "m1_3236_5012#" "m1_656_2660#" 6.03553
cap "m1_2150_896#" "m1_3322_1232#" 8.89081
cap "m1_3924_560#" "li_2469_1411#" 0.62238
cap "VSS" "F" 31.7978
cap "F" "E" 1.00619
cap "F" "Y" 0.00941834
cap "VSS" "E" 106.745
cap "VSS" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" -14.6777
cap "VSS" "Y" 58.6487
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "Y" 0.431373
cap "E" "Y" 0.118373
cap "F" "E" 3.47941
cap "F" "VSS" 192.307
cap "B" "Y" 0.323743
cap "VSS" "Y" 34.9741
cap "B" "VSS" 41.0711
cap "A" "VSS" 0.0106727
cap "F" "Y" 4.09574
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "B" 4.96095
cap "F" "B" 35.8485
cap "E" "VSS" 5.01541
cap "F" "A" 0.0758561
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "VSS" 16.8813
cap "B" "A" 36.3062
cap "B" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" 13.4379
cap "PMOS_S_86637345_X5_Y1_1677743391_2/w_0_0#" "VSS" 52.0975
cap "NMOS_S_97854001_X5_Y1_1677743390_2/a_230_357#" "VSS" 3.42782
cap "F" "VSS" 12.3554
cap "VSS" "A" 234.535
cap "VSS" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" 70.0972
cap "B" "VSS" 252.478
cap "F" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" 0.168047
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "A" 167.287
cap "PMOS_S_86637345_X5_Y1_1677743391_2/w_0_0#" "B" 14.3886
cap "F" "B" 3.21612
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "B" 7.29254
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "B" 0.542721
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" 70.6177
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "A" 52.2385
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "A" 10.819
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "E" 1.76109
cap "F" "E" 0.0292803
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "Y" 57.5716
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "Y" 0.373856
cap "F" "Y" 0.00816257
cap "VSS" "E" 0.483567
cap "PMOS_S_86637345_X5_Y1_1677743391_0/w_0_0#" "E" 0.0382509
cap "VSS" "Y" 11.5429
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "F" 0.286889
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" 6.90109
cap "PMOS_S_86637345_X5_Y1_1677743391_1/w_0_0#" "E" 0.70751
cap "PMOS_S_86637345_X5_Y1_1677743391_0/w_0_0#" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" 0.0272277
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "VSS" 17.3335
cap "Y" "E" 0.902893
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "PMOS_S_86637345_X5_Y1_1677743391_1/w_0_0#" 1.81615
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "E" 67.9995
cap "VSS" "B" -0.768265
cap "Y" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" 495.772
cap "VSS" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" 853.781
cap "E" "F" 0.0758561
cap "VSS" "Y" 4.16211
cap "E" "Y" 0.948832
cap "D" "F" 1.26984
cap "VSS" "E" 5.61505
cap "D" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" -1.54386
cap "A" "F" -0.0215322
cap "B" "F" -0.809903
cap "F" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" 134.728
cap "Y" "F" 166.287
cap "A" "VSS" -0.37739
cap "VSS" "F" 72.9576
cap "Y" "B" -29.6717
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "F" 249.725
cap "F" "VSS" 5.33734
cap "F" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" 97.7547
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "VSS" 219.783
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" 1136.89
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "VSS" -6.01038
cap "F" "B" 77.2155
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "B" 298.812
cap "F" "A" 1.11724
cap "B" "VSS" 0.800694
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "B" 36.0035
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "A" 13.7655
cap "VSS" "A" 4.66063
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "A" 53.3326
cap "F" "D" 3.49206
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "B" 0.0600829
cap "A" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" 0.326507
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" 4.43765
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" 0.0113172
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" 92.5612
cap "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" "Y" 0.0118377
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" 1.08058
cap "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" 4.10339
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "PMOS_S_86637345_X5_Y1_1677743391_1/w_0_0#" 0.221615
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "PMOS_S_86637345_X5_Y1_1677743391_0/w_0_0#" 0.735149
cap "D" "PMOS_S_86637345_X5_Y1_1677743391_0/a_200_252#" 1.26984
cap "D" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" -0.0215322
cap "D" "Y" -0.558333
cap "D" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" -6.09633
cap "D" "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" -39.0708
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" -0.078029
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" "Y" -0.752315
cap "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" -0.4884
cap "D" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" 337.268
cap "VDD" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" 0.764388
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" -0.0613682
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" -160.72
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "Y" -1.64064
cap "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" "Y" 0.298733
cap "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" 219.757
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" 186.84
cap "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "Y" 126.164
cap "D" "VDD" 0.0237681
cap "D" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 0.148528
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" -22.8958
cap "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 3.07969
cap "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" -0.503681
cap "D" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 87.3706
cap "D" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" 1.82653
cap "C" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 14.2599
cap "C" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" 110.603
cap "PMOS_S_86637345_X5_Y1_1677743391_0/a_200_252#" "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" 0.0443095
cap "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" 0.251691
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "D" 1.82309
cap "C" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" 0.822535
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 477.067
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" 427.436
cap "C" "D" 27.6051
cap "D" "VDD" 0.315711
cap "C" "VDD" 0.207609
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" 709.619
cap "PMOS_S_86637345_X5_Y1_1677743391_0/a_200_252#" "D" 3.49206
cap "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" 36.7614
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "D" 290.116
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "VDD" 5.37999
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 27.2603
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "C" 161.668
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "PMOS_S_86637345_X5_Y1_1677743391_1/a_200_252#" 0.555623
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" "C" 0.815396
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" 196.118
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" 380.493
cap "VDD" "C" 0.124648
cap "C" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" 47.9083
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "C" 11.8379
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 0.85864
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" -0.500559
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" 0.331782
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" "C" 0.504153
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" 134.645
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "C" 589.473
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" 0.00881949
cap "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 0.12771
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" 78.9098
cap "VDD" "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" 1.52878
cap "C" "NMOS_S_97854001_X5_Y1_1677743390_0/a_230_357#" 0.215413
cap "PMOS_S_86637345_X5_Y1_1677743391_2/w_0_0#" "NMOS_S_97854001_X5_Y1_1677743390_1/a_147_357#" 2.69134
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_1/a_147_357#" 0.0536591
cap "NMOS_S_97854001_X5_Y1_1677743390_0/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_1/a_147_357#" 0.102953
cap "PMOS_S_86637345_X5_Y1_1677743391_2/w_0_0#" "NMOS_S_97854001_X5_Y1_1677743390_0/a_230_357#" 3.67486
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_0/a_230_357#" 0.0380591
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" "D" 0.20408
cap "VDD" "NMOS_S_97854001_X5_Y1_1677743390_3/a_147_357#" 36.3776
cap "VDD" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 1.14356
cap "VDD" "D" 0.0621218
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 265.015
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" "D" 1.86134
cap "NMOS_S_97854001_X5_Y1_1677743390_3/a_147_357#" "VDD" 5.61153
cap "VDD" "C" 2.02193
cap "VDD" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 1177.74
cap "VDD" "D" 1.13521
cap "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "VDD" 4.0599
cap "VDD" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" 907.036
cap "NMOS_S_97854001_X5_Y1_1677743390_3/a_147_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 0.275532
cap "C" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 1.31267
cap "D" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 1.71031
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" "C" 0.935038
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" "VDD" 2.42458
cap "C" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" 0.548675
cap "C" "VDD" 0.124244
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" 0.00376677
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" "VDD" 14.9177
cap "NMOS_S_97854001_X5_Y1_1677743390_0/a_147_357#" "VDD" 41.9892
cap "PMOS_S_86637345_X5_Y1_1677743391_0/a_230_357#" "VDD" -0.0244615
cap "C" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" 0.935038
cap "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" "VDD" 0.030977
merge "DP_PMOS_45615834_X5_Y1_1677743389_0/VSUBS" "NMOS_S_97854001_X5_Y1_1677743390_0/a_147_357#" -5137.13 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9296 -780 -19712 -1600 0 0 0 0 0 0 0 0
merge "NMOS_S_97854001_X5_Y1_1677743390_0/a_147_357#" "NMOS_S_97854001_X5_Y1_1677743390_3/a_147_357#"
merge "NMOS_S_97854001_X5_Y1_1677743390_3/a_147_357#" "NMOS_S_97854001_X5_Y1_1677743390_3/a_230_357#"
merge "NMOS_S_97854001_X5_Y1_1677743390_3/a_230_357#" "PMOS_S_86637345_X5_Y1_1677743391_2/VSUBS"
merge "PMOS_S_86637345_X5_Y1_1677743391_2/VSUBS" "NMOS_S_97854001_X5_Y1_1677743390_1/a_147_357#"
merge "NMOS_S_97854001_X5_Y1_1677743390_1/a_147_357#" "m1_4268_1652#"
merge "m1_4268_1652#" "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#"
merge "NMOS_S_97854001_X5_Y1_1677743390_4/a_230_357#" "m1_3322_1232#"
merge "m1_3322_1232#" "li_2469_1411#"
merge "li_2469_1411#" "PMOS_S_86637345_X5_Y1_1677743391_0/VSUBS"
merge "PMOS_S_86637345_X5_Y1_1677743391_0/VSUBS" "PMOS_S_86637345_X5_Y1_1677743391_1/VSUBS"
merge "PMOS_S_86637345_X5_Y1_1677743391_1/VSUBS" "NMOS_S_97854001_X5_Y1_1677743390_4/a_147_357#"
merge "NMOS_S_97854001_X5_Y1_1677743390_4/a_147_357#" "VSS"
merge "VSS" "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#"
merge "NMOS_S_97854001_X5_Y1_1677743390_2/a_147_357#" "INV_986780_0_0_1677743388_0/VSUBS"
merge "INV_986780_0_0_1677743388_0/VSUBS" "VSUBS"
merge "VSUBS" "m1_1860_1232#"
merge "m1_1860_1232#" "m2_1864_1344#"
merge "NMOS_S_97854001_X5_Y1_1677743390_2/a_230_357#" "INV_986780_0_0_1677743388_0/NMOS_S_97854001_X5_Y1_1677743386_1677743388_0/a_147_357#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "INV_986780_0_0_1677743388_0/NMOS_S_97854001_X5_Y1_1677743386_1677743388_0/a_147_357#" "m1_656_56#"
merge "NMOS_S_97854001_X5_Y1_1677743390_0/a_230_357#" "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" -3326.66 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -11200 -960 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_97854001_X5_Y1_1677743390_1/a_230_357#" "li_4705_2923#"
merge "li_4705_2923#" "PMOS_S_86637345_X5_Y1_1677743391_0/a_230_357#"
merge "PMOS_S_86637345_X5_Y1_1677743391_0/a_230_357#" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/a_230_357#"
merge "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/a_230_357#" "Y"
merge "Y" "li_3501_1411#"
merge "NMOS_S_97854001_X5_Y1_1677743390_3/a_200_252#" "PMOS_S_86637345_X5_Y1_1677743391_1/a_200_252#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_86637345_X5_Y1_1677743391_1/a_200_252#" "m1_2150_3920#"
merge "DP_PMOS_45615834_X5_Y1_1677743389_0/a_230_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/a_402_357#" -3543.59 0 0 0 0 0 -4820 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7392 -600 -8960 -656 0 0 0 0 0 0 0 0
merge "DP_PMOS_45615834_X5_Y1_1677743389_0/a_402_357#" "DP_PMOS_45615834_X5_Y1_1677743389_0/w_0_0#"
merge "DP_PMOS_45615834_X5_Y1_1677743389_0/w_0_0#" "PMOS_S_86637345_X5_Y1_1677743391_1/a_230_357#"
merge "PMOS_S_86637345_X5_Y1_1677743391_1/a_230_357#" "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#"
merge "PMOS_S_86637345_X5_Y1_1677743391_2/a_230_357#" "m1_3354_3080#"
merge "m1_3354_3080#" "PMOS_S_86637345_X5_Y1_1677743391_0/w_0_0#"
merge "PMOS_S_86637345_X5_Y1_1677743391_0/w_0_0#" "m1_4268_4592#"
merge "m1_4268_4592#" "m1_2892_4676#"
merge "m1_2892_4676#" "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#"
merge "INV_986780_0_0_1677743388_0/PMOS_S_86637345_X5_Y1_1677743387_1677743388_0/w_0_0#" "m1_656_2660#"
merge "m1_656_2660#" "m1_3064_3080#"
merge "m1_3064_3080#" "PMOS_S_86637345_X5_Y1_1677743391_2/w_0_0#"
merge "PMOS_S_86637345_X5_Y1_1677743391_2/w_0_0#" "PMOS_S_86637345_X5_Y1_1677743391_1/w_0_0#"
merge "DP_PMOS_45615834_X5_Y1_1677743389_0/a_200_252#" "NMOS_S_97854001_X5_Y1_1677743390_1/a_200_252#" -1296.02 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -240 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_97854001_X5_Y1_1677743390_1/a_200_252#" "A"
merge "A" "m1_3924_560#"
merge "NMOS_S_97854001_X5_Y1_1677743390_0/a_200_252#" "PMOS_S_86637345_X5_Y1_1677743391_2/a_200_252#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_86637345_X5_Y1_1677743391_2/a_200_252#" "m1_4558_3920#"
merge "INV_986780_0_0_1677743388_0/NMOS_S_97854001_X5_Y1_1677743386_1677743388_0/a_200_252#" "E" -162.12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_97854001_X5_Y1_1677743390_2/a_200_252#" "m1_2150_896#" -1074.08 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "m1_2150_896#" "PMOS_S_86637345_X5_Y1_1677743391_0/a_200_252#"
merge "PMOS_S_86637345_X5_Y1_1677743391_0/a_200_252#" "F"
merge "DP_PMOS_45615834_X5_Y1_1677743389_0/a_372_252#" "NMOS_S_97854001_X5_Y1_1677743390_4/a_200_252#" -1417.48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3584 -240 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_97854001_X5_Y1_1677743390_4/a_200_252#" "B"
merge "B" "m1_3236_5012#"
