#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov  1 13:06:27 2023
# Process ID: 542703
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread
# Command line: vivado project.xpr
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/vivado.log
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/vivado.jou
# Running On: binhkieudo, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 10, Host memory: 134739 MB
#-----------------------------------------------------------
start_gui
open_project project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 7350.723 ; gain = 262.582 ; free physical = 102400 ; free virtual = 121739
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/ibus_abitrator.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/ibus_abitrator.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/ibus_abitrator.v] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/ibus_abitrator.v
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu.v
update_compile_order -fileset sources_1
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_imem.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_imem.v
update_compile_order -fileset sources_1
set_property top rv32_imem [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/utils_1/imports/synth_1/rv32_cpu_alu.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/rv32_cpu_control.dcp
launch_runs synth_1 -jobs 20
[Wed Nov  1 17:01:27 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/utils_1/imports/synth_1/rv32_cpu_alu.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/rv32_imem.dcp
launch_runs synth_1 -jobs 20
[Wed Nov  1 17:06:05 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1761-2
Top: rv32_imem
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 8685.254 ; gain = 360.797 ; free physical = 98618 ; free virtual = 118131
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rv32_imem' [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_imem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rv32_imem' (0#1) [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_imem.v:23]
WARNING: [Synth 8-7129] Port i_rstn in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[255] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[254] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[253] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[252] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[251] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[250] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[249] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[248] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[247] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[246] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[245] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[244] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[243] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[242] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[241] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[240] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[239] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[238] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[237] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[236] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[235] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[234] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[223] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[222] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[221] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[220] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[219] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[218] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[217] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[216] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[215] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[214] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[213] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[212] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[211] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[210] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[209] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[208] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[207] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[206] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[205] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[204] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[203] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[202] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[191] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[190] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[189] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[188] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[187] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[186] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[185] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[184] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[183] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[182] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[181] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[180] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[179] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[178] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[177] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[176] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[175] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[174] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[173] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[172] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[171] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[170] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[159] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[158] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[157] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[156] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[155] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[154] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[153] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[152] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[151] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[150] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[149] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[148] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[147] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[146] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[145] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[144] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[143] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[142] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[141] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[140] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[139] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[138] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[127] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[126] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[125] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[124] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[123] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[122] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[121] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[120] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[119] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[118] in module rv32_imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_req_addr[117] in module rv32_imem is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8751.223 ; gain = 426.766 ; free physical = 98756 ; free virtual = 118270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8769.035 ; gain = 444.578 ; free physical = 98756 ; free virtual = 118270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8769.035 ; gain = 444.578 ; free physical = 98756 ; free virtual = 118270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8769.035 ; gain = 0.000 ; free physical = 98752 ; free virtual = 118266
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8886.754 ; gain = 0.000 ; free physical = 98667 ; free virtual = 118181
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 9068.895 ; gain = 744.438 ; free physical = 98532 ; free virtual = 118057
7 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 9068.895 ; gain = 1164.773 ; free physical = 98532 ; free virtual = 118057
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0
set_property -dict [list \
  CONFIG.C_NUM_PROBE_IN {0} \
  CONFIG.C_NUM_PROBE_OUT {3} \
  CONFIG.C_PROBE_OUT0_WIDTH {256} \
  CONFIG.C_PROBE_OUT2_WIDTH {256} \
] [get_ips vio_0]
generate_target {instantiation_template} [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
generate_target all [get_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs vio_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
[Wed Nov  1 17:27:15 2023] Launched vio_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_design
set_property top rv32_cpu [current_fileset]
update_compile_order -fileset sources_1
set_property -dict [list \
  CONFIG.C_NUM_PROBE_IN {1} \
  CONFIG.C_PROBE_IN0_WIDTH {32} \
] [get_ips vio_0]
generate_target all [get_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs vio_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
[Wed Nov  1 17:30:15 2023] Launched vio_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/utils_1/imports/synth_1/rv32_cpu_alu.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/rv32_imem.dcp
launch_runs synth_1 -jobs 20
[Wed Nov  1 17:30:55 2023] Launched vio_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/vio_0_synth_1/runme.log
[Wed Nov  1 17:30:55 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'vio'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9315.121 ; gain = 0.000 ; free physical = 97855 ; free virtual = 117462
INFO: [Netlist 29-17] Analyzing 296 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: vio UUID: 1be27d51-1a4c-50dc-974f-3e22d2c609b9 
Parsing XDC File [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio'
Finished Parsing XDC File [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9315.121 ; gain = 0.000 ; free physical = 97782 ; free virtual = 117387
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 48 instances

report_utilization -name utilization_1
close_design
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_imem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.gen/sources_1/ip/vio_0/synth/vio_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_imem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.gen/sources_1/ip/vio_0/synth/vio_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_imem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu_control.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.gen/sources_1/ip/vio_0/synth/vio_0.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/rv32_cpu.v:]
set_property board_part digilentinc.com:arty-a7-100:part0:1.1 [current_project]
WARNING: [Board 49-151] The current board 'digilentinc.com::arty-a7-100:1.1' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
WARNING: [Project 1-153] The current project device 'xc7vx485tffg1761-2' does not match with the device on the 'DIGILENTINC.COM:ARTY-A7-100:PART0:1.1' board part. A device change to match the device on 'DIGILENTINC.COM:ARTY-A7-100:PART0:1.1' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7vx485tffg1761-2', does not match run part, 'xc7a100tcsg324-1', for run 'synth_1'.
INFO: [Project 1-152] Project part set to artix7 (xc7a100tcsg324-1)
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
upgrade_ip -srcset vio_0 -vlnv xilinx.com:ip:vio:3.0 [get_ips  vio_0] -log ip_upgrade.log
Upgrading 'vio_0'
INFO: [Project 1-386] Moving file '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci' from fileset 'vio_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3420] Updated vio_0 to use current project options
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips vio_0] -no_script -sync -force -quiet
set_property CONFIG.C_PROBE_OUT1_WIDTH {8} [get_ips vio_0]
generate_target all [get_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
export_ip_user_files -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs vio_0_synth_1 -jobs 20
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vio_0
[Wed Nov  1 17:35:09 2023] Launched vio_0_synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files/sim_scripts -ip_user_files_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files -ipstatic_source_dir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/modelsim} {questa=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/questa} {xcelium=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/xcelium} {vcs=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/vcs} {riviera=/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/arty.xdc w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/arty.xdc
set_property file_type Verilog [get_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/arty.xdc]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/arty.xdc] -no_script -reset -force -quiet
remove_files  /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/arty.xdc
file delete -force /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/sources_1/new/arty.xdc
file mkdir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1
file mkdir /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1/new
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1/new/arty.xdc w ]
add_files -fileset constrs_1 /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/constrs_1/new/arty.xdc
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/utils_1/imports/synth_1/rv32_cpu_alu.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/rv32_cpu.dcp
launch_runs impl_1 -jobs 20
[Wed Nov  1 17:37:27 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/runme.log
[Wed Nov  1 17:37:27 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/utils_1/imports/synth_1/rv32_cpu_alu.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/rv32_cpu.dcp
launch_runs impl_1 -jobs 20
[Wed Nov  1 17:41:26 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/runme.log
[Wed Nov  1 17:41:26 2023] Launched impl_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.srcs/utils_1/imports/synth_1/rv32_cpu_alu.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/rv32_cpu.dcp
launch_runs synth_1 -jobs 20
[Wed Nov  1 17:55:39 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/project.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 18:04:09 2023...
