$date
	Sat Oct 10 11:46:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2to1_test $end
$var wire 1 ! Q $end
$var reg 1 " S $end
$var reg 1 # X $end
$var reg 1 $ Y $end
$scope module i0 $end
$var wire 1 ! Q $end
$var wire 1 " S $end
$var wire 1 # X $end
$var wire 1 $ Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
1#
0"
1!
$end
#10
0!
1"
#20
