Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug  5 05:02:04 2021
| Host         : DESKTOP-0A5EB6A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_axi_lite_top_control_sets_placed.rpt
| Design       : soc_axi_lite_top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   133 |
|    Minimum number of control sets                        |   133 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   272 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   133 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    92 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             758 |          224 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             348 |          130 |
| Yes          | No                    | No                     |            2768 |         1260 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             862 |          332 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                                                                     Enable Signal                                                                                                     |                                                                                                    Set/Reset Signal                                                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen40_in                              |                                                                                                                                                                                                                       |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step0_sample                                                                                                                                                                                                | u_confreg/p_0_in                                                                                                                                                                                                      |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen41_in                              |                                                                                                                                                                                                                       |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                      | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[3]_i_1_n_0                                                                                                      | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/step1_sample                                                                                                                                                                                                | u_confreg/p_0_in                                                                                                                                                                                                      |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                          | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                              |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                       |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                     |                                                                                                                                                                                                                       |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                |                                                                                                                                                                                                                       |                1 |              2 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                                                      | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                              |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/c0_cause_excode0                                                                                                                                                                         | u_cpu/v_sram_cpu/reset                                                                                                                                                                                                |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu_resetn                                                                                                                                                                                                            |                                                                                                                                                                                                                       |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[5]_i_1__0_n_0                                                                                                    |                                                                                                                                                                                                                       |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_confreg/state_count0                                                                                                                                                                                                |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                               | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                               |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_axi/fsm_wr[1]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                       |                3 |              4 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_axi/fsm_wr[4]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                       |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                                               | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                              |                2 |              5 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u1_id_stage/issue_r0                                                                                                                                                                                 | u_cpu/v_sram_cpu/u1_id_stage/ds_valid_r_reg_1                                                                                                                                                                         |                3 |              5 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                4 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                           | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                       |                4 |              6 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                       |                5 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/state_count_reg[3]                                                                                                                                                                                          | u_confreg/p_0_in                                                                                                                                                                                                      |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                            | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                2 |              6 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u0_if_stage/FSM_onehot_f_state[5]_i_1_n_0                                                                                                                                                            | u_cpu/v_sram_cpu/reset                                                                                                                                                                                                |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_confreg/btn_key_r[14]_i_1_n_0                                                                                                                                                                                       |                4 |              7 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u3_mem_stage/rsbus_r_reg[91]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                       |                3 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[1]_0[0]                                                                                         | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                              |                3 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                         | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                3 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u2_ex_stage/rsbus[80]                                                                                                                                                                                | u_cpu/v_sram_cpu/u2_ex_stage/es_valid_r_reg_0                                                                                                                                                                         |                2 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_uart_valid                                                                                                                                                                                            | u_confreg/p_0_in                                                                                                                                                                                                      |                2 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                    |                                                                                                                                                                                                                       |                1 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                           | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                              |                3 |              8 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                          |                                                                                                                                                                                                                       |                4 |             13 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_cpu/v_sram_cpu/reset                                                                                                                                                                                                |               11 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                        | u_confreg/p_0_in                                                                                                                                                                                                      |                7 |             16 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/busy01_out                                                                                                                                                                                                  | u_confreg/p_0_in                                                                                                                                                                                                      |                6 |             18 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_confreg/step1_count0                                                                                                                                                                                                |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_confreg/step0_count0                                                                                                                                                                                                |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_confreg/key_count0                                                                                                                                                                                                  |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                                                            | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                              |                7 |             21 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                              |               13 |             21 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_0[0]                                                                                                                              | u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[255].ram.r/prim_init.ram/s_aresetn_0                                                                                              |                8 |             21 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |                6 |             24 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                 | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |               10 |             24 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_axi/fsm_wr[1]_i_1_n_0                                                                                                                                                                                         | u_cpu/v_sram_cpu/u2_ex_stage/cpu_resetn_reg                                                                                                                                                                           |                8 |             30 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[24]                                                                                                                                                                             |                                                                                                                                                                                                                       |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[23]                                                                                                                                                                             |                                                                                                                                                                                                                       |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[25]                                                                                                                                                                             |                                                                                                                                                                                                                       |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[27]                                                                                                                                                                             |                                                                                                                                                                                                                       |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[28]                                                                                                                                                                             |                                                                                                                                                                                                                       |               27 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[26]                                                                                                                                                                             |                                                                                                                                                                                                                       |               30 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[30]                                                                                                                                                                             |                                                                                                                                                                                                                       |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u2_ex_stage/hi_r                                                                                                                                                                                     |                                                                                                                                                                                                                       |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u2_ex_stage/lo_r                                                                                                                                                                                     |                                                                                                                                                                                                                       |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u3_mem_stage/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                       |                9 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u3_mem_stage/reset_reg[0]                                                                                                                                                                            | u_cpu/v_sram_cpu/u3_mem_stage/SR[0]                                                                                                                                                                                   |                7 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u3_mem_stage/rsbus_r_reg[92]_5[0]                                                                                                                                                                    | u_cpu/v_sram_cpu/reset                                                                                                                                                                                                |                6 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u3_mem_stage/rsbus_r_reg[92]_3[0]                                                                                                                                                                    |                                                                                                                                                                                                                       |               12 |             32 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                      |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u0_if_stage/ds_inst_r0                                                                                                                                                                               | u_cpu/v_sram_cpu/u0_if_stage/slot2_reg[1]_0                                                                                                                                                                           |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u0_if_stage/addr                                                                                                                                                                                     |                                                                                                                                                                                                                       |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u1_id_stage/u0_rf_heap/E[0]                                                                                                                                                                          | u_cpu/v_sram_cpu/reset                                                                                                                                                                                                |               25 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_axi/data_sram_rdata_r[31]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                       |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_axi/inst_sram_rdata_r[31]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                       |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr4                                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                                      |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr2                                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                                      |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr1                                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                                      |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr5                                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                                      |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr7                                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                                      |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr3                                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                                      |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_io_simu                                                                                                                                                                                               | u_confreg/p_0_in                                                                                                                                                                                                      |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr6                                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                                      |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_num                                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                                      |                7 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_cr0                                                                                                                                                                                                   | u_confreg/p_0_in                                                                                                                                                                                                      |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[9]                                                                                                                                                                              |                                                                                                                                                                                                                       |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/conf_wdata_r[31]_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                       |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/led_data[15]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                       |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/ws_valid_r_reg_0[0]                                                                                                                                                                      | u_cpu/v_sram_cpu/reset                                                                                                                                                                                                |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/c0_badvaddr0                                                                                                                                                                             |                                                                                                                                                                                                                       |                7 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[3]                                                                                                                                                                              |                                                                                                                                                                                                                       |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[5]                                                                                                                                                                              |                                                                                                                                                                                                                       |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[6]                                                                                                                                                                              |                                                                                                                                                                                                                       |               14 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[11]                                                                                                                                                                             |                                                                                                                                                                                                                       |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[4]                                                                                                                                                                              |                                                                                                                                                                                                                       |               27 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[8]                                                                                                                                                                              |                                                                                                                                                                                                                       |               27 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[12]                                                                                                                                                                             |                                                                                                                                                                                                                       |               29 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[7]                                                                                                                                                                              |                                                                                                                                                                                                                       |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[14]                                                                                                                                                                             |                                                                                                                                                                                                                       |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[16]                                                                                                                                                                             |                                                                                                                                                                                                                       |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[18]                                                                                                                                                                             |                                                                                                                                                                                                                       |               30 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[19]                                                                                                                                                                             |                                                                                                                                                                                                                       |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[21]                                                                                                                                                                             |                                                                                                                                                                                                                       |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[0]                                                                                                                                                                              |                                                                                                                                                                                                                       |               28 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[10]                                                                                                                                                                             |                                                                                                                                                                                                                       |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[15]                                                                                                                                                                             |                                                                                                                                                                                                                       |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[22]                                                                                                                                                                             |                                                                                                                                                                                                                       |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[20]                                                                                                                                                                             |                                                                                                                                                                                                                       |               26 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[1]                                                                                                                                                                              |                                                                                                                                                                                                                       |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[13]                                                                                                                                                                             |                                                                                                                                                                                                                       |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[17]                                                                                                                                                                             |                                                                                                                                                                                                                       |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[2]                                                                                                                                                                              |                                                                                                                                                                                                                       |               29 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u4_wb_stage/wen0_vec[29]                                                                                                                                                                             |                                                                                                                                                                                                                       |               24 |             32 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/conf_rdata_reg0                                                                                                                                                                                             | u_confreg/p_0_in                                                                                                                                                                                                      |               16 |             33 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_axi/araddr_r                                                                                                                                                                                                  |                                                                                                                                                                                                                       |               16 |             33 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_cpu/v_sram_cpu/u2_ex_stage/u1_div_unsigned/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                9 |             33 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_cpu/v_sram_cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q   |                9 |             33 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                       |               12 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                |                                                                                                                                                                                                                       |               12 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                       |               11 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_led_rg0                                                                                                                                                                                               | u_confreg/p_0_in                                                                                                                                                                                                      |               12 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_confreg/write_led_rg1                                                                                                                                                                                               | u_confreg/p_0_in                                                                                                                                                                                                      |               15 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                |                                                                                                                                                                                                                       |               11 |             34 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_axi/wdata_r                                                                                                                                                                                                   |                                                                                                                                                                                                                       |               18 |             36 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u3_mem_stage/mstatus[39]                                                                                                                                                                             |                                                                                                                                                                                                                       |               20 |             46 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_confreg/p_0_in                                                                                                                                                                                                      |               23 |             61 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u0_if_stage/ds_inst_r0                                                                                                                                                                               |                                                                                                                                                                                                                       |               35 |             65 |
|  pll.clk_pll/inst/timer_clk |                                                                                                                                                                                                                       |                                                                                                                                                                                                                       |               12 |             67 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       | u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                  |               28 |             69 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u2_ex_stage/u1_div_unsigned/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q |                                                                                                                                                                                                                       |               30 |            112 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[0].del_ce/first_q   |                                                                                                                                                                                                                       |               27 |            114 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u2_ex_stage/rsbus[80]                                                                                                                                                                                |                                                                                                                                                                                                                       |               57 |            151 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u1_id_stage/issue_r0                                                                                                                                                                                 |                                                                                                                                                                                                                       |               75 |            173 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q   |                                                                                                                                                                                                                       |               72 |            273 |
|  pll.clk_pll/inst/cpu_clk   | u_cpu/v_sram_cpu/u2_ex_stage/u1_div_unsigned/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.control_gen.ce_create[1].del_ce/first_q |                                                                                                                                                                                                                       |               71 |            273 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                                                                                                                                                       |                                                                                                                                                                                                                       |              212 |            697 |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


