// generated by newgenasym  Tue Mar  9 08:34:20 2021


module cap (a, b);
    inout a;
    inout b;


    initial
        begin
        end

endmodule
