\subsection{packets2data Entity Reference}
\label{classpackets2data}\index{packets2data@{packets2data}}


Collaboration diagram for packets2data\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=175pt]{d1/d26/classpackets2data__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf dev\+\_\+family} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf pct\+\_\+size\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\item 
{\bf n\+\_\+buff} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }}}
\item 
{\bf in\+\_\+pct\+\_\+data\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\item 
{\bf out\+\_\+pct\+\_\+data\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf wclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rclk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mode}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+size}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+sync\+\_\+dis}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+nr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf in\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+last}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+full}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+clr\+\_\+flag}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf in\+\_\+pct\+\_\+buff\+\_\+rdy}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+buff\+\_\+full}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+buff\+\_\+q}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf out\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+buff\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 20} of file {\bf packets2data.\+vhd}.



\subsubsection{Member Data Documentation}
\index{packets2data@{packets2data}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!packets2data@{packets2data}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_a6494f316f504075c4ccf47146756d576}


Definition at line {\bf 38} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!ddr\+\_\+en@{ddr\+\_\+en}}
\index{ddr\+\_\+en@{ddr\+\_\+en}!packets2data@{packets2data}}
\paragraph[{ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_adbfe05e6692f69f8e592df06c6055f0a}


Definition at line {\bf 36} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!dev\+\_\+family@{dev\+\_\+family}}
\index{dev\+\_\+family@{dev\+\_\+family}!packets2data@{packets2data}}
\paragraph[{dev\+\_\+family}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dev\+\_\+family} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classpackets2data_a1314572919959082d23e5f98e64a0ce2}


Definition at line {\bf 22} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!ieee@{ieee}}
\index{ieee@{ieee}!packets2data@{packets2data}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classpackets2data_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 13} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!in\+\_\+pct\+\_\+buff\+\_\+rdy@{in\+\_\+pct\+\_\+buff\+\_\+rdy}}
\index{in\+\_\+pct\+\_\+buff\+\_\+rdy@{in\+\_\+pct\+\_\+buff\+\_\+rdy}!packets2data@{packets2data}}
\paragraph[{in\+\_\+pct\+\_\+buff\+\_\+rdy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+buff\+\_\+rdy} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf n\+\_\+buff}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_af908fe4b393d84ba4aa4636cefd66dc6}


Definition at line {\bf 51} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!in\+\_\+pct\+\_\+clr\+\_\+flag@{in\+\_\+pct\+\_\+clr\+\_\+flag}}
\index{in\+\_\+pct\+\_\+clr\+\_\+flag@{in\+\_\+pct\+\_\+clr\+\_\+flag}!packets2data@{packets2data}}
\paragraph[{in\+\_\+pct\+\_\+clr\+\_\+flag}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+clr\+\_\+flag} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_af52e0d61732223aae03c7bce639f328b}


Definition at line {\bf 50} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!in\+\_\+pct\+\_\+data@{in\+\_\+pct\+\_\+data}}
\index{in\+\_\+pct\+\_\+data@{in\+\_\+pct\+\_\+data}!packets2data@{packets2data}}
\paragraph[{in\+\_\+pct\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+data} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf in\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_aedf5f7fe5cea9eafd5e8a7b477065c1c}


Definition at line {\bf 47} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!in\+\_\+pct\+\_\+data\+\_\+w@{in\+\_\+pct\+\_\+data\+\_\+w}}
\index{in\+\_\+pct\+\_\+data\+\_\+w@{in\+\_\+pct\+\_\+data\+\_\+w}!packets2data@{packets2data}}
\paragraph[{in\+\_\+pct\+\_\+data\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+data\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classpackets2data_a95676500d5b1dd663594499d9fcca396}


Definition at line {\bf 25} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!in\+\_\+pct\+\_\+full@{in\+\_\+pct\+\_\+full}}
\index{in\+\_\+pct\+\_\+full@{in\+\_\+pct\+\_\+full}!packets2data@{packets2data}}
\paragraph[{in\+\_\+pct\+\_\+full}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+full} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_a178b9d9b3d5e363493d32dbceb85b15a}


Definition at line {\bf 49} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!in\+\_\+pct\+\_\+last@{in\+\_\+pct\+\_\+last}}
\index{in\+\_\+pct\+\_\+last@{in\+\_\+pct\+\_\+last}!packets2data@{packets2data}}
\paragraph[{in\+\_\+pct\+\_\+last}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+last} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_ab6c9da964c28a4fa14bfc01c4c6abbd2}


Definition at line {\bf 48} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!in\+\_\+pct\+\_\+wrreq@{in\+\_\+pct\+\_\+wrreq}}
\index{in\+\_\+pct\+\_\+wrreq@{in\+\_\+pct\+\_\+wrreq}!packets2data@{packets2data}}
\paragraph[{in\+\_\+pct\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf in\+\_\+pct\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_aa37a3c50e429b14602878ef5571e1903}


Definition at line {\bf 46} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!packets2data@{packets2data}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 37} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!mode@{mode}}
\index{mode@{mode}!packets2data@{packets2data}}
\paragraph[{mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mode} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_a219fe733f94bce997e904a6e45b1ac19}


Definition at line {\bf 34} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!n\+\_\+buff@{n\+\_\+buff}}
\index{n\+\_\+buff@{n\+\_\+buff}!packets2data@{packets2data}}
\paragraph[{n\+\_\+buff}]{\setlength{\rightskip}{0pt plus 5cm}{\bf n\+\_\+buff} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classpackets2data_a74ef544a10ab7244c6a066f8305f5e9c}


Definition at line {\bf 24} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!packets2data@{packets2data}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpackets2data_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 15} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!out\+\_\+pct\+\_\+data\+\_\+w@{out\+\_\+pct\+\_\+data\+\_\+w}}
\index{out\+\_\+pct\+\_\+data\+\_\+w@{out\+\_\+pct\+\_\+data\+\_\+w}!packets2data@{packets2data}}
\paragraph[{out\+\_\+pct\+\_\+data\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf out\+\_\+pct\+\_\+data\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classpackets2data_adee736b11e38179b80e91901a0375386}


Definition at line {\bf 27} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!pct\+\_\+size@{pct\+\_\+size}}
\index{pct\+\_\+size@{pct\+\_\+size}!packets2data@{packets2data}}
\paragraph[{pct\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+size} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+size\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_a7d76701a4dd683714801b7bda015baa8}


Definition at line {\bf 41} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!pct\+\_\+size\+\_\+w@{pct\+\_\+size\+\_\+w}}
\index{pct\+\_\+size\+\_\+w@{pct\+\_\+size\+\_\+w}!packets2data@{packets2data}}
\paragraph[{pct\+\_\+size\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+size\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classpackets2data_a8b069a17d5abb8e45332ec4f70290ec5}


Definition at line {\bf 23} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!pct\+\_\+sync\+\_\+dis@{pct\+\_\+sync\+\_\+dis}}
\index{pct\+\_\+sync\+\_\+dis@{pct\+\_\+sync\+\_\+dis}!packets2data@{packets2data}}
\paragraph[{pct\+\_\+sync\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+sync\+\_\+dis} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_a5c679cc673022444a3781502a9232e5f}


Definition at line {\bf 43} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!rclk@{rclk}}
\index{rclk@{rclk}!packets2data@{packets2data}}
\paragraph[{rclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_adc5af5020d304d578fa740a33045fec7}


Definition at line {\bf 31} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!packets2data@{packets2data}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 32} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!sample\+\_\+nr@{sample\+\_\+nr}}
\index{sample\+\_\+nr@{sample\+\_\+nr}!packets2data@{packets2data}}
\paragraph[{sample\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+nr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_a2d4bde289952a99fea4480767d5d30cb}


Definition at line {\bf 44} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!sample\+\_\+width@{sample\+\_\+width}}
\index{sample\+\_\+width@{sample\+\_\+width}!packets2data@{packets2data}}
\paragraph[{sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_aa4357f9a7d7e21fa49f9ce61eec07e23}


Definition at line {\bf 39} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!smpl\+\_\+buff\+\_\+full@{smpl\+\_\+buff\+\_\+full}}
\index{smpl\+\_\+buff\+\_\+full@{smpl\+\_\+buff\+\_\+full}!packets2data@{packets2data}}
\paragraph[{smpl\+\_\+buff\+\_\+full}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+buff\+\_\+full} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_a47ef3d4071ff51ce3b91d25ec85f8f2f}


Definition at line {\bf 53} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!smpl\+\_\+buff\+\_\+q@{smpl\+\_\+buff\+\_\+q}}
\index{smpl\+\_\+buff\+\_\+q@{smpl\+\_\+buff\+\_\+q}!packets2data@{packets2data}}
\paragraph[{smpl\+\_\+buff\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+buff\+\_\+q} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf out\+\_\+pct\+\_\+data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_ac0b2c64b9b6f3eda9c78c9807d8753dd}


Definition at line {\bf 54} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!smpl\+\_\+buff\+\_\+valid@{smpl\+\_\+buff\+\_\+valid}}
\index{smpl\+\_\+buff\+\_\+valid@{smpl\+\_\+buff\+\_\+valid}!packets2data@{packets2data}}
\paragraph[{smpl\+\_\+buff\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+buff\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_abe43e25dc4e10bbccf64c9dc8306f967}


Definition at line {\bf 57} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!packets2data@{packets2data}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classpackets2data_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 14} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!trxiqpulse@{trxiqpulse}}
\index{trxiqpulse@{trxiqpulse}!packets2data@{packets2data}}
\paragraph[{trxiqpulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_a808d6d382f3c6a02784a160f67d0f891}


Definition at line {\bf 35} of file {\bf packets2data.\+vhd}.

\index{packets2data@{packets2data}!wclk@{wclk}}
\index{wclk@{wclk}!packets2data@{packets2data}}
\paragraph[{wclk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wclk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classpackets2data_adc5d3b386b1979488fb85997e33fbd78}


Definition at line {\bf 30} of file {\bf packets2data.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/packets2data/synth/{\bf packets2data.\+vhd}\end{DoxyCompactItemize}
