\hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status}{}\doxysection{APB2 Peripheral Clock Enable Disable Status}
\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status}\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the APB2 peripheral clock.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN)) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN)) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga639ccb1e63662b309fc875bc608aa7e6}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga639ccb1e63662b309fc875bc608aa7e6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN)) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN)) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN)) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN)) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gafab635405d33757b42a3df0d89416e8a}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gafab635405d33757b42a3df0d89416e8a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN)) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN)) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN)) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN)) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga0c3fd42d5fb38243e195ed04d7390672}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga0c3fd42d5fb38243e195ed04d7390672}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN)) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN)) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN)) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN)) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga83b7ae4eea41d7c7914716157b4072f4}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga83b7ae4eea41d7c7914716157b4072f4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN)) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gacee7220c840db84ec10d0b89ab20fa1e}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gacee7220c840db84ec10d0b89ab20fa1e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN)) == RESET)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Get the enable or disable status of the APB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
