// Copyright (c) 2024-2025 Beijing Institute of Open Source Chip (BOSC)
// Copyright (c) 2020-2025 Institute of Computing Technology, Chinese Academy of Sciences
// Copyright (c) 2020-2021 Peng Cheng Laboratory
//
// XiangShan is licensed under Mulan PSL v2.
// You can use this software according to the terms and conditions of the Mulan PSL v2.
// You may obtain a copy of Mulan PSL v2 at:
//          https://license.coscl.org.cn/MulanPSL2
//
// THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
// EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
// MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
//
// See the Mulan PSL v2 for more details.

package xiangshan.frontend.bpu.tage

import chisel3._
import chisel3.util._
import xiangshan.HasXSParameter
import xiangshan.frontend.PrunedAddr
import xiangshan.frontend.PrunedAddrInit
import xiangshan.frontend.bpu.HalfAlignHelper
import xiangshan.frontend.bpu.RotateHelper

trait Helpers extends HasTageParameters with HasXSParameter with RotateHelper with HalfAlignHelper {
  def getBaseTableSetIndex(pc: PrunedAddr): UInt =
    pc(BaseTableSetIdxWidth - 1 + BankIdxWidth + FetchBlockSizeWidth, BankIdxWidth + FetchBlockSizeWidth)

  def getBaseTableBankIndex(pc: PrunedAddr): UInt =
    pc(BankIdxWidth - 1 + FetchBlockSizeWidth, FetchBlockSizeWidth)

  def getBaseTableAlignBankIndex(pc: PrunedAddr): UInt =
    pc(FetchBlockSizeWidth - 1, FetchBlockAlignWidth)

  def getSetIndex(pc: PrunedAddr, hist: UInt, numSets: Int): UInt = {
    val setIdxWidth = log2Ceil(numSets / NumBanks)
    pc(setIdxWidth - 1 + BankIdxWidth + FetchBlockSizeWidth, BankIdxWidth + FetchBlockSizeWidth) ^ hist
  }

  def getTag(pc: PrunedAddr, hist1: UInt, hist2: UInt): UInt =
    pc(TagWidth - 1 + FetchBlockSizeWidth, FetchBlockSizeWidth) ^ hist1 ^ hist2

  def getBankIndex(pc: PrunedAddr): UInt =
    pc(BankIdxWidth - 1 + FetchBlockSizeWidth, FetchBlockSizeWidth)

  def getLongestHistTableOH(hitTableMask: Seq[Bool]): Seq[Bool] =
    PriorityEncoderOH(hitTableMask.reverse).reverse

  def getUseAltIndex(pc: PrunedAddr): UInt = {
    val useAltIdxWidth = log2Ceil(NumUseAltCtrs)
    pc(useAltIdxWidth - 1 + instOffsetBits, instOffsetBits)
  }

  def getBranchVAddr(startVAddr: PrunedAddr, position: UInt): PrunedAddr = {
    // FIXME: only support mainBtb 2 align
    val positionMSB          = position(CfiPositionWidth - 1)
    val positionLowerBits    = position(CfiPositionWidth - 2, 0)
    val branchVAddrUpperBits = startVAddr(VAddrBits - 1, FetchBlockAlignWidth) + positionMSB
    PrunedAddrInit(Cat(branchVAddrUpperBits, positionLowerBits, 0.U))
  }
}
