

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Tue Apr 27 19:31:15 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F26K83
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 05/05/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F26K83 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51  00FFF6                     __pcinit:
    52                           	callstack 0
    53  00FFF6                     start_initialization:
    54                           	callstack 0
    55  00FFF6                     __initialization:
    56                           	callstack 0
    57  00FFF6                     end_of_initialization:
    58                           	callstack 0
    59  00FFF6                     __end_of__initialization:
    60                           	callstack 0
    61  00FFF6  0100               	movlb	0
    62  00FFF8  EFF9  F07F         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65  000000                     __pcstackCOMRAM:
    66                           	callstack 0
    67  000000                     
    68                           ; 1 bytes @ 0x0
    69 ;;
    70 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    71 ;;
    72 ;; *************** function _main *****************
    73 ;; Defined at:
    74 ;;		line 11 in file "PIC18Fmain.c"
    75 ;; Parameters:    Size  Location     Type
    76 ;;		None
    77 ;; Auto vars:     Size  Location     Type
    78 ;;		None
    79 ;; Return value:  Size  Location     Type
    80 ;;                  1    wreg      void 
    81 ;; Registers used:
    82 ;;		None
    83 ;; Tracked objects:
    84 ;;		On entry : 0/0
    85 ;;		On exit  : 0/0
    86 ;;		Unchanged: 0/0
    87 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    88 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    89 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    90 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    91 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    92 ;;Total ram usage:        0 bytes
    93 ;; This function calls:
    94 ;;		Nothing
    95 ;; This function is called by:
    96 ;;		Startup code after reset
    97 ;; This function uses a non-reentrant model
    98 ;;
    99                           
   100                           	psect	text0
   101  00FFF2                     __ptext0:
   102                           	callstack 0
   103  00FFF2                     _main:
   104                           	callstack 31
   105  00FFF2  EFFE  F07F         	goto	start
   106  00FFF6                     __end_of_main:
   107                           	callstack 0
   108  0000                     
   109                           	psect	rparam
   110  0000                     
   111                           	psect	idloc
   112                           
   113                           ;Config register IDLOC0 @ 0x200000
   114                           ;	unspecified, using default values
   115  200000                     	org	2097152
   116  200000  0FFF               	dw	4095
   117                           
   118                           ;Config register IDLOC1 @ 0x200002
   119                           ;	unspecified, using default values
   120  200002                     	org	2097154
   121  200002  0FFF               	dw	4095
   122                           
   123                           ;Config register IDLOC2 @ 0x200004
   124                           ;	unspecified, using default values
   125  200004                     	org	2097156
   126  200004  0FFF               	dw	4095
   127                           
   128                           ;Config register IDLOC3 @ 0x200006
   129                           ;	unspecified, using default values
   130  200006                     	org	2097158
   131  200006  0FFF               	dw	4095
   132                           
   133                           ;Config register IDLOC4 @ 0x200008
   134                           ;	unspecified, using default values
   135  200008                     	org	2097160
   136  200008  0FFF               	dw	4095
   137                           
   138                           ;Config register IDLOC5 @ 0x20000A
   139                           ;	unspecified, using default values
   140  20000A                     	org	2097162
   141  20000A  0FFF               	dw	4095
   142                           
   143                           ;Config register IDLOC6 @ 0x20000C
   144                           ;	unspecified, using default values
   145  20000C                     	org	2097164
   146  20000C  0FFF               	dw	4095
   147                           
   148                           ;Config register IDLOC7 @ 0x20000E
   149                           ;	unspecified, using default values
   150  20000E                     	org	2097166
   151  20000E  0FFF               	dw	4095
   152                           
   153                           	psect	config
   154                           
   155                           ;Config register CONFIG1L @ 0x300000
   156                           ;	unspecified, using default values
   157                           ;	External Oscillator Selection
   158                           ;	FEXTOSC = 0x7, unprogrammed default
   159                           ;	Reset Oscillator Selection
   160                           ;	RSTOSC = 0x7, unprogrammed default
   161  300000                     	org	3145728
   162  300000  FF                 	db	255
   163                           
   164                           ;Config register CONFIG1H @ 0x300001
   165                           ;	unspecified, using default values
   166                           ;	Clock out Enable bit
   167                           ;	CLKOUTEN = 0x1, unprogrammed default
   168                           ;	PRLOCKED One-Way Set Enable bit
   169                           ;	PR1WAY = 0x1, unprogrammed default
   170                           ;	Clock Switch Enable bit
   171                           ;	CSWEN = 0x1, unprogrammed default
   172                           ;	Fail-Safe Clock Monitor Enable bit
   173                           ;	FCMEN = 0x1, unprogrammed default
   174  300001                     	org	3145729
   175  300001  FF                 	db	255
   176                           
   177                           ;Config register CONFIG2L @ 0x300002
   178                           ;	unspecified, using default values
   179                           ;	MCLR Enable bit
   180                           ;	MCLRE = 0x1, unprogrammed default
   181                           ;	Power-up timer selection bits
   182                           ;	PWRTS = 0x3, unprogrammed default
   183                           ;	Multi-vector enable bit
   184                           ;	MVECEN = 0x1, unprogrammed default
   185                           ;	IVTLOCK bit One-way set enable bit
   186                           ;	IVT1WAY = 0x1, unprogrammed default
   187                           ;	Low Power BOR Enable bit
   188                           ;	LPBOREN = 0x1, unprogrammed default
   189                           ;	Brown-out Reset Enable bits
   190                           ;	BOREN = 0x3, unprogrammed default
   191  300002                     	org	3145730
   192  300002  FF                 	db	255
   193                           
   194                           ;Config register CONFIG2H @ 0x300003
   195                           ;	unspecified, using default values
   196                           ;	Brown-out Reset Voltage Selection bits
   197                           ;	BORV = 0x3, unprogrammed default
   198                           ;	ZCD Disable bit
   199                           ;	ZCD = 0x1, unprogrammed default
   200                           ;	PPSLOCK bit One-Way Set Enable bit
   201                           ;	PPS1WAY = 0x1, unprogrammed default
   202                           ;	Stack Full/Underflow Reset Enable bit
   203                           ;	STVREN = 0x1, unprogrammed default
   204                           ;	Debugger Enable bit
   205                           ;	DEBUG = 0x1, unprogrammed default
   206                           ;	Extended Instruction Set Enable bit
   207                           ;	XINST = 0x1, unprogrammed default
   208  300003                     	org	3145731
   209  300003  FF                 	db	255
   210                           
   211                           ;Config register CONFIG3L @ 0x300004
   212                           ;	unspecified, using default values
   213                           ;	WDT Period selection bits
   214                           ;	WDTCPS = 0x1F, unprogrammed default
   215                           ;	WDT operating mode
   216                           ;	WDTE = 0x3, unprogrammed default
   217  300004                     	org	3145732
   218  300004  FF                 	db	255
   219                           
   220                           ;Config register CONFIG3H @ 0x300005
   221                           ;	unspecified, using default values
   222                           ;	WDT Window Select bits
   223                           ;	WDTCWS = 0x7, unprogrammed default
   224                           ;	WDT input clock selector
   225                           ;	WDTCCS = 0x7, unprogrammed default
   226  300005                     	org	3145733
   227  300005  FF                 	db	255
   228                           
   229                           ;Config register CONFIG4L @ 0x300006
   230                           ;	unspecified, using default values
   231                           ;	Boot Block Size selection bits
   232                           ;	BBSIZE = 0x7, unprogrammed default
   233                           ;	Boot Block enable bit
   234                           ;	BBEN = 0x1, unprogrammed default
   235                           ;	Storage Area Flash enable bit
   236                           ;	SAFEN = 0x1, unprogrammed default
   237                           ;	Application Block write protection bit
   238                           ;	WRTAPP = 0x1, unprogrammed default
   239  300006                     	org	3145734
   240  300006  FF                 	db	255
   241                           
   242                           ;Config register CONFIG4H @ 0x300007
   243                           ;	unspecified, using default values
   244                           ;	Configuration Register Write Protection bit
   245                           ;	WRTB = 0x1, unprogrammed default
   246                           ;	Boot Block Write Protection bit
   247                           ;	WRTC = 0x1, unprogrammed default
   248                           ;	Data EEPROM Write Protection bit
   249                           ;	WRTD = 0x1, unprogrammed default
   250                           ;	SAF Write protection bit
   251                           ;	WRTSAF = 0x1, unprogrammed default
   252                           ;	Low Voltage Programming Enable bit
   253                           ;	LVP = 0x1, unprogrammed default
   254  300007                     	org	3145735
   255  300007  FF                 	db	255
   256                           
   257                           ;Config register CONFIG5L @ 0x300008
   258                           ;	unspecified, using default values
   259                           ;	PFM and Data EEPROM Code Protection bit
   260                           ;	CP = 0x1, unprogrammed default
   261  300008                     	org	3145736
   262  300008  FF                 	db	255
   263                           
   264                           ;Config register CONFIG5H @ 0x300009
   265                           ;	unspecified, using default values
   266  300009                     	org	3145737
   267  300009  FF                 	db	255
   268                           tosu	equ	0x3FFF
   269                           tosh	equ	0x3FFE
   270                           tosl	equ	0x3FFD
   271                           stkptr	equ	0x3FFC
   272                           pclatu	equ	0x3FFB
   273                           pclath	equ	0x3FFA
   274                           pcl	equ	0x3FF9
   275                           tblptru	equ	0x3FF8
   276                           tblptrh	equ	0x3FF7
   277                           tblptrl	equ	0x3FF6
   278                           tablat	equ	0x3FF5
   279                           prodh	equ	0x3FF4
   280                           prodl	equ	0x3FF3
   281                           indf0	equ	0x3FEF
   282                           postinc0	equ	0x3FEE
   283                           postdec0	equ	0x3FED
   284                           preinc0	equ	0x3FEC
   285                           plusw0	equ	0x3FEB
   286                           fsr0h	equ	0x3FEA
   287                           fsr0l	equ	0x3FE9
   288                           wreg	equ	0x3FE8
   289                           indf1	equ	0x3FE7
   290                           postinc1	equ	0x3FE6
   291                           postdec1	equ	0x3FE5
   292                           preinc1	equ	0x3FE4
   293                           plusw1	equ	0x3FE3
   294                           fsr1h	equ	0x3FE2
   295                           fsr1l	equ	0x3FE1
   296                           bsr	equ	0x3FE0
   297                           indf2	equ	0x3FDF
   298                           postinc2	equ	0x3FDE
   299                           postdec2	equ	0x3FDD
   300                           preinc2	equ	0x3FDC
   301                           plusw2	equ	0x3FDB
   302                           fsr2h	equ	0x3FDA
   303                           fsr2l	equ	0x3FD9
   304                           status	equ	0x3FD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
ABS                  0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK8           100      0       0      21        0.0%
BANK8              100      0       0      22        0.0%
BITBANK9           100      0       0      23        0.0%
BANK9              100      0       0      24        0.0%
BITBANK10          100      0       0      25        0.0%
BANK10             100      0       0      26        0.0%
BITBANK11          100      0       0      27        0.0%
BANK11             100      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15          100      0       0      35        0.0%
BANK15             100      0       0      36        0.0%
BIGRAM             FFF      0       0      37        0.0%
BITSFR_9             0      0       0     200        0.0%
SFR_9                0      0       0     200        0.0%
BITSFR_8             0      0       0     200        0.0%
SFR_8                0      0       0     200        0.0%
BITSFR_7             0      0       0     200        0.0%
SFR_7                0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Tue Apr 27 19:31:15 2021

                      l5 FFF2                      l681 FFF2                     _main FFF2  
                   start FFFC             ___param_bank 000000                    ?_main 0000  
        __initialization FFF6             __end_of_main FFF6                   ??_main 0000  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization FFF6            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit FFF6  
                __ramtop 1000                  __ptext0 FFF2     end_of_initialization FFF6  
    start_initialization FFF6                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0004                 isa$xinst 000000  
