


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************************************
    2 00000000         ;                                               uC/OS-II
                       
    3 00000000         ;                                         The Real-Time 
                       Kernel
    4 00000000         ;
    5 00000000         ;                               (c) Copyright 1992-2006,
                        Micrium, Weston, FL
    6 00000000         ;                                          All Rights Re
                       served
    7 00000000         ;
    8 00000000         ;                                           ARM Cortex-M
                       3 Port
    9 00000000         ;
   10 00000000         ; File      : OS_CPU_A.ASM
   11 00000000         ; Version   : V2.86
   12 00000000         ; By        : Jean J. Labrosse
   13 00000000         ;             Brian Nagel
   14 00000000         ;
   15 00000000         ; For       : ARMv7M Cortex-M3
   16 00000000         ; Mode      : Thumb2
   17 00000000         ; Toolchain : IAR EWARM
   18 00000000         ;*******************************************************
                       *************************************************
   19 00000000         
   20 00000000         ;*******************************************************
                       *************************************************
   21 00000000         ;                                           PUBLIC FUNCT
                       IONS
   22 00000000         ;*******************************************************
                       *************************************************
   23 00000000         
   24 00000000                 EXTERN           OSRunning   ; External referenc
                                                            es
   25 00000000                 EXTERN           OSPrioCur
   26 00000000                 EXTERN           OSPrioHighRdy
   27 00000000                 EXTERN           OSTCBCur
   28 00000000                 EXTERN           OSTCBHighRdy
   29 00000000                 EXTERN           OSIntNesting
   30 00000000                 EXTERN           OSIntExit
   31 00000000                 EXTERN           OSTaskSwHook
   32 00000000         
   33 00000000         
   34 00000000                 EXPORT           OS_CPU_SR_Save ; Functions decl
                                                            ared in this file
   35 00000000                 EXPORT           OS_CPU_SR_Restore
   36 00000000                 EXPORT           OSStartHighRdy
   37 00000000                 EXPORT           OSCtxSw
   38 00000000                 EXPORT           OSIntCtxSw
   39 00000000                 EXPORT           OS_CPU_PendSVHandler
   40 00000000         
   41 00000000         ;*******************************************************
                       *************************************************
   42 00000000         ;                                                EQUATES
                       
   43 00000000         ;*******************************************************
                       *************************************************
   44 00000000         



ARM Macro Assembler    Page 2 


   45 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; Interrupt control
                                                             state register.ÖÐ¶
                                                            Ï¿ØÖÆ¼°×´Ì¬¼Ä´æÆ÷ I
                                                            CSR µÄµØÖ·¡£
   46 00000000 E000ED22 
                       NVIC_SYSPRI14
                               EQU              0xE000ED22  ; System priority r
                                                            egister (priority 1
                                                            4).ÏµÍ³Òì³£ÓÅÏÈ¼¶¼Ä
                                                            ´æÆ÷ PRI_14¡£
   47 00000000 000000FF 
                       NVIC_PENDSV_PRI
                               EQU              0xFF        ; PendSV priority v
                                                            alue (lowest).¶¨Òå 
                                                            PendSV µÄ¿É±à³ÌÓÅÏÈ
                                                            ¼¶Îª 255£¬¼´×îµÍ¡£Ô
                                                            ­ÒòÔÚ<<ARM Cortex-M
                                                            3 È¨ÍþÖ¸ÄÏ>>µÄ 7.6 
                                                            ½ÚÒÑÓÐËµÃ÷¡£
   48 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; Value to trigger 
                                                            PendSV exception.ÖÐ
                                                            ¶Ï¿ØÖÆ¼°×´Ì¬¼Ä´æÆ÷ 
                                                            ICSR µÄÎ» 28£¬Ð´ 1 
                                                            ¿ÉÒÔÐüÆð PendSV ÖÐ¶
                                                            Ï¡£¶ÁÈ¡ËüÔò·µ»Ø Pen
                                                            dSV µÄ×´Ì¬¡£
   49 00000000         
   50 00000000         ;*******************************************************
                       *************************************************
   51 00000000         ;                                      CODE GENERATION D
                       IRECTIVES
   52 00000000         ;*******************************************************
                       *************************************************
   53 00000000         
   54 00000000         ;        RSEG CODE:CODE:NOROOT(2)               ;RSEG CO
                       DE£ºÑ¡Ôñ¶Î code¡£µÚ¶þ¸ö CODE ±íÊ¾´úÂë¶ÎµÄÒâË¼£¬Ö»¶Á¡£
   55 00000000         ;NOROOT ±íÊ¾£ºÈç¹ûÕâ¶ÎÖÐµÄ´úÂëÃ»µ÷ÓÃ£¬ÔòÔÊÐíÁ¬½ÓÆ÷¶ªÆúÕâ
                       ¶Î¡£
   56 00000000         ;(2)±íÊ¾£º4 ×Ö½Ú¶ÔÆë¡£¼ÙÈçÊÇ(n)£¬Ôò±íÊ¾ 2^n ¶ÔÆë
   57 00000000         
   58 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2 
                                                            ;AREA |.text| Ñ¡Ôñ¶
                                                            Î |.text|¡£
   59 00000000         ;CODE±íÊ¾´úÂë¶Î£¬READONLY±íÊ¾Ö»¶Á£¨È±Ê¡£©
   60 00000000         ;ALIGN=2±íÊ¾4×Ö½Ú¶ÔÆë¡£ÈôALIGN=n£¬Õâ2^n¶ÔÆë
   61 00000000                 THUMB                        ;Thumb ´úÂë
   62 00000000                 REQUIRE8                     ;Ö¸¶¨µ±Ç°ÎÄ¼þÒªÇó¶Ñ
                                                            Õ»°Ë×Ö½Ú¶ÔÆë
   63 00000000                 PRESERVE8                    ;ÁîÖ¸¶¨µ±Ç°ÎÄ¼þ±£³Ö
                                                            ¶ÑÕ»°Ë×Ö½Ú¶ÔÆë
   64 00000000         
   65 00000000         
   66 00000000         ;*******************************************************
                       *************************************************



ARM Macro Assembler    Page 3 


   67 00000000         ;                                   CRITICAL SECTION MET
                       HOD 3 FUNCTIONS
   68 00000000         ;
   69 00000000         ; Description: Disable/Enable interrupts by preserving t
                       he state of interrupts.  Generally speaking you
   70 00000000         ;              would store the state of the interrupt di
                       sable flag in the local variable 'cpu_sr' and then
   71 00000000         ;              disable interrupts.  'cpu_sr' is allocate
                       d in all of uC/OS-II's functions that need to
   72 00000000         ;              disable interrupts.  You would restore th
                       e interrupt disable state by copying back 'cpu_sr'
   73 00000000         ;              into the CPU's status register.
   74 00000000         ;
   75 00000000         ; Prototypes :     OS_CPU_SR  OS_CPU_SR_Save(void);
   76 00000000         ;                  void       OS_CPU_SR_Restore(OS_CPU_S
                       R cpu_sr);
   77 00000000         ;
   78 00000000         ;
   79 00000000         ; Note(s)    : 1) These functions are used in general li
                       ke this:
   80 00000000         ;
   81 00000000         ;                 void Task (void *p_arg)
   82 00000000         ;                 {
   83 00000000         ;                 #if OS_CRITICAL_METHOD == 3          /
                       * Allocate storage for CPU status register */
   84 00000000         ;                     OS_CPU_SR  cpu_sr;
   85 00000000         ;                 #endif
   86 00000000         ;
   87 00000000         ;                          :
   88 00000000         ;                          :
   89 00000000         ;                     OS_ENTER_CRITICAL();             /
                       * cpu_sr = OS_CPU_SaveSR();                */
   90 00000000         ;                          :
   91 00000000         ;                          :
   92 00000000         ;                     OS_EXIT_CRITICAL();              /
                       * OS_CPU_RestoreSR(cpu_sr);                */
   93 00000000         ;                          :
   94 00000000         ;                          :
   95 00000000         ;                 }
   96 00000000         ;*******************************************************
                       *************************************************
   97 00000000         
   98 00000000         OS_CPU_SR_Save                       ; OS_ENTER_CRITICAL
                                                            () Àï½øÈëÁÙ½ç¶Îµ÷ÓÃ
                                                            £¬±£´æÏÖ³¡»·¾³¡£
   99 00000000 F3EF 8010       MRS              R0, PRIMASK ; Set prio int mask
                                                             to mask all (excep
                                                            t faults). ¶ÁÈ¡ PRI
                                                            MASK µ½ R0(±£´æÈ«¾Ö
                                                            ÖÐ¶Ï±ê¼Ç£¬³ýÁË¹ÊÕÏÖ
                                                            Ð¶Ï)¡£
  100 00000004 B672            CPSID            I           ; PRIMASK=1£¬¹ØÖÐ¶Ï
                                                            ¡£
  101 00000006 4770            BX               LR          ; ·µ»Ø£¬·µ»ØÖµ±£´æÔ
                                                            Ú R0¡£
  102 00000008         
  103 00000008         OS_CPU_SR_Restore                    ; OS_EXIT_CRITICAL(
                                                            ) ÀïÍË³öÁÙ½ç¶Îµ÷ÓÃ£
                                                            ¬»Ö¸´ÏÖ³¡»·¾³¡£



ARM Macro Assembler    Page 4 


  104 00000008 F380 8810       MSR              PRIMASK, R0 ; ¶ÁÈ¡ R0 µ½ PRIMAS
                                                            K ÖÐ(»Ö¸´È«¾ÖÖÐ¶Ï±ê
                                                            ¼Ç)£¬Í¨¹ý R0 ´«µÝ²Î
                                                            Êý¡£
  105 0000000C 4770            BX               LR
  106 0000000E         
  107 0000000E         ;*******************************************************
                       *************************************************
  108 0000000E         ;                                          START MULTITA
                       SKING
  109 0000000E         ;                                       void OSStartHigh
                       Rdy(void)
  110 0000000E         ;
  111 0000000E         ; Note(s) : 1) This function triggers a PendSV exception
                        (essentially, causes a context switch) to cause
  112 0000000E         ;              the first task to start.
  113 0000000E         ;
  114 0000000E         ;           2) OSStartHighRdy() MUST:
  115 0000000E         ;              a) Setup PendSV exception priority to low
                       est;
  116 0000000E         ;              b) Set initial PSP to 0, to tell context 
                       switcher this is first run;
  117 0000000E         ;              c) Set OSRunning to TRUE;
  118 0000000E         ;              d) Trigger PendSV exception;
  119 0000000E         ;              e) Enable interrupts (tasks will run with
                        interrupts enabled).
  120 0000000E         ;*******************************************************
                       *************************************************
  121 0000000E         
  122 0000000E         OSStartHighRdy
  123 0000000E 481D            LDR              R0, =NVIC_SYSPRI14 ; Set the Pe
                                                            ndSV exception prio
                                                            rity. ×°ÔØÏµÍ³Òì³£Ó
                                                            ÅÏÈ¼¶¼Ä´æÆ÷ PRI_14Ê
                                                            ý¾Ýµ½¼Ä´æÆ÷R0£¬¼´Éè
                                                            ÖÃ PendSV ÖÐ¶ÏÓÅÏÈ¼
                                                            ¶µÄ¼Ä´æÆ÷
  124 00000010 F04F 01FF       LDR              R1, =NVIC_PENDSV_PRI ; ×°ÔØ Pen
                                                            dSV µÄ¿É±à³ÌÓÅÏÈ¼¶(
                                                            255)
  125 00000014 7001            STRB             R1, [R0]    ; ÎÞ·ûºÅ×Ö½Ú¼Ä´æÆ÷´
                                                            æ´¢¡£R1 ÊÇÒª´æ´¢µÄ¼
                                                            Ä´æÆ÷
  126 00000016         
  127 00000016 2000            MOVS             R0, #0      ; Set the PSP to 0 
                                                            for initial context
                                                             switch call
  128 00000018 F380 8809       MSR              PSP, R0     ; ½« R0 µÄÄÚÈÝ¼ÓÔØµ
                                                            ½³ÌÐò×´Ì¬¼Ä´æÆ÷ PSR
                                                             µÄÖ¸¶¨×Ö¶ÎÖÐ¡£
  129 0000001C         
  130 0000001C 481A            LDR              R0, =OSRunning 
                                                            ; OSRunning = TRUE
  131 0000001E 2101            MOVS             R1, #1
  132 00000020 7001            STRB             R1, [R0]
  133 00000022         
  134 00000022 481A            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi



ARM Macro Assembler    Page 5 


                                                            tch)¡£×°ÔØÖÐ¶Ï¿ØÖÆ¼
                                                            °×´Ì¬¼Ä´æÆ÷ ICSR µÄ
                                                            µØÖ·¡£
  135 00000024 F04F 5180       LDR              R1, =NVIC_PENDSVSET ; ÖÐ¶Ï¿ØÖÆ¼
                                                            °×´Ì¬¼Ä´æÆ÷ ICSR µÄ
                                                            Î» 28¡£
  136 00000028 6001            STR              R1, [R0]    ; ÉèÖÃÖÐ¶Ï¿ØÖÆ¼°×´Ì
                                                            ¬¼Ä´æÆ÷ ICSR Î» 28 
                                                            Îª 1£¬ÒÔÐüÆð(ÔÊÐí)P
                                                            endSV ÖÐ¶Ï.
  137 0000002A         
  138 0000002A B662            CPSIE            I           ; Enable interrupts
                                                             at processor level
                                                            . ¿ªÖÐ¶Ï(Ç°ÃæÒÑ¾­½²
                                                            ½â¹ý)
  139 0000002C         
  140 0000002C         OSStartHang
  141 0000002C E7FE            B                OSStartHang ; Should never get 
                                                            here
  142 0000002E         
  143 0000002E         
  144 0000002E         ;*******************************************************
                       *************************************************
  145 0000002E         ;                               PERFORM A CONTEXT SWITCH
                        (From task level)
  146 0000002E         ;                                           void OSCtxSw
                       (void)
  147 0000002E         ;
  148 0000002E         ; Note(s) : 1) OSCtxSw() is called when OS wants to perf
                       orm a task context switch.  This function
  149 0000002E         ;              triggers the PendSV exception which is wh
                       ere the real work is done.
  150 0000002E         ;*******************************************************
                       *************************************************
  151 0000002E         
  152 0000002E         OSCtxSw                              ; ÐüÆð(ÔÊÐí)PendSV 
                                                            ÖÐ¶Ï
  153 0000002E 4817            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch). ×°ÔØ ÖÐ¶Ï¿ØÖÆ
                                                            ¼°×´Ì¬¼Ä´æÆ÷ ICSR µ
                                                            ÄµØÖ·¡£
  154 00000030 F04F 5180       LDR              R1, =NVIC_PENDSVSET ; ÖÐ¶Ï¿ØÖÆ¼
                                                            °×´Ì¬¼Ä´æÆ÷ ICSR µÄ
                                                            Î» 28
  155 00000034 6001            STR              R1, [R0]    ; ÉèÖÃÖÐ¶Ï¿ØÖÆ¼°×´Ì
                                                            ¬¼Ä´æÆ÷ ICSR Î» 28 
                                                            Îª 1£¬ÒÔÐüÆð(ÔÊÐí)P
                                                            endSV ÖÐ¶Ï¡£
  156 00000036 4770            BX               LR          ; ·µ»Ø¡£
  157 00000038         
  158 00000038         ;*******************************************************
                       *************************************************
  159 00000038         ;                             PERFORM A CONTEXT SWITCH (
                       From interrupt level)
  160 00000038         ;                                         void OSIntCtxS
                       w(void)
  161 00000038         ;



ARM Macro Assembler    Page 6 


  162 00000038         ; Notes:    1) OSIntCtxSw() is called by OSIntExit() whe
                       n it determines a context switch is needed as
  163 00000038         ;              the result of an interrupt.  This functio
                       n simply triggers a PendSV exception which will
  164 00000038         ;              be handled when there are no more interru
                       pts active and interrupts are enabled.
  165 00000038         ;*******************************************************
                       *************************************************
  166 00000038         
  167 00000038         OSIntCtxSw
  168 00000038 4814            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  169 0000003A F04F 5180       LDR              R1, =NVIC_PENDSVSET
  170 0000003E 6001            STR              R1, [R0]
  171 00000040 4770            BX               LR
  172 00000042         
  173 00000042         ;*******************************************************
                       *************************************************
  174 00000042         ;                                         HANDLE PendSV 
                       EXCEPTION
  175 00000042         ;                                     void OS_CPU_PendSV
                       Handler(void)
  176 00000042         ;
  177 00000042         ; Note(s) : 1) PendSV is used to cause a context switch.
                         This is a recommended method for performing
  178 00000042         ;              context switches with Cortex-M3.  This is
                        because the Cortex-M3 auto-saves half of the
  179 00000042         ;              processor context on any exception, and r
                       estores same on return from exception.  So only
  180 00000042         ;              saving of R4-R11 is required and fixing u
                       p the stack pointers.  Using the PendSV exception
  181 00000042         ;              this way means that context saving and re
                       storing is identical whether it is initiated from
  182 00000042         ;              a thread or occurs due to an interrupt or
                        exception.
  183 00000042         ;
  184 00000042         ;           2) Pseudo-code is:
  185 00000042         ;              a) Get the process SP, if 0 then skip (go
                       to d) the saving part (first context switch);
  186 00000042         ;              b) Save remaining regs r4-r11 on process 
                       stack;
  187 00000042         ;              c) Save the process SP in its TCB, OSTCBC
                       ur->OSTCBStkPtr = SP;
  188 00000042         ;              d) Call OSTaskSwHook();
  189 00000042         ;              e) Get current high priority, OSPrioCur =
                        OSPrioHighRdy;
  190 00000042         ;              f) Get current ready thread TCB, OSTCBCur
                        = OSTCBHighRdy;
  191 00000042         ;              g) Get new process SP from TCB, SP = OSTC
                       BHighRdy->OSTCBStkPtr;
  192 00000042         ;              h) Restore R4-R11 from new process stack;
                       
  193 00000042         ;              i) Perform exception return which will re
                       store remaining context.
  194 00000042         ;
  195 00000042         ;           3) On entry into PendSV handler:
  196 00000042         ;              a) The following have been saved on the p



ARM Macro Assembler    Page 7 


                       rocess stack (by processor):
  197 00000042         ;                 xPSR, PC, LR, R12, R0-R3
  198 00000042         ;              b) Processor mode is switched to Handler 
                       mode (from Thread mode)
  199 00000042         ;              c) Stack is Main stack (switched from Pro
                       cess stack)
  200 00000042         ;              d) OSTCBCur      points to the OS_TCB of 
                       the task to suspend
  201 00000042         ;                 OSTCBHighRdy  points to the OS_TCB of 
                       the task to resume
  202 00000042         ;
  203 00000042         ;           4) Since PendSV is set to lowest priority in
                        the system (by OSStartHighRdy() above), we
  204 00000042         ;              know that it will only be run when no oth
                       er exception or interrupt is active, and
  205 00000042         ;              therefore safe to assume that context bei
                       ng switched out was using the process stack (PSP).
  206 00000042         ;*******************************************************
                       *************************************************
  207 00000042         
  208 00000042         OS_CPU_PendSVHandler                 ; µ±µ÷ÓÃ OS_CPU_Pen
                                                            dSVHandler() Ê±£¬CP
                                                            U ¾Í»á×Ô¶¯±£´æ xPSR
                                                            ¡¢PC¡¢LR¡¢R12¡¢R0-R
                                                            3 ¼Ä´æÆ÷µ½¶ÑÕ»¡£   
                                                                           
  209 00000042 B672            CPSID            I           ; Prevent interrupt
                                                            ion during context 
                                                            switch. ¹ØÖÐ¶Ï¡£
  210 00000044 F3EF 8009       MRS              R0, PSP     ; PSP is process st
                                                            ack pointer.
  211 00000048 B128            CBZ              R0, OS_CPU_PendSVHandler_nosave
 
                                                            ; Skip register sav
                                                            e the first time. µ
                                                            ± PSP==0£¬Ö´ÐÐ OSPe
                                                            ndSV_nosave º¯Êý
  212 0000004A         
  213 0000004A 3820            SUBS             R0, R0, #0x20 ; Save remaining 
                                                            regs r4-11 on proce
                                                            ss stack. ×°ÔØ r4-1
                                                            1 µ½Õ» £¬¹² 8 ¸ö¼Ä´
                                                            æÆ÷£¬32 Î»£¬4 ¸ö×Ö½
                                                            Ú£¬¼´ 8*4=32=0x20¡£
                                                            
  214 0000004C E880 0FF0       STM              R0, {R4-R11}
  215 00000050         
  216 00000050 490F            LDR              R1, =OSTCBCur ; OSTCBCur->OSTCB
                                                            StkPtr = SP; ¼´R1=&
                                                            OSTCBCur¡£
  217 00000052 6809            LDR              R1, [R1]    ; R1=*R1 (R1=OSTCBC
                                                            ur)
  218 00000054 6008            STR              R0, [R1]    ; R0 is SP of proce
                                                            ss being switched o
                                                            ut. *R1=R0 (*OSTCBC
                                                            ur=SP)¡£
  219 00000056         
  220 00000056         ; At this point, entire context of process has been save
                       d



ARM Macro Assembler    Page 8 


  221 00000056         OS_CPU_PendSVHandler_nosave
  222 00000056 B500            PUSH             {R14}       ; Save LR exc_retur
                                                            n value
  223 00000058 480E            LDR              R0, =OSTaskSwHook 
                                                            ; OSTaskSwHook();
  224 0000005A 4780            BLX              R0
  225 0000005C F85D EB04       POP              {R14}
  226 00000060         
  227 00000060 480D            LDR              R0, =OSPrioCur ; OSPrioCur = OS
                                                            PrioHighRdy; ÉèÖÃµ±
                                                            Ç°ÓÅÏÈ¼¶Îª×î¸ßÓÅÏÈ¼
                                                            ¶¾ÍÐ÷ÈÎÎñµÄÓÅÏÈ¼¶¡£
                                                            
  228 00000062 490E            LDR              R1, =OSPrioHighRdy
  229 00000064 780A            LDRB             R2, [R1]
  230 00000066 7002            STRB             R2, [R0]
  231 00000068         
  232 00000068 4809            LDR              R0, =OSTCBCur ; OSTCBCur  = OST
                                                            CBHighRdy;
  233 0000006A 490D            LDR              R1, =OSTCBHighRdy
  234 0000006C 680A            LDR              R2, [R1]
  235 0000006E 6002            STR              R2, [R0]
  236 00000070         
  237 00000070 6810            LDR              R0, [R2]    ; R0 is new process
                                                             SP; SP = OSTCBHigh
                                                            Rdy->OSTCBStkPtr;
  238 00000072 E890 0FF0       LDM              R0, {R4-R11} ; Restore r4-11 fr
                                                            om new process stac
                                                            k
  239 00000076 3020            ADDS             R0, R0, #0x20
  240 00000078 F380 8809       MSR              PSP, R0     ; Load PSP with new
                                                             process SP
  241 0000007C F04E 0E04       ORR              LR, LR, #0x04 ; Ensure exceptio
                                                            n return uses proce
                                                            ss stack
  242 00000080 B662            CPSIE            I
  243 00000082 4770            BX               LR          ; Exception return 
                                                            will restore remain
                                                            ing context
  244 00000084         
  245 00000084                 END
              E000ED22 
              00000000 
              E000ED04 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\output\os_cpu_a.d -o.\output\os_cpu_a.o -I"C:\Program Files (x86
)\Keil5\ARM\RV31\INC" -I"C:\Program Files (x86)\Keil5\ARM\CMSIS\Include" -I"C:\
Program Files (x86)\Keil5\ARM\Inc\ST\STM32F10x" --predefine="__UVISION_VERSION 
SETA 523" --list=.\listing\os_cpu_a.lst ..\uCOS-II\Ports\os_cpu_a.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 58 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      None
Comment: .text unused
OSCtxSw 0000002E

Symbol: OSCtxSw
   Definitions
      At line 152 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 37 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OSCtxSw used once
OSIntCtxSw 00000038

Symbol: OSIntCtxSw
   Definitions
      At line 167 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 38 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OSIntCtxSw used once
OSStartHang 0000002C

Symbol: OSStartHang
   Definitions
      At line 140 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 141 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OSStartHang used once
OSStartHighRdy 0000000E

Symbol: OSStartHighRdy
   Definitions
      At line 122 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 36 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OSStartHighRdy used once
OS_CPU_PendSVHandler 00000042

Symbol: OS_CPU_PendSVHandler
   Definitions
      At line 208 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 39 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OS_CPU_PendSVHandler used once
OS_CPU_PendSVHandler_nosave 00000056

Symbol: OS_CPU_PendSVHandler_nosave
   Definitions
      At line 221 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 211 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OS_CPU_PendSVHandler_nosave used once
OS_CPU_SR_Restore 00000008

Symbol: OS_CPU_SR_Restore



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 103 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 35 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OS_CPU_SR_Restore used once
OS_CPU_SR_Save 00000000

Symbol: OS_CPU_SR_Save
   Definitions
      At line 98 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 34 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OS_CPU_SR_Save used once
9 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 45 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 134 in file ..\uCOS-II\Ports\os_cpu_a.asm
      At line 153 in file ..\uCOS-II\Ports\os_cpu_a.asm
      At line 168 in file ..\uCOS-II\Ports\os_cpu_a.asm

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 48 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 135 in file ..\uCOS-II\Ports\os_cpu_a.asm
      At line 154 in file ..\uCOS-II\Ports\os_cpu_a.asm
      At line 169 in file ..\uCOS-II\Ports\os_cpu_a.asm

NVIC_PENDSV_PRI 000000FF

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 47 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 124 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI14 E000ED22

Symbol: NVIC_SYSPRI14
   Definitions
      At line 46 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 123 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: NVIC_SYSPRI14 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSIntExit 00000000

Symbol: OSIntExit
   Definitions
      At line 30 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      None
Comment: OSIntExit unused
OSIntNesting 00000000

Symbol: OSIntNesting
   Definitions
      At line 29 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      None
Comment: OSIntNesting unused
OSPrioCur 00000000

Symbol: OSPrioCur
   Definitions
      At line 25 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 227 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OSPrioCur used once
OSPrioHighRdy 00000000

Symbol: OSPrioHighRdy
   Definitions
      At line 26 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 228 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OSPrioHighRdy used once
OSRunning 00000000

Symbol: OSRunning
   Definitions
      At line 24 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 130 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OSRunning used once
OSTCBCur 00000000

Symbol: OSTCBCur
   Definitions
      At line 27 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 216 in file ..\uCOS-II\Ports\os_cpu_a.asm
      At line 232 in file ..\uCOS-II\Ports\os_cpu_a.asm

OSTCBHighRdy 00000000

Symbol: OSTCBHighRdy
   Definitions
      At line 28 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 233 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OSTCBHighRdy used once
OSTaskSwHook 00000000




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

Symbol: OSTaskSwHook
   Definitions
      At line 31 in file ..\uCOS-II\Ports\os_cpu_a.asm
   Uses
      At line 223 in file ..\uCOS-II\Ports\os_cpu_a.asm
Comment: OSTaskSwHook used once
8 symbols
354 symbols in table
