strict digraph "" {
	node [label="\N"];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f08853ba510>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f08853ba9d0>",
		fillcolor=cadetblue,
		label="29:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f08853ba9d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:IF" -> "29:BS"	[cond="['x']",
		label=x,
		lineno=29];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f08853ba810>",
		fillcolor=cadetblue,
		label="30:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f08853ba810>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:IF" -> "30:BS"	[cond="['x']",
		label="!(x)",
		lineno=29];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f08853bab50>",
		fillcolor=cadetblue,
		label="34:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f08853bab50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"34:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"44:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f08853bacd0>",
		fillcolor=lightcyan,
		label="44:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"44:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f08853bad10>",
		fillcolor=cadetblue,
		label="44:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f08853bad10>]",
		style=filled,
		typ=BlockingSubstitution];
	"44:CA" -> "44:BS"	[cond="[]",
		lineno=None];
	"38:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f08853bae50>",
		fillcolor=cadetblue,
		label="38:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f08853bae50>]",
		style=filled,
		typ=BlockingSubstitution];
	"38:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"27:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f08853baf90>",
		fillcolor=linen,
		label="27:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:CS" -> "44:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"36:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0884e85410>",
		fillcolor=lightcyan,
		label="36:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "36:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"32:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0884e85190>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "32:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"40:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0884e856d0>",
		fillcolor=lightcyan,
		label="40:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "40:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f0884e850d0>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"32:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0884e85210>",
		fillcolor=turquoise,
		label="32:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0884e85250>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"32:BL" -> "33:IF"	[cond="[]",
		lineno=None];
	"42:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0884e857d0>",
		fillcolor=cadetblue,
		label="42:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0884e857d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"42:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"40:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0884e85750>",
		fillcolor=turquoise,
		label="40:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"41:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0884e85790>",
		fillcolor=springgreen,
		label="41:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"40:BL" -> "41:IF"	[cond="[]",
		lineno=None];
	"29:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0884e85490>",
		fillcolor=turquoise,
		label="36:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"36:CA" -> "36:BL"	[cond="[]",
		lineno=None];
	"41:IF" -> "42:BS"	[cond="['x']",
		label="!(x)",
		lineno=41];
	"41:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0884e85950>",
		fillcolor=cadetblue,
		label="41:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0884e85950>]",
		style=filled,
		typ=BlockingSubstitution];
	"41:IF" -> "41:BS"	[cond="['x']",
		label=x,
		lineno=41];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0884e85290>",
		fillcolor=cadetblue,
		label="33:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0884e85290>]",
		style=filled,
		typ=BlockingSubstitution];
	"33:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f0884e85150>",
		fillcolor=turquoise,
		label="28:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"28:BL" -> "29:IF"	[cond="[]",
		lineno=None];
	"37:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0884e854d0>",
		fillcolor=springgreen,
		label="37:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"37:IF" -> "38:BS"	[cond="['x']",
		label="!(x)",
		lineno=37];
	"37:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0884e85510>",
		fillcolor=cadetblue,
		label="37:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f0884e85510>]",
		style=filled,
		typ=BlockingSubstitution];
	"37:IF" -> "37:BS"	[cond="['x']",
		label=x,
		lineno=37];
	"41:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"33:IF" -> "34:BS"	[cond="['x']",
		label="!(x)",
		lineno=33];
	"33:IF" -> "33:BS"	[cond="['x']",
		label=x,
		lineno=33];
	"32:CA" -> "32:BL"	[cond="[]",
		lineno=None];
	"30:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"44:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"37:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f0884e85b50>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"26:AL" -> "27:CS"	[cond="[]",
		lineno=None];
	"40:CA" -> "40:BL"	[cond="[]",
		lineno=None];
	"36:BL" -> "37:IF"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:BL"	[cond="[]",
		lineno=None];
}
