/* FE Release Version: 2.4.24 */
/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *     
 *      Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.
 *     
 *      Use of this Software is subject to the terms and conditions of the
 *      applicable license agreement with ARM Physical IP, Inc.
 *      In addition, this Software is protected by patents, copyright law 
 *      and international treaties.
 *     
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *       Instance Name:              sram_512w_32b_120mhz_wwm
 *       Words:                      512
 *       Bits:                       32
 *       Mux:                        16
 *       Drive:                      6
 *       Write Mask:                 On
 *       Write Thru:                 On
 *       Extra Margin Adjustment:    On
 *       Redundant Rows:             0
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   On
 *       Weak Bit Test:	        Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Sat Dec 10 13:30:06 2022
 *       Version: 	r0p0-00eac0
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Magma Talus, Synopsys Design Compiler, Cadence RTL Compiler.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from Synopsys 
 *          Design Compiler or Synopsys Primetime, use the version 3.0 or 2.1 option.
 *          This ensures the SDF will annotate to simulation models provided with this
 *          generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_nldm_ff_1p10v_1p10v_m40c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation);
  revision            : 1.1;        
  date                : "Sat Dec 10 13:30:06 2022";
  comment             : "Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : -40.000;
  nom_voltage         : 1.100;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;
  default_max_transition        : 1;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.000;
  slew_lower_threshold_pct_fall : 10.000;
  slew_upper_threshold_pct_fall : 90.000;
  slew_lower_threshold_pct_rise : 10.000;
  slew_upper_threshold_pct_rise : 90.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 1;
  k_process_cell_leakage_power  : 0;
  k_process_cell_rise           : 1;
  k_process_fall_transition     : 1;
  k_process_hold_fall           : 1;
  k_process_hold_rise           : 1;
  k_process_internal_power      : 0;
  k_process_min_pulse_width_high : 1;
  k_process_min_pulse_width_low : 1;
  k_process_pin_cap             : 0;
  k_process_recovery_fall       : 1;
  k_process_recovery_rise       : 1;
  k_process_rise_transition     : 1;
  k_process_setup_fall          : 1;
  k_process_setup_rise          : 1;
  k_process_wire_cap            : 0;
  k_process_wire_res            : 0;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.0;
  k_temp_fall_transition        : 0.0;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.0;
  k_volt_fall_transition        : 0.0;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1.1);
  voltage_map (VDDPE, 1.1);
  voltage_map (VSSE, 0);
  operating_conditions(ff_1p10v_1p10v_m40c) {
    process      : 1;
    temperature  : -40.000;
    voltage      : 1.100;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ff_1p10v_1p10v_m40c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(sram_512w_32b_120mhz_wwm_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_load) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (sram_512w_32b_120mhz_wwm_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 9;
    bit_from : 8;
    bit_to : 0 ;
    downto : true ;
  }
  type (sram_512w_32b_120mhz_wwm_WRITE) {
    base_type : array ;
    data_type : bit ;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0 ;
    downto : true ;
  }
  cell(sram_512w_32b_120mhz_wwm) {
    area : 35811.319500;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    power_gating_cell : "mtcmos";
    memory() {
      type : ram;
      address_width : 9;
      word_width : 32;
    }
    pin(CENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.063277, 0.069521, 0.078441, 0.096280, 0.122147, 0.183692, 0.281807", \
             "0.063507, 0.069751, 0.078670, 0.096510, 0.122376, 0.183921, 0.282037", \
             "0.063764, 0.070007, 0.078927, 0.096766, 0.122633, 0.184178, 0.282293", \
             "0.064285, 0.070529, 0.079448, 0.097288, 0.123154, 0.184699, 0.282815", \
             "0.065823, 0.072067, 0.080987, 0.098826, 0.124692, 0.186238, 0.284353", \
             "0.068387, 0.074631, 0.083550, 0.101389, 0.127256, 0.188801, 0.286916", \
             "0.071755, 0.077999, 0.086918, 0.104757, 0.130624, 0.192169, 0.290284" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.019617, 0.031241, 0.048405, 0.083413, 0.134468, 0.257671, 0.453511", \
             "0.019536, 0.031255, 0.048236, 0.083317, 0.134504, 0.257312, 0.452524", \
             "0.019668, 0.031118, 0.048355, 0.083308, 0.134452, 0.256972, 0.453993", \
             "0.019649, 0.031200, 0.048307, 0.083361, 0.134637, 0.257740, 0.453682", \
             "0.019855, 0.031331, 0.048447, 0.083263, 0.134584, 0.257686, 0.453113", \
             "0.020188, 0.031707, 0.048744, 0.083315, 0.134619, 0.257293, 0.452778", \
             "0.020634, 0.031990, 0.048805, 0.083702, 0.134658, 0.257556, 0.453934" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.068761, 0.072659, 0.078228, 0.089365, 0.105515, 0.143939, 0.205194", \
             "0.070387, 0.074285, 0.079853, 0.090991, 0.107140, 0.145564, 0.206820", \
             "0.072200, 0.076098, 0.081666, 0.092804, 0.108953, 0.147377, 0.208633", \
             "0.075888, 0.079786, 0.085355, 0.096493, 0.112642, 0.151066, 0.212322", \
             "0.086767, 0.090665, 0.096234, 0.107371, 0.123520, 0.161944, 0.223200", \
             "0.104898, 0.108796, 0.114364, 0.125502, 0.141651, 0.180075, 0.241331", \
             "0.128718, 0.132616, 0.138185, 0.149322, 0.165471, 0.203895, 0.265151" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.016726, 0.023988, 0.034540, 0.055856, 0.087981, 0.165366, 0.290242", \
             "0.016676, 0.023920, 0.034459, 0.055854, 0.087957, 0.165135, 0.289448", \
             "0.016706, 0.023975, 0.034439, 0.055764, 0.087845, 0.165511, 0.289889", \
             "0.016708, 0.024101, 0.034410, 0.056016, 0.088064, 0.165274, 0.289748", \
             "0.016820, 0.024108, 0.034493, 0.055908, 0.087949, 0.165971, 0.289409", \
             "0.017009, 0.024187, 0.034554, 0.055876, 0.087828, 0.165748, 0.289734", \
             "0.017457, 0.024528, 0.034795, 0.056069, 0.087966, 0.165376, 0.289700" \
           );
         }
      }
      timing() {
        related_pin : "TCEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.062727, 0.068971, 0.077891, 0.095730, 0.121597, 0.183142, 0.281257", \
             "0.062957, 0.069201, 0.078120, 0.095960, 0.121826, 0.183371, 0.281487", \
             "0.063214, 0.069457, 0.078377, 0.096216, 0.122083, 0.183628, 0.281743", \
             "0.063735, 0.069979, 0.078898, 0.096738, 0.122604, 0.184149, 0.282265", \
             "0.065273, 0.071517, 0.080437, 0.098276, 0.124142, 0.185688, 0.283803", \
             "0.067837, 0.074081, 0.083000, 0.100839, 0.126706, 0.188251, 0.286366", \
             "0.071205, 0.077449, 0.086368, 0.104207, 0.130074, 0.191619, 0.289734" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.019668, 0.031321, 0.048314, 0.083418, 0.134769, 0.257375, 0.452224", \
             "0.019650, 0.031249, 0.048469, 0.083315, 0.134429, 0.257448, 0.452211", \
             "0.019714, 0.031268, 0.048318, 0.083424, 0.134660, 0.257535, 0.452446", \
             "0.019762, 0.031260, 0.048376, 0.083346, 0.134891, 0.257481, 0.452042", \
             "0.019738, 0.031207, 0.048421, 0.083324, 0.134289, 0.257558, 0.452029", \
             "0.019683, 0.031267, 0.048366, 0.083364, 0.134749, 0.257442, 0.452005", \
             "0.019731, 0.031224, 0.048399, 0.083174, 0.134474, 0.257543, 0.452530" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.069831, 0.073729, 0.079298, 0.090435, 0.106585, 0.145009, 0.206264", \
             "0.071457, 0.075355, 0.080923, 0.092061, 0.108210, 0.146634, 0.207890", \
             "0.073270, 0.077168, 0.082736, 0.093874, 0.110023, 0.148447, 0.209703", \
             "0.076958, 0.080856, 0.086425, 0.097563, 0.113712, 0.152136, 0.213392", \
             "0.087837, 0.091735, 0.097304, 0.108441, 0.124590, 0.163014, 0.224270", \
             "0.105968, 0.109866, 0.115434, 0.126572, 0.142721, 0.181145, 0.242401", \
             "0.129788, 0.133686, 0.139255, 0.150392, 0.166541, 0.204965, 0.266221" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.016724, 0.024085, 0.034423, 0.055880, 0.087971, 0.165460, 0.289684", \
             "0.016758, 0.024007, 0.034446, 0.055981, 0.087681, 0.165312, 0.289012", \
             "0.016765, 0.024061, 0.034483, 0.055849, 0.087938, 0.165526, 0.289437", \
             "0.016771, 0.024006, 0.034528, 0.055920, 0.087980, 0.165380, 0.289845", \
             "0.016922, 0.024157, 0.034490, 0.055991, 0.087740, 0.165600, 0.290114", \
             "0.017248, 0.024296, 0.034701, 0.056047, 0.088033, 0.165415, 0.289501", \
             "0.017547, 0.024713, 0.034928, 0.056176, 0.087983, 0.165530, 0.290729" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.093151, 0.099395, 0.108314, 0.126154, 0.152020, 0.213565, 0.311681", \
             "0.092569, 0.098813, 0.107732, 0.125571, 0.151438, 0.212983, 0.311099", \
             "0.091920, 0.098163, 0.107083, 0.124922, 0.150789, 0.212334, 0.310449", \
             "0.090599, 0.096842, 0.105762, 0.123601, 0.149468, 0.211013, 0.309128", \
             "0.086703, 0.092947, 0.101866, 0.119705, 0.145572, 0.207117, 0.305232", \
             "0.080210, 0.086453, 0.095373, 0.113212, 0.139079, 0.200624, 0.298739", \
             "0.071679, 0.077923, 0.086842, 0.104682, 0.130548, 0.192093, 0.290209" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.019690, 0.031327, 0.048294, 0.083213, 0.134829, 0.257211, 0.452380", \
             "0.019621, 0.031235, 0.048303, 0.083281, 0.134769, 0.257485, 0.452469", \
             "0.019638, 0.031171, 0.048322, 0.083117, 0.134564, 0.257561, 0.452211", \
             "0.019550, 0.031065, 0.048191, 0.083343, 0.134665, 0.257509, 0.452559", \
             "0.019526, 0.031201, 0.048312, 0.083367, 0.134529, 0.257533, 0.452706", \
             "0.019667, 0.031189, 0.048273, 0.083335, 0.134915, 0.257088, 0.453255", \
             "0.019774, 0.031148, 0.048262, 0.083313, 0.135018, 0.257632, 0.452968" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.108044, 0.111942, 0.117511, 0.128648, 0.144797, 0.183221, 0.244477", \
             "0.111493, 0.115391, 0.120959, 0.132097, 0.148246, 0.186670, 0.247926", \
             "0.115339, 0.119238, 0.124806, 0.135944, 0.152093, 0.190517, 0.251773", \
             "0.123166, 0.127064, 0.132633, 0.143770, 0.159919, 0.198343, 0.259599", \
             "0.146247, 0.150145, 0.155714, 0.166851, 0.183000, 0.221424, 0.282680", \
             "0.184715, 0.188613, 0.194182, 0.205320, 0.221469, 0.259893, 0.321149", \
             "0.235255, 0.239153, 0.244722, 0.255859, 0.272009, 0.310433, 0.371688" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.016700, 0.023920, 0.034419, 0.055898, 0.087931, 0.165720, 0.290400", \
             "0.016702, 0.023926, 0.034385, 0.055812, 0.087781, 0.165561, 0.290406", \
             "0.016706, 0.023932, 0.034388, 0.055729, 0.087747, 0.165780, 0.290669", \
             "0.016699, 0.023984, 0.034331, 0.055738, 0.087762, 0.165626, 0.290446", \
             "0.016684, 0.023956, 0.034417, 0.055840, 0.087813, 0.165720, 0.290425", \
             "0.016714, 0.023940, 0.034366, 0.055814, 0.087939, 0.165494, 0.290391", \
             "0.016638, 0.023944, 0.034400, 0.055943, 0.087710, 0.165390, 0.290508" \
           );
         }
      }
    }
    bus(WENY) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "WEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.086129, 0.092373, 0.101292, 0.119131, 0.144998, 0.206543, 0.304658", \
             "0.085914, 0.092158, 0.101077, 0.118916, 0.144783, 0.206328, 0.304443", \
             "0.085674, 0.091918, 0.100837, 0.118676, 0.144543, 0.206088, 0.304204", \
             "0.085186, 0.091430, 0.100349, 0.118189, 0.144055, 0.205600, 0.303716", \
             "0.083747, 0.089991, 0.098910, 0.116750, 0.142616, 0.204161, 0.302277", \
             "0.081349, 0.087593, 0.096512, 0.114351, 0.140218, 0.201763, 0.299878", \
             "0.078198, 0.084442, 0.093361, 0.111200, 0.137067, 0.198612, 0.296728" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020554, 0.032133, 0.049336, 0.084996, 0.137292, 0.261840, 0.462011", \
             "0.020442, 0.032114, 0.049396, 0.084800, 0.137209, 0.262428, 0.461747", \
             "0.020551, 0.032113, 0.049377, 0.084790, 0.137221, 0.262104, 0.461633", \
             "0.020636, 0.032202, 0.049514, 0.084864, 0.137107, 0.261927, 0.461408", \
             "0.020993, 0.032487, 0.049575, 0.085066, 0.137140, 0.262012, 0.462306", \
             "0.021503, 0.032841, 0.049922, 0.085100, 0.137102, 0.262206, 0.461686", \
             "0.022114, 0.033354, 0.050360, 0.085355, 0.137367, 0.262633, 0.461479" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.120286, 0.124184, 0.129753, 0.140890, 0.157039, 0.195463, 0.256719", \
             "0.123836, 0.127734, 0.133303, 0.144440, 0.160590, 0.199014, 0.260270", \
             "0.127796, 0.131694, 0.137263, 0.148400, 0.164550, 0.202974, 0.264229", \
             "0.135853, 0.139751, 0.145319, 0.156457, 0.172606, 0.211030, 0.272286", \
             "0.159612, 0.163510, 0.169079, 0.180216, 0.196366, 0.234790, 0.296046", \
             "0.199212, 0.203110, 0.208679, 0.219816, 0.235965, 0.274389, 0.335645", \
             "0.251237, 0.255135, 0.260704, 0.271841, 0.287991, 0.326415, 0.387671" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.022070, 0.029427, 0.039733, 0.060556, 0.091656, 0.167254, 0.290886", \
             "0.022060, 0.029533, 0.039778, 0.060594, 0.091718, 0.167425, 0.291200", \
             "0.022209, 0.029398, 0.039804, 0.060692, 0.091665, 0.167186, 0.291590", \
             "0.022172, 0.029398, 0.039824, 0.060504, 0.091554, 0.167403, 0.290199", \
             "0.022184, 0.029478, 0.039836, 0.060580, 0.091570, 0.167216, 0.289945", \
             "0.022359, 0.029831, 0.039964, 0.060692, 0.091561, 0.167283, 0.291359", \
             "0.022903, 0.030166, 0.040269, 0.061183, 0.091858, 0.167379, 0.290971" \
           );
         }
      }
      timing() {
        related_pin : "TWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.084989, 0.091233, 0.100152, 0.117991, 0.143858, 0.205403, 0.303518", \
             "0.084774, 0.091018, 0.099937, 0.117776, 0.143643, 0.205188, 0.303303", \
             "0.084534, 0.090778, 0.099697, 0.117536, 0.143403, 0.204948, 0.303064", \
             "0.084046, 0.090290, 0.099209, 0.117049, 0.142915, 0.204460, 0.302576", \
             "0.082607, 0.088851, 0.097770, 0.115610, 0.141476, 0.203021, 0.301137", \
             "0.080209, 0.086453, 0.095372, 0.113211, 0.139078, 0.200623, 0.298738", \
             "0.077058, 0.083302, 0.092221, 0.110060, 0.135927, 0.197472, 0.295588" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020396, 0.031936, 0.049218, 0.084725, 0.137037, 0.261241, 0.461331", \
             "0.020404, 0.031971, 0.049339, 0.084648, 0.136973, 0.261211, 0.461197", \
             "0.020475, 0.031983, 0.049027, 0.084761, 0.137047, 0.261314, 0.459700", \
             "0.020392, 0.031941, 0.049308, 0.084834, 0.137071, 0.261280, 0.460561", \
             "0.020363, 0.032042, 0.049362, 0.084704, 0.137055, 0.261362, 0.461130", \
             "0.020441, 0.032038, 0.049267, 0.084581, 0.137196, 0.261222, 0.460254", \
             "0.020556, 0.032004, 0.049318, 0.084809, 0.137108, 0.261479, 0.462067" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.118486, 0.122384, 0.127953, 0.139090, 0.155239, 0.193663, 0.254919", \
             "0.122036, 0.125934, 0.131503, 0.142640, 0.158790, 0.197214, 0.258470", \
             "0.125996, 0.129894, 0.135463, 0.146600, 0.162750, 0.201174, 0.262429", \
             "0.134053, 0.137951, 0.143519, 0.154657, 0.170806, 0.209230, 0.270486", \
             "0.157812, 0.161710, 0.167279, 0.178416, 0.194566, 0.232990, 0.294246", \
             "0.197412, 0.201310, 0.206879, 0.218016, 0.234165, 0.272589, 0.333845", \
             "0.249437, 0.253335, 0.258904, 0.270041, 0.286191, 0.324615, 0.385871" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.021959, 0.029438, 0.039808, 0.060466, 0.091540, 0.167943, 0.291077", \
             "0.021939, 0.029664, 0.039837, 0.060506, 0.091619, 0.167101, 0.291378", \
             "0.022022, 0.029423, 0.039747, 0.060454, 0.091746, 0.167629, 0.291447", \
             "0.021941, 0.029454, 0.039745, 0.060443, 0.091480, 0.167498, 0.289829", \
             "0.022071, 0.029616, 0.039865, 0.060573, 0.091622, 0.167433, 0.290092", \
             "0.022431, 0.029703, 0.040054, 0.060818, 0.091716, 0.167734, 0.291134", \
             "0.022980, 0.030076, 0.040328, 0.060914, 0.091662, 0.167191, 0.290585" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.213233, 0.219476, 0.228396, 0.246235, 0.272102, 0.333647, 0.431762", \
             "0.212651, 0.218894, 0.227814, 0.245653, 0.271520, 0.333065, 0.431180", \
             "0.212001, 0.218245, 0.227165, 0.245004, 0.270870, 0.332415, 0.430531", \
             "0.210680, 0.216924, 0.225844, 0.243683, 0.269549, 0.331094, 0.429210", \
             "0.206784, 0.213028, 0.221948, 0.239787, 0.265654, 0.327199, 0.425314", \
             "0.200291, 0.206535, 0.215455, 0.233294, 0.259160, 0.320706, 0.418821", \
             "0.191761, 0.198004, 0.206924, 0.224763, 0.250630, 0.312175, 0.410290" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020356, 0.031946, 0.049126, 0.084761, 0.137088, 0.261370, 0.461728", \
             "0.020435, 0.031940, 0.049169, 0.084663, 0.137087, 0.261098, 0.460599", \
             "0.020386, 0.031880, 0.049243, 0.084530, 0.137004, 0.261271, 0.459708", \
             "0.020422, 0.031924, 0.049090, 0.084549, 0.137058, 0.261335, 0.460155", \
             "0.020439, 0.031911, 0.049299, 0.084721, 0.136958, 0.261271, 0.461727", \
             "0.020359, 0.031968, 0.049139, 0.084541, 0.137089, 0.261593, 0.460543", \
             "0.020379, 0.032024, 0.049328, 0.084512, 0.137150, 0.261283, 0.460056" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.237893, 0.241791, 0.247359, 0.258497, 0.274646, 0.313070, 0.374326", \
             "0.241341, 0.245240, 0.250808, 0.261946, 0.278095, 0.316519, 0.377775", \
             "0.245188, 0.249086, 0.254655, 0.265793, 0.281942, 0.320366, 0.381622", \
             "0.253015, 0.256913, 0.262481, 0.273619, 0.289768, 0.328192, 0.389448", \
             "0.276096, 0.279994, 0.285563, 0.296700, 0.312849, 0.351273, 0.412529", \
             "0.314564, 0.318462, 0.324031, 0.335169, 0.351318, 0.389742, 0.450998", \
             "0.365104, 0.369002, 0.374571, 0.385708, 0.401857, 0.440282, 0.501537" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.022181, 0.029484, 0.039749, 0.060504, 0.091511, 0.167437, 0.290113", \
             "0.022074, 0.029422, 0.039788, 0.060639, 0.091576, 0.167446, 0.290124", \
             "0.022037, 0.029407, 0.039770, 0.060452, 0.091654, 0.167438, 0.291297", \
             "0.022117, 0.029447, 0.039865, 0.060495, 0.091538, 0.168055, 0.290174", \
             "0.021953, 0.029408, 0.039754, 0.060419, 0.091563, 0.167450, 0.290139", \
             "0.022013, 0.029467, 0.039732, 0.060486, 0.091536, 0.167347, 0.291668", \
             "0.022006, 0.029422, 0.039794, 0.060524, 0.091541, 0.167420, 0.290156" \
           );
         }
      }
    }
    bus(AY) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "A";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.077782, 0.084025, 0.092945, 0.110784, 0.136651, 0.198196, 0.296311", \
             "0.078079, 0.084322, 0.093242, 0.111081, 0.136948, 0.198493, 0.296608", \
             "0.078410, 0.084653, 0.093573, 0.111412, 0.137279, 0.198824, 0.296939", \
             "0.079083, 0.085327, 0.094246, 0.112086, 0.137952, 0.199497, 0.297613", \
             "0.081069, 0.087313, 0.096233, 0.114072, 0.139938, 0.201484, 0.299599", \
             "0.084380, 0.090623, 0.099543, 0.117382, 0.143249, 0.204794, 0.302909", \
             "0.088729, 0.094972, 0.103892, 0.121731, 0.147598, 0.209143, 0.307258" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.018270, 0.030457, 0.048460, 0.085098, 0.139414, 0.268159, 0.473718", \
             "0.018399, 0.030556, 0.048490, 0.085085, 0.139125, 0.267721, 0.474237", \
             "0.018383, 0.030357, 0.048430, 0.085120, 0.139075, 0.268309, 0.474415", \
             "0.018469, 0.030519, 0.048524, 0.085243, 0.139270, 0.267738, 0.473149", \
             "0.018789, 0.030879, 0.048687, 0.085248, 0.139165, 0.268494, 0.473094", \
             "0.019470, 0.031300, 0.048999, 0.085550, 0.139193, 0.268236, 0.474092", \
             "0.020220, 0.031977, 0.049613, 0.085698, 0.139429, 0.268197, 0.474106" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.095384, 0.099282, 0.104851, 0.115988, 0.132138, 0.170562, 0.231818", \
             "0.098301, 0.102199, 0.107768, 0.118906, 0.135055, 0.173479, 0.234735", \
             "0.101555, 0.105453, 0.111022, 0.122159, 0.138309, 0.176733, 0.237989", \
             "0.108175, 0.112073, 0.117642, 0.128779, 0.144928, 0.183353, 0.244608", \
             "0.127698, 0.131596, 0.137165, 0.148302, 0.164451, 0.202875, 0.264131", \
             "0.160236, 0.164134, 0.169703, 0.180840, 0.196989, 0.235413, 0.296669", \
             "0.202984, 0.206882, 0.212451, 0.223588, 0.239737, 0.278162, 0.339417" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.017522, 0.025062, 0.035508, 0.057114, 0.089058, 0.167380, 0.292832", \
             "0.017543, 0.025021, 0.035442, 0.056926, 0.089142, 0.167136, 0.292715", \
             "0.017539, 0.025042, 0.035507, 0.057070, 0.089216, 0.167764, 0.293310", \
             "0.017602, 0.024980, 0.035487, 0.056989, 0.089242, 0.168042, 0.294448", \
             "0.017738, 0.025163, 0.035566, 0.057114, 0.089376, 0.167709, 0.294104", \
             "0.018124, 0.025498, 0.035935, 0.057300, 0.089484, 0.167455, 0.293598", \
             "0.018881, 0.026220, 0.036491, 0.057564, 0.089672, 0.167962, 0.294323" \
           );
         }
      }
      timing() {
        related_pin : "TA";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.077062, 0.083305, 0.092225, 0.110064, 0.135931, 0.197476, 0.295591", \
             "0.077359, 0.083602, 0.092522, 0.110361, 0.136228, 0.197773, 0.295888", \
             "0.077690, 0.083933, 0.092853, 0.110692, 0.136559, 0.198104, 0.296219", \
             "0.078363, 0.084607, 0.093526, 0.111366, 0.137232, 0.198777, 0.296893", \
             "0.080349, 0.086593, 0.095513, 0.113352, 0.139218, 0.200764, 0.298879", \
             "0.083660, 0.089903, 0.098823, 0.116662, 0.142529, 0.204074, 0.302189", \
             "0.088009, 0.094252, 0.103172, 0.121011, 0.146878, 0.208423, 0.306538" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.018371, 0.030543, 0.048527, 0.085173, 0.139284, 0.267300, 0.473657", \
             "0.018326, 0.030539, 0.048552, 0.085360, 0.139171, 0.267709, 0.473802", \
             "0.018336, 0.030495, 0.048534, 0.085166, 0.139181, 0.267430, 0.472520", \
             "0.018363, 0.030515, 0.048436, 0.085401, 0.139333, 0.267618, 0.473513", \
             "0.018403, 0.030448, 0.048369, 0.085358, 0.139098, 0.267368, 0.473323", \
             "0.018360, 0.030501, 0.048489, 0.085203, 0.139294, 0.267310, 0.472691", \
             "0.018648, 0.030686, 0.048577, 0.085357, 0.139303, 0.268045, 0.474212" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.097354, 0.101252, 0.106821, 0.117958, 0.134108, 0.172532, 0.233788", \
             "0.100271, 0.104169, 0.109738, 0.120876, 0.137025, 0.175449, 0.236705", \
             "0.103525, 0.107423, 0.112992, 0.124129, 0.140279, 0.178703, 0.239959", \
             "0.110145, 0.114043, 0.119612, 0.130749, 0.146898, 0.185323, 0.246578", \
             "0.129668, 0.133566, 0.139135, 0.150272, 0.166421, 0.204845, 0.266101", \
             "0.162206, 0.166104, 0.171673, 0.182810, 0.198959, 0.237383, 0.298639", \
             "0.204954, 0.208852, 0.214421, 0.225558, 0.241707, 0.280132, 0.341387" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.017552, 0.025009, 0.035623, 0.057005, 0.089349, 0.168104, 0.292834", \
             "0.017560, 0.024976, 0.035576, 0.057102, 0.089322, 0.167348, 0.292402", \
             "0.017514, 0.025094, 0.035505, 0.057077, 0.089379, 0.167570, 0.292382", \
             "0.017566, 0.025043, 0.035497, 0.056923, 0.089175, 0.167577, 0.294109", \
             "0.017837, 0.025228, 0.035748, 0.057084, 0.089436, 0.167361, 0.293895", \
             "0.018267, 0.025664, 0.035927, 0.057309, 0.089401, 0.168026, 0.293488", \
             "0.018969, 0.026424, 0.036441, 0.057561, 0.089667, 0.168136, 0.292907" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.172424, 0.178667, 0.187587, 0.205426, 0.231293, 0.292838, 0.390953", \
             "0.171841, 0.178085, 0.187005, 0.204844, 0.230711, 0.292256, 0.390371", \
             "0.171192, 0.177436, 0.186355, 0.204194, 0.230061, 0.291606, 0.389722", \
             "0.169871, 0.176115, 0.185034, 0.202873, 0.228740, 0.290285, 0.388401", \
             "0.165975, 0.172219, 0.181138, 0.198978, 0.224844, 0.286389, 0.384505", \
             "0.159482, 0.165726, 0.174645, 0.192485, 0.218351, 0.279896, 0.378012", \
             "0.150952, 0.157195, 0.166115, 0.183954, 0.209821, 0.271366, 0.369481" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.018399, 0.030470, 0.048538, 0.085056, 0.139237, 0.267639, 0.473213", \
             "0.018328, 0.030481, 0.048404, 0.085260, 0.139049, 0.267249, 0.471694", \
             "0.018376, 0.030479, 0.048505, 0.085417, 0.139341, 0.267594, 0.472336", \
             "0.018326, 0.030457, 0.048518, 0.085288, 0.139367, 0.267517, 0.471898", \
             "0.018356, 0.030468, 0.048501, 0.085472, 0.139278, 0.267329, 0.473373", \
             "0.018345, 0.030498, 0.048581, 0.085180, 0.139121, 0.268304, 0.472563", \
             "0.018312, 0.030555, 0.048537, 0.085219, 0.139049, 0.267637, 0.472378" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.195956, 0.199855, 0.205423, 0.216561, 0.232710, 0.271134, 0.332390", \
             "0.199405, 0.203303, 0.208872, 0.220010, 0.236159, 0.274583, 0.335839", \
             "0.203252, 0.207150, 0.212719, 0.223856, 0.240006, 0.278430, 0.339686", \
             "0.211079, 0.214977, 0.220545, 0.231683, 0.247832, 0.286256, 0.347512", \
             "0.234160, 0.238058, 0.243626, 0.254764, 0.270913, 0.309337, 0.370593", \
             "0.272628, 0.276526, 0.282095, 0.293232, 0.309382, 0.347806, 0.409062", \
             "0.323168, 0.327066, 0.332635, 0.343772, 0.359921, 0.398345, 0.459601" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.017532, 0.025075, 0.035571, 0.057032, 0.089249, 0.167409, 0.292795", \
             "0.017560, 0.025165, 0.035490, 0.057052, 0.089220, 0.167425, 0.292823", \
             "0.017500, 0.025077, 0.035566, 0.056924, 0.089359, 0.167341, 0.294318", \
             "0.017528, 0.025091, 0.035560, 0.057014, 0.089172, 0.167800, 0.292917", \
             "0.017735, 0.024992, 0.035488, 0.057096, 0.089166, 0.167364, 0.292864", \
             "0.017590, 0.025001, 0.035556, 0.057017, 0.089127, 0.167488, 0.294777", \
             "0.017504, 0.024951, 0.035642, 0.056945, 0.089374, 0.167328, 0.292836" \
           );
         }
      }
    }
    bus(DY) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "D";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.083337, 0.089581, 0.098500, 0.116339, 0.142206, 0.203751, 0.301867", \
             "0.082673, 0.088917, 0.097836, 0.115675, 0.141542, 0.203087, 0.301202", \
             "0.081932, 0.088176, 0.097096, 0.114935, 0.140801, 0.202346, 0.300462", \
             "0.080425, 0.086669, 0.095589, 0.113428, 0.139295, 0.200840, 0.298955", \
             "0.075981, 0.082225, 0.091145, 0.108984, 0.134851, 0.196396, 0.294511", \
             "0.068575, 0.074819, 0.083738, 0.101577, 0.127444, 0.188989, 0.287104", \
             "0.058844, 0.065088, 0.074007, 0.091846, 0.117713, 0.179258, 0.277374" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020939, 0.032652, 0.050079, 0.085828, 0.138215, 0.263363, 0.464350", \
             "0.020963, 0.032625, 0.050131, 0.085592, 0.138262, 0.263207, 0.463724", \
             "0.020993, 0.032575, 0.050029, 0.085736, 0.138179, 0.263743, 0.463497", \
             "0.021139, 0.032723, 0.050142, 0.085687, 0.138306, 0.263707, 0.464045", \
             "0.021345, 0.033066, 0.050344, 0.085994, 0.138277, 0.263969, 0.464949", \
             "0.021854, 0.033493, 0.050568, 0.086082, 0.138437, 0.264511, 0.463849", \
             "0.022759, 0.033855, 0.051077, 0.086263, 0.138173, 0.263795, 0.464637" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.116117, 0.120015, 0.125583, 0.136721, 0.152870, 0.191294, 0.252550", \
             "0.119647, 0.123545, 0.129114, 0.140252, 0.156401, 0.194825, 0.256081", \
             "0.123586, 0.127484, 0.133052, 0.144190, 0.160339, 0.198763, 0.260019", \
             "0.131598, 0.135496, 0.141065, 0.152202, 0.168351, 0.206775, 0.268031", \
             "0.155227, 0.159125, 0.164694, 0.175831, 0.191980, 0.230405, 0.291660", \
             "0.194609, 0.198507, 0.204076, 0.215213, 0.231362, 0.269787, 0.331042", \
             "0.246349, 0.250247, 0.255816, 0.266953, 0.283102, 0.321526, 0.382782" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.022783, 0.030261, 0.040534, 0.061334, 0.092155, 0.168243, 0.290849", \
             "0.022726, 0.030153, 0.040529, 0.061257, 0.092368, 0.167893, 0.292382", \
             "0.022807, 0.030096, 0.040494, 0.061488, 0.092350, 0.168888, 0.291214", \
             "0.022699, 0.030222, 0.040488, 0.061204, 0.092439, 0.168244, 0.290825", \
             "0.022869, 0.030247, 0.040589, 0.061289, 0.092500, 0.168826, 0.290814", \
             "0.023019, 0.030602, 0.040685, 0.061590, 0.092507, 0.168255, 0.292849", \
             "0.023844, 0.030721, 0.041050, 0.061744, 0.092602, 0.168330, 0.292415" \
           );
         }
      }
      timing() {
        related_pin : "TD";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.082807, 0.089051, 0.097970, 0.115809, 0.141676, 0.203221, 0.301337", \
             "0.082143, 0.088387, 0.097306, 0.115145, 0.141012, 0.202557, 0.300672", \
             "0.081402, 0.087646, 0.096566, 0.114405, 0.140271, 0.201816, 0.299932", \
             "0.079895, 0.086139, 0.095059, 0.112898, 0.138765, 0.200310, 0.298425", \
             "0.075451, 0.081695, 0.090615, 0.108454, 0.134321, 0.195866, 0.293981", \
             "0.068045, 0.074289, 0.083208, 0.101047, 0.126914, 0.188459, 0.286574", \
             "0.058314, 0.064558, 0.073477, 0.091316, 0.117183, 0.178728, 0.276844" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020895, 0.032620, 0.049958, 0.085670, 0.138204, 0.262908, 0.463403", \
             "0.020849, 0.032588, 0.049957, 0.085761, 0.138216, 0.262787, 0.463359", \
             "0.020970, 0.032605, 0.049920, 0.085509, 0.138139, 0.262881, 0.461961", \
             "0.020847, 0.032643, 0.050120, 0.085569, 0.138112, 0.262837, 0.462673", \
             "0.020882, 0.032540, 0.050031, 0.085564, 0.138094, 0.262974, 0.463185", \
             "0.020911, 0.032609, 0.049879, 0.085493, 0.138262, 0.262786, 0.462728", \
             "0.021033, 0.032705, 0.050002, 0.085708, 0.138101, 0.263101, 0.464302" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.116517, 0.120415, 0.125983, 0.137121, 0.153270, 0.191694, 0.252950", \
             "0.120047, 0.123945, 0.129514, 0.140652, 0.156801, 0.195225, 0.256481", \
             "0.123986, 0.127884, 0.133452, 0.144590, 0.160739, 0.199163, 0.260419", \
             "0.131998, 0.135896, 0.141465, 0.152602, 0.168751, 0.207175, 0.268431", \
             "0.155627, 0.159525, 0.165094, 0.176231, 0.192380, 0.230805, 0.292060", \
             "0.195009, 0.198907, 0.204476, 0.215613, 0.231762, 0.270187, 0.331442", \
             "0.246749, 0.250647, 0.256216, 0.267353, 0.283502, 0.321926, 0.383182" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.022751, 0.030253, 0.040518, 0.061358, 0.092442, 0.168356, 0.292053", \
             "0.022670, 0.030153, 0.040480, 0.061290, 0.092429, 0.168043, 0.292175", \
             "0.022712, 0.030205, 0.040478, 0.061263, 0.092332, 0.168623, 0.292196", \
             "0.022748, 0.030207, 0.040503, 0.061243, 0.092423, 0.168293, 0.290683", \
             "0.022817, 0.030253, 0.040577, 0.061320, 0.092187, 0.168151, 0.291574", \
             "0.023017, 0.030419, 0.040670, 0.061382, 0.092584, 0.168645, 0.292150", \
             "0.023490, 0.030771, 0.041058, 0.061628, 0.092553, 0.168060, 0.291668" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.208909, 0.215153, 0.224072, 0.241911, 0.267778, 0.329323, 0.427439", \
             "0.208327, 0.214571, 0.223490, 0.241329, 0.267196, 0.328741, 0.426857", \
             "0.207678, 0.213921, 0.222841, 0.240680, 0.266547, 0.328092, 0.426207", \
             "0.206357, 0.212600, 0.221520, 0.239359, 0.265226, 0.326771, 0.424886", \
             "0.202461, 0.208704, 0.217624, 0.235463, 0.261330, 0.322875, 0.420990", \
             "0.195968, 0.202211, 0.211131, 0.228970, 0.254837, 0.316382, 0.414497", \
             "0.187437, 0.193681, 0.202600, 0.220439, 0.246306, 0.307851, 0.405967" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.020899, 0.032553, 0.049790, 0.085482, 0.138214, 0.263019, 0.463973", \
             "0.020860, 0.032489, 0.049911, 0.085468, 0.138122, 0.262785, 0.462596", \
             "0.020943, 0.032509, 0.049881, 0.085763, 0.138180, 0.262956, 0.462288", \
             "0.020904, 0.032478, 0.049838, 0.085493, 0.138246, 0.262744, 0.462790", \
             "0.020888, 0.032541, 0.049923, 0.085546, 0.137919, 0.262775, 0.463939", \
             "0.020885, 0.032474, 0.049853, 0.085671, 0.138252, 0.263306, 0.462917", \
             "0.020923, 0.032473, 0.049865, 0.085603, 0.138117, 0.262873, 0.462451" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.196138, 0.200036, 0.205604, 0.216742, 0.232891, 0.271315, 0.332571", \
             "0.199586, 0.203485, 0.209053, 0.220191, 0.236340, 0.274764, 0.336020", \
             "0.203433, 0.207331, 0.212900, 0.224038, 0.240187, 0.278611, 0.339867", \
             "0.211260, 0.215158, 0.220726, 0.231864, 0.248013, 0.286437, 0.347693", \
             "0.234341, 0.238239, 0.243808, 0.254945, 0.271094, 0.309518, 0.370774", \
             "0.272809, 0.276707, 0.282276, 0.293413, 0.309563, 0.347987, 0.409243", \
             "0.323349, 0.327247, 0.332816, 0.343953, 0.360102, 0.398526, 0.459782" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.022909, 0.030251, 0.040440, 0.061246, 0.092246, 0.168142, 0.290979", \
             "0.022722, 0.030227, 0.040521, 0.061425, 0.092297, 0.168086, 0.291023", \
             "0.022735, 0.030164, 0.040532, 0.061483, 0.092332, 0.168067, 0.292352", \
             "0.022930, 0.030076, 0.040525, 0.061400, 0.092368, 0.168106, 0.291021", \
             "0.022676, 0.030274, 0.040462, 0.061454, 0.092353, 0.168298, 0.290965", \
             "0.022648, 0.030159, 0.040458, 0.061301, 0.092320, 0.168355, 0.292636", \
             "0.022706, 0.030232, 0.040531, 0.061240, 0.092293, 0.168180, 0.290911" \
           );
         }
      }
    }
    pin(GWENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "GWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "TEN";
        sdf_cond : "TEN == 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.086129, 0.092373, 0.101292, 0.119131, 0.144998, 0.206543, 0.304658", \
             "0.085914, 0.092158, 0.101077, 0.118916, 0.144783, 0.206328, 0.304443", \
             "0.085674, 0.091918, 0.100837, 0.118676, 0.144543, 0.206088, 0.304204", \
             "0.085186, 0.091430, 0.100349, 0.118189, 0.144055, 0.205600, 0.303716", \
             "0.083747, 0.089991, 0.098910, 0.116750, 0.142616, 0.204161, 0.302277", \
             "0.081349, 0.087593, 0.096512, 0.114351, 0.140218, 0.201763, 0.299878", \
             "0.078198, 0.084442, 0.093361, 0.111200, 0.137067, 0.198612, 0.296728" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.019535, 0.031324, 0.048898, 0.084533, 0.136698, 0.261910, 0.461208", \
             "0.019461, 0.031368, 0.048742, 0.084445, 0.136782, 0.261972, 0.461738", \
             "0.019604, 0.031269, 0.048860, 0.084469, 0.136758, 0.262356, 0.461260", \
             "0.019573, 0.031401, 0.048810, 0.084477, 0.136752, 0.262000, 0.461217", \
             "0.019825, 0.031511, 0.048993, 0.084512, 0.137030, 0.262225, 0.461423", \
             "0.020175, 0.031896, 0.049211, 0.084537, 0.136814, 0.262150, 0.462171", \
             "0.020679, 0.032150, 0.049352, 0.084783, 0.136882, 0.261640, 0.461900" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.120286, 0.124184, 0.129753, 0.140890, 0.157039, 0.195463, 0.256719", \
             "0.123836, 0.127734, 0.133303, 0.144440, 0.160590, 0.199014, 0.260270", \
             "0.127796, 0.131694, 0.137263, 0.148400, 0.164550, 0.202974, 0.264229", \
             "0.135853, 0.139751, 0.145319, 0.156457, 0.172606, 0.211030, 0.272286", \
             "0.159612, 0.163510, 0.169079, 0.180216, 0.196366, 0.234790, 0.296046", \
             "0.199212, 0.203110, 0.208679, 0.219816, 0.235965, 0.274389, 0.335645", \
             "0.251237, 0.255135, 0.260704, 0.271841, 0.287991, 0.326415, 0.387671" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.016496, 0.023769, 0.034311, 0.055633, 0.087859, 0.165407, 0.290625", \
             "0.016435, 0.023674, 0.034241, 0.055688, 0.087882, 0.165266, 0.289729", \
             "0.016448, 0.023739, 0.034188, 0.055598, 0.087681, 0.165529, 0.290091", \
             "0.016496, 0.023895, 0.034118, 0.055744, 0.087856, 0.165261, 0.289898", \
             "0.016652, 0.023901, 0.034201, 0.055763, 0.087798, 0.165850, 0.289584", \
             "0.017006, 0.024149, 0.034509, 0.055858, 0.087887, 0.165311, 0.289806", \
             "0.017532, 0.024557, 0.034802, 0.056067, 0.087984, 0.165536, 0.290582" \
           );
         }
      }
      timing() {
        related_pin : "TGWEN";
        timing_sense : positive_unate;
        timing_type : combinational;
        when : "!TEN";
        sdf_cond : "TEN == 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.084989, 0.091233, 0.100152, 0.117991, 0.143858, 0.205403, 0.303518", \
             "0.084774, 0.091018, 0.099937, 0.117776, 0.143643, 0.205188, 0.303303", \
             "0.084534, 0.090778, 0.099697, 0.117536, 0.143403, 0.204948, 0.303064", \
             "0.084046, 0.090290, 0.099209, 0.117049, 0.142915, 0.204460, 0.302576", \
             "0.082607, 0.088851, 0.097770, 0.115610, 0.141476, 0.203021, 0.301137", \
             "0.080209, 0.086453, 0.095372, 0.113211, 0.139078, 0.200623, 0.298738", \
             "0.077058, 0.083302, 0.092221, 0.110060, 0.135927, 0.197472, 0.295588" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.019423, 0.031322, 0.048732, 0.084451, 0.136527, 0.261861, 0.460085", \
             "0.019489, 0.031351, 0.048811, 0.084389, 0.136916, 0.262086, 0.460616", \
             "0.019503, 0.031392, 0.048751, 0.084497, 0.136939, 0.261816, 0.460557", \
             "0.019556, 0.031345, 0.048879, 0.084585, 0.136895, 0.261956, 0.460112", \
             "0.019556, 0.031402, 0.048922, 0.084444, 0.136532, 0.261664, 0.459708", \
             "0.019478, 0.031261, 0.048856, 0.084421, 0.136789, 0.262076, 0.460206", \
             "0.019542, 0.031400, 0.048732, 0.084286, 0.136987, 0.261953, 0.461163" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.118486, 0.122384, 0.127953, 0.139090, 0.155239, 0.193663, 0.254919", \
             "0.122036, 0.125934, 0.131503, 0.142640, 0.158790, 0.197214, 0.258470", \
             "0.125996, 0.129894, 0.135463, 0.146600, 0.162750, 0.201174, 0.262429", \
             "0.134053, 0.137951, 0.143519, 0.154657, 0.170806, 0.209230, 0.270486", \
             "0.157812, 0.161710, 0.167279, 0.178416, 0.194566, 0.232990, 0.294246", \
             "0.197412, 0.201310, 0.206879, 0.218016, 0.234165, 0.272589, 0.333845", \
             "0.249437, 0.253335, 0.258904, 0.270041, 0.286191, 0.324615, 0.385871" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.016399, 0.023647, 0.034159, 0.055572, 0.087791, 0.165598, 0.289838", \
             "0.016391, 0.023646, 0.034081, 0.055659, 0.087754, 0.165546, 0.289377", \
             "0.016404, 0.023721, 0.034109, 0.055553, 0.087673, 0.165539, 0.289554", \
             "0.016403, 0.023672, 0.034106, 0.055673, 0.087678, 0.165359, 0.290093", \
             "0.016502, 0.023814, 0.034122, 0.055639, 0.087679, 0.165743, 0.290603", \
             "0.016778, 0.024038, 0.034298, 0.055736, 0.087942, 0.165379, 0.289857", \
             "0.017211, 0.024386, 0.034554, 0.055944, 0.087933, 0.165757, 0.290803" \
           );
         }
      }
      timing() {
        related_pin : "TEN";
        timing_sense : non_unate;
        timing_type : combinational;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.213233, 0.219476, 0.228396, 0.246235, 0.272102, 0.333647, 0.431762", \
             "0.212651, 0.218894, 0.227814, 0.245653, 0.271520, 0.333065, 0.431180", \
             "0.212001, 0.218245, 0.227165, 0.245004, 0.270870, 0.332415, 0.430531", \
             "0.210680, 0.216924, 0.225844, 0.243683, 0.269549, 0.331094, 0.429210", \
             "0.206784, 0.213028, 0.221948, 0.239787, 0.265654, 0.327199, 0.425314", \
             "0.200291, 0.206535, 0.215455, 0.233294, 0.259160, 0.320706, 0.418821", \
             "0.191761, 0.198004, 0.206924, 0.224763, 0.250630, 0.312175, 0.410290" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.019474, 0.031444, 0.048708, 0.084464, 0.136879, 0.261944, 0.461357", \
             "0.019430, 0.031336, 0.048793, 0.084452, 0.136988, 0.262282, 0.460031", \
             "0.019400, 0.031214, 0.048758, 0.084252, 0.136788, 0.261941, 0.460365", \
             "0.019412, 0.031246, 0.048793, 0.084344, 0.136809, 0.261785, 0.460056", \
             "0.019400, 0.031270, 0.048623, 0.084303, 0.136879, 0.261792, 0.460654", \
             "0.019485, 0.031306, 0.048674, 0.084454, 0.136882, 0.262158, 0.461966", \
             "0.019558, 0.031237, 0.048642, 0.084421, 0.137079, 0.261843, 0.459968" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.237893, 0.241791, 0.247359, 0.258497, 0.274646, 0.313070, 0.374326", \
             "0.241341, 0.245240, 0.250808, 0.261946, 0.278095, 0.316519, 0.377775", \
             "0.245188, 0.249086, 0.254655, 0.265793, 0.281942, 0.320366, 0.381622", \
             "0.253015, 0.256913, 0.262481, 0.273619, 0.289768, 0.328192, 0.389448", \
             "0.276096, 0.279994, 0.285563, 0.296700, 0.312849, 0.351273, 0.412529", \
             "0.314564, 0.318462, 0.324031, 0.335169, 0.351318, 0.389742, 0.450998", \
             "0.365104, 0.369002, 0.374571, 0.385708, 0.401857, 0.440282, 0.501537" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.016447, 0.023682, 0.034207, 0.055673, 0.087583, 0.165784, 0.290714", \
             "0.016409, 0.023724, 0.034111, 0.055568, 0.087655, 0.165343, 0.290693", \
             "0.016417, 0.023674, 0.034118, 0.055642, 0.087657, 0.165833, 0.290744", \
             "0.016447, 0.023740, 0.034068, 0.055605, 0.087648, 0.165567, 0.290672", \
             "0.016439, 0.023693, 0.034197, 0.055646, 0.087700, 0.165763, 0.290713", \
             "0.016444, 0.023675, 0.034121, 0.055593, 0.087794, 0.165513, 0.290599", \
             "0.016398, 0.023670, 0.034193, 0.055759, 0.087622, 0.165400, 0.290819" \
           );
         }
      }
    }
    bus(Q) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.172615, 0.177075, 0.184211, 0.197590, 0.227322, 0.280840, 0.393821", \
             "0.172566, 0.177026, 0.184161, 0.197541, 0.227273, 0.280790, 0.393771", \
             "0.172511, 0.176971, 0.184106, 0.197486, 0.227218, 0.280735, 0.393716", \
             "0.172399, 0.176859, 0.183994, 0.197374, 0.227105, 0.280623, 0.393604", \
             "0.172068, 0.176528, 0.183664, 0.197043, 0.226775, 0.280292, 0.393274", \
             "0.171517, 0.175977, 0.183113, 0.196492, 0.226224, 0.279741, 0.392723", \
             "0.170793, 0.175253, 0.182389, 0.195768, 0.225500, 0.279017, 0.391999" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.012605, 0.021970, 0.037591, 0.067820, 0.135939, 0.259569, 0.520955", \
             "0.012570, 0.021996, 0.037672, 0.067875, 0.136008, 0.259454, 0.520389", \
             "0.012611, 0.021940, 0.037782, 0.067886, 0.136357, 0.259664, 0.521592", \
             "0.012656, 0.022000, 0.037602, 0.067841, 0.136006, 0.259277, 0.521300", \
             "0.012601, 0.021969, 0.037557, 0.067773, 0.136210, 0.259404, 0.520368", \
             "0.012631, 0.021989, 0.037551, 0.067928, 0.136005, 0.259975, 0.521325", \
             "0.012665, 0.021977, 0.037575, 0.067727, 0.136092, 0.260184, 0.521070" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.204372, 0.207156, 0.211611, 0.219964, 0.238526, 0.271939, 0.342476", \
             "0.204322, 0.207107, 0.211562, 0.219915, 0.238477, 0.271889, 0.342426", \
             "0.204267, 0.207051, 0.211506, 0.219860, 0.238422, 0.271834, 0.342371", \
             "0.204155, 0.206939, 0.211394, 0.219747, 0.238310, 0.271722, 0.342259", \
             "0.203824, 0.206609, 0.211064, 0.219417, 0.237979, 0.271391, 0.341928", \
             "0.203273, 0.206058, 0.210513, 0.218866, 0.237428, 0.270840, 0.341377", \
             "0.202550, 0.205334, 0.209789, 0.218142, 0.236704, 0.270117, 0.340654" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.012046, 0.017399, 0.025814, 0.041907, 0.079513, 0.148704, 0.296618", \
             "0.011990, 0.017409, 0.025867, 0.041970, 0.079471, 0.148682, 0.296451", \
             "0.012043, 0.017484, 0.025847, 0.042060, 0.079284, 0.148722, 0.296507", \
             "0.012093, 0.017535, 0.025784, 0.041998, 0.079445, 0.148611, 0.296451", \
             "0.012088, 0.017454, 0.025892, 0.041985, 0.079443, 0.148638, 0.296485", \
             "0.011984, 0.017486, 0.025762, 0.041935, 0.079398, 0.148737, 0.296627", \
             "0.012132, 0.017557, 0.025827, 0.042009, 0.079310, 0.148753, 0.296599" \
           );
         }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.036060, 0.054707, 0.084541, 0.140481, 0.264791, 0.488549, 0.960928");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.017881, 0.017881, 0.017881, 0.017881, 0.017881, 0.017881, 0.017881");
        }
      }
    }
    bus(QI) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      memory_read() {
        address : A;
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.224345, 0.228804, 0.235940, 0.249319, 0.279051, 0.332569, 0.445550", \
             "0.224295, 0.228755, 0.235891, 0.249270, 0.279002, 0.332519, 0.445501", \
             "0.224240, 0.228700, 0.235836, 0.249215, 0.278947, 0.332464, 0.445446", \
             "0.224128, 0.228588, 0.235723, 0.249103, 0.278835, 0.332352, 0.445333", \
             "0.223797, 0.228257, 0.235393, 0.248772, 0.278504, 0.332022, 0.445003", \
             "0.223246, 0.227706, 0.234842, 0.248221, 0.277953, 0.331471, 0.444452", \
             "0.222522, 0.226982, 0.234118, 0.247497, 0.277229, 0.330747, 0.443728" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.018281, 0.027769, 0.042600, 0.070891, 0.136046, 0.255678, 0.510895", \
             "0.018276, 0.027737, 0.042562, 0.070845, 0.136054, 0.255816, 0.511718", \
             "0.018375, 0.027787, 0.042576, 0.070966, 0.136017, 0.255868, 0.510720", \
             "0.018358, 0.027825, 0.042486, 0.070965, 0.136262, 0.255616, 0.511326", \
             "0.018361, 0.027806, 0.042565, 0.070844, 0.136411, 0.255688, 0.512837", \
             "0.018078, 0.027627, 0.042483, 0.070852, 0.135932, 0.256045, 0.512597", \
             "0.018156, 0.027717, 0.042585, 0.070859, 0.136160, 0.256585, 0.511919" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.220581, 0.223365, 0.227820, 0.236173, 0.254735, 0.288148, 0.358685", \
             "0.220531, 0.223316, 0.227771, 0.236124, 0.254686, 0.288098, 0.358635", \
             "0.220476, 0.223261, 0.227716, 0.236069, 0.254631, 0.288043, 0.358580", \
             "0.220364, 0.223148, 0.227603, 0.235956, 0.254519, 0.287931, 0.358468", \
             "0.220033, 0.222818, 0.227273, 0.235626, 0.254188, 0.287601, 0.358138", \
             "0.219482, 0.222267, 0.226722, 0.235075, 0.253637, 0.287050, 0.357587", \
             "0.218759, 0.221543, 0.225998, 0.234351, 0.252913, 0.286326, 0.356863" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.021640, 0.028469, 0.037962, 0.054195, 0.089855, 0.155490, 0.298839", \
             "0.021811, 0.028501, 0.037880, 0.054400, 0.089764, 0.155623, 0.299021", \
             "0.021673, 0.028389, 0.037972, 0.054141, 0.089626, 0.155367, 0.298379", \
             "0.021588, 0.028477, 0.038026, 0.054323, 0.089709, 0.155390, 0.298348", \
             "0.021974, 0.028514, 0.038005, 0.054237, 0.089675, 0.155352, 0.298839", \
             "0.021619, 0.028393, 0.037879, 0.054228, 0.089766, 0.155607, 0.299010", \
             "0.021661, 0.028409, 0.037925, 0.054139, 0.089613, 0.155642, 0.299023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.261391, 0.265851, 0.272986, 0.286366, 0.316098, 0.369615, 0.482596", \
             "0.261341, 0.265801, 0.272937, 0.286316, 0.316048, 0.369566, 0.482547", \
             "0.261286, 0.265746, 0.272882, 0.286261, 0.315993, 0.369511, 0.482492", \
             "0.261174, 0.265634, 0.272770, 0.286149, 0.315881, 0.369398, 0.482380", \
             "0.260844, 0.265303, 0.272439, 0.285818, 0.315550, 0.369068, 0.482049", \
             "0.260293, 0.264752, 0.271888, 0.285267, 0.314999, 0.368517, 0.481498", \
             "0.259569, 0.264029, 0.271164, 0.284544, 0.314275, 0.367793, 0.480774" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.018281, 0.027769, 0.042600, 0.070891, 0.136046, 0.255678, 0.510895", \
             "0.018276, 0.027737, 0.042562, 0.070845, 0.136054, 0.255816, 0.511718", \
             "0.018375, 0.027787, 0.042576, 0.070966, 0.136017, 0.255868, 0.510720", \
             "0.018358, 0.027825, 0.042486, 0.070965, 0.136262, 0.255616, 0.511326", \
             "0.018361, 0.027806, 0.042565, 0.070844, 0.136411, 0.255688, 0.512837", \
             "0.018078, 0.027627, 0.042483, 0.070852, 0.135932, 0.256045, 0.512597", \
             "0.018156, 0.027717, 0.042585, 0.070859, 0.136160, 0.256585, 0.511919" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.257627, 0.260411, 0.264866, 0.273219, 0.291782, 0.325194, 0.395731", \
             "0.257578, 0.260362, 0.264817, 0.273170, 0.291732, 0.325145, 0.395682", \
             "0.257522, 0.260307, 0.264762, 0.273115, 0.291677, 0.325089, 0.395626", \
             "0.257410, 0.260195, 0.264650, 0.273003, 0.291565, 0.324977, 0.395514", \
             "0.257080, 0.259864, 0.264319, 0.272672, 0.291234, 0.324647, 0.395184", \
             "0.256529, 0.259313, 0.263768, 0.272121, 0.290683, 0.324096, 0.394633", \
             "0.255805, 0.258589, 0.263044, 0.271397, 0.289960, 0.323372, 0.393909" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.021640, 0.028469, 0.037962, 0.054195, 0.089855, 0.155490, 0.298839", \
             "0.021811, 0.028501, 0.037880, 0.054400, 0.089764, 0.155623, 0.299021", \
             "0.021673, 0.028389, 0.037972, 0.054141, 0.089626, 0.155367, 0.298379", \
             "0.021588, 0.028477, 0.038026, 0.054323, 0.089709, 0.155390, 0.298348", \
             "0.021974, 0.028514, 0.038005, 0.054237, 0.089675, 0.155352, 0.298839", \
             "0.021619, 0.028393, 0.037879, 0.054228, 0.089766, 0.155607, 0.299010", \
             "0.021661, 0.028409, 0.037925, 0.054139, 0.089613, 0.155642, 0.299023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.309694, 0.314154, 0.321289, 0.334669, 0.364401, 0.417918, 0.530899", \
             "0.309644, 0.314104, 0.321240, 0.334619, 0.364351, 0.417869, 0.530850", \
             "0.309589, 0.314049, 0.321185, 0.334564, 0.364296, 0.417814, 0.530795", \
             "0.309477, 0.313937, 0.321073, 0.334452, 0.364184, 0.417701, 0.530683", \
             "0.309147, 0.313606, 0.320742, 0.334121, 0.363853, 0.417371, 0.530352", \
             "0.308596, 0.313055, 0.320191, 0.333570, 0.363302, 0.416820, 0.529801", \
             "0.307872, 0.312332, 0.319467, 0.332847, 0.362578, 0.416096, 0.529077" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.018281, 0.027769, 0.042600, 0.070891, 0.136046, 0.255678, 0.510895", \
             "0.018276, 0.027737, 0.042562, 0.070845, 0.136054, 0.255816, 0.511718", \
             "0.018375, 0.027787, 0.042576, 0.070966, 0.136017, 0.255868, 0.510720", \
             "0.018358, 0.027825, 0.042486, 0.070965, 0.136262, 0.255616, 0.511326", \
             "0.018361, 0.027806, 0.042565, 0.070844, 0.136411, 0.255688, 0.512837", \
             "0.018078, 0.027627, 0.042483, 0.070852, 0.135932, 0.256045, 0.512597", \
             "0.018156, 0.027717, 0.042585, 0.070859, 0.136160, 0.256585, 0.511919" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.305930, 0.308714, 0.313169, 0.321522, 0.340085, 0.373497, 0.444034", \
             "0.305881, 0.308665, 0.313120, 0.321473, 0.340035, 0.373448, 0.443985", \
             "0.305825, 0.308610, 0.313065, 0.321418, 0.339980, 0.373392, 0.443929", \
             "0.305713, 0.308498, 0.312953, 0.321306, 0.339868, 0.373280, 0.443817", \
             "0.305383, 0.308167, 0.312622, 0.320975, 0.339538, 0.372950, 0.443487", \
             "0.304832, 0.307616, 0.312071, 0.320424, 0.338987, 0.372399, 0.442936", \
             "0.304108, 0.306892, 0.311347, 0.319700, 0.338263, 0.371675, 0.442212" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.021640, 0.028469, 0.037962, 0.054195, 0.089855, 0.155490, 0.298839", \
             "0.021811, 0.028501, 0.037880, 0.054400, 0.089764, 0.155623, 0.299021", \
             "0.021673, 0.028389, 0.037972, 0.054141, 0.089626, 0.155367, 0.298379", \
             "0.021588, 0.028477, 0.038026, 0.054323, 0.089709, 0.155390, 0.298348", \
             "0.021974, 0.028514, 0.038005, 0.054237, 0.089675, 0.155352, 0.298839", \
             "0.021619, 0.028393, 0.037879, 0.054228, 0.089766, 0.155607, 0.299010", \
             "0.021661, 0.028409, 0.037925, 0.054139, 0.089613, 0.155642, 0.299023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.325395, 0.329855, 0.336991, 0.350370, 0.380102, 0.433619, 0.546601", \
             "0.325346, 0.329806, 0.336941, 0.350321, 0.380053, 0.433570, 0.546551", \
             "0.325291, 0.329750, 0.336886, 0.350266, 0.379997, 0.433515, 0.546496", \
             "0.325179, 0.329638, 0.336774, 0.350153, 0.379885, 0.433403, 0.546384", \
             "0.324848, 0.329308, 0.336443, 0.349823, 0.379555, 0.433072, 0.546053", \
             "0.324297, 0.328757, 0.335892, 0.349272, 0.379004, 0.432521, 0.545502", \
             "0.323573, 0.328033, 0.335169, 0.348548, 0.378280, 0.431797, 0.544779" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.018281, 0.027769, 0.042600, 0.070891, 0.136046, 0.255678, 0.510895", \
             "0.018276, 0.027737, 0.042562, 0.070845, 0.136054, 0.255816, 0.511718", \
             "0.018375, 0.027787, 0.042576, 0.070966, 0.136017, 0.255868, 0.510720", \
             "0.018358, 0.027825, 0.042486, 0.070965, 0.136262, 0.255616, 0.511326", \
             "0.018361, 0.027806, 0.042565, 0.070844, 0.136411, 0.255688, 0.512837", \
             "0.018078, 0.027627, 0.042483, 0.070852, 0.135932, 0.256045, 0.512597", \
             "0.018156, 0.027717, 0.042585, 0.070859, 0.136160, 0.256585, 0.511919" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.321631, 0.324416, 0.328871, 0.337224, 0.355786, 0.389198, 0.459735", \
             "0.321582, 0.324366, 0.328821, 0.337174, 0.355737, 0.389149, 0.459686", \
             "0.321527, 0.324311, 0.328766, 0.337119, 0.355682, 0.389094, 0.459631", \
             "0.321415, 0.324199, 0.328654, 0.337007, 0.355569, 0.388982, 0.459519", \
             "0.321084, 0.323868, 0.328323, 0.336676, 0.355239, 0.388651, 0.459188", \
             "0.320533, 0.323317, 0.327772, 0.336125, 0.354688, 0.388100, 0.458637", \
             "0.319809, 0.322594, 0.327049, 0.335402, 0.353964, 0.387376, 0.457913" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.021640, 0.028469, 0.037962, 0.054195, 0.089855, 0.155490, 0.298839", \
             "0.021811, 0.028501, 0.037880, 0.054400, 0.089764, 0.155623, 0.299021", \
             "0.021673, 0.028389, 0.037972, 0.054141, 0.089626, 0.155367, 0.298379", \
             "0.021588, 0.028477, 0.038026, 0.054323, 0.089709, 0.155390, 0.298348", \
             "0.021974, 0.028514, 0.038005, 0.054237, 0.089675, 0.155352, 0.298839", \
             "0.021619, 0.028393, 0.037879, 0.054228, 0.089766, 0.155607, 0.299010", \
             "0.021661, 0.028409, 0.037925, 0.054139, 0.089613, 0.155642, 0.299023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.018281, 0.027769, 0.042600, 0.070891, 0.136046, 0.255678, 0.510895", \
             "0.018276, 0.027737, 0.042562, 0.070845, 0.136054, 0.255816, 0.511718", \
             "0.018375, 0.027787, 0.042576, 0.070966, 0.136017, 0.255868, 0.510720", \
             "0.018358, 0.027825, 0.042486, 0.070965, 0.136262, 0.255616, 0.511326", \
             "0.018361, 0.027806, 0.042565, 0.070844, 0.136411, 0.255688, 0.512837", \
             "0.018078, 0.027627, 0.042483, 0.070852, 0.135932, 0.256045, 0.512597", \
             "0.018156, 0.027717, 0.042585, 0.070859, 0.136160, 0.256585, 0.511919" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.021640, 0.028469, 0.037962, 0.054195, 0.089855, 0.155490, 0.298839", \
             "0.021811, 0.028501, 0.037880, 0.054400, 0.089764, 0.155623, 0.299021", \
             "0.021673, 0.028389, 0.037972, 0.054141, 0.089626, 0.155367, 0.298379", \
             "0.021588, 0.028477, 0.038026, 0.054323, 0.089709, 0.155390, 0.298348", \
             "0.021974, 0.028514, 0.038005, 0.054237, 0.089675, 0.155352, 0.298839", \
             "0.021619, 0.028393, 0.037879, 0.054228, 0.089766, 0.155607, 0.299010", \
             "0.021661, 0.028409, 0.037925, 0.054139, 0.089613, 0.155642, 0.299023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.018281, 0.027769, 0.042600, 0.070891, 0.136046, 0.255678, 0.510895", \
             "0.018276, 0.027737, 0.042562, 0.070845, 0.136054, 0.255816, 0.511718", \
             "0.018375, 0.027787, 0.042576, 0.070966, 0.136017, 0.255868, 0.510720", \
             "0.018358, 0.027825, 0.042486, 0.070965, 0.136262, 0.255616, 0.511326", \
             "0.018361, 0.027806, 0.042565, 0.070844, 0.136411, 0.255688, 0.512837", \
             "0.018078, 0.027627, 0.042483, 0.070852, 0.135932, 0.256045, 0.512597", \
             "0.018156, 0.027717, 0.042585, 0.070859, 0.136160, 0.256585, 0.511919" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.021640, 0.028469, 0.037962, 0.054195, 0.089855, 0.155490, 0.298839", \
             "0.021811, 0.028501, 0.037880, 0.054400, 0.089764, 0.155623, 0.299021", \
             "0.021673, 0.028389, 0.037972, 0.054141, 0.089626, 0.155367, 0.298379", \
             "0.021588, 0.028477, 0.038026, 0.054323, 0.089709, 0.155390, 0.298348", \
             "0.021974, 0.028514, 0.038005, 0.054237, 0.089675, 0.155352, 0.298839", \
             "0.021619, 0.028393, 0.037879, 0.054228, 0.089766, 0.155607, 0.299010", \
             "0.021661, 0.028409, 0.037925, 0.054139, 0.089613, 0.155642, 0.299023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.018281, 0.027769, 0.042600, 0.070891, 0.136046, 0.255678, 0.510895", \
             "0.018276, 0.027737, 0.042562, 0.070845, 0.136054, 0.255816, 0.511718", \
             "0.018375, 0.027787, 0.042576, 0.070966, 0.136017, 0.255868, 0.510720", \
             "0.018358, 0.027825, 0.042486, 0.070965, 0.136262, 0.255616, 0.511326", \
             "0.018361, 0.027806, 0.042565, 0.070844, 0.136411, 0.255688, 0.512837", \
             "0.018078, 0.027627, 0.042483, 0.070852, 0.135932, 0.256045, 0.512597", \
             "0.018156, 0.027717, 0.042585, 0.070859, 0.136160, 0.256585, 0.511919" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.021640, 0.028469, 0.037962, 0.054195, 0.089855, 0.155490, 0.298839", \
             "0.021811, 0.028501, 0.037880, 0.054400, 0.089764, 0.155623, 0.299021", \
             "0.021673, 0.028389, 0.037972, 0.054141, 0.089626, 0.155367, 0.298379", \
             "0.021588, 0.028477, 0.038026, 0.054323, 0.089709, 0.155390, 0.298348", \
             "0.021974, 0.028514, 0.038005, 0.054237, 0.089675, 0.155352, 0.298839", \
             "0.021619, 0.028393, 0.037879, 0.054228, 0.089766, 0.155607, 0.299010", \
             "0.021661, 0.028409, 0.037925, 0.054139, 0.089613, 0.155642, 0.299023" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.018281, 0.027769, 0.042600, 0.070891, 0.136046, 0.255678, 0.510895", \
             "0.018276, 0.027737, 0.042562, 0.070845, 0.136054, 0.255816, 0.511718", \
             "0.018375, 0.027787, 0.042576, 0.070966, 0.136017, 0.255868, 0.510720", \
             "0.018358, 0.027825, 0.042486, 0.070965, 0.136262, 0.255616, 0.511326", \
             "0.018361, 0.027806, 0.042565, 0.070844, 0.136411, 0.255688, 0.512837", \
             "0.018078, 0.027627, 0.042483, 0.070852, 0.135932, 0.256045, 0.512597", \
             "0.018156, 0.027717, 0.042585, 0.070859, 0.136160, 0.256585, 0.511919" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.021640, 0.028469, 0.037962, 0.054195, 0.089855, 0.155490, 0.298839", \
             "0.021811, 0.028501, 0.037880, 0.054400, 0.089764, 0.155623, 0.299021", \
             "0.021673, 0.028389, 0.037972, 0.054141, 0.089626, 0.155367, 0.298379", \
             "0.021588, 0.028477, 0.038026, 0.054323, 0.089709, 0.155390, 0.298348", \
             "0.021974, 0.028514, 0.038005, 0.054237, 0.089675, 0.155352, 0.298839", \
             "0.021619, 0.028393, 0.037879, 0.054228, 0.089766, 0.155607, 0.299010", \
             "0.021661, 0.028409, 0.037925, 0.054139, 0.089613, 0.155642, 0.299023" \
           );
         }
      }
      timing() {
        related_pin : "RETN";
        timing_type  : clear;
        timing_sense : positive_unate;
          cell_fall(sram_512w_32b_120mhz_wwm_mem_out_delay_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.371525, 0.376512, 0.384491, 0.399452, 0.432699, 0.492544, 0.618883", \
              "0.374275, 0.379262, 0.387241, 0.402203, 0.435450, 0.495294, 0.621633", \
              "0.377343, 0.382330, 0.390309, 0.405270, 0.438517, 0.498362, 0.624701", \
              "0.383584, 0.388571, 0.396551, 0.411512, 0.444759, 0.504603, 0.630942", \
              "0.401991, 0.406978, 0.414957, 0.429918, 0.463165, 0.523010, 0.649349", \
              "0.432668, 0.437655, 0.445635, 0.460596, 0.493843, 0.553688, 0.680027", \
              "0.472973, 0.477960, 0.485939, 0.500900, 0.534147, 0.593992, 0.720331" \
            );
          }
          fall_transition(sram_512w_32b_120mhz_wwm_mem_out_slew_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.041824, 0.047399, 0.055970, 0.070779, 0.103306, 0.160670, 0.288417", \
              "0.041907, 0.047394, 0.056120, 0.070705, 0.102708, 0.160024, 0.288441", \
              "0.041919, 0.047461, 0.056014, 0.070906, 0.102412, 0.160769, 0.289213", \
              "0.041815, 0.047564, 0.056046, 0.071052, 0.102393, 0.159838, 0.287934", \
              "0.041783, 0.047394, 0.056159, 0.070768, 0.102273, 0.160030, 0.288426", \
              "0.041853, 0.047308, 0.055861, 0.070988, 0.102339, 0.160730, 0.288501", \
              "0.041743, 0.047280, 0.055748, 0.071212, 0.102488, 0.159613, 0.288930" \
            );
          }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.060364, 0.082322, 0.117456, 0.183332, 0.329722, 0.593225, 1.149509");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.043616, 0.043616, 0.043616, 0.043616, 0.043616, 0.043616, 0.043616");
        }
      }
    }
    pin(PENY) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.250000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
         cell_rise(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.175291, 0.181535, 0.190454, 0.208294, 0.234160, 0.295705, 0.393821", \
             "0.175242, 0.181486, 0.190405, 0.208244, 0.234111, 0.295656, 0.393771", \
             "0.175187, 0.181430, 0.190350, 0.208189, 0.234056, 0.295601, 0.393716", \
             "0.175075, 0.181318, 0.190238, 0.208077, 0.233944, 0.295489, 0.393604", \
             "0.174744, 0.180988, 0.189907, 0.207746, 0.233613, 0.295158, 0.393274", \
             "0.174193, 0.180437, 0.189356, 0.207195, 0.233062, 0.294607, 0.392723", \
             "0.173469, 0.179713, 0.188632, 0.206472, 0.232338, 0.293883, 0.391999" \
           );
         }
         rise_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.026448, 0.039940, 0.059691, 0.099781, 0.158649, 0.299128, 0.522525", \
             "0.026455, 0.039897, 0.059759, 0.099848, 0.158620, 0.299072, 0.522955", \
             "0.026432, 0.039863, 0.059604, 0.099801, 0.158749, 0.299080, 0.522589", \
             "0.026381, 0.039867, 0.059663, 0.099612, 0.158475, 0.298977, 0.523030", \
             "0.026481, 0.039874, 0.059582, 0.099655, 0.158710, 0.298965, 0.522959", \
             "0.026403, 0.039835, 0.059580, 0.099692, 0.158595, 0.299066, 0.522603", \
             "0.026546, 0.039753, 0.059603, 0.100013, 0.158596, 0.299176, 0.522623" \
           );
         }
         cell_fall(sram_512w_32b_120mhz_wwm_bist_mux_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.206042, 0.209940, 0.215509, 0.226646, 0.242796, 0.281220, 0.342476", \
             "0.205993, 0.209891, 0.215460, 0.226597, 0.242746, 0.281170, 0.342426", \
             "0.205938, 0.209836, 0.215405, 0.226542, 0.242691, 0.281115, 0.342371", \
             "0.205826, 0.209724, 0.215292, 0.226430, 0.242579, 0.281003, 0.342259", \
             "0.205495, 0.209393, 0.214962, 0.226099, 0.242249, 0.280673, 0.341928", \
             "0.204944, 0.208842, 0.214411, 0.225548, 0.241698, 0.280122, 0.341377", \
             "0.204220, 0.208118, 0.213687, 0.224824, 0.240974, 0.279398, 0.340654" \
           );
         }
         fall_transition(sram_512w_32b_120mhz_wwm_bist_mux_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.005, 0.012, 0.022, 0.042, 0.071, 0.140, 0.250");
           values ( \
             "0.018850, 0.026274, 0.037115, 0.059441, 0.092582, 0.172154, 0.299940", \
             "0.018794, 0.026194, 0.037050, 0.059438, 0.092448, 0.172176, 0.299829", \
             "0.018822, 0.026243, 0.037069, 0.059280, 0.092453, 0.171884, 0.299433", \
             "0.018872, 0.026243, 0.037118, 0.059397, 0.092397, 0.172144, 0.299995", \
             "0.018864, 0.026297, 0.037144, 0.059436, 0.092591, 0.172131, 0.300087", \
             "0.018878, 0.026290, 0.037042, 0.059387, 0.092475, 0.172201, 0.299778", \
             "0.019033, 0.026355, 0.037222, 0.059523, 0.092567, 0.172256, 0.299966" \
           );
         }
      }
    }
    pin(CLK) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.034903;
      clock : true;
      max_transition : 1.000;
      min_pulse_width_high : 0.032;
      min_pulse_width_low : 0.037;
      min_period : 0.652;
      minimum_period() {
        constraint : 0.652;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 0.689;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 0.738;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 0.753;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.000;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.001;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.002;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.003;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
      }

      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("20.300580, 20.300580, 20.300580, 20.300580, 20.300580, 20.300580, 20.300580");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.162461, 0.162461, 0.162461, 0.162461, 0.162461, 0.162461, 0.162461");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("20.793312, 20.793312, 20.793312, 20.793312, 20.793312, 20.793312, 20.793312");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.162461, 0.162461, 0.162461, 0.162461, 0.162461, 0.162461, 0.162461");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.668983, 21.668983, 21.668983, 21.668983, 21.668983, 21.668983, 21.668983");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.162461, 0.162461, 0.162461, 0.162461, 0.162461, 0.162461, 0.162461");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.668983, 21.668983, 21.668983, 21.668983, 21.668983, 21.668983, 21.668983");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.162461, 0.162461, 0.162461, 0.162461, 0.162461, 0.162461, 0.162461");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.269336, 22.269336, 22.269336, 22.269336, 22.269336, 22.269336, 22.269336");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.162319, 0.162319, 0.162319, 0.162319, 0.162319, 0.162319, 0.162319");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.338109, 22.338109, 22.338109, 22.338109, 22.338109, 22.338109, 22.338109");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.162894, 0.162894, 0.162894, 0.162894, 0.162894, 0.162894, 0.162894");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.181866, 22.181866, 22.181866, 22.181866, 22.181866, 22.181866, 22.181866");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.163081, 0.163081, 0.163081, 0.163081, 0.163081, 0.163081, 0.163081");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  !GWEN ) + (!TCEN & !TEN & !TGWEN )) \
                  & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("22.581715, 22.581715, 22.581715, 22.581715, 22.581715, 22.581715, 22.581715");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.162868, 0.162868, 0.162868, 0.162868, 0.162868, 0.162868, 0.162868");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("26.741246, 26.741246, 26.741246, 26.741246, 26.741246, 26.741246, 26.741246");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.163650, 0.163650, 0.163650, 0.163650, 0.163650, 0.163650, 0.163650");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("27.394733, 27.394733, 27.394733, 27.394733, 27.394733, 27.394733, 27.394733");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.163650, 0.163650, 0.163650, 0.163650, 0.163650, 0.163650, 0.163650");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("28.381524, 28.381524, 28.381524, 28.381524, 28.381524, 28.381524, 28.381524");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.163650, 0.163650, 0.163650, 0.163650, 0.163650, 0.163650, 0.163650");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("28.462896, 28.462896, 28.462896, 28.462896, 28.462896, 28.462896, 28.462896");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.163650, 0.163650, 0.163650, 0.163650, 0.163650, 0.163650, 0.163650");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("29.481873, 29.481873, 29.481873, 29.481873, 29.481873, 29.481873, 29.481873");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.163410, 0.163410, 0.163410, 0.163410, 0.163410, 0.163410, 0.163410");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("29.595166, 29.595166, 29.595166, 29.595166, 29.595166, 29.595166, 29.595166");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.163184, 0.163184, 0.163184, 0.163184, 0.163184, 0.163184, 0.163184");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("29.612708, 29.612708, 29.612708, 29.612708, 29.612708, 29.612708, 29.612708");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.163314, 0.163314, 0.163314, 0.163314, 0.163314, 0.163314, 0.163314");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ((!CEN & TEN &  GWEN ) + (!TCEN & !TEN & TGWEN )) \
                   & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("29.938639, 29.938639, 29.938639, 29.938639, 29.938639, 29.938639, 29.938639");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.163000, 0.163000, 0.163000, 0.163000, 0.163000, 0.163000, 0.163000");
        }
      }
      internal_power() {
        /* CLK de-select power table  */
        related_pg_pin : "VDDPE";
        when : "RETN & ((CEN & TEN) + (TCEN & !TEN))";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.042015, 0.042015, 0.042015, 0.042015, 0.042015, 0.042015, 0.042015");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.134166, 0.134166, 0.134166, 0.134166, 0.134166, 0.134166, 0.134166");
        }
      }
    }
    pin(CEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003932;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.087187, 0.088095, 0.089107, 0.091167, 0.097241, 0.107364, 0.120664", \
          "0.087914, 0.088858, 0.089912, 0.092055, 0.098375, 0.108908, 0.122747", \
          "0.088725, 0.089711, 0.090810, 0.093046, 0.099640, 0.110631, 0.125070", \
          "0.090375, 0.091444, 0.092636, 0.095062, 0.102214, 0.114135, 0.129797", \
          "0.095242, 0.096557, 0.098023, 0.101007, 0.109805, 0.124469, 0.143735", \
          "0.103353, 0.105078, 0.107001, 0.110915, 0.122457, 0.141693, 0.166966", \
          "0.114009, 0.116272, 0.118797, 0.123932, 0.139078, 0.164322, 0.197487" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.092010, 0.094314, 0.096883, 0.102109, 0.117524, 0.143215, 0.176967", \
          "0.092737, 0.095077, 0.097688, 0.102998, 0.118658, 0.144759, 0.179050", \
          "0.093548, 0.095930, 0.098585, 0.103988, 0.119923, 0.146481, 0.181373", \
          "0.095199, 0.097663, 0.100412, 0.106004, 0.122497, 0.149985, 0.186099", \
          "0.100065, 0.102776, 0.105799, 0.111949, 0.130088, 0.160320, 0.200038", \
          "0.108176, 0.111297, 0.114777, 0.121858, 0.142740, 0.177544, 0.223268", \
          "0.118832, 0.122491, 0.126572, 0.134875, 0.159362, 0.200172, 0.253789" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.065268, 0.063643, 0.061830, 0.058141, 0.047263, 0.029132, 0.005312", \
          "0.067252, 0.065627, 0.063814, 0.060125, 0.049247, 0.031116, 0.007296", \
          "0.069465, 0.067840, 0.066027, 0.062338, 0.051460, 0.033329, 0.009509", \
          "0.073967, 0.072342, 0.070529, 0.066840, 0.055962, 0.037831, 0.014011", \
          "0.087245, 0.085619, 0.083806, 0.080117, 0.069239, 0.051108, 0.027288", \
          "0.109374, 0.107748, 0.105935, 0.102246, 0.091368, 0.073237, 0.049417", \
          "0.138446, 0.136821, 0.135008, 0.131319, 0.120441, 0.102310, 0.078490" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.070092, 0.069862, 0.069606, 0.069084, 0.067546, 0.064982, 0.061614", \
          "0.072076, 0.071846, 0.071590, 0.071068, 0.069530, 0.066966, 0.063598", \
          "0.074289, 0.074059, 0.073802, 0.073281, 0.071743, 0.069179, 0.065811", \
          "0.078791, 0.078561, 0.078305, 0.077783, 0.076245, 0.073681, 0.070313", \
          "0.092068, 0.091838, 0.091582, 0.091060, 0.089522, 0.086959, 0.083590", \
          "0.114197, 0.113967, 0.113711, 0.113189, 0.111651, 0.109087, 0.105719", \
          "0.143270, 0.143040, 0.142783, 0.142262, 0.140724, 0.138160, 0.134792" \
        );
        }
      }
      /* RETN(R) to CEN(F) HD */
      timing() {
        related_pin : RETN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.209745, 0.209365, 0.208940, 0.208076, 0.205528, 0.201281, 0.195701", \
          "0.209745, 0.209365, 0.208940, 0.208076, 0.205528, 0.201281, 0.195701", \
          "0.209745, 0.209365, 0.208940, 0.208076, 0.205528, 0.201281, 0.195701", \
          "0.209745, 0.209365, 0.208940, 0.208076, 0.205528, 0.201281, 0.195701", \
          "0.209745, 0.209365, 0.208940, 0.208076, 0.205528, 0.201281, 0.195701", \
          "0.209745, 0.209365, 0.208940, 0.208076, 0.205528, 0.201281, 0.195701", \
          "0.209745, 0.209365, 0.208940, 0.208076, 0.205528, 0.201281, 0.195701" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.047827, 0.048161, 0.048533, 0.049290, 0.051524, 0.055246, 0.060137");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.038670, 0.039190, 0.039771, 0.040952, 0.044434, 0.050238, 0.057862");
        }
      }
    }
    bus(WEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.027705;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.077076, 0.076861, 0.076621, 0.076133, 0.074694, 0.072296, 0.069145", \
          "0.077125, 0.076910, 0.076670, 0.076182, 0.074743, 0.072345, 0.069194", \
          "0.077180, 0.076965, 0.076726, 0.076238, 0.074799, 0.072400, 0.069249", \
          "0.077292, 0.077077, 0.076838, 0.076350, 0.074911, 0.072512, 0.069362", \
          "0.077623, 0.077408, 0.077168, 0.076680, 0.075241, 0.072843, 0.069692", \
          "0.078174, 0.077959, 0.077719, 0.077231, 0.075792, 0.073394, 0.070243", \
          "0.078898, 0.078683, 0.078443, 0.077955, 0.076516, 0.074118, 0.070967" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.026181, 0.029731, 0.033691, 0.041748, 0.065507, 0.105107, 0.157132", \
          "0.026230, 0.029781, 0.033741, 0.041797, 0.065557, 0.105156, 0.157182", \
          "0.026285, 0.029836, 0.033796, 0.041852, 0.065612, 0.105211, 0.157237", \
          "0.026397, 0.029948, 0.033908, 0.041964, 0.065724, 0.105323, 0.157349", \
          "0.026728, 0.030278, 0.034238, 0.042295, 0.066054, 0.105654, 0.157680", \
          "0.027279, 0.030829, 0.034789, 0.042846, 0.066605, 0.106205, 0.158231", \
          "0.028003, 0.031553, 0.035513, 0.043570, 0.067329, 0.106929, 0.158954" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.066806, 0.066343, 0.065827, 0.064777, 0.061680, 0.056518, 0.049737", \
          "0.067434, 0.066953, 0.066417, 0.065325, 0.062105, 0.056738, 0.049688", \
          "0.068135, 0.067634, 0.067074, 0.065936, 0.062579, 0.056983, 0.049632", \
          "0.069561, 0.069018, 0.068412, 0.067179, 0.063543, 0.057482, 0.049520", \
          "0.073767, 0.073100, 0.072357, 0.070845, 0.066386, 0.058954, 0.049190", \
          "0.080776, 0.079904, 0.078933, 0.076955, 0.071124, 0.061406, 0.048639", \
          "0.089984, 0.088843, 0.087571, 0.084983, 0.077350, 0.064628, 0.047915" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.117220, 0.112991, 0.108275, 0.098681, 0.070385, 0.023226, 0.000000", \
          "0.117848, 0.113601, 0.108865, 0.099229, 0.070810, 0.023446, 0.000000", \
          "0.118549, 0.114282, 0.109523, 0.099840, 0.071284, 0.023691, 0.000000", \
          "0.119975, 0.115666, 0.110860, 0.101083, 0.072248, 0.024190, 0.000000", \
          "0.124180, 0.119749, 0.114806, 0.104749, 0.075091, 0.025661, 0.000000", \
          "0.131189, 0.126553, 0.121381, 0.110859, 0.079830, 0.028114, 0.000000", \
          "0.140397, 0.135492, 0.130020, 0.118887, 0.086055, 0.031336, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("1.287156, 1.287756, 1.288426, 1.289789, 1.293807, 1.300503, 1.309301");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("1.357239, 1.357651, 1.358110, 1.359044, 1.361799, 1.366390, 1.372422");
        }
      }
    }
    bus(A) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004755;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.166234, 0.166531, 0.166862, 0.167536, 0.169522, 0.172832, 0.177181", \
          "0.166284, 0.166580, 0.166911, 0.167585, 0.169571, 0.172882, 0.177231", \
          "0.166339, 0.166636, 0.166967, 0.167640, 0.169626, 0.172937, 0.177286", \
          "0.166451, 0.166748, 0.167079, 0.167752, 0.169738, 0.173049, 0.177398", \
          "0.166781, 0.167078, 0.167409, 0.168083, 0.170069, 0.173379, 0.177728", \
          "0.167332, 0.167629, 0.167960, 0.168634, 0.170620, 0.173930, 0.178279", \
          "0.168056, 0.168353, 0.168684, 0.169358, 0.171344, 0.174654, 0.179003" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.168050, 0.170967, 0.174221, 0.180840, 0.200363, 0.232901, 0.275649", \
          "0.168099, 0.171016, 0.174270, 0.180890, 0.200413, 0.232951, 0.275699", \
          "0.168154, 0.171071, 0.174325, 0.180945, 0.200468, 0.233006, 0.275754", \
          "0.168266, 0.171183, 0.174437, 0.181057, 0.200580, 0.233118, 0.275866", \
          "0.168597, 0.171514, 0.174768, 0.181388, 0.200910, 0.233448, 0.276197", \
          "0.169148, 0.172065, 0.175319, 0.181939, 0.201461, 0.233999, 0.276748", \
          "0.169872, 0.172789, 0.176043, 0.182663, 0.202185, 0.234723, 0.277472" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.037714, 0.037418, 0.037087, 0.036413, 0.034427, 0.031117, 0.026767", \
          "0.038343, 0.038046, 0.037715, 0.037041, 0.035055, 0.031745, 0.027396", \
          "0.039044, 0.038747, 0.038416, 0.037742, 0.035756, 0.032446, 0.028097", \
          "0.040470, 0.040173, 0.039842, 0.039168, 0.037182, 0.033872, 0.029523", \
          "0.044675, 0.044378, 0.044047, 0.043374, 0.041387, 0.038077, 0.033728", \
          "0.051684, 0.051387, 0.051056, 0.050383, 0.048396, 0.045086, 0.040737", \
          "0.060892, 0.060595, 0.060264, 0.059591, 0.057605, 0.054294, 0.049945" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.064015, 0.061098, 0.057844, 0.051224, 0.031701, 0.000000, 0.000000", \
          "0.064643, 0.061726, 0.058472, 0.051852, 0.032330, 0.000678, 0.000678", \
          "0.065344, 0.062427, 0.059173, 0.052553, 0.033031, 0.001434, 0.001434", \
          "0.066770, 0.063853, 0.060599, 0.053979, 0.034457, 0.002972, 0.002972", \
          "0.070976, 0.068058, 0.064805, 0.058185, 0.038662, 0.007508, 0.007508", \
          "0.077984, 0.075067, 0.071813, 0.065194, 0.045671, 0.015068, 0.015068", \
          "0.087193, 0.084276, 0.081022, 0.074402, 0.054879, 0.025000, 0.025000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.489093, 0.490186, 0.491405, 0.493885, 0.501198, 0.513386, 0.529399");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.500834, 0.501964, 0.503224, 0.505787, 0.513348, 0.525949, 0.542504");
        }
      }
    }
    bus(D) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002378;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.077652, 0.076988, 0.076247, 0.074740, 0.070296, 0.062889, 0.053159", \
          "0.077701, 0.077037, 0.076296, 0.074789, 0.070345, 0.062939, 0.053208", \
          "0.077756, 0.077092, 0.076351, 0.074844, 0.070401, 0.062994, 0.053263", \
          "0.077868, 0.077204, 0.076463, 0.074957, 0.070513, 0.063106, 0.053375", \
          "0.078199, 0.077535, 0.076794, 0.075287, 0.070843, 0.063437, 0.053706", \
          "0.078750, 0.078086, 0.077345, 0.075838, 0.071394, 0.063988, 0.054257", \
          "0.079474, 0.078810, 0.078069, 0.076562, 0.072118, 0.064712, 0.054981" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.035472, 0.039003, 0.042941, 0.050953, 0.074582, 0.113964, 0.165704", \
          "0.035521, 0.039052, 0.042990, 0.051003, 0.074632, 0.114014, 0.165754", \
          "0.035576, 0.039107, 0.043045, 0.051058, 0.074687, 0.114069, 0.165809", \
          "0.035689, 0.039219, 0.043158, 0.051170, 0.074799, 0.114181, 0.165921", \
          "0.036019, 0.039550, 0.043488, 0.051500, 0.075130, 0.114512, 0.166251", \
          "0.036570, 0.040101, 0.044039, 0.052051, 0.075681, 0.115063, 0.166802", \
          "0.037294, 0.040825, 0.044763, 0.052775, 0.076404, 0.115786, 0.167526" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.040732, 0.041396, 0.042137, 0.043644, 0.048088, 0.055494, 0.065225", \
          "0.042038, 0.042666, 0.043365, 0.044789, 0.048987, 0.055983, 0.065176", \
          "0.043495, 0.044081, 0.044735, 0.046066, 0.049990, 0.056529, 0.065120", \
          "0.046459, 0.046962, 0.047523, 0.048664, 0.052030, 0.057639, 0.065008", \
          "0.055201, 0.055458, 0.055744, 0.056327, 0.058047, 0.060913, 0.064678", \
          "0.069769, 0.069617, 0.069446, 0.069099, 0.068075, 0.066369, 0.064127", \
          "0.088910, 0.088218, 0.087447, 0.085878, 0.081250, 0.073537, 0.063403" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.061906, 0.058375, 0.054437, 0.046424, 0.022795, 0.000000, 0.000000", \
          "0.063212, 0.059644, 0.055665, 0.047569, 0.023694, 0.000539, 0.000000", \
          "0.064669, 0.061060, 0.057035, 0.048847, 0.024697, 0.001139, 0.000000", \
          "0.067633, 0.063941, 0.059823, 0.051445, 0.026737, 0.002361, 0.000000", \
          "0.076374, 0.072436, 0.068044, 0.059108, 0.032754, 0.005966, 0.000000", \
          "0.090943, 0.086595, 0.081746, 0.071879, 0.042782, 0.011973, 0.000000", \
          "0.110083, 0.105197, 0.099747, 0.088659, 0.055957, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & (! \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.197080, 0.197194, 0.197321, 0.197579, 0.198339, 0.199606, 0.201270");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.189142, 0.189321, 0.189520, 0.189925, 0.191120, 0.193111, 0.195727");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN & ( \
                (GWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.043979, 0.044093, 0.044220, 0.044477, 0.045238, 0.046505, 0.048169");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.047908, 0.048086, 0.048285, 0.048690, 0.049885, 0.051876, 0.054492");
        }
      }
    }
    bus(EMA) {
      bus_type : sram_512w_32b_120mhz_wwm_UPM;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003555;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.653106, 0.652442, 0.652075, 0.651587, 0.650148, 0.689419, 0.741158", \
          "0.653155, 0.652491, 0.652125, 0.651637, 0.650198, 0.689468, 0.741208", \
          "0.653210, 0.652546, 0.652180, 0.651692, 0.650253, 0.689523, 0.741263", \
          "0.653322, 0.652658, 0.652292, 0.651804, 0.650365, 0.689635, 0.741375", \
          "0.653653, 0.652989, 0.652622, 0.652135, 0.650696, 0.689966, 0.741706", \
          "0.654204, 0.653540, 0.653173, 0.652686, 0.651247, 0.690517, 0.742257", \
          "0.654928, 0.654264, 0.653897, 0.653409, 0.651970, 0.691241, 0.742981" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.653106, 0.652442, 0.652075, 0.651587, 0.650148, 0.689419, 0.741158", \
          "0.653155, 0.652491, 0.652125, 0.651637, 0.650198, 0.689468, 0.741208", \
          "0.653210, 0.652546, 0.652180, 0.651692, 0.650253, 0.689523, 0.741263", \
          "0.653322, 0.652658, 0.652292, 0.651804, 0.650365, 0.689635, 0.741375", \
          "0.653653, 0.652989, 0.652622, 0.652135, 0.650696, 0.689966, 0.741706", \
          "0.654204, 0.653540, 0.653173, 0.652686, 0.651247, 0.690517, 0.742257", \
          "0.654928, 0.654264, 0.653897, 0.653409, 0.651970, 0.691241, 0.742981" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.754156, 0.753492, 0.753126, 0.752638, 0.751199, 0.790469, 0.842209", \
          "0.754206, 0.753542, 0.753175, 0.752687, 0.751248, 0.790519, 0.842258", \
          "0.754261, 0.753597, 0.753230, 0.752742, 0.751303, 0.790574, 0.842314", \
          "0.754373, 0.753709, 0.753342, 0.752855, 0.751416, 0.790686, 0.842426", \
          "0.754704, 0.754040, 0.753673, 0.753185, 0.751746, 0.791016, 0.842756", \
          "0.755255, 0.754591, 0.754224, 0.753736, 0.752297, 0.791567, 0.843307", \
          "0.755979, 0.755314, 0.754948, 0.754460, 0.753021, 0.792291, 0.844031" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.754156, 0.753492, 0.753126, 0.752638, 0.751199, 0.790469, 0.842209", \
          "0.754206, 0.753542, 0.753175, 0.752687, 0.751248, 0.790519, 0.842258", \
          "0.754261, 0.753597, 0.753230, 0.752742, 0.751303, 0.790574, 0.842314", \
          "0.754373, 0.753709, 0.753342, 0.752855, 0.751416, 0.790686, 0.842426", \
          "0.754704, 0.754040, 0.753673, 0.753185, 0.751746, 0.791016, 0.842756", \
          "0.755255, 0.754591, 0.754224, 0.753736, 0.752297, 0.791567, 0.843307", \
          "0.755979, 0.755314, 0.754948, 0.754460, 0.753021, 0.792291, 0.844031" \
        );
        }
      }
    }
    pin(TEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005218;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.421024, 0.420739, 0.420421, 0.419773, 0.417863, 0.414681, 0.410499", \
          "0.421074, 0.420788, 0.420470, 0.419822, 0.417913, 0.414730, 0.410549", \
          "0.421129, 0.420843, 0.420525, 0.419878, 0.417968, 0.414785, 0.410604", \
          "0.421241, 0.420955, 0.420637, 0.419990, 0.418080, 0.414897, 0.410716", \
          "0.421571, 0.421286, 0.420968, 0.420320, 0.418411, 0.415228, 0.411046", \
          "0.422122, 0.421837, 0.421519, 0.420871, 0.418962, 0.415779, 0.411597", \
          "0.422846, 0.422561, 0.422243, 0.421595, 0.419686, 0.416503, 0.412321" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.397707, 0.404074, 0.411174, 0.425620, 0.468224, 0.539231, 0.632519", \
          "0.397757, 0.404123, 0.411224, 0.425670, 0.468274, 0.539280, 0.632568", \
          "0.397812, 0.404178, 0.411279, 0.425725, 0.468329, 0.539335, 0.632623", \
          "0.397924, 0.404290, 0.411391, 0.425837, 0.468441, 0.539447, 0.632735", \
          "0.398255, 0.404621, 0.411721, 0.426168, 0.468771, 0.539778, 0.633066", \
          "0.398806, 0.405172, 0.412272, 0.426719, 0.469322, 0.540329, 0.633617", \
          "0.399530, 0.405896, 0.412996, 0.427442, 0.470046, 0.541053, 0.634341" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN"; 
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.269559, 0.270017, 0.270528, 0.271567, 0.274632, 0.279739, 0.286450");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.454020, 0.454437, 0.454904, 0.455852, 0.458649, 0.463311, 0.469436");
        }
      }
    }
    pin(BEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003271;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.007394, 0.006860, 0.006265, 0.005053, 0.001479, 0.000000, 0.000000", \
          "0.007444, 0.006910, 0.006314, 0.005102, 0.001528, 0.000000, 0.000000", \
          "0.007499, 0.006965, 0.006369, 0.005157, 0.001583, 0.000000, 0.000000", \
          "0.007611, 0.007077, 0.006481, 0.005270, 0.001696, 0.000000, 0.000000", \
          "0.007942, 0.007408, 0.006812, 0.005600, 0.002026, 0.000000, 0.000000", \
          "0.008493, 0.007959, 0.007363, 0.006151, 0.002577, 0.000000, 0.000000", \
          "0.009217, 0.008683, 0.008087, 0.006875, 0.003301, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.052045, 0.055516, 0.059387, 0.067264, 0.090493, 0.129208, 0.180071", \
          "0.052094, 0.055565, 0.059436, 0.067313, 0.090542, 0.129257, 0.180120", \
          "0.052149, 0.055620, 0.059492, 0.067368, 0.090597, 0.129312, 0.180176", \
          "0.052261, 0.055732, 0.059604, 0.067480, 0.090709, 0.129424, 0.180288", \
          "0.052592, 0.056063, 0.059934, 0.067811, 0.091040, 0.129755, 0.180618", \
          "0.053143, 0.056614, 0.060485, 0.068362, 0.091591, 0.130306, 0.181169", \
          "0.053867, 0.057338, 0.061209, 0.069086, 0.092315, 0.131030, 0.181893" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.005493, 0.002022, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.005444, 0.001973, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.005389, 0.001918, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.005276, 0.001805, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.004946, 0.001475, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.004395, 0.000924, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.003671, 0.000200, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.542295, 0.542421, 0.542561, 0.542847, 0.543691, 0.545096, 0.546943");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.620273, 0.620454, 0.620655, 0.621064, 0.622271, 0.624283, 0.626927");
        }
      }
    }
    pin(TCEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004306;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.087187, 0.088095, 0.089107, 0.091167, 0.097241, 0.107364, 0.120664", \
          "0.087914, 0.088858, 0.089912, 0.092055, 0.098375, 0.108908, 0.122747", \
          "0.088725, 0.089711, 0.090810, 0.093046, 0.099640, 0.110631, 0.125070", \
          "0.090375, 0.091444, 0.092636, 0.095062, 0.102214, 0.114135, 0.129797", \
          "0.095242, 0.096557, 0.098023, 0.101007, 0.109805, 0.124469, 0.143735", \
          "0.103353, 0.105078, 0.107001, 0.110915, 0.122457, 0.141693, 0.166966", \
          "0.114009, 0.116272, 0.118797, 0.123932, 0.139078, 0.164322, 0.197487" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.092010, 0.094314, 0.096883, 0.102109, 0.117524, 0.143215, 0.176967", \
          "0.092737, 0.095077, 0.097688, 0.102998, 0.118658, 0.144759, 0.179050", \
          "0.093548, 0.095930, 0.098585, 0.103988, 0.119923, 0.146481, 0.181373", \
          "0.095199, 0.097663, 0.100412, 0.106004, 0.122497, 0.149985, 0.186099", \
          "0.100065, 0.102776, 0.105799, 0.111949, 0.130088, 0.160320, 0.200038", \
          "0.108176, 0.111297, 0.114777, 0.121858, 0.142740, 0.177544, 0.223268", \
          "0.118832, 0.122491, 0.126572, 0.134875, 0.159362, 0.200172, 0.253789" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.065268, 0.063643, 0.061830, 0.058141, 0.047263, 0.029132, 0.005312", \
          "0.067252, 0.065627, 0.063814, 0.060125, 0.049247, 0.031116, 0.007296", \
          "0.069465, 0.067840, 0.066027, 0.062338, 0.051460, 0.033329, 0.009509", \
          "0.073967, 0.072342, 0.070529, 0.066840, 0.055962, 0.037831, 0.014011", \
          "0.087245, 0.085619, 0.083806, 0.080117, 0.069239, 0.051108, 0.027288", \
          "0.109374, 0.107748, 0.105935, 0.102246, 0.091368, 0.073237, 0.049417", \
          "0.138446, 0.136821, 0.135008, 0.131319, 0.120441, 0.102310, 0.078490" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.070092, 0.069862, 0.069606, 0.069084, 0.067546, 0.064982, 0.061614", \
          "0.072076, 0.071846, 0.071590, 0.071068, 0.069530, 0.066966, 0.063598", \
          "0.074289, 0.074059, 0.073802, 0.073281, 0.071743, 0.069179, 0.065811", \
          "0.078791, 0.078561, 0.078305, 0.077783, 0.076245, 0.073681, 0.070313", \
          "0.092068, 0.091838, 0.091582, 0.091060, 0.089522, 0.086959, 0.083590", \
          "0.114197, 0.113967, 0.113711, 0.113189, 0.111651, 0.109087, 0.105719", \
          "0.143270, 0.143040, 0.142783, 0.142262, 0.140724, 0.138160, 0.134792" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.039505, 0.039805, 0.040139, 0.040819, 0.042824, 0.046166, 0.050557");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.041929, 0.042379, 0.042882, 0.043905, 0.046921, 0.051948, 0.058552");
        }
      }
    }
    bus(TWEN) {
      bus_type : sram_512w_32b_120mhz_wwm_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.027981;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.077076, 0.076861, 0.076621, 0.076133, 0.074694, 0.072296, 0.069145", \
          "0.077125, 0.076910, 0.076670, 0.076182, 0.074743, 0.072345, 0.069194", \
          "0.077180, 0.076965, 0.076726, 0.076238, 0.074799, 0.072400, 0.069249", \
          "0.077292, 0.077077, 0.076838, 0.076350, 0.074911, 0.072512, 0.069362", \
          "0.077623, 0.077408, 0.077168, 0.076680, 0.075241, 0.072843, 0.069692", \
          "0.078174, 0.077959, 0.077719, 0.077231, 0.075792, 0.073394, 0.070243", \
          "0.078898, 0.078683, 0.078443, 0.077955, 0.076516, 0.074118, 0.070967" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.026181, 0.029731, 0.033691, 0.041748, 0.065507, 0.105107, 0.157132", \
          "0.026230, 0.029781, 0.033741, 0.041797, 0.065557, 0.105156, 0.157182", \
          "0.026285, 0.029836, 0.033796, 0.041852, 0.065612, 0.105211, 0.157237", \
          "0.026397, 0.029948, 0.033908, 0.041964, 0.065724, 0.105323, 0.157349", \
          "0.026728, 0.030278, 0.034238, 0.042295, 0.066054, 0.105654, 0.157680", \
          "0.027279, 0.030829, 0.034789, 0.042846, 0.066605, 0.106205, 0.158231", \
          "0.028003, 0.031553, 0.035513, 0.043570, 0.067329, 0.106929, 0.158954" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.066806, 0.066343, 0.065827, 0.064777, 0.061680, 0.056518, 0.049737", \
          "0.067434, 0.066953, 0.066417, 0.065325, 0.062105, 0.056738, 0.049688", \
          "0.068135, 0.067634, 0.067074, 0.065936, 0.062579, 0.056983, 0.049632", \
          "0.069561, 0.069018, 0.068412, 0.067179, 0.063543, 0.057482, 0.049520", \
          "0.073767, 0.073100, 0.072357, 0.070845, 0.066386, 0.058954, 0.049190", \
          "0.080776, 0.079904, 0.078933, 0.076955, 0.071124, 0.061406, 0.048639", \
          "0.089984, 0.088843, 0.087571, 0.084983, 0.077350, 0.064628, 0.047915" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.117220, 0.112991, 0.108275, 0.098681, 0.070385, 0.023226, 0.000000", \
          "0.117848, 0.113601, 0.108865, 0.099229, 0.070810, 0.023446, 0.000000", \
          "0.118549, 0.114282, 0.109523, 0.099840, 0.071284, 0.023691, 0.000000", \
          "0.119975, 0.115666, 0.110860, 0.101083, 0.072248, 0.024190, 0.000000", \
          "0.124180, 0.119749, 0.114806, 0.104749, 0.075091, 0.025661, 0.000000", \
          "0.131189, 0.126553, 0.121381, 0.110859, 0.079830, 0.028114, 0.000000", \
          "0.140397, 0.135492, 0.130020, 0.118887, 0.086055, 0.031336, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.105534, 0.106425, 0.107419, 0.109441, 0.115405, 0.125344, 0.138402");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.135178, 0.136563, 0.138109, 0.141254, 0.150529, 0.165987, 0.186295");
        }
      }
    }
    bus(TA) {
      bus_type : sram_512w_32b_120mhz_wwm_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.004536;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.166234, 0.166531, 0.166862, 0.167536, 0.169522, 0.172832, 0.177181", \
          "0.166284, 0.166580, 0.166911, 0.167585, 0.169571, 0.172882, 0.177231", \
          "0.166339, 0.166636, 0.166967, 0.167640, 0.169626, 0.172937, 0.177286", \
          "0.166451, 0.166748, 0.167079, 0.167752, 0.169738, 0.173049, 0.177398", \
          "0.166781, 0.167078, 0.167409, 0.168083, 0.170069, 0.173379, 0.177728", \
          "0.167332, 0.167629, 0.167960, 0.168634, 0.170620, 0.173930, 0.178279", \
          "0.168056, 0.168353, 0.168684, 0.169358, 0.171344, 0.174654, 0.179003" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.168050, 0.170967, 0.174221, 0.180840, 0.200363, 0.232901, 0.275649", \
          "0.168099, 0.171016, 0.174270, 0.180890, 0.200413, 0.232951, 0.275699", \
          "0.168154, 0.171071, 0.174325, 0.180945, 0.200468, 0.233006, 0.275754", \
          "0.168266, 0.171183, 0.174437, 0.181057, 0.200580, 0.233118, 0.275866", \
          "0.168597, 0.171514, 0.174768, 0.181388, 0.200910, 0.233448, 0.276197", \
          "0.169148, 0.172065, 0.175319, 0.181939, 0.201461, 0.233999, 0.276748", \
          "0.169872, 0.172789, 0.176043, 0.182663, 0.202185, 0.234723, 0.277472" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.037714, 0.037418, 0.037087, 0.036413, 0.034427, 0.031117, 0.026767", \
          "0.038343, 0.038046, 0.037715, 0.037041, 0.035055, 0.031745, 0.027396", \
          "0.039044, 0.038747, 0.038416, 0.037742, 0.035756, 0.032446, 0.028097", \
          "0.040470, 0.040173, 0.039842, 0.039168, 0.037182, 0.033872, 0.029523", \
          "0.044675, 0.044378, 0.044047, 0.043374, 0.041387, 0.038077, 0.033728", \
          "0.051684, 0.051387, 0.051056, 0.050383, 0.048396, 0.045086, 0.040737", \
          "0.060892, 0.060595, 0.060264, 0.059591, 0.057605, 0.054294, 0.049945" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.064015, 0.061098, 0.057844, 0.051224, 0.031701, 0.000000, 0.000000", \
          "0.064643, 0.061726, 0.058472, 0.051852, 0.032330, 0.000678, 0.000678", \
          "0.065344, 0.062427, 0.059173, 0.052553, 0.033031, 0.001434, 0.001434", \
          "0.066770, 0.063853, 0.060599, 0.053979, 0.034457, 0.002972, 0.002972", \
          "0.070976, 0.068058, 0.064805, 0.058185, 0.038662, 0.007508, 0.007508", \
          "0.077984, 0.075067, 0.071813, 0.065194, 0.045671, 0.015068, 0.015068", \
          "0.087193, 0.084276, 0.081022, 0.074402, 0.054879, 0.025000, 0.025000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.489255, 0.490307, 0.491480, 0.493866, 0.500903, 0.512631, 0.528039");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.499213, 0.500239, 0.501384, 0.503713, 0.510582, 0.522030, 0.537071");
        }
      }
    }
    bus(TD) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : TA;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.002874;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.077652, 0.076988, 0.076247, 0.074740, 0.070296, 0.062889, 0.053159", \
          "0.077701, 0.077037, 0.076296, 0.074789, 0.070345, 0.062939, 0.053208", \
          "0.077756, 0.077092, 0.076351, 0.074844, 0.070401, 0.062994, 0.053263", \
          "0.077868, 0.077204, 0.076463, 0.074957, 0.070513, 0.063106, 0.053375", \
          "0.078199, 0.077535, 0.076794, 0.075287, 0.070843, 0.063437, 0.053706", \
          "0.078750, 0.078086, 0.077345, 0.075838, 0.071394, 0.063988, 0.054257", \
          "0.079474, 0.078810, 0.078069, 0.076562, 0.072118, 0.064712, 0.054981" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.035472, 0.039003, 0.042941, 0.050953, 0.074582, 0.113964, 0.165704", \
          "0.035521, 0.039052, 0.042990, 0.051003, 0.074632, 0.114014, 0.165754", \
          "0.035576, 0.039107, 0.043045, 0.051058, 0.074687, 0.114069, 0.165809", \
          "0.035689, 0.039219, 0.043158, 0.051170, 0.074799, 0.114181, 0.165921", \
          "0.036019, 0.039550, 0.043488, 0.051500, 0.075130, 0.114512, 0.166251", \
          "0.036570, 0.040101, 0.044039, 0.052051, 0.075681, 0.115063, 0.166802", \
          "0.037294, 0.040825, 0.044763, 0.052775, 0.076404, 0.115786, 0.167526" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.040732, 0.041396, 0.042137, 0.043644, 0.048088, 0.055494, 0.065225", \
          "0.042038, 0.042666, 0.043365, 0.044789, 0.048987, 0.055983, 0.065176", \
          "0.043495, 0.044081, 0.044735, 0.046066, 0.049990, 0.056529, 0.065120", \
          "0.046459, 0.046962, 0.047523, 0.048664, 0.052030, 0.057639, 0.065008", \
          "0.055201, 0.055458, 0.055744, 0.056327, 0.058047, 0.060913, 0.064678", \
          "0.069769, 0.069617, 0.069446, 0.069099, 0.068075, 0.066369, 0.064127", \
          "0.088910, 0.088218, 0.087447, 0.085878, 0.081250, 0.073537, 0.063403" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.061906, 0.058375, 0.054437, 0.046424, 0.022795, 0.000000, 0.000000", \
          "0.063212, 0.059644, 0.055665, 0.047569, 0.023694, 0.000539, 0.000000", \
          "0.064669, 0.061060, 0.057035, 0.048847, 0.024697, 0.001139, 0.000000", \
          "0.067633, 0.063941, 0.059823, 0.051445, 0.026737, 0.002361, 0.000000", \
          "0.076374, 0.072436, 0.068044, 0.059108, 0.032754, 0.005966, 0.000000", \
          "0.090943, 0.086595, 0.081746, 0.071879, 0.042782, 0.011973, 0.000000", \
          "0.110083, 0.105197, 0.099747, 0.088659, 0.055957, 0.019864, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & (! \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.198524, 0.198551, 0.198581, 0.198642, 0.198823, 0.199125, 0.199522");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.188329, 0.188384, 0.188446, 0.188570, 0.188938, 0.189551, 0.190356");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN &  !TEN & ( \
                   (TGWEN) \
                   )";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.045373, 0.045400, 0.045430, 0.045492, 0.045673, 0.045975, 0.046371");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.047842, 0.047897, 0.047959, 0.048083, 0.048451, 0.049064, 0.049869");
        }
       }
    }
    bus(TQ) {
      bus_type : sram_512w_32b_120mhz_wwm_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007056;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.001845", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.001894", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.001949", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002062", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002392", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.002943", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.003667" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.108163, 0.109258, 0.110479, 0.112963, 0.120288, 0.132498, 0.148539", \
          "0.108114, 0.109208, 0.110429, 0.112913, 0.120239, 0.132449, 0.148489", \
          "0.108059, 0.109153, 0.110374, 0.112858, 0.120184, 0.132393, 0.148434", \
          "0.107946, 0.109041, 0.110262, 0.112746, 0.120072, 0.132281, 0.148322", \
          "0.107616, 0.108710, 0.109931, 0.112415, 0.119741, 0.131951, 0.147992", \
          "0.107065, 0.108159, 0.109380, 0.111864, 0.119190, 0.131400, 0.147441", \
          "0.106341, 0.107436, 0.108657, 0.111141, 0.118466, 0.130676, 0.146717" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.080603, 0.077769, 0.074609, 0.068178, 0.049214, 0.017607, 0.000000", \
          "0.080554, 0.077720, 0.074559, 0.068129, 0.049165, 0.017557, 0.000000", \
          "0.080499, 0.077665, 0.074504, 0.068074, 0.049109, 0.017502, 0.000000", \
          "0.080386, 0.077553, 0.074392, 0.067962, 0.048997, 0.017390, 0.000000", \
          "0.080056, 0.077222, 0.074061, 0.067631, 0.048667, 0.017060, 0.000000", \
          "0.079505, 0.076671, 0.073510, 0.067080, 0.048116, 0.016509, 0.000000", \
          "0.078781, 0.075947, 0.072786, 0.066356, 0.047392, 0.015785, 0.000000" \
        );
        }
      }
    }
    pin(GWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007929;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.062151, 0.062133, 0.062112, 0.062070, 0.061947, 0.061741, 0.061470", \
          "0.062201, 0.062182, 0.062162, 0.062120, 0.061996, 0.061790, 0.061520", \
          "0.062256, 0.062237, 0.062217, 0.062175, 0.062051, 0.061845, 0.061575", \
          "0.062368, 0.062349, 0.062329, 0.062287, 0.062163, 0.061957, 0.061687", \
          "0.062698, 0.062680, 0.062659, 0.062618, 0.062494, 0.062288, 0.062018", \
          "0.063249, 0.063231, 0.063210, 0.063169, 0.063045, 0.062839, 0.062569", \
          "0.063973, 0.063955, 0.063934, 0.063892, 0.063769, 0.063563, 0.063292" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.060623, 0.062326, 0.064226, 0.068092, 0.079492, 0.098493, 0.123456", \
          "0.060672, 0.062376, 0.064276, 0.068141, 0.079542, 0.098543, 0.123506", \
          "0.060727, 0.062431, 0.064331, 0.068197, 0.079597, 0.098598, 0.123561", \
          "0.060839, 0.062543, 0.064443, 0.068309, 0.079709, 0.098710, 0.123673", \
          "0.061170, 0.062873, 0.064774, 0.068639, 0.080040, 0.099040, 0.124004", \
          "0.061721, 0.063424, 0.065325, 0.069190, 0.080591, 0.099591, 0.124555", \
          "0.062445, 0.064148, 0.066048, 0.069914, 0.081315, 0.100315, 0.125279" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.106727, 0.105390, 0.103899, 0.100864, 0.091916, 0.077002, 0.057408", \
          "0.107355, 0.106018, 0.104527, 0.101493, 0.092544, 0.077630, 0.058036", \
          "0.108056, 0.106719, 0.105228, 0.102194, 0.093245, 0.078331, 0.058737", \
          "0.109482, 0.108145, 0.106654, 0.103620, 0.094671, 0.079757, 0.060163", \
          "0.113688, 0.112351, 0.110859, 0.107825, 0.098877, 0.083962, 0.064369", \
          "0.120697, 0.119360, 0.117868, 0.114834, 0.105885, 0.090971, 0.071378", \
          "0.129905, 0.128568, 0.127076, 0.124042, 0.115094, 0.100180, 0.080586" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.122272, 0.119213, 0.115801, 0.108859, 0.088387, 0.054266, 0.009438", \
          "0.122901, 0.119841, 0.116429, 0.109488, 0.089015, 0.054894, 0.010067", \
          "0.123601, 0.120542, 0.117130, 0.110188, 0.089716, 0.055595, 0.010768", \
          "0.125027, 0.121968, 0.118556, 0.111614, 0.091142, 0.057021, 0.012194", \
          "0.129233, 0.126174, 0.122762, 0.115820, 0.095347, 0.061227, 0.016399", \
          "0.136242, 0.133183, 0.129771, 0.122829, 0.102356, 0.068236, 0.023408", \
          "0.145450, 0.142391, 0.138979, 0.132037, 0.111565, 0.077444, 0.032616" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("3.850854, 3.852198, 3.853698, 3.856748, 3.865743, 3.880735, 3.900432");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("4.109309, 4.110320, 4.111448, 4.113743, 4.120511, 4.131791, 4.146610");
        }
      }
    }
    pin(TGWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.007921;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.077076, 0.076861, 0.076621, 0.076133, 0.074694, 0.072296, 0.069145", \
          "0.077125, 0.076910, 0.076670, 0.076182, 0.074743, 0.072345, 0.069194", \
          "0.077180, 0.076965, 0.076726, 0.076238, 0.074799, 0.072400, 0.069249", \
          "0.077292, 0.077077, 0.076838, 0.076350, 0.074911, 0.072512, 0.069362", \
          "0.077623, 0.077408, 0.077168, 0.076680, 0.075241, 0.072843, 0.069692", \
          "0.078174, 0.077959, 0.077719, 0.077231, 0.075792, 0.073394, 0.070243", \
          "0.078898, 0.078683, 0.078443, 0.077955, 0.076516, 0.074118, 0.070967" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.026181, 0.029731, 0.033691, 0.041748, 0.065507, 0.105107, 0.157132", \
          "0.026230, 0.029781, 0.033741, 0.041797, 0.065557, 0.105156, 0.157182", \
          "0.026285, 0.029836, 0.033796, 0.041852, 0.065612, 0.105211, 0.157237", \
          "0.026397, 0.029948, 0.033908, 0.041964, 0.065724, 0.105323, 0.157349", \
          "0.026728, 0.030278, 0.034238, 0.042295, 0.066054, 0.105654, 0.157680", \
          "0.027279, 0.030829, 0.034789, 0.042846, 0.066605, 0.106205, 0.158231", \
          "0.028003, 0.031553, 0.035513, 0.043570, 0.067329, 0.106929, 0.158954" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.066806, 0.066343, 0.065827, 0.064777, 0.061680, 0.056518, 0.049737", \
          "0.067434, 0.066953, 0.066417, 0.065325, 0.062105, 0.056738, 0.049688", \
          "0.068135, 0.067634, 0.067074, 0.065936, 0.062579, 0.056983, 0.049632", \
          "0.069561, 0.069018, 0.068412, 0.067179, 0.063543, 0.057482, 0.049520", \
          "0.073767, 0.073100, 0.072357, 0.070845, 0.066386, 0.058954, 0.049190", \
          "0.080776, 0.079904, 0.078933, 0.076955, 0.071124, 0.061406, 0.048639", \
          "0.089984, 0.088843, 0.087571, 0.084983, 0.077350, 0.064628, 0.047915" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.117220, 0.112991, 0.108275, 0.098681, 0.070385, 0.023226, 0.000000", \
          "0.117848, 0.113601, 0.108865, 0.099229, 0.070810, 0.023446, 0.000000", \
          "0.118549, 0.114282, 0.109523, 0.099840, 0.071284, 0.023691, 0.000000", \
          "0.119975, 0.115666, 0.110860, 0.101083, 0.072248, 0.024190, 0.000000", \
          "0.124180, 0.119749, 0.114806, 0.104749, 0.075091, 0.025661, 0.000000", \
          "0.131189, 0.126553, 0.121381, 0.110859, 0.079830, 0.028114, 0.000000", \
          "0.140397, 0.135492, 0.130020, 0.118887, 0.086055, 0.031336, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.227067, 0.228244, 0.229557, 0.232229, 0.240110, 0.253243, 0.270498");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.152958, 0.154467, 0.156152, 0.159578, 0.169682, 0.186522, 0.208647");
        }
      }
    }
    pin(RETN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_gating_pin (power_pin_1, "1");
      direction : input;
      capacitance : 0.004454;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.087425, 0.088182, 0.089026, 0.090743, 0.095807, 0.104247, 0.115335", \
          "0.088152, 0.088946, 0.089831, 0.091631, 0.096941, 0.105791, 0.117418", \
          "0.088963, 0.089798, 0.090728, 0.092622, 0.098206, 0.107514, 0.119741", \
          "0.090613, 0.091531, 0.092555, 0.094638, 0.100780, 0.111018, 0.124468", \
          "0.095480, 0.096644, 0.097942, 0.100583, 0.108371, 0.121352, 0.138406", \
          "0.103591, 0.105165, 0.106920, 0.110491, 0.121023, 0.138576, 0.161637", \
          "0.114247, 0.116359, 0.118715, 0.123509, 0.137645, 0.161205, 0.192158" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.087673, 0.092727, 0.098364, 0.109832, 0.143653, 0.200021, 0.274078", \
          "0.088400, 0.093491, 0.099169, 0.110720, 0.144787, 0.201565, 0.276160", \
          "0.089211, 0.094343, 0.100066, 0.111711, 0.146052, 0.203288, 0.278483", \
          "0.090861, 0.096076, 0.101893, 0.113727, 0.148626, 0.206792, 0.283210", \
          "0.095728, 0.101189, 0.107280, 0.119672, 0.156217, 0.217126, 0.297148", \
          "0.103839, 0.109710, 0.116258, 0.129580, 0.168869, 0.234350, 0.320379", \
          "0.114495, 0.120904, 0.128053, 0.142597, 0.185490, 0.256979, 0.350900" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.065506, 0.063730, 0.061749, 0.057717, 0.045829, 0.026015, 0.000000", \
          "0.067490, 0.065714, 0.063733, 0.059701, 0.047813, 0.027999, 0.001967", \
          "0.069703, 0.067927, 0.065945, 0.061914, 0.050026, 0.030211, 0.004180", \
          "0.074205, 0.072429, 0.070448, 0.066416, 0.054528, 0.034714, 0.008682", \
          "0.087483, 0.085706, 0.083725, 0.079694, 0.067805, 0.047991, 0.021959", \
          "0.109612, 0.107835, 0.105854, 0.101823, 0.089934, 0.070120, 0.044088", \
          "0.138684, 0.136908, 0.134927, 0.130895, 0.119007, 0.099193, 0.073161" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.065755, 0.068275, 0.071087, 0.076806, 0.093675, 0.121789, 0.158725", \
          "0.067739, 0.070259, 0.073071, 0.078790, 0.095659, 0.123773, 0.160709", \
          "0.069951, 0.072472, 0.075283, 0.081003, 0.097872, 0.125986, 0.162922", \
          "0.074454, 0.076974, 0.079785, 0.085505, 0.102374, 0.130488, 0.167424", \
          "0.087731, 0.090251, 0.093063, 0.098783, 0.115651, 0.143765, 0.180701", \
          "0.109860, 0.112380, 0.115192, 0.120911, 0.137780, 0.165894, 0.202830", \
          "0.138932, 0.141453, 0.144264, 0.149984, 0.166853, 0.194967, 0.231903" \
        );
        }
      }
      /* CEN(R) to RETN(F) HD */
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.754156, 0.753492, 0.753126, 0.752638, 0.751199, 0.790469, 0.842209", \
          "0.754206, 0.753542, 0.753175, 0.752687, 0.751248, 0.790519, 0.842258", \
          "0.754261, 0.753597, 0.753230, 0.752742, 0.751303, 0.790574, 0.842314", \
          "0.754373, 0.753709, 0.753342, 0.752855, 0.751416, 0.790686, 0.842426", \
          "0.754704, 0.754040, 0.753673, 0.753185, 0.751746, 0.791016, 0.842756", \
          "0.755255, 0.754591, 0.754224, 0.753736, 0.752297, 0.791567, 0.843307", \
          "0.755979, 0.755314, 0.754948, 0.754460, 0.753021, 0.792291, 0.844031" \
        );
        }
      }
    }
    pin(PEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.006945;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
      related_pg_pin : "VDDPE";
      when : "RETN & TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.000000, 0.000107, 0.000324, 0.000767, 0.002074, 0.004252, 0.007113");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.012169, 0.012302, 0.012450, 0.012752, 0.013641, 0.015124, 0.017073");
        }
      }
    }
    pin(TPEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.001777;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599", \
          "0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599, 0.098599" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480", \
          "0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480, 0.042480" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
        fall_constraint(sram_512w_32b_120mhz_wwm_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
          "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & !TEN";
        rise_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000");
        }
        fall_power(sram_512w_32b_120mhz_wwm_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.006875, 0.007016, 0.007173, 0.007492, 0.008433, 0.010002, 0.012063");
        }
      }
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : primary_power;
    }
    /* Retention-Mode Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RETN";
      value : 0.000e+00;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RETN";
      value : 0.104123;
    }
    /* Default Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.25848;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 0.102134;
    }
  }
}
