

================================================================
== Vivado HLS Report for 'superres_xcel'
================================================================
* Date:           Wed Dec 11 18:19:21 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
    +---------+---------+-----------+-----------+---------+---------+----------+
    |  4354655|  8054547| 43.547 ms | 80.545 ms |  4354651|  8054543| dataflow |
    +---------+---------+-----------+-----------+---------+---------+----------+

    + Detail: 
        * Instance: 
        +-------------------+------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                   |                  |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |      Instance     |      Module      |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------+------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |convolve_U0        |convolve          |  4354650|  8054542| 43.547 ms | 80.545 ms |  4354650|  8054542|   none  |
        |convolve_1_U0      |convolve_1        |  4178998|  7729654| 41.790 ms | 77.297 ms |  4178998|  7729654|   none  |
        |convolve_2_U0      |convolve_2        |  4006962|  7411454| 40.070 ms | 74.115 ms |  4006962|  7411454|   none  |
        |upsample_100_2_U0  |upsample_100_2_s  |   110701|   110701|  1.107 ms |  1.107 ms |   110701|   110701|   none  |
        +-------------------+------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |       12|      -|     201|    336|    -|
|Instance         |       16|     12|   23217|  10654|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       28|     12|   23418|  10992|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       10|      5|      22|     20|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------+------------------+---------+-------+------+------+-----+
    |      Instance     |      Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------+------------------+---------+-------+------+------+-----+
    |convolve_U0        |convolve          |        5|      4|  7712|  3468|    0|
    |convolve_1_U0      |convolve_1        |        5|      4|  7712|  3468|    0|
    |convolve_2_U0      |convolve_2        |        5|      4|  7711|  3459|    0|
    |upsample_100_2_U0  |upsample_100_2_s  |        1|      0|    82|   259|    0|
    +-------------------+------------------+---------+-------+------+------+-----+
    |Total              |                  |       16|     12| 23217| 10654|    0|
    +-------------------+------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------------+---------+----+----+-----+------+-----+---------+
    |        Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |layer0_out_V_V_U    |        4|  67|   0|    -|  1200|   32|    38400|
    |layer1_out_V_V_U    |        4|  67|   0|    -|  1200|   32|    38400|
    |upsample_out_V_V_U  |        4|  67|   0|    -|  1200|   32|    38400|
    +--------------------+---------+----+----+-----+------+-----+---------+
    |Total               |       12| 201|   0|    0|  3600|   96|   115200|
    +--------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|input_image_V_V_dout     |  in |   32|   ap_fifo  |  input_image_V_V |    pointer   |
|input_image_V_V_empty_n  |  in |    1|   ap_fifo  |  input_image_V_V |    pointer   |
|input_image_V_V_read     | out |    1|   ap_fifo  |  input_image_V_V |    pointer   |
|output_image_V_V_din     | out |   32|   ap_fifo  | output_image_V_V |    pointer   |
|output_image_V_V_full_n  |  in |    1|   ap_fifo  | output_image_V_V |    pointer   |
|output_image_V_V_write   | out |    1|   ap_fifo  | output_image_V_V |    pointer   |
|ap_clk                   |  in |    1| ap_ctrl_hs |   superres_xcel  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   superres_xcel  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   superres_xcel  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   superres_xcel  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   superres_xcel  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   superres_xcel  | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   superres_xcel  | return value |
+-------------------------+-----+-----+------------+------------------+--------------+

