// Seed: 2314033975
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  wire id_4;
  wire id_5;
  ;
  logic id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd32,
    parameter id_5 = 32'd49
) (
    input supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire _id_3,
    input uwire id_4,
    output supply0 _id_5,
    input tri1 id_6,
    input wand id_7,
    output wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input tri1 id_11,
    input supply1 id_12,
    input wor id_13,
    input tri1 id_14,
    input tri1 id_15,
    input wand id_16
);
  wire [id_3 : -1] id_18;
  initial begin : LABEL_0
    deassign id_8;
  end
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18
  );
  logic [id_5 : 1] id_19;
  ;
endmodule : SymbolIdentifier
