// Seed: 4118522375
macromodule module_0;
  id_1(
      .id_0('d0), .id_1(id_2)
  ); id_4(
      .id_0(1),
      .id_1(1'h0),
      .id_2((1'h0)),
      .id_3(id_2),
      .id_4(id_2),
      .id_5(id_2),
      .id_6(1),
      .id_7(1)
  );
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wor id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    output wor id_7,
    output tri1 id_8
);
  id_10 :
  assert property (@(posedge id_3 - id_6) id_1)
  else id_10 = 1;
  wire  id_11;
  module_0();
  uwire id_12 = 1 - id_0 && id_12 && id_0;
  tri id_13, id_14 = {1 + 1{1}}, id_15, id_16, id_17 = id_16;
endmodule
