
/home/vaillant/ppc2/perf/malardalen/ppc-eabi/gcc-4.4.2/lms/lms.elf:     file format elf32-powerpc


Disassembly of section .init:

01800094 <__init>:
 1800094:	94 21 ff f0 	stwu    r1,-16(r1)
 1800098:	7c 08 02 a6 	mflr    r0
 180009c:	90 01 00 14 	stw     r0,20(r1)
 18000a0:	48 00 00 f9 	bl      1800198 <frame_dummy>
 18000a4:	48 00 0e 95 	bl      1800f38 <__do_global_ctors_aux>
 18000a8:	80 01 00 14 	lwz     r0,20(r1)
 18000ac:	7c 08 03 a6 	mtlr    r0
 18000b0:	38 21 00 10 	addi    r1,r1,16
 18000b4:	4e 80 00 20 	blr

Disassembly of section .text:

018000b8 <__do_global_dtors_aux>:
 18000b8:	94 21 ff e8 	stwu    r1,-24(r1)
 18000bc:	7c 08 02 a6 	mflr    r0
 18000c0:	93 e1 00 14 	stw     r31,20(r1)
 18000c4:	3f e0 01 81 	lis     r31,385
 18000c8:	90 01 00 1c 	stw     r0,28(r1)
 18000cc:	88 1f 12 14 	lbz     r0,4628(r31)
 18000d0:	93 81 00 08 	stw     r28,8(r1)
 18000d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18000d8:	93 a1 00 0c 	stw     r29,12(r1)
 18000dc:	93 c1 00 10 	stw     r30,16(r1)
 18000e0:	40 9e 00 7c 	bne-    cr7,180015c <__do_global_dtors_aux+0xa4>
 18000e4:	3f 80 01 81 	lis     r28,385
 18000e8:	3f a0 01 81 	lis     r29,385
 18000ec:	3b 9c 11 d0 	addi    r28,r28,4560
 18000f0:	3b bd 11 d4 	addi    r29,r29,4564
 18000f4:	7f bc e8 50 	subf    r29,r28,r29
 18000f8:	3f c0 01 81 	lis     r30,385
 18000fc:	7f bd 16 70 	srawi   r29,r29,2
 1800100:	81 3e 12 18 	lwz     r9,4632(r30)
 1800104:	3b bd ff ff 	addi    r29,r29,-1
 1800108:	7f 89 e8 40 	cmplw   cr7,r9,r29
 180010c:	40 9c 00 2c 	bge-    cr7,1800138 <__do_global_dtors_aux+0x80>
 1800110:	3b de 12 18 	addi    r30,r30,4632
 1800114:	39 29 00 01 	addi    r9,r9,1
 1800118:	55 20 10 3a 	rlwinm  r0,r9,2,0,29
 180011c:	91 3e 00 00 	stw     r9,0(r30)
 1800120:	7c 1c 00 2e 	lwzx    r0,r28,r0
 1800124:	7c 09 03 a6 	mtctr   r0
 1800128:	4e 80 04 21 	bctrl
 180012c:	81 3e 00 00 	lwz     r9,0(r30)
 1800130:	7f 89 e8 40 	cmplw   cr7,r9,r29
 1800134:	41 9c ff e0 	blt+    cr7,1800114 <__do_global_dtors_aux+0x5c>
 1800138:	3d 20 00 00 	lis     r9,0
 180013c:	38 09 00 00 	addi    r0,r9,0
 1800140:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800144:	41 9e 00 10 	beq-    cr7,1800154 <__do_global_dtors_aux+0x9c>
 1800148:	3c 60 01 81 	lis     r3,385
 180014c:	38 63 10 90 	addi    r3,r3,4240
 1800150:	4a 7f fe b1 	bl      0 <__init-0x1800094>
 1800154:	38 00 00 01 	li      r0,1
 1800158:	98 1f 12 14 	stb     r0,4628(r31)
 180015c:	80 01 00 1c 	lwz     r0,28(r1)
 1800160:	83 81 00 08 	lwz     r28,8(r1)
 1800164:	7c 08 03 a6 	mtlr    r0
 1800168:	83 a1 00 0c 	lwz     r29,12(r1)
 180016c:	83 c1 00 10 	lwz     r30,16(r1)
 1800170:	83 e1 00 14 	lwz     r31,20(r1)
 1800174:	38 21 00 18 	addi    r1,r1,24
 1800178:	4e 80 00 20 	blr

0180017c <call___do_global_dtors_aux>:
 180017c:	7c 08 02 a6 	mflr    r0
 1800180:	94 21 ff f8 	stwu    r1,-8(r1)
 1800184:	90 01 00 0c 	stw     r0,12(r1)
 1800188:	80 01 00 0c 	lwz     r0,12(r1)
 180018c:	38 21 00 08 	addi    r1,r1,8
 1800190:	7c 08 03 a6 	mtlr    r0
 1800194:	4e 80 00 20 	blr

01800198 <frame_dummy>:
 1800198:	7c 08 02 a6 	mflr    r0
 180019c:	94 21 ff f8 	stwu    r1,-8(r1)
 18001a0:	3d 20 00 00 	lis     r9,0
 18001a4:	90 01 00 0c 	stw     r0,12(r1)
 18001a8:	38 09 00 00 	addi    r0,r9,0
 18001ac:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001b0:	41 9e 00 18 	beq-    cr7,18001c8 <frame_dummy+0x30>
 18001b4:	3c 60 01 81 	lis     r3,385
 18001b8:	3c 80 01 81 	lis     r4,385
 18001bc:	38 63 10 90 	addi    r3,r3,4240
 18001c0:	38 84 12 1c 	addi    r4,r4,4636
 18001c4:	4a 7f fe 3d 	bl      0 <__init-0x1800094>
 18001c8:	3c 60 01 81 	lis     r3,385
 18001cc:	80 03 11 d8 	lwz     r0,4568(r3)
 18001d0:	38 63 11 d8 	addi    r3,r3,4568
 18001d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001d8:	41 9e 00 1c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001dc:	3d 20 00 00 	lis     r9,0
 18001e0:	38 09 00 00 	addi    r0,r9,0
 18001e4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001e8:	41 9e 00 0c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001ec:	7c 09 03 a6 	mtctr   r0
 18001f0:	4e 80 04 21 	bctrl
 18001f4:	80 01 00 0c 	lwz     r0,12(r1)
 18001f8:	38 21 00 08 	addi    r1,r1,8
 18001fc:	7c 08 03 a6 	mtlr    r0
 1800200:	4e 80 00 20 	blr

01800204 <call_frame_dummy>:
 1800204:	7c 08 02 a6 	mflr    r0
 1800208:	94 21 ff f8 	stwu    r1,-8(r1)
 180020c:	90 01 00 0c 	stw     r0,12(r1)
 1800210:	80 01 00 0c 	lwz     r0,12(r1)
 1800214:	38 21 00 08 	addi    r1,r1,8
 1800218:	7c 08 03 a6 	mtlr    r0
 180021c:	4e 80 00 20 	blr

01800220 <rand>:
 1800220:	94 21 ff f0 	stwu    r1,-16(r1)
 1800224:	93 e1 00 0c 	stw     r31,12(r1)
 1800228:	7c 3f 0b 78 	mr      r31,r1
 180022c:	3c 00 01 81 	lis     r0,385
 1800230:	7c 0b 03 78 	mr      r11,r0
 1800234:	81 2b 12 08 	lwz     r9,4616(r11)
 1800238:	3c 00 41 c6 	lis     r0,16838
 180023c:	60 00 4e 6d 	ori     r0,r0,20077
 1800240:	7c 09 01 d6 	mullw   r0,r9,r0
 1800244:	31 20 30 39 	addic   r9,r0,12345
 1800248:	3c 00 01 81 	lis     r0,385
 180024c:	7c 0b 03 78 	mr      r11,r0
 1800250:	91 2b 12 08 	stw     r9,4616(r11)
 1800254:	3c 00 01 81 	lis     r0,385
 1800258:	7c 09 03 78 	mr      r9,r0
 180025c:	80 09 12 08 	lwz     r0,4616(r9)
 1800260:	54 00 84 3e 	rlwinm  r0,r0,16,16,31
 1800264:	54 00 04 7e 	clrlwi  r0,r0,17
 1800268:	7c 03 03 78 	mr      r3,r0
 180026c:	39 7f 00 10 	addi    r11,r31,16
 1800270:	83 eb ff fc 	lwz     r31,-4(r11)
 1800274:	7d 61 5b 78 	mr      r1,r11
 1800278:	4e 80 00 20 	blr

0180027c <log>:
 180027c:	94 21 ff e0 	stwu    r1,-32(r1)
 1800280:	93 e1 00 1c 	stw     r31,28(r1)
 1800284:	7c 3f 0b 78 	mr      r31,r1
 1800288:	fc 00 08 90 	fmr     f0,f1
 180028c:	fc 00 00 18 	frsp    f0,f0
 1800290:	d0 1f 00 08 	stfs    f0,8(r31)
 1800294:	3c 00 01 80 	lis     r0,384
 1800298:	7c 09 03 78 	mr      r9,r0
 180029c:	80 09 0f c8 	lwz     r0,4040(r9)
 18002a0:	90 1f 00 10 	stw     r0,16(r31)
 18002a4:	c0 1f 00 10 	lfs     f0,16(r31)
 18002a8:	fc 20 00 90 	fmr     f1,f0
 18002ac:	39 7f 00 20 	addi    r11,r31,32
 18002b0:	83 eb ff fc 	lwz     r31,-4(r11)
 18002b4:	7d 61 5b 78 	mr      r1,r11
 18002b8:	4e 80 00 20 	blr

018002bc <fabs>:
 18002bc:	94 21 ff d0 	stwu    r1,-48(r1)
 18002c0:	93 e1 00 2c 	stw     r31,44(r1)
 18002c4:	7c 3f 0b 78 	mr      r31,r1
 18002c8:	d0 3f 00 18 	stfs    f1,24(r31)
 18002cc:	c0 1f 00 18 	lfs     f0,24(r31)
 18002d0:	3d 20 01 80 	lis     r9,384
 18002d4:	c1 a9 0f cc 	lfs     f13,4044(r9)
 18002d8:	ff 80 68 00 	fcmpu   cr7,f0,f13
 18002dc:	4f dd f3 82 	cror    4*cr7+eq,4*cr7+gt,4*cr7+eq
 18002e0:	7c 00 00 26 	mfcr    r0
 18002e4:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 18002e8:	54 00 06 3e 	clrlwi  r0,r0,24
 18002ec:	2f 80 00 00 	cmpwi   cr7,r0,0
 18002f0:	41 9e 00 10 	beq-    cr7,1800300 <fabs+0x44>
 18002f4:	80 1f 00 18 	lwz     r0,24(r31)
 18002f8:	90 1f 00 08 	stw     r0,8(r31)
 18002fc:	48 00 00 10 	b       180030c <fabs+0x50>
 1800300:	c0 1f 00 18 	lfs     f0,24(r31)
 1800304:	fc 00 00 50 	fneg    f0,f0
 1800308:	d0 1f 00 08 	stfs    f0,8(r31)
 180030c:	80 1f 00 08 	lwz     r0,8(r31)
 1800310:	90 1f 00 20 	stw     r0,32(r31)
 1800314:	c0 1f 00 20 	lfs     f0,32(r31)
 1800318:	fc 20 00 90 	fmr     f1,f0
 180031c:	39 7f 00 30 	addi    r11,r31,48
 1800320:	83 eb ff fc 	lwz     r31,-4(r11)
 1800324:	7d 61 5b 78 	mr      r1,r11
 1800328:	4e 80 00 20 	blr

0180032c <sqrt>:
 180032c:	94 21 ff c0 	stwu    r1,-64(r1)
 1800330:	7c 08 02 a6 	mflr    r0
 1800334:	90 01 00 44 	stw     r0,68(r1)
 1800338:	93 e1 00 3c 	stw     r31,60(r1)
 180033c:	7c 3f 0b 78 	mr      r31,r1
 1800340:	fc 00 08 90 	fmr     f0,f1
 1800344:	fc 00 00 18 	frsp    f0,f0
 1800348:	d0 1f 00 28 	stfs    f0,40(r31)
 180034c:	c1 bf 00 28 	lfs     f13,40(r31)
 1800350:	3c 00 01 80 	lis     r0,384
 1800354:	7c 09 03 78 	mr      r9,r0
 1800358:	c0 09 0f d0 	lfs     f0,4048(r9)
 180035c:	ec 0d 00 24 	fdivs   f0,f13,f0
 1800360:	d0 1f 00 24 	stfs    f0,36(r31)
 1800364:	3c 00 01 80 	lis     r0,384
 1800368:	7c 09 03 78 	mr      r9,r0
 180036c:	c8 09 0f d8 	lfd     f0,4056(r9)
 1800370:	d8 1f 00 10 	stfd    f0,16(r31)
 1800374:	38 00 00 00 	li      r0,0
 1800378:	90 1f 00 08 	stw     r0,8(r31)
 180037c:	c0 1f 00 28 	lfs     f0,40(r31)
 1800380:	3d 20 01 80 	lis     r9,384
 1800384:	c1 a9 0f cc 	lfs     f13,4044(r9)
 1800388:	ff 80 68 00 	fcmpu   cr7,f0,f13
 180038c:	40 9e 00 10 	bne-    cr7,180039c <sqrt+0x70>
 1800390:	38 00 00 00 	li      r0,0
 1800394:	90 1f 00 24 	stw     r0,36(r31)
 1800398:	48 00 00 d0 	b       1800468 <sqrt+0x13c>
 180039c:	38 00 00 01 	li      r0,1
 18003a0:	90 1f 00 0c 	stw     r0,12(r31)
 18003a4:	48 00 00 b8 	b       180045c <sqrt+0x130>
 18003a8:	80 1f 00 08 	lwz     r0,8(r31)
 18003ac:	2f 80 00 00 	cmpwi   cr7,r0,0
 18003b0:	40 9e 00 a0 	bne-    cr7,1800450 <sqrt+0x124>
 18003b4:	c1 bf 00 24 	lfs     f13,36(r31)
 18003b8:	c0 1f 00 24 	lfs     f0,36(r31)
 18003bc:	ec 0d 00 32 	fmuls   f0,f13,f0
 18003c0:	c1 bf 00 28 	lfs     f13,40(r31)
 18003c4:	ec 0d 00 28 	fsubs   f0,f13,f0
 18003c8:	fd a0 00 90 	fmr     f13,f0
 18003cc:	c0 1f 00 24 	lfs     f0,36(r31)
 18003d0:	fc 00 00 2a 	fadd    f0,f0,f0
 18003d4:	fc 0d 00 24 	fdiv    f0,f13,f0
 18003d8:	fc 00 00 18 	frsp    f0,f0
 18003dc:	d0 1f 00 20 	stfs    f0,32(r31)
 18003e0:	c1 bf 00 24 	lfs     f13,36(r31)
 18003e4:	c0 1f 00 20 	lfs     f0,32(r31)
 18003e8:	ec 0d 00 2a 	fadds   f0,f13,f0
 18003ec:	d0 1f 00 24 	stfs    f0,36(r31)
 18003f0:	c1 bf 00 24 	lfs     f13,36(r31)
 18003f4:	c0 1f 00 24 	lfs     f0,36(r31)
 18003f8:	ec 0d 00 32 	fmuls   f0,f13,f0
 18003fc:	c1 bf 00 28 	lfs     f13,40(r31)
 1800400:	ec 0d 00 28 	fsubs   f0,f13,f0
 1800404:	d8 1f 00 18 	stfd    f0,24(r31)
 1800408:	c8 1f 00 18 	lfd     f0,24(r31)
 180040c:	fc 00 00 18 	frsp    f0,f0
 1800410:	fc 20 00 90 	fmr     f1,f0
 1800414:	4b ff fe a9 	bl      18002bc <fabs>
 1800418:	fc 00 08 90 	fmr     f0,f1
 180041c:	fd a0 00 90 	fmr     f13,f0
 1800420:	c8 1f 00 10 	lfd     f0,16(r31)
 1800424:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800428:	4f dc f3 82 	cror    4*cr7+eq,4*cr7+lt,4*cr7+eq
 180042c:	7c 00 00 26 	mfcr    r0
 1800430:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 1800434:	54 00 06 3e 	clrlwi  r0,r0,24
 1800438:	2f 80 00 00 	cmpwi   cr7,r0,0
 180043c:	41 9e 00 10 	beq-    cr7,180044c <sqrt+0x120>
 1800440:	38 00 00 01 	li      r0,1
 1800444:	90 1f 00 08 	stw     r0,8(r31)
 1800448:	48 00 00 08 	b       1800450 <sqrt+0x124>
 180044c:	60 00 00 00 	nop
 1800450:	80 1f 00 0c 	lwz     r0,12(r31)
 1800454:	30 00 00 01 	addic   r0,r0,1
 1800458:	90 1f 00 0c 	stw     r0,12(r31)
 180045c:	80 1f 00 0c 	lwz     r0,12(r31)
 1800460:	2f 80 00 13 	cmpwi   cr7,r0,19
 1800464:	40 9d ff 44 	ble+    cr7,18003a8 <sqrt+0x7c>
 1800468:	80 1f 00 24 	lwz     r0,36(r31)
 180046c:	90 1f 00 30 	stw     r0,48(r31)
 1800470:	c0 1f 00 30 	lfs     f0,48(r31)
 1800474:	fc 20 00 90 	fmr     f1,f0
 1800478:	39 7f 00 40 	addi    r11,r31,64
 180047c:	80 0b 00 04 	lwz     r0,4(r11)
 1800480:	7c 08 03 a6 	mtlr    r0
 1800484:	83 eb ff fc 	lwz     r31,-4(r11)
 1800488:	7d 61 5b 78 	mr      r1,r11
 180048c:	4e 80 00 20 	blr

01800490 <sin>:
 1800490:	94 21 ff b0 	stwu    r1,-80(r1)
 1800494:	7c 08 02 a6 	mflr    r0
 1800498:	90 01 00 54 	stw     r0,84(r1)
 180049c:	93 e1 00 4c 	stw     r31,76(r1)
 18004a0:	7c 3f 0b 78 	mr      r31,r1
 18004a4:	fc 00 08 90 	fmr     f0,f1
 18004a8:	fc 00 00 18 	frsp    f0,f0
 18004ac:	d0 1f 00 18 	stfs    f0,24(r31)
 18004b0:	38 00 00 01 	li      r0,1
 18004b4:	90 1f 00 08 	stw     r0,8(r31)
 18004b8:	48 00 00 20 	b       18004d8 <sin+0x48>
 18004bc:	c1 bf 00 18 	lfs     f13,24(r31)
 18004c0:	3c 00 01 80 	lis     r0,384
 18004c4:	7c 09 03 78 	mr      r9,r0
 18004c8:	c8 09 0f e0 	lfd     f0,4064(r9)
 18004cc:	fc 0d 00 28 	fsub    f0,f13,f0
 18004d0:	fc 00 00 18 	frsp    f0,f0
 18004d4:	d0 1f 00 18 	stfs    f0,24(r31)
 18004d8:	c1 bf 00 18 	lfs     f13,24(r31)
 18004dc:	3c 00 01 80 	lis     r0,384
 18004e0:	7c 09 03 78 	mr      r9,r0
 18004e4:	c8 09 0f e0 	lfd     f0,4064(r9)
 18004e8:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 18004ec:	7c 00 00 26 	mfcr    r0
 18004f0:	54 00 f7 fe 	rlwinm  r0,r0,30,31,31
 18004f4:	54 00 06 3e 	clrlwi  r0,r0,24
 18004f8:	2f 80 00 00 	cmpwi   cr7,r0,0
 18004fc:	40 9e ff c0 	bne+    cr7,18004bc <sin+0x2c>
 1800500:	48 00 00 20 	b       1800520 <sin+0x90>
 1800504:	c1 bf 00 18 	lfs     f13,24(r31)
 1800508:	3c 00 01 80 	lis     r0,384
 180050c:	7c 09 03 78 	mr      r9,r0
 1800510:	c8 09 0f e0 	lfd     f0,4064(r9)
 1800514:	fc 0d 00 2a 	fadd    f0,f13,f0
 1800518:	fc 00 00 18 	frsp    f0,f0
 180051c:	d0 1f 00 18 	stfs    f0,24(r31)
 1800520:	c1 bf 00 18 	lfs     f13,24(r31)
 1800524:	3c 00 01 80 	lis     r0,384
 1800528:	7c 09 03 78 	mr      r9,r0
 180052c:	c8 09 0f e8 	lfd     f0,4072(r9)
 1800530:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800534:	7c 00 00 26 	mfcr    r0
 1800538:	54 00 ef fe 	rlwinm  r0,r0,29,31,31
 180053c:	54 00 06 3e 	clrlwi  r0,r0,24
 1800540:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800544:	40 9e ff c0 	bne+    cr7,1800504 <sin+0x74>
 1800548:	80 1f 00 18 	lwz     r0,24(r31)
 180054c:	90 1f 00 0c 	stw     r0,12(r31)
 1800550:	80 1f 00 0c 	lwz     r0,12(r31)
 1800554:	90 1f 00 10 	stw     r0,16(r31)
 1800558:	c1 bf 00 18 	lfs     f13,24(r31)
 180055c:	c0 1f 00 18 	lfs     f0,24(r31)
 1800560:	ec 0d 00 32 	fmuls   f0,f13,f0
 1800564:	fd a0 00 50 	fneg    f13,f0
 1800568:	c0 1f 00 0c 	lfs     f0,12(r31)
 180056c:	ec 0d 00 32 	fmuls   f0,f13,f0
 1800570:	fd a0 00 90 	fmr     f13,f0
 1800574:	81 3f 00 08 	lwz     r9,8(r31)
 1800578:	3c 00 43 30 	lis     r0,17200
 180057c:	3d 60 01 80 	lis     r11,384
 1800580:	c8 0b 0f f0 	lfd     f0,4080(r11)
 1800584:	6d 29 80 00 	xoris   r9,r9,32768
 1800588:	91 3f 00 24 	stw     r9,36(r31)
 180058c:	90 1f 00 20 	stw     r0,32(r31)
 1800590:	c9 9f 00 20 	lfd     f12,32(r31)
 1800594:	fc 0c 00 28 	fsub    f0,f12,f0
 1800598:	fd 80 00 2a 	fadd    f12,f0,f0
 180059c:	81 3f 00 08 	lwz     r9,8(r31)
 18005a0:	3c 00 43 30 	lis     r0,17200
 18005a4:	3d 60 01 80 	lis     r11,384
 18005a8:	c8 0b 0f f0 	lfd     f0,4080(r11)
 18005ac:	6d 29 80 00 	xoris   r9,r9,32768
 18005b0:	91 3f 00 2c 	stw     r9,44(r31)
 18005b4:	90 1f 00 28 	stw     r0,40(r31)
 18005b8:	c9 7f 00 28 	lfd     f11,40(r31)
 18005bc:	fc 0b 00 28 	fsub    f0,f11,f0
 18005c0:	fd 60 00 2a 	fadd    f11,f0,f0
 18005c4:	3c 00 01 80 	lis     r0,384
 18005c8:	7c 09 03 78 	mr      r9,r0
 18005cc:	c8 09 0f f8 	lfd     f0,4088(r9)
 18005d0:	fc 0b 00 2a 	fadd    f0,f11,f0
 18005d4:	fc 0c 00 32 	fmul    f0,f12,f0
 18005d8:	fc 0d 00 24 	fdiv    f0,f13,f0
 18005dc:	fc 00 00 18 	frsp    f0,f0
 18005e0:	d0 1f 00 0c 	stfs    f0,12(r31)
 18005e4:	c1 bf 00 10 	lfs     f13,16(r31)
 18005e8:	c0 1f 00 0c 	lfs     f0,12(r31)
 18005ec:	ec 0d 00 2a 	fadds   f0,f13,f0
 18005f0:	d0 1f 00 10 	stfs    f0,16(r31)
 18005f4:	80 1f 00 08 	lwz     r0,8(r31)
 18005f8:	30 00 00 01 	addic   r0,r0,1
 18005fc:	90 1f 00 08 	stw     r0,8(r31)
 1800600:	48 00 00 ac 	b       18006ac <sin+0x21c>
 1800604:	c1 bf 00 18 	lfs     f13,24(r31)
 1800608:	c0 1f 00 18 	lfs     f0,24(r31)
 180060c:	ec 0d 00 32 	fmuls   f0,f13,f0
 1800610:	fd a0 00 50 	fneg    f13,f0
 1800614:	c0 1f 00 0c 	lfs     f0,12(r31)
 1800618:	ec 0d 00 32 	fmuls   f0,f13,f0
 180061c:	fd a0 00 90 	fmr     f13,f0
 1800620:	81 3f 00 08 	lwz     r9,8(r31)
 1800624:	3c 00 43 30 	lis     r0,17200
 1800628:	3d 60 01 80 	lis     r11,384
 180062c:	c8 0b 0f f0 	lfd     f0,4080(r11)
 1800630:	6d 29 80 00 	xoris   r9,r9,32768
 1800634:	91 3f 00 34 	stw     r9,52(r31)
 1800638:	90 1f 00 30 	stw     r0,48(r31)
 180063c:	c9 9f 00 30 	lfd     f12,48(r31)
 1800640:	fc 0c 00 28 	fsub    f0,f12,f0
 1800644:	fd 80 00 2a 	fadd    f12,f0,f0
 1800648:	81 3f 00 08 	lwz     r9,8(r31)
 180064c:	3c 00 43 30 	lis     r0,17200
 1800650:	3d 60 01 80 	lis     r11,384
 1800654:	c8 0b 0f f0 	lfd     f0,4080(r11)
 1800658:	6d 29 80 00 	xoris   r9,r9,32768
 180065c:	91 3f 00 3c 	stw     r9,60(r31)
 1800660:	90 1f 00 38 	stw     r0,56(r31)
 1800664:	c9 7f 00 38 	lfd     f11,56(r31)
 1800668:	fc 0b 00 28 	fsub    f0,f11,f0
 180066c:	fd 60 00 2a 	fadd    f11,f0,f0
 1800670:	3c 00 01 80 	lis     r0,384
 1800674:	7c 09 03 78 	mr      r9,r0
 1800678:	c8 09 0f f8 	lfd     f0,4088(r9)
 180067c:	fc 0b 00 2a 	fadd    f0,f11,f0
 1800680:	fc 0c 00 32 	fmul    f0,f12,f0
 1800684:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800688:	fc 00 00 18 	frsp    f0,f0
 180068c:	d0 1f 00 0c 	stfs    f0,12(r31)
 1800690:	c1 bf 00 10 	lfs     f13,16(r31)
 1800694:	c0 1f 00 0c 	lfs     f0,12(r31)
 1800698:	ec 0d 00 2a 	fadds   f0,f13,f0
 180069c:	d0 1f 00 10 	stfs    f0,16(r31)
 18006a0:	80 1f 00 08 	lwz     r0,8(r31)
 18006a4:	30 00 00 01 	addic   r0,r0,1
 18006a8:	90 1f 00 08 	stw     r0,8(r31)
 18006ac:	c0 3f 00 0c 	lfs     f1,12(r31)
 18006b0:	4b ff fc 0d 	bl      18002bc <fabs>
 18006b4:	fc 00 08 90 	fmr     f0,f1
 18006b8:	fd a0 00 90 	fmr     f13,f0
 18006bc:	3c 00 01 80 	lis     r0,384
 18006c0:	7c 09 03 78 	mr      r9,r0
 18006c4:	c8 09 0f d8 	lfd     f0,4056(r9)
 18006c8:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 18006cc:	4f dd f3 82 	cror    4*cr7+eq,4*cr7+gt,4*cr7+eq
 18006d0:	7c 00 00 26 	mfcr    r0
 18006d4:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 18006d8:	54 00 06 3e 	clrlwi  r0,r0,24
 18006dc:	2f 80 00 00 	cmpwi   cr7,r0,0
 18006e0:	40 9e ff 24 	bne+    cr7,1800604 <sin+0x174>
 18006e4:	80 1f 00 10 	lwz     r0,16(r31)
 18006e8:	90 1f 00 40 	stw     r0,64(r31)
 18006ec:	c0 1f 00 40 	lfs     f0,64(r31)
 18006f0:	fc 20 00 90 	fmr     f1,f0
 18006f4:	39 7f 00 50 	addi    r11,r31,80
 18006f8:	80 0b 00 04 	lwz     r0,4(r11)
 18006fc:	7c 08 03 a6 	mtlr    r0
 1800700:	83 eb ff fc 	lwz     r31,-4(r11)
 1800704:	7d 61 5b 78 	mr      r1,r11
 1800708:	4e 80 00 20 	blr

0180070c <gaussian>:
 180070c:	94 21 ff a8 	stwu    r1,-88(r1)
 1800710:	7c 08 02 a6 	mflr    r0
 1800714:	90 01 00 5c 	stw     r0,92(r1)
 1800718:	93 e1 00 54 	stw     r31,84(r1)
 180071c:	7c 3f 0b 78 	mr      r31,r1
 1800720:	3c 00 01 81 	lis     r0,385
 1800724:	7c 09 03 78 	mr      r9,r0
 1800728:	80 09 16 78 	lwz     r0,5752(r9)
 180072c:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800730:	40 9e 02 4c 	bne-    cr7,180097c <gaussian+0x270>
 1800734:	4b ff fa ed 	bl      1800220 <rand>
 1800738:	7c 69 1b 78 	mr      r9,r3
 180073c:	3c 00 43 30 	lis     r0,17200
 1800740:	3d 60 01 80 	lis     r11,384
 1800744:	c8 0b 0f f0 	lfd     f0,4080(r11)
 1800748:	6d 29 80 00 	xoris   r9,r9,32768
 180074c:	91 3f 00 2c 	stw     r9,44(r31)
 1800750:	90 1f 00 28 	stw     r0,40(r31)
 1800754:	c9 bf 00 28 	lfd     f13,40(r31)
 1800758:	fc 0d 00 28 	fsub    f0,f13,f0
 180075c:	fd a0 00 18 	frsp    f13,f0
 1800760:	3c 00 01 81 	lis     r0,385
 1800764:	7c 0b 03 78 	mr      r11,r0
 1800768:	c0 0b 12 00 	lfs     f0,4608(r11)
 180076c:	ec 0d 00 28 	fsubs   f0,f13,f0
 1800770:	d0 1f 00 18 	stfs    f0,24(r31)
 1800774:	4b ff fa ad 	bl      1800220 <rand>
 1800778:	7c 69 1b 78 	mr      r9,r3
 180077c:	3c 00 43 30 	lis     r0,17200
 1800780:	3d 60 01 80 	lis     r11,384
 1800784:	c8 0b 0f f0 	lfd     f0,4080(r11)
 1800788:	6d 29 80 00 	xoris   r9,r9,32768
 180078c:	91 3f 00 34 	stw     r9,52(r31)
 1800790:	90 1f 00 30 	stw     r0,48(r31)
 1800794:	c9 bf 00 30 	lfd     f13,48(r31)
 1800798:	fc 0d 00 28 	fsub    f0,f13,f0
 180079c:	fd a0 00 18 	frsp    f13,f0
 18007a0:	3c 00 01 81 	lis     r0,385
 18007a4:	7c 09 03 78 	mr      r9,r0
 18007a8:	c0 09 12 00 	lfs     f0,4608(r9)
 18007ac:	ec 0d 00 28 	fsubs   f0,f13,f0
 18007b0:	d0 1f 00 14 	stfs    f0,20(r31)
 18007b4:	3c 00 01 81 	lis     r0,385
 18007b8:	7c 0b 03 78 	mr      r11,r0
 18007bc:	c0 0b 12 04 	lfs     f0,4612(r11)
 18007c0:	c1 bf 00 18 	lfs     f13,24(r31)
 18007c4:	ec 0d 00 32 	fmuls   f0,f13,f0
 18007c8:	d0 1f 00 18 	stfs    f0,24(r31)
 18007cc:	3c 00 01 81 	lis     r0,385
 18007d0:	7c 09 03 78 	mr      r9,r0
 18007d4:	c0 09 12 04 	lfs     f0,4612(r9)
 18007d8:	c1 bf 00 14 	lfs     f13,20(r31)
 18007dc:	ec 0d 00 32 	fmuls   f0,f13,f0
 18007e0:	d0 1f 00 14 	stfs    f0,20(r31)
 18007e4:	c1 bf 00 18 	lfs     f13,24(r31)
 18007e8:	c0 1f 00 18 	lfs     f0,24(r31)
 18007ec:	ed ad 00 32 	fmuls   f13,f13,f0
 18007f0:	c1 9f 00 14 	lfs     f12,20(r31)
 18007f4:	c0 1f 00 14 	lfs     f0,20(r31)
 18007f8:	ec 0c 00 32 	fmuls   f0,f12,f0
 18007fc:	ec 0d 00 2a 	fadds   f0,f13,f0
 1800800:	d0 1f 00 10 	stfs    f0,16(r31)
 1800804:	48 00 00 d4 	b       18008d8 <gaussian+0x1cc>
 1800808:	4b ff fa 19 	bl      1800220 <rand>
 180080c:	7c 69 1b 78 	mr      r9,r3
 1800810:	3c 00 43 30 	lis     r0,17200
 1800814:	3d 60 01 80 	lis     r11,384
 1800818:	c8 0b 0f f0 	lfd     f0,4080(r11)
 180081c:	6d 29 80 00 	xoris   r9,r9,32768
 1800820:	91 3f 00 3c 	stw     r9,60(r31)
 1800824:	90 1f 00 38 	stw     r0,56(r31)
 1800828:	c9 bf 00 38 	lfd     f13,56(r31)
 180082c:	fc 0d 00 28 	fsub    f0,f13,f0
 1800830:	fd a0 00 18 	frsp    f13,f0
 1800834:	3c 00 01 81 	lis     r0,385
 1800838:	7c 0b 03 78 	mr      r11,r0
 180083c:	c0 0b 12 00 	lfs     f0,4608(r11)
 1800840:	ec 0d 00 28 	fsubs   f0,f13,f0
 1800844:	d0 1f 00 18 	stfs    f0,24(r31)
 1800848:	4b ff f9 d9 	bl      1800220 <rand>
 180084c:	7c 69 1b 78 	mr      r9,r3
 1800850:	3c 00 43 30 	lis     r0,17200
 1800854:	3d 60 01 80 	lis     r11,384
 1800858:	c8 0b 0f f0 	lfd     f0,4080(r11)
 180085c:	6d 29 80 00 	xoris   r9,r9,32768
 1800860:	91 3f 00 44 	stw     r9,68(r31)
 1800864:	90 1f 00 40 	stw     r0,64(r31)
 1800868:	c9 bf 00 40 	lfd     f13,64(r31)
 180086c:	fc 0d 00 28 	fsub    f0,f13,f0
 1800870:	fd a0 00 18 	frsp    f13,f0
 1800874:	3c 00 01 81 	lis     r0,385
 1800878:	7c 09 03 78 	mr      r9,r0
 180087c:	c0 09 12 00 	lfs     f0,4608(r9)
 1800880:	ec 0d 00 28 	fsubs   f0,f13,f0
 1800884:	d0 1f 00 14 	stfs    f0,20(r31)
 1800888:	3c 00 01 81 	lis     r0,385
 180088c:	7c 0b 03 78 	mr      r11,r0
 1800890:	c0 0b 12 04 	lfs     f0,4612(r11)
 1800894:	c1 bf 00 18 	lfs     f13,24(r31)
 1800898:	ec 0d 00 32 	fmuls   f0,f13,f0
 180089c:	d0 1f 00 18 	stfs    f0,24(r31)
 18008a0:	3c 00 01 81 	lis     r0,385
 18008a4:	7c 09 03 78 	mr      r9,r0
 18008a8:	c0 09 12 04 	lfs     f0,4612(r9)
 18008ac:	c1 bf 00 14 	lfs     f13,20(r31)
 18008b0:	ec 0d 00 32 	fmuls   f0,f13,f0
 18008b4:	d0 1f 00 14 	stfs    f0,20(r31)
 18008b8:	c1 bf 00 18 	lfs     f13,24(r31)
 18008bc:	c0 1f 00 18 	lfs     f0,24(r31)
 18008c0:	ed ad 00 32 	fmuls   f13,f13,f0
 18008c4:	c1 9f 00 14 	lfs     f12,20(r31)
 18008c8:	c0 1f 00 14 	lfs     f0,20(r31)
 18008cc:	ec 0c 00 32 	fmuls   f0,f12,f0
 18008d0:	ec 0d 00 2a 	fadds   f0,f13,f0
 18008d4:	d0 1f 00 10 	stfs    f0,16(r31)
 18008d8:	c1 bf 00 10 	lfs     f13,16(r31)
 18008dc:	3c 00 01 80 	lis     r0,384
 18008e0:	7c 0b 03 78 	mr      r11,r0
 18008e4:	c0 0b 10 00 	lfs     f0,4096(r11)
 18008e8:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 18008ec:	7c 00 00 26 	mfcr    r0
 18008f0:	54 00 f7 fe 	rlwinm  r0,r0,30,31,31
 18008f4:	54 00 06 3e 	clrlwi  r0,r0,24
 18008f8:	2f 80 00 00 	cmpwi   cr7,r0,0
 18008fc:	40 9e ff 0c 	bne+    cr7,1800808 <gaussian+0xfc>
 1800900:	c0 1f 00 10 	lfs     f0,16(r31)
 1800904:	fc 20 00 90 	fmr     f1,f0
 1800908:	4c c6 32 42 	crset   4*cr1+eq
 180090c:	4b ff f9 71 	bl      180027c <log>
 1800910:	fd a0 08 90 	fmr     f13,f1
 1800914:	3c 00 01 80 	lis     r0,384
 1800918:	7c 09 03 78 	mr      r9,r0
 180091c:	c0 09 10 04 	lfs     f0,4100(r9)
 1800920:	ed ad 00 32 	fmuls   f13,f13,f0
 1800924:	c0 1f 00 10 	lfs     f0,16(r31)
 1800928:	ec 0d 00 24 	fdivs   f0,f13,f0
 180092c:	fc 20 00 90 	fmr     f1,f0
 1800930:	4c c6 32 42 	crset   4*cr1+eq
 1800934:	4b ff f9 f9 	bl      180032c <sqrt>
 1800938:	fc 00 08 90 	fmr     f0,f1
 180093c:	d0 1f 00 0c 	stfs    f0,12(r31)
 1800940:	c1 bf 00 18 	lfs     f13,24(r31)
 1800944:	c0 1f 00 0c 	lfs     f0,12(r31)
 1800948:	ec 0d 00 32 	fmuls   f0,f13,f0
 180094c:	3c 00 01 81 	lis     r0,385
 1800950:	7c 0b 03 78 	mr      r11,r0
 1800954:	d0 0b 16 7c 	stfs    f0,5756(r11)
 1800958:	c1 bf 00 14 	lfs     f13,20(r31)
 180095c:	c0 1f 00 0c 	lfs     f0,12(r31)
 1800960:	ec 0d 00 32 	fmuls   f0,f13,f0
 1800964:	d0 1f 00 08 	stfs    f0,8(r31)
 1800968:	3c 00 01 81 	lis     r0,385
 180096c:	39 20 00 01 	li      r9,1
 1800970:	7c 0b 03 78 	mr      r11,r0
 1800974:	91 2b 16 78 	stw     r9,5752(r11)
 1800978:	48 00 00 24 	b       180099c <gaussian+0x290>
 180097c:	3c 00 01 81 	lis     r0,385
 1800980:	39 20 00 00 	li      r9,0
 1800984:	7c 0b 03 78 	mr      r11,r0
 1800988:	91 2b 16 78 	stw     r9,5752(r11)
 180098c:	3c 00 01 81 	lis     r0,385
 1800990:	7c 09 03 78 	mr      r9,r0
 1800994:	80 09 16 7c 	lwz     r0,5756(r9)
 1800998:	90 1f 00 08 	stw     r0,8(r31)
 180099c:	80 1f 00 08 	lwz     r0,8(r31)
 18009a0:	90 1f 00 48 	stw     r0,72(r31)
 18009a4:	c0 1f 00 48 	lfs     f0,72(r31)
 18009a8:	fc 20 00 90 	fmr     f1,f0
 18009ac:	39 7f 00 58 	addi    r11,r31,88
 18009b0:	80 0b 00 04 	lwz     r0,4(r11)
 18009b4:	7c 08 03 a6 	mtlr    r0
 18009b8:	83 eb ff fc 	lwz     r31,-4(r11)
 18009bc:	7d 61 5b 78 	mr      r1,r11
 18009c0:	4e 80 00 20 	blr

018009c4 <main>:
 18009c4:	94 21 ff c0 	stwu    r1,-64(r1)
 18009c8:	7c 08 02 a6 	mflr    r0
 18009cc:	90 01 00 44 	stw     r0,68(r1)
 18009d0:	db e1 00 38 	stfd    f31,56(r1)
 18009d4:	93 c1 00 30 	stw     r30,48(r1)
 18009d8:	93 e1 00 34 	stw     r31,52(r1)
 18009dc:	7c 3f 0b 78 	mr      r31,r1
 18009e0:	48 00 04 a5 	bl      1800e84 <__eabi>
 18009e4:	38 00 00 06 	li      r0,6
 18009e8:	90 1f 00 08 	stw     r0,8(r31)
 18009ec:	48 00 01 e4 	b       1800bd0 <main+0x20c>
 18009f0:	3c 00 01 80 	lis     r0,384
 18009f4:	7c 09 03 78 	mr      r9,r0
 18009f8:	c8 09 10 08 	lfd     f0,4104(r9)
 18009fc:	fc 20 00 90 	fmr     f1,f0
 1800a00:	4c c6 32 42 	crset   4*cr1+eq
 1800a04:	4b ff f9 29 	bl      180032c <sqrt>
 1800a08:	fc 00 08 90 	fmr     f0,f1
 1800a0c:	d0 1f 00 20 	stfs    f0,32(r31)
 1800a10:	3c 00 01 80 	lis     r0,384
 1800a14:	7c 09 03 78 	mr      r9,r0
 1800a18:	c8 09 10 10 	lfd     f0,4112(r9)
 1800a1c:	fc 20 00 90 	fmr     f1,f0
 1800a20:	4c c6 32 42 	crset   4*cr1+eq
 1800a24:	4b ff f9 09 	bl      180032c <sqrt>
 1800a28:	fc 00 08 90 	fmr     f0,f1
 1800a2c:	fd a0 00 90 	fmr     f13,f0
 1800a30:	3c 00 01 80 	lis     r0,384
 1800a34:	7c 09 03 78 	mr      r9,r0
 1800a38:	c8 09 10 18 	lfd     f0,4120(r9)
 1800a3c:	fc 0d 00 32 	fmul    f0,f13,f0
 1800a40:	fc 00 00 18 	frsp    f0,f0
 1800a44:	d0 1f 00 1c 	stfs    f0,28(r31)
 1800a48:	3c 00 01 80 	lis     r0,384
 1800a4c:	7c 09 03 78 	mr      r9,r0
 1800a50:	80 09 10 20 	lwz     r0,4128(r9)
 1800a54:	90 1f 00 18 	stw     r0,24(r31)
 1800a58:	38 00 00 00 	li      r0,0
 1800a5c:	90 1f 00 0c 	stw     r0,12(r31)
 1800a60:	48 00 00 88 	b       1800ae8 <main+0x124>
 1800a64:	83 df 00 0c 	lwz     r30,12(r31)
 1800a68:	81 3f 00 0c 	lwz     r9,12(r31)
 1800a6c:	3c 00 43 30 	lis     r0,17200
 1800a70:	3d 60 01 80 	lis     r11,384
 1800a74:	c8 0b 0f f0 	lfd     f0,4080(r11)
 1800a78:	6d 29 80 00 	xoris   r9,r9,32768
 1800a7c:	91 3f 00 2c 	stw     r9,44(r31)
 1800a80:	90 1f 00 28 	stw     r0,40(r31)
 1800a84:	c9 bf 00 28 	lfd     f13,40(r31)
 1800a88:	fc 0d 00 28 	fsub    f0,f13,f0
 1800a8c:	fd a0 00 18 	frsp    f13,f0
 1800a90:	c0 1f 00 18 	lfs     f0,24(r31)
 1800a94:	ec 0d 00 32 	fmuls   f0,f13,f0
 1800a98:	fc 20 00 90 	fmr     f1,f0
 1800a9c:	4c c6 32 42 	crset   4*cr1+eq
 1800aa0:	4b ff f9 f1 	bl      1800490 <sin>
 1800aa4:	fd a0 08 90 	fmr     f13,f1
 1800aa8:	c0 1f 00 20 	lfs     f0,32(r31)
 1800aac:	ef ed 00 32 	fmuls   f31,f13,f0
 1800ab0:	4b ff fc 5d 	bl      180070c <gaussian>
 1800ab4:	fd a0 08 90 	fmr     f13,f1
 1800ab8:	c0 1f 00 1c 	lfs     f0,28(r31)
 1800abc:	ec 0d 00 32 	fmuls   f0,f13,f0
 1800ac0:	ec 1f 00 2a 	fadds   f0,f31,f0
 1800ac4:	3c 00 01 81 	lis     r0,385
 1800ac8:	31 20 13 00 	addic   r9,r0,4864
 1800acc:	57 c0 10 3a 	rlwinm  r0,r30,2,0,29
 1800ad0:	7c 09 02 14 	add     r0,r9,r0
 1800ad4:	7c 09 03 78 	mr      r9,r0
 1800ad8:	d0 09 00 00 	stfs    f0,0(r9)
 1800adc:	80 1f 00 0c 	lwz     r0,12(r31)
 1800ae0:	30 00 00 01 	addic   r0,r0,1
 1800ae4:	90 1f 00 0c 	stw     r0,12(r31)
 1800ae8:	80 1f 00 0c 	lwz     r0,12(r31)
 1800aec:	2f 80 00 c8 	cmpwi   cr7,r0,200
 1800af0:	40 9d ff 74 	ble+    cr7,1800a64 <main+0xa0>
 1800af4:	3c 00 01 81 	lis     r0,385
 1800af8:	7c 09 03 78 	mr      r9,r0
 1800afc:	c0 09 12 10 	lfs     f0,4624(r9)
 1800b00:	fd a0 00 2a 	fadd    f13,f0,f0
 1800b04:	3c 00 01 80 	lis     r0,384
 1800b08:	7c 09 03 78 	mr      r9,r0
 1800b0c:	c8 09 10 28 	lfd     f0,4136(r9)
 1800b10:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800b14:	fc 00 00 18 	frsp    f0,f0
 1800b18:	3c 00 01 81 	lis     r0,385
 1800b1c:	7c 09 03 78 	mr      r9,r0
 1800b20:	d0 09 12 10 	stfs    f0,4624(r9)
 1800b24:	38 00 00 00 	li      r0,0
 1800b28:	90 1f 00 14 	stw     r0,20(r31)
 1800b2c:	38 00 00 00 	li      r0,0
 1800b30:	90 1f 00 0c 	stw     r0,12(r31)
 1800b34:	48 00 00 84 	b       1800bb8 <main+0x1f4>
 1800b38:	80 1f 00 0c 	lwz     r0,12(r31)
 1800b3c:	3d 20 01 81 	lis     r9,385
 1800b40:	39 29 13 00 	addi    r9,r9,4864
 1800b44:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800b48:	7c 09 02 14 	add     r0,r9,r0
 1800b4c:	7c 09 03 78 	mr      r9,r0
 1800b50:	c1 89 00 00 	lfs     f12,0(r9)
 1800b54:	3c 00 01 81 	lis     r0,385
 1800b58:	7c 09 03 78 	mr      r9,r0
 1800b5c:	c1 a9 12 10 	lfs     f13,4624(r9)
 1800b60:	3c 00 01 80 	lis     r0,384
 1800b64:	7c 09 03 78 	mr      r9,r0
 1800b68:	c0 09 10 30 	lfs     f0,4144(r9)
 1800b6c:	c0 3f 00 14 	lfs     f1,20(r31)
 1800b70:	fc 40 60 90 	fmr     f2,f12
 1800b74:	3c 00 01 81 	lis     r0,385
 1800b78:	30 60 16 24 	addic   r3,r0,5668
 1800b7c:	38 80 00 14 	li      r4,20
 1800b80:	fc 60 68 90 	fmr     f3,f13
 1800b84:	fc 80 00 90 	fmr     f4,f0
 1800b88:	48 00 00 75 	bl      1800bfc <lms>
 1800b8c:	80 1f 00 0c 	lwz     r0,12(r31)
 1800b90:	3d 20 01 81 	lis     r9,385
 1800b94:	39 29 13 00 	addi    r9,r9,4864
 1800b98:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800b9c:	7c 09 02 14 	add     r0,r9,r0
 1800ba0:	7c 09 03 78 	mr      r9,r0
 1800ba4:	80 09 00 00 	lwz     r0,0(r9)
 1800ba8:	90 1f 00 14 	stw     r0,20(r31)
 1800bac:	80 1f 00 0c 	lwz     r0,12(r31)
 1800bb0:	30 00 00 01 	addic   r0,r0,1
 1800bb4:	90 1f 00 0c 	stw     r0,12(r31)
 1800bb8:	80 1f 00 0c 	lwz     r0,12(r31)
 1800bbc:	2f 80 00 c8 	cmpwi   cr7,r0,200
 1800bc0:	40 9d ff 78 	ble+    cr7,1800b38 <main+0x174>
 1800bc4:	80 1f 00 08 	lwz     r0,8(r31)
 1800bc8:	30 00 ff ff 	addic   r0,r0,-1
 1800bcc:	90 1f 00 08 	stw     r0,8(r31)
 1800bd0:	80 1f 00 08 	lwz     r0,8(r31)
 1800bd4:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800bd8:	40 9e fe 18 	bne+    cr7,18009f0 <main+0x2c>
 1800bdc:	39 7f 00 40 	addi    r11,r31,64
 1800be0:	80 0b 00 04 	lwz     r0,4(r11)
 1800be4:	7c 08 03 a6 	mtlr    r0
 1800be8:	83 cb ff f0 	lwz     r30,-16(r11)
 1800bec:	83 eb ff f4 	lwz     r31,-12(r11)
 1800bf0:	cb eb ff f8 	lfd     f31,-8(r11)
 1800bf4:	7d 61 5b 78 	mr      r1,r11
 1800bf8:	4e 80 00 20 	blr

01800bfc <lms>:
 1800bfc:	94 21 ff b0 	stwu    r1,-80(r1)
 1800c00:	93 e1 00 4c 	stw     r31,76(r1)
 1800c04:	7c 3f 0b 78 	mr      r31,r1
 1800c08:	d0 3f 00 28 	stfs    f1,40(r31)
 1800c0c:	d0 5f 00 2c 	stfs    f2,44(r31)
 1800c10:	90 7f 00 30 	stw     r3,48(r31)
 1800c14:	90 9f 00 34 	stw     r4,52(r31)
 1800c18:	d0 7f 00 38 	stfs    f3,56(r31)
 1800c1c:	d0 9f 00 3c 	stfs    f4,60(r31)
 1800c20:	3c 00 01 81 	lis     r0,385
 1800c24:	30 00 12 34 	addic   r0,r0,4660
 1800c28:	81 3f 00 28 	lwz     r9,40(r31)
 1800c2c:	7c 0b 03 78 	mr      r11,r0
 1800c30:	91 2b 00 00 	stw     r9,0(r11)
 1800c34:	80 1f 00 30 	lwz     r0,48(r31)
 1800c38:	7c 09 03 78 	mr      r9,r0
 1800c3c:	c1 a9 00 00 	lfs     f13,0(r9)
 1800c40:	3c 00 01 81 	lis     r0,385
 1800c44:	30 00 12 34 	addic   r0,r0,4660
 1800c48:	7c 0b 03 78 	mr      r11,r0
 1800c4c:	c0 0b 00 00 	lfs     f0,0(r11)
 1800c50:	ec 0d 00 32 	fmuls   f0,f13,f0
 1800c54:	d0 1f 00 08 	stfs    f0,8(r31)
 1800c58:	38 00 00 01 	li      r0,1
 1800c5c:	90 1f 00 18 	stw     r0,24(r31)
 1800c60:	48 00 00 54 	b       1800cb4 <lms+0xb8>
 1800c64:	80 1f 00 18 	lwz     r0,24(r31)
 1800c68:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800c6c:	81 3f 00 30 	lwz     r9,48(r31)
 1800c70:	7c 09 02 14 	add     r0,r9,r0
 1800c74:	7c 09 03 78 	mr      r9,r0
 1800c78:	c1 a9 00 00 	lfs     f13,0(r9)
 1800c7c:	80 1f 00 18 	lwz     r0,24(r31)
 1800c80:	3d 20 01 81 	lis     r9,385
 1800c84:	39 29 12 34 	addi    r9,r9,4660
 1800c88:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800c8c:	7c 09 02 14 	add     r0,r9,r0
 1800c90:	7c 0b 03 78 	mr      r11,r0
 1800c94:	c0 0b 00 00 	lfs     f0,0(r11)
 1800c98:	ec 0d 00 32 	fmuls   f0,f13,f0
 1800c9c:	c1 bf 00 08 	lfs     f13,8(r31)
 1800ca0:	ec 0d 00 2a 	fadds   f0,f13,f0
 1800ca4:	d0 1f 00 08 	stfs    f0,8(r31)
 1800ca8:	80 1f 00 18 	lwz     r0,24(r31)
 1800cac:	30 00 00 01 	addic   r0,r0,1
 1800cb0:	90 1f 00 18 	stw     r0,24(r31)
 1800cb4:	81 3f 00 18 	lwz     r9,24(r31)
 1800cb8:	80 1f 00 34 	lwz     r0,52(r31)
 1800cbc:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800cc0:	40 9d ff a4 	ble+    cr7,1800c64 <lms+0x68>
 1800cc4:	c1 bf 00 2c 	lfs     f13,44(r31)
 1800cc8:	c0 1f 00 08 	lfs     f0,8(r31)
 1800ccc:	ec 0d 00 28 	fsubs   f0,f13,f0
 1800cd0:	d0 1f 00 14 	stfs    f0,20(r31)
 1800cd4:	3c 00 01 81 	lis     r0,385
 1800cd8:	30 00 12 34 	addic   r0,r0,4660
 1800cdc:	7c 09 03 78 	mr      r9,r0
 1800ce0:	c1 a9 00 00 	lfs     f13,0(r9)
 1800ce4:	3c 00 01 81 	lis     r0,385
 1800ce8:	30 00 12 34 	addic   r0,r0,4660
 1800cec:	7c 0b 03 78 	mr      r11,r0
 1800cf0:	c0 0b 00 00 	lfs     f0,0(r11)
 1800cf4:	ed ad 00 32 	fmuls   f13,f13,f0
 1800cf8:	c0 1f 00 3c 	lfs     f0,60(r31)
 1800cfc:	ed ad 00 32 	fmuls   f13,f13,f0
 1800d00:	3c 00 01 80 	lis     r0,384
 1800d04:	7c 09 03 78 	mr      r9,r0
 1800d08:	c1 89 10 00 	lfs     f12,4096(r9)
 1800d0c:	c0 1f 00 3c 	lfs     f0,60(r31)
 1800d10:	ed 8c 00 28 	fsubs   f12,f12,f0
 1800d14:	3c 00 01 81 	lis     r0,385
 1800d18:	7c 0b 03 78 	mr      r11,r0
 1800d1c:	c0 0b 11 fc 	lfs     f0,4604(r11)
 1800d20:	ec 0c 00 32 	fmuls   f0,f12,f0
 1800d24:	ec 0d 00 2a 	fadds   f0,f13,f0
 1800d28:	3c 00 01 81 	lis     r0,385
 1800d2c:	7c 09 03 78 	mr      r9,r0
 1800d30:	d0 09 11 fc 	stfs    f0,4604(r9)
 1800d34:	c1 bf 00 38 	lfs     f13,56(r31)
 1800d38:	c0 1f 00 14 	lfs     f0,20(r31)
 1800d3c:	ed ad 00 32 	fmuls   f13,f13,f0
 1800d40:	3c 00 01 81 	lis     r0,385
 1800d44:	7c 0b 03 78 	mr      r11,r0
 1800d48:	c0 0b 11 fc 	lfs     f0,4604(r11)
 1800d4c:	ec 0d 00 24 	fdivs   f0,f13,f0
 1800d50:	d0 1f 00 10 	stfs    f0,16(r31)
 1800d54:	38 00 00 00 	li      r0,0
 1800d58:	90 1f 00 18 	stw     r0,24(r31)
 1800d5c:	48 00 00 60 	b       1800dbc <lms+0x1c0>
 1800d60:	80 1f 00 18 	lwz     r0,24(r31)
 1800d64:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800d68:	81 3f 00 30 	lwz     r9,48(r31)
 1800d6c:	7c 09 02 14 	add     r0,r9,r0
 1800d70:	81 3f 00 18 	lwz     r9,24(r31)
 1800d74:	55 29 10 3a 	rlwinm  r9,r9,2,0,29
 1800d78:	81 7f 00 30 	lwz     r11,48(r31)
 1800d7c:	7d 2b 4a 14 	add     r9,r11,r9
 1800d80:	c1 a9 00 00 	lfs     f13,0(r9)
 1800d84:	81 3f 00 18 	lwz     r9,24(r31)
 1800d88:	3d 60 01 81 	lis     r11,385
 1800d8c:	39 6b 12 34 	addi    r11,r11,4660
 1800d90:	55 29 10 3a 	rlwinm  r9,r9,2,0,29
 1800d94:	7d 2b 4a 14 	add     r9,r11,r9
 1800d98:	c1 89 00 00 	lfs     f12,0(r9)
 1800d9c:	c0 1f 00 10 	lfs     f0,16(r31)
 1800da0:	ec 0c 00 32 	fmuls   f0,f12,f0
 1800da4:	ec 0d 00 2a 	fadds   f0,f13,f0
 1800da8:	7c 09 03 78 	mr      r9,r0
 1800dac:	d0 09 00 00 	stfs    f0,0(r9)
 1800db0:	80 1f 00 18 	lwz     r0,24(r31)
 1800db4:	30 00 00 01 	addic   r0,r0,1
 1800db8:	90 1f 00 18 	stw     r0,24(r31)
 1800dbc:	81 3f 00 18 	lwz     r9,24(r31)
 1800dc0:	80 1f 00 34 	lwz     r0,52(r31)
 1800dc4:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800dc8:	40 9d ff 98 	ble+    cr7,1800d60 <lms+0x164>
 1800dcc:	80 1f 00 34 	lwz     r0,52(r31)
 1800dd0:	90 1f 00 18 	stw     r0,24(r31)
 1800dd4:	48 00 00 48 	b       1800e1c <lms+0x220>
 1800dd8:	80 1f 00 18 	lwz     r0,24(r31)
 1800ddc:	81 3f 00 18 	lwz     r9,24(r31)
 1800de0:	39 29 ff ff 	addi    r9,r9,-1
 1800de4:	3d 60 01 81 	lis     r11,385
 1800de8:	39 6b 12 34 	addi    r11,r11,4660
 1800dec:	55 29 10 3a 	rlwinm  r9,r9,2,0,29
 1800df0:	7d 2b 4a 14 	add     r9,r11,r9
 1800df4:	81 29 00 00 	lwz     r9,0(r9)
 1800df8:	3d 60 01 81 	lis     r11,385
 1800dfc:	39 6b 12 34 	addi    r11,r11,4660
 1800e00:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800e04:	7c 0b 02 14 	add     r0,r11,r0
 1800e08:	7c 0b 03 78 	mr      r11,r0
 1800e0c:	91 2b 00 00 	stw     r9,0(r11)
 1800e10:	80 1f 00 18 	lwz     r0,24(r31)
 1800e14:	30 00 ff ff 	addic   r0,r0,-1
 1800e18:	90 1f 00 18 	stw     r0,24(r31)
 1800e1c:	80 1f 00 18 	lwz     r0,24(r31)
 1800e20:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800e24:	41 9d ff b4 	bgt+    cr7,1800dd8 <lms+0x1dc>
 1800e28:	80 1f 00 08 	lwz     r0,8(r31)
 1800e2c:	90 1f 00 40 	stw     r0,64(r31)
 1800e30:	c0 1f 00 40 	lfs     f0,64(r31)
 1800e34:	fc 20 00 90 	fmr     f1,f0
 1800e38:	39 7f 00 50 	addi    r11,r31,80
 1800e3c:	83 eb ff fc 	lwz     r31,-4(r11)
 1800e40:	7d 61 5b 78 	mr      r1,r11
 1800e44:	4e 80 00 20 	blr

01800e48 <_exit>:
 1800e48:	94 21 ff e8 	stwu    r1,-24(r1)
 1800e4c:	93 e1 00 14 	stw     r31,20(r1)
 1800e50:	7c 3f 0b 78 	mr      r31,r1
 1800e54:	90 7f 00 08 	stw     r3,8(r31)
 1800e58:	48 00 00 00 	b       1800e58 <_exit+0x10>

01800e5c <_start>:
 1800e5c:	94 21 ff f0 	stwu    r1,-16(r1)
 1800e60:	7c 08 02 a6 	mflr    r0
 1800e64:	90 01 00 14 	stw     r0,20(r1)
 1800e68:	93 e1 00 0c 	stw     r31,12(r1)
 1800e6c:	7c 3f 0b 78 	mr      r31,r1
 1800e70:	38 60 00 00 	li      r3,0
 1800e74:	38 80 00 00 	li      r4,0
 1800e78:	4b ff fb 4d 	bl      18009c4 <main>
 1800e7c:	38 60 00 00 	li      r3,0
 1800e80:	4b ff ff c9 	bl      1800e48 <_exit>

01800e84 <__eabi>:
 1800e84:	3d 40 01 81 	lis     r10,385
 1800e88:	3d 60 01 81 	lis     r11,385
 1800e8c:	81 2a 12 0c 	lwz     r9,4620(r10)
 1800e90:	39 6b 11 dc 	addi    r11,r11,4572
 1800e94:	29 09 00 00 	cmplwi  cr2,r9,0
 1800e98:	4c 8a 00 20 	bnelr   cr2
 1800e9c:	90 2a 12 0c 	stw     r1,4620(r10)
 1800ea0:	80 6b 00 08 	lwz     r3,8(r11)
 1800ea4:	80 8b 00 0c 	lwz     r4,12(r11)
 1800ea8:	7c 83 20 00 	cmpw    cr1,r3,r4
 1800eac:	41 86 00 08 	beq-    cr1,1800eb4 <__eabi+0x30>
 1800eb0:	81 ab 00 04 	lwz     r13,4(r11)
 1800eb4:	80 6b 00 14 	lwz     r3,20(r11)
 1800eb8:	80 8b 00 18 	lwz     r4,24(r11)
 1800ebc:	7c 83 20 00 	cmpw    cr1,r3,r4
 1800ec0:	41 a6 00 08 	beq+    cr1,1800ec8 <__eabi+0x44>
 1800ec4:	80 4b 00 10 	lwz     r2,16(r11)
 1800ec8:	4b ff f1 cc 	b       1800094 <__init>

01800ecc <__eabi_convert>:
 1800ecc:	7c 83 20 40 	cmplw   cr1,r3,r4
 1800ed0:	7c a3 20 50 	subf    r5,r3,r4
 1800ed4:	4c 84 00 20 	bgelr   cr1
 1800ed8:	7c a5 16 70 	srawi   r5,r5,2
 1800edc:	38 63 ff fc 	addi    r3,r3,-4
 1800ee0:	7c a9 03 a6 	mtctr   r5
 1800ee4:	84 c3 00 04 	lwzu    r6,4(r3)
 1800ee8:	2c 06 00 00 	cmpwi   r6,0
 1800eec:	41 82 00 0c 	beq-    1800ef8 <__eabi_convert+0x2c>
 1800ef0:	7c c6 62 14 	add     r6,r6,r12
 1800ef4:	90 c3 00 00 	stw     r6,0(r3)
 1800ef8:	42 00 ff ec 	bdnz+   1800ee4 <__eabi_convert+0x18>
 1800efc:	4e 80 00 20 	blr

01800f00 <__eabi_uconvert>:
 1800f00:	7c 83 20 40 	cmplw   cr1,r3,r4
 1800f04:	7c a3 20 50 	subf    r5,r3,r4
 1800f08:	4c 84 00 20 	bgelr   cr1
 1800f0c:	7c a5 16 70 	srawi   r5,r5,2
 1800f10:	38 63 ff fc 	addi    r3,r3,-4
 1800f14:	7c a9 03 a6 	mtctr   r5
 1800f18:	84 c3 00 04 	lwzu    r6,4(r3)
 1800f1c:	7c c6 62 14 	add     r6,r6,r12
 1800f20:	80 e6 00 00 	lwz     r7,0(r6)
 1800f24:	90 c3 00 00 	stw     r6,0(r3)
 1800f28:	7c e7 62 14 	add     r7,r7,r12
 1800f2c:	90 e6 00 00 	stw     r7,0(r6)
 1800f30:	42 00 ff e8 	bdnz+   1800f18 <__eabi_uconvert+0x18>
 1800f34:	4e 80 00 20 	blr

01800f38 <__do_global_ctors_aux>:
 1800f38:	7c 08 02 a6 	mflr    r0
 1800f3c:	94 21 ff f0 	stwu    r1,-16(r1)
 1800f40:	93 e1 00 0c 	stw     r31,12(r1)
 1800f44:	3f e0 01 81 	lis     r31,385
 1800f48:	90 01 00 14 	stw     r0,20(r1)
 1800f4c:	3b ff 11 cc 	addi    r31,r31,4556
 1800f50:	80 1f ff fc 	lwz     r0,-4(r31)
 1800f54:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800f58:	41 9e 00 1c 	beq-    cr7,1800f74 <__do_global_ctors_aux+0x3c>
 1800f5c:	3b ff ff fc 	addi    r31,r31,-4
 1800f60:	7c 09 03 a6 	mtctr   r0
 1800f64:	4e 80 04 21 	bctrl
 1800f68:	84 1f ff fc 	lwzu    r0,-4(r31)
 1800f6c:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800f70:	40 9e ff f0 	bne+    cr7,1800f60 <__do_global_ctors_aux+0x28>
 1800f74:	80 01 00 14 	lwz     r0,20(r1)
 1800f78:	83 e1 00 0c 	lwz     r31,12(r1)
 1800f7c:	38 21 00 10 	addi    r1,r1,16
 1800f80:	7c 08 03 a6 	mtlr    r0
 1800f84:	4e 80 00 20 	blr

01800f88 <call___do_global_ctors_aux>:
 1800f88:	7c 08 02 a6 	mflr    r0
 1800f8c:	94 21 ff f8 	stwu    r1,-8(r1)
 1800f90:	90 01 00 0c 	stw     r0,12(r1)
 1800f94:	80 01 00 0c 	lwz     r0,12(r1)
 1800f98:	38 21 00 08 	addi    r1,r1,8
 1800f9c:	7c 08 03 a6 	mtlr    r0
 1800fa0:	4e 80 00 20 	blr

Disassembly of section .fini:

01800fa4 <__fini>:
 1800fa4:	94 21 ff f0 	stwu    r1,-16(r1)
 1800fa8:	7c 08 02 a6 	mflr    r0
 1800fac:	90 01 00 14 	stw     r0,20(r1)
 1800fb0:	4b ff f1 09 	bl      18000b8 <__do_global_dtors_aux>
 1800fb4:	80 01 00 14 	lwz     r0,20(r1)
 1800fb8:	7c 08 03 a6 	mtlr    r0
 1800fbc:	38 21 00 10 	addi    r1,r1,16
 1800fc0:	4e 80 00 20 	blr
