// Generated by CIRCT firtool-1.75.0

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module InclusiveCacheBankScheduler(	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
  input         clock,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
  input         reset,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
  output        io_in_a_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_in_a_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [2:0]  io_in_a_bits_opcode,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [2:0]  io_in_a_bits_param,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [2:0]  io_in_a_bits_size,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [5:0]  io_in_a_bits_source,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [31:0] io_in_a_bits_address,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [7:0]  io_in_a_bits_mask,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [63:0] io_in_a_bits_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_in_a_bits_corrupt,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_in_b_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_in_b_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [1:0]  io_in_b_bits_param,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [31:0] io_in_b_bits_address,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_in_c_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_in_c_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [2:0]  io_in_c_bits_opcode,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [2:0]  io_in_c_bits_param,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [2:0]  io_in_c_bits_size,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [5:0]  io_in_c_bits_source,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [31:0] io_in_c_bits_address,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [63:0] io_in_c_bits_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_in_c_bits_corrupt,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_in_d_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_in_d_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [2:0]  io_in_d_bits_opcode,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [1:0]  io_in_d_bits_param,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [2:0]  io_in_d_bits_size,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [5:0]  io_in_d_bits_source,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [2:0]  io_in_d_bits_sink,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_in_d_bits_denied,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [63:0] io_in_d_bits_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_in_d_bits_corrupt,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_in_e_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [2:0]  io_in_e_bits_sink,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_out_a_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_out_a_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [2:0]  io_out_a_bits_opcode,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [2:0]  io_out_a_bits_param,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [2:0]  io_out_a_bits_size,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [2:0]  io_out_a_bits_source,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [31:0] io_out_a_bits_address,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [7:0]  io_out_a_bits_mask,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [63:0] io_out_a_bits_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_out_a_bits_corrupt,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_out_c_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_out_c_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [2:0]  io_out_c_bits_opcode,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [2:0]  io_out_c_bits_size,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [2:0]  io_out_c_bits_source,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [31:0] io_out_c_bits_address,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [63:0] io_out_c_bits_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_out_c_bits_corrupt,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_out_d_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_out_d_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [2:0]  io_out_d_bits_opcode,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [1:0]  io_out_d_bits_param,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [2:0]  io_out_d_bits_size,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [2:0]  io_out_d_bits_source,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [2:0]  io_out_d_bits_sink,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_out_d_bits_denied,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [63:0] io_out_d_bits_data,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_out_d_bits_corrupt,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_out_e_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output [2:0]  io_out_e_bits_sink,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_req_ready,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input         io_req_valid,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  input  [31:0] io_req_bits_address,	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
  output        io_resp_valid	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:29:14]
);

  wire [12:0]     mshrs_6_io_allocate_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70, :295:103, :297:73]
  wire [12:0]     mshrs_5_io_allocate_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70, :287:131, :289:74]
  wire [12:0]     mshrs_4_io_allocate_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70]
  wire [12:0]     mshrs_3_io_allocate_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70]
  wire [12:0]     mshrs_2_io_allocate_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70]
  wire [12:0]     mshrs_1_io_allocate_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70]
  wire [12:0]     mshrs_0_io_allocate_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70]
  wire            request_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:261:40]
  wire            _mshrs_6_io_status_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_6_io_status_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_6_io_status_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_status_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_status_bits_blockC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_status_bits_nestC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_a_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_6_io_schedule_bits_a_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_6_io_schedule_bits_a_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_schedule_bits_a_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_a_bits_block;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_b_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_schedule_bits_b_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_6_io_schedule_bits_b_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_6_io_schedule_bits_b_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_b_bits_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_c_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_schedule_bits_c_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_schedule_bits_c_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_6_io_schedule_bits_c_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_6_io_schedule_bits_c_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_schedule_bits_c_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_c_bits_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_d_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_d_bits_prio_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_d_bits_prio_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_schedule_bits_d_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_schedule_bits_d_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_schedule_bits_d_bits_size;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_6_io_schedule_bits_d_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_6_io_schedule_bits_d_bits_offset;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_6_io_schedule_bits_d_bits_put;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_6_io_schedule_bits_d_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_schedule_bits_d_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_d_bits_bad;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_e_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_schedule_bits_e_bits_sink;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_x_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_dir_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_6_io_schedule_bits_dir_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_6_io_schedule_bits_dir_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_dir_bits_data_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [1:0]      _mshrs_6_io_schedule_bits_dir_bits_data_state;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_dir_bits_data_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_6_io_schedule_bits_dir_bits_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_6_io_schedule_bits_reload;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_status_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_5_io_status_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_5_io_status_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_status_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_status_bits_blockC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_status_bits_nestC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_a_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_5_io_schedule_bits_a_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_5_io_schedule_bits_a_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_schedule_bits_a_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_a_bits_block;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_b_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_schedule_bits_b_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_5_io_schedule_bits_b_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_5_io_schedule_bits_b_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_b_bits_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_c_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_schedule_bits_c_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_schedule_bits_c_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_5_io_schedule_bits_c_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_5_io_schedule_bits_c_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_schedule_bits_c_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_c_bits_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_d_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_d_bits_prio_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_d_bits_prio_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_schedule_bits_d_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_schedule_bits_d_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_schedule_bits_d_bits_size;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_5_io_schedule_bits_d_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_5_io_schedule_bits_d_bits_offset;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_5_io_schedule_bits_d_bits_put;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_5_io_schedule_bits_d_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_schedule_bits_d_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_d_bits_bad;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_e_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_schedule_bits_e_bits_sink;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_x_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_dir_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_5_io_schedule_bits_dir_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_5_io_schedule_bits_dir_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_dir_bits_data_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [1:0]      _mshrs_5_io_schedule_bits_dir_bits_data_state;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_dir_bits_data_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_5_io_schedule_bits_dir_bits_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_5_io_schedule_bits_reload;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_status_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_4_io_status_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_4_io_status_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_status_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_status_bits_blockC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_status_bits_nestC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_a_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_4_io_schedule_bits_a_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_4_io_schedule_bits_a_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_schedule_bits_a_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_a_bits_block;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_b_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_schedule_bits_b_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_4_io_schedule_bits_b_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_4_io_schedule_bits_b_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_b_bits_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_c_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_schedule_bits_c_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_schedule_bits_c_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_4_io_schedule_bits_c_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_4_io_schedule_bits_c_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_schedule_bits_c_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_c_bits_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_d_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_d_bits_prio_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_d_bits_prio_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_schedule_bits_d_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_schedule_bits_d_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_schedule_bits_d_bits_size;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_4_io_schedule_bits_d_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_4_io_schedule_bits_d_bits_offset;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_4_io_schedule_bits_d_bits_put;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_4_io_schedule_bits_d_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_schedule_bits_d_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_d_bits_bad;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_e_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_schedule_bits_e_bits_sink;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_x_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_dir_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_4_io_schedule_bits_dir_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_4_io_schedule_bits_dir_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_dir_bits_data_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [1:0]      _mshrs_4_io_schedule_bits_dir_bits_data_state;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_dir_bits_data_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_4_io_schedule_bits_dir_bits_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_4_io_schedule_bits_reload;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_status_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_3_io_status_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_3_io_status_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_status_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_status_bits_blockC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_status_bits_nestC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_a_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_3_io_schedule_bits_a_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_3_io_schedule_bits_a_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_schedule_bits_a_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_a_bits_block;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_b_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_schedule_bits_b_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_3_io_schedule_bits_b_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_3_io_schedule_bits_b_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_b_bits_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_c_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_schedule_bits_c_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_schedule_bits_c_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_3_io_schedule_bits_c_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_3_io_schedule_bits_c_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_schedule_bits_c_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_c_bits_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_d_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_d_bits_prio_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_d_bits_prio_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_schedule_bits_d_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_schedule_bits_d_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_schedule_bits_d_bits_size;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_3_io_schedule_bits_d_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_3_io_schedule_bits_d_bits_offset;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_3_io_schedule_bits_d_bits_put;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_3_io_schedule_bits_d_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_schedule_bits_d_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_d_bits_bad;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_e_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_schedule_bits_e_bits_sink;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_x_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_dir_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_3_io_schedule_bits_dir_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_3_io_schedule_bits_dir_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_dir_bits_data_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [1:0]      _mshrs_3_io_schedule_bits_dir_bits_data_state;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_dir_bits_data_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_3_io_schedule_bits_dir_bits_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_3_io_schedule_bits_reload;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_status_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_2_io_status_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_2_io_status_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_status_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_status_bits_blockC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_status_bits_nestC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_a_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_2_io_schedule_bits_a_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_2_io_schedule_bits_a_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_schedule_bits_a_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_a_bits_block;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_b_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_schedule_bits_b_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_2_io_schedule_bits_b_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_2_io_schedule_bits_b_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_b_bits_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_c_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_schedule_bits_c_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_schedule_bits_c_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_2_io_schedule_bits_c_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_2_io_schedule_bits_c_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_schedule_bits_c_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_c_bits_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_d_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_d_bits_prio_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_d_bits_prio_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_schedule_bits_d_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_schedule_bits_d_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_schedule_bits_d_bits_size;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_2_io_schedule_bits_d_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_2_io_schedule_bits_d_bits_offset;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_2_io_schedule_bits_d_bits_put;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_2_io_schedule_bits_d_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_schedule_bits_d_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_d_bits_bad;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_e_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_schedule_bits_e_bits_sink;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_x_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_dir_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_2_io_schedule_bits_dir_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_2_io_schedule_bits_dir_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_dir_bits_data_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [1:0]      _mshrs_2_io_schedule_bits_dir_bits_data_state;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_dir_bits_data_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_2_io_schedule_bits_dir_bits_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_2_io_schedule_bits_reload;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_status_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_1_io_status_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_1_io_status_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_status_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_status_bits_blockC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_status_bits_nestC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_a_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_1_io_schedule_bits_a_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_1_io_schedule_bits_a_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_schedule_bits_a_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_a_bits_block;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_b_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_schedule_bits_b_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_1_io_schedule_bits_b_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_1_io_schedule_bits_b_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_b_bits_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_c_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_schedule_bits_c_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_schedule_bits_c_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_1_io_schedule_bits_c_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_1_io_schedule_bits_c_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_schedule_bits_c_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_c_bits_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_d_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_d_bits_prio_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_d_bits_prio_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_schedule_bits_d_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_schedule_bits_d_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_schedule_bits_d_bits_size;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_1_io_schedule_bits_d_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_1_io_schedule_bits_d_bits_offset;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_1_io_schedule_bits_d_bits_put;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_1_io_schedule_bits_d_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_schedule_bits_d_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_d_bits_bad;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_e_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_schedule_bits_e_bits_sink;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_x_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_dir_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_1_io_schedule_bits_dir_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_1_io_schedule_bits_dir_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_dir_bits_data_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [1:0]      _mshrs_1_io_schedule_bits_dir_bits_data_state;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_dir_bits_data_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_1_io_schedule_bits_dir_bits_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_1_io_schedule_bits_reload;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_status_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_0_io_status_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_0_io_status_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_status_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_status_bits_blockC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_status_bits_nestC;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_a_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_0_io_schedule_bits_a_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_0_io_schedule_bits_a_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_schedule_bits_a_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_a_bits_block;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_b_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_schedule_bits_b_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_0_io_schedule_bits_b_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_0_io_schedule_bits_b_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_b_bits_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_c_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_schedule_bits_c_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_schedule_bits_c_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_0_io_schedule_bits_c_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_0_io_schedule_bits_c_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_schedule_bits_c_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_c_bits_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_d_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_d_bits_prio_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_d_bits_prio_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_schedule_bits_d_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_schedule_bits_d_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_schedule_bits_d_bits_size;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_0_io_schedule_bits_d_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_0_io_schedule_bits_d_bits_offset;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [5:0]      _mshrs_0_io_schedule_bits_d_bits_put;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_0_io_schedule_bits_d_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_schedule_bits_d_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_d_bits_bad;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_e_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_schedule_bits_e_bits_sink;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_x_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_dir_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [9:0]      _mshrs_0_io_schedule_bits_dir_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [2:0]      _mshrs_0_io_schedule_bits_dir_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_dir_bits_data_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [1:0]      _mshrs_0_io_schedule_bits_dir_bits_data_state;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_dir_bits_data_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire [12:0]     _mshrs_0_io_schedule_bits_dir_bits_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _mshrs_0_io_schedule_bits_reload;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  wire            _requests_io_push_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire [20:0]     _requests_io_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire            _requests_io_data_prio_0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire            _requests_io_data_prio_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire            _requests_io_data_prio_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire            _requests_io_data_control;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire [2:0]      _requests_io_data_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire [2:0]      _requests_io_data_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire [2:0]      _requests_io_data_size;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire [5:0]      _requests_io_data_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire [12:0]     _requests_io_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire [5:0]      _requests_io_data_offset;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire [5:0]      _requests_io_data_put;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  wire            _bankedStore_io_sinkC_adr_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
  wire            _bankedStore_io_sinkD_adr_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
  wire            _bankedStore_io_sourceC_adr_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
  wire [63:0]     _bankedStore_io_sourceC_dat_data;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
  wire            _bankedStore_io_sourceD_radr_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
  wire [63:0]     _bankedStore_io_sourceD_rdat_data;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
  wire            _bankedStore_io_sourceD_wadr_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
  wire            _directory_io_write_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
  wire            _directory_io_result_bits_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
  wire [1:0]      _directory_io_result_bits_state;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
  wire            _directory_io_result_bits_clients;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
  wire [12:0]     _directory_io_result_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
  wire            _directory_io_result_bits_hit;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
  wire [2:0]      _directory_io_result_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
  wire            _directory_io_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
  wire            _sinkX_io_req_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:58:21]
  wire [12:0]     _sinkX_io_req_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:58:21]
  wire [9:0]      _sinkX_io_req_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:58:21]
  wire            _sinkE_io_resp_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21]
  wire [2:0]      _sinkE_io_resp_bits_sink;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21]
  wire            _sinkD_io_resp_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire            _sinkD_io_resp_bits_last;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire [2:0]      _sinkD_io_resp_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire [2:0]      _sinkD_io_resp_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire [2:0]      _sinkD_io_resp_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire [2:0]      _sinkD_io_resp_bits_sink;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire            _sinkD_io_resp_bits_denied;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire [2:0]      _sinkD_io_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire            _sinkD_io_bs_adr_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire            _sinkD_io_bs_adr_bits_noop;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire [2:0]      _sinkD_io_bs_adr_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire [9:0]      _sinkD_io_bs_adr_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire [2:0]      _sinkD_io_bs_adr_bits_beat;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire [63:0]     _sinkD_io_bs_dat_data;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire [9:0]      _sinkD_io_grant_req_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire [2:0]      _sinkD_io_grant_req_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  wire            _sinkC_io_req_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [2:0]      _sinkC_io_req_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [2:0]      _sinkC_io_req_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [2:0]      _sinkC_io_req_bits_size;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [5:0]      _sinkC_io_req_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [12:0]     _sinkC_io_req_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [5:0]      _sinkC_io_req_bits_offset;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [5:0]      _sinkC_io_req_bits_put;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [9:0]      _sinkC_io_req_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire            _sinkC_io_resp_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire            _sinkC_io_resp_bits_last;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [9:0]      _sinkC_io_resp_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [12:0]     _sinkC_io_resp_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [5:0]      _sinkC_io_resp_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [2:0]      _sinkC_io_resp_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire            _sinkC_io_resp_bits_data;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [9:0]      _sinkC_io_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire            _sinkC_io_bs_adr_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire            _sinkC_io_bs_adr_bits_noop;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [2:0]      _sinkC_io_bs_adr_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [9:0]      _sinkC_io_bs_adr_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [2:0]      _sinkC_io_bs_adr_bits_beat;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire            _sinkC_io_bs_adr_bits_mask;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [63:0]     _sinkC_io_bs_dat_data;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire            _sinkC_io_rel_pop_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire [63:0]     _sinkC_io_rel_beat_data;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire            _sinkC_io_rel_beat_corrupt;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  wire            _sinkA_io_req_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire [2:0]      _sinkA_io_req_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire [2:0]      _sinkA_io_req_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire [2:0]      _sinkA_io_req_bits_size;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire [5:0]      _sinkA_io_req_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire [12:0]     _sinkA_io_req_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire [5:0]      _sinkA_io_req_bits_offset;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire [5:0]      _sinkA_io_req_bits_put;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire [9:0]      _sinkA_io_req_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire            _sinkA_io_pb_pop_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire [63:0]     _sinkA_io_pb_beat_data;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire [7:0]      _sinkA_io_pb_beat_mask;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire            _sinkA_io_pb_beat_corrupt;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  wire            _sourceX_io_req_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:45:23]
  wire            _sourceE_io_req_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:44:23]
  wire            _sourceD_io_req_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire            _sourceD_io_pb_pop_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire [5:0]      _sourceD_io_pb_pop_bits_index;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire            _sourceD_io_pb_pop_bits_last;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire            _sourceD_io_rel_pop_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire [5:0]      _sourceD_io_rel_pop_bits_index;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire            _sourceD_io_rel_pop_bits_last;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire            _sourceD_io_bs_radr_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire [2:0]      _sourceD_io_bs_radr_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire [9:0]      _sourceD_io_bs_radr_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire [2:0]      _sourceD_io_bs_radr_bits_beat;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire            _sourceD_io_bs_radr_bits_mask;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire            _sourceD_io_bs_wadr_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire [2:0]      _sourceD_io_bs_wadr_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire [9:0]      _sourceD_io_bs_wadr_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire [2:0]      _sourceD_io_bs_wadr_bits_beat;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire            _sourceD_io_bs_wadr_bits_mask;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire [63:0]     _sourceD_io_bs_wdat_data;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire            _sourceD_io_evict_safe;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire            _sourceD_io_grant_safe;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  wire            _sourceC_io_req_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
  wire            _sourceC_io_bs_adr_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
  wire [2:0]      _sourceC_io_bs_adr_bits_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
  wire [9:0]      _sourceC_io_bs_adr_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
  wire [2:0]      _sourceC_io_bs_adr_bits_beat;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
  wire [9:0]      _sourceC_io_evict_req_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
  wire [2:0]      _sourceC_io_evict_req_way;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
  wire            _sourceB_io_req_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:41:23]
  wire            _sourceA_io_req_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23]
  wire            _mshr_request_T_22 = _mshrs_0_io_schedule_valid & ~(_mshrs_5_io_status_valid & _mshrs_0_io_status_bits_set == _mshrs_5_io_status_bits_set | _mshrs_6_io_status_valid & _mshrs_0_io_status_bits_set == _mshrs_6_io_status_bits_set) & (_sourceA_io_req_ready | ~_mshrs_0_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_mshrs_0_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_mshrs_0_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_mshrs_0_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_mshrs_0_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_mshrs_0_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_mshrs_0_io_schedule_bits_dir_valid);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23, :41:23, :42:23, :43:23, :44:23, :45:23, :68:25, :71:46, :90:{30,54,86}, :91:{30,54}, :107:{25,28,31}, :108:{29,32,61}, :109:{29,32,61}, :110:{29,32,61}, :111:{29,32,61}, :112:{29,32,61}, :113:{29,32,61}, :114:{33,36}]
  wire            _mshr_request_T_45 = _mshrs_1_io_schedule_valid & ~(_mshrs_5_io_status_valid & _mshrs_1_io_status_bits_set == _mshrs_5_io_status_bits_set | _mshrs_6_io_status_valid & _mshrs_1_io_status_bits_set == _mshrs_6_io_status_bits_set) & (_sourceA_io_req_ready | ~_mshrs_1_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_mshrs_1_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_mshrs_1_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_mshrs_1_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_mshrs_1_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_mshrs_1_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_mshrs_1_io_schedule_bits_dir_valid);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23, :41:23, :42:23, :43:23, :44:23, :45:23, :68:25, :71:46, :90:{30,54,86}, :91:{30,54}, :107:{25,28,31}, :108:{29,32,61}, :109:{29,32,61}, :110:{29,32,61}, :111:{29,32,61}, :112:{29,32,61}, :113:{29,32,61}, :114:{33,36}]
  wire            _mshr_request_T_68 = _mshrs_2_io_schedule_valid & ~(_mshrs_5_io_status_valid & _mshrs_2_io_status_bits_set == _mshrs_5_io_status_bits_set | _mshrs_6_io_status_valid & _mshrs_2_io_status_bits_set == _mshrs_6_io_status_bits_set) & (_sourceA_io_req_ready | ~_mshrs_2_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_mshrs_2_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_mshrs_2_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_mshrs_2_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_mshrs_2_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_mshrs_2_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_mshrs_2_io_schedule_bits_dir_valid);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23, :41:23, :42:23, :43:23, :44:23, :45:23, :68:25, :71:46, :90:{30,54,86}, :91:{30,54}, :107:{25,28,31}, :108:{29,32,61}, :109:{29,32,61}, :110:{29,32,61}, :111:{29,32,61}, :112:{29,32,61}, :113:{29,32,61}, :114:{33,36}]
  wire            _mshr_request_T_91 = _mshrs_3_io_schedule_valid & ~(_mshrs_5_io_status_valid & _mshrs_3_io_status_bits_set == _mshrs_5_io_status_bits_set | _mshrs_6_io_status_valid & _mshrs_3_io_status_bits_set == _mshrs_6_io_status_bits_set) & (_sourceA_io_req_ready | ~_mshrs_3_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_mshrs_3_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_mshrs_3_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_mshrs_3_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_mshrs_3_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_mshrs_3_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_mshrs_3_io_schedule_bits_dir_valid);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23, :41:23, :42:23, :43:23, :44:23, :45:23, :68:25, :71:46, :90:{30,54,86}, :91:{30,54}, :107:{25,28,31}, :108:{29,32,61}, :109:{29,32,61}, :110:{29,32,61}, :111:{29,32,61}, :112:{29,32,61}, :113:{29,32,61}, :114:{33,36}]
  wire            _mshr_request_T_114 = _mshrs_4_io_schedule_valid & ~(_mshrs_5_io_status_valid & _mshrs_4_io_status_bits_set == _mshrs_5_io_status_bits_set | _mshrs_6_io_status_valid & _mshrs_4_io_status_bits_set == _mshrs_6_io_status_bits_set) & (_sourceA_io_req_ready | ~_mshrs_4_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_mshrs_4_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_mshrs_4_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_mshrs_4_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_mshrs_4_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_mshrs_4_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_mshrs_4_io_schedule_bits_dir_valid);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23, :41:23, :42:23, :43:23, :44:23, :45:23, :68:25, :71:46, :90:{30,54,86}, :91:{30,54}, :107:{25,28,31}, :108:{29,32,61}, :109:{29,32,61}, :110:{29,32,61}, :111:{29,32,61}, :112:{29,32,61}, :113:{29,32,61}, :114:{33,36}]
  wire            _mshr_request_T_137 = _mshrs_5_io_schedule_valid & ~(_mshrs_6_io_status_valid & _mshrs_5_io_status_bits_set == _mshrs_6_io_status_bits_set) & (_sourceA_io_req_ready | ~_mshrs_5_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_mshrs_5_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_mshrs_5_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_mshrs_5_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_mshrs_5_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_mshrs_5_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_mshrs_5_io_schedule_bits_dir_valid);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23, :41:23, :42:23, :43:23, :44:23, :45:23, :68:25, :71:46, :94:{28,58}, :107:{25,28,31}, :108:{29,32,61}, :109:{29,32,61}, :110:{29,32,61}, :111:{29,32,61}, :112:{29,32,61}, :113:{29,32,61}, :114:{33,36}]
  wire            _mshr_request_T_160 = _mshrs_6_io_schedule_valid & (_sourceA_io_req_ready | ~_mshrs_6_io_schedule_bits_a_valid) & (_sourceB_io_req_ready | ~_mshrs_6_io_schedule_bits_b_valid) & (_sourceC_io_req_ready | ~_mshrs_6_io_schedule_bits_c_valid) & (_sourceD_io_req_ready | ~_mshrs_6_io_schedule_bits_d_valid) & (_sourceE_io_req_ready | ~_mshrs_6_io_schedule_bits_e_valid) & (_sourceX_io_req_ready | ~_mshrs_6_io_schedule_bits_x_valid) & (_directory_io_write_ready | ~_mshrs_6_io_schedule_bits_dir_valid);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23, :41:23, :42:23, :43:23, :44:23, :45:23, :68:25, :71:46, :107:31, :108:{29,32,61}, :109:{29,32,61}, :110:{29,32,61}, :111:{29,32,61}, :112:{29,32,61}, :113:{29,32,61}, :114:{33,36}]
  wire [6:0]      mshr_request = {_mshr_request_T_160, _mshr_request_T_137, _mshr_request_T_114, _mshr_request_T_91, _mshr_request_T_68, _mshr_request_T_45, _mshr_request_T_22};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:106:25, :107:{25,31}, :108:61, :109:61, :110:61, :111:61, :112:61, :113:61]
  reg  [6:0]      robin_filter;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:118:29]
  wire [6:0]      _robin_request_T = mshr_request & robin_filter;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:106:25, :118:29, :119:54]
  wire            _GEN = _mshr_request_T_91 | _mshr_request_T_68;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:107:{25,31}, :108:61, :109:61, :110:61, :111:61, :112:61, :113:61, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire            _GEN_0 = _mshr_request_T_68 | _mshr_request_T_45;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:107:{25,31}, :108:61, :109:61, :110:61, :111:61, :112:61, :113:61, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire            _GEN_1 = _mshr_request_T_45 | _mshr_request_T_22;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:107:{25,31}, :108:61, :109:61, :110:61, :111:61, :112:61, :113:61, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire            _GEN_2 = _mshr_request_T_22 | _robin_request_T[6];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:107:{25,31}, :108:61, :109:61, :110:61, :111:61, :112:61, :113:61, :119:54, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire [5:0]      _GEN_3 = _robin_request_T[6:1] | _robin_request_T[5:0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:119:54, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire            _GEN_4 = _GEN_1 | _GEN_3[5];	// @[generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire            _GEN_5 = _GEN_2 | _GEN_3[4];	// @[generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire [3:0]      _GEN_6 = _GEN_3[5:2] | _GEN_3[3:0];	// @[generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire            _GEN_7 = _GEN_3[1] | _robin_request_T[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:119:54, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire            _GEN_8 = _GEN_6[1] | _robin_request_T[0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:119:54, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire [13:0]     _GEN_9 = {~(_mshr_request_T_137 | _mshr_request_T_114 | _GEN | _GEN_4 | _GEN_8), ~(_mshr_request_T_114 | _mshr_request_T_91 | _GEN_0 | _GEN_5 | _GEN_6[0]), ~(_GEN | _GEN_1 | _GEN_6[3] | _GEN_7), ~(_GEN_0 | _GEN_2 | _GEN_6[2] | _GEN_3[0]), ~(_GEN_4 | _GEN_6[1] | _robin_request_T[0]), ~(_GEN_5 | _GEN_6[0]), ~(_GEN_6[3] | _GEN_7), ~(_GEN_6[2] | _GEN_3[0]), ~_GEN_8, ~(_GEN_6[0]), ~_GEN_7, ~(_GEN_3[0]), ~(_robin_request_T[0]), 1'h1} & {_mshr_request_T_160, _mshr_request_T_137, _mshr_request_T_114, _mshr_request_T_91, _mshr_request_T_68, _mshr_request_T_45, _mshr_request_T_22, _robin_request_T};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7, :107:{25,31}, :108:61, :109:61, :110:61, :111:61, :112:61, :113:61, :119:{26,54}, :120:{24,54}, generators/rocket-chip/src/main/scala/util/package.scala:253:43]
  wire [6:0]      mshr_selectOH = _GEN_9[13:7] | _GEN_9[6:0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:120:54, :121:{37,70,86}]
  wire [2:0]      _mshr_select_T_1 = {1'h0, mshr_selectOH[6:5]} | mshr_selectOH[3:1];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7, :121:70, src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28]
  wire [2:0]      mshr_select = {|(mshr_selectOH[6:4]), |(_mshr_select_T_1[2:1]), _mshr_select_T_1[2] | _mshr_select_T_1[0]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}]
  wire            _schedule_T_19 = mshr_selectOH[0] & _mshrs_0_io_schedule_bits_reload | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_reload | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_reload | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_reload | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_reload | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_reload | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_reload;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  wire [2:0]      _schedule_T_461 = (mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_c_bits_opcode : 3'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_c_bits_opcode : 3'h0);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  wire [12:0]     scheduleTag = (mshr_selectOH[0] ? _mshrs_0_io_status_bits_tag : 13'h0) | (mshr_selectOH[1] ? _mshrs_1_io_status_bits_tag : 13'h0) | (mshr_selectOH[2] ? _mshrs_2_io_status_bits_tag : 13'h0) | (mshr_selectOH[3] ? _mshrs_3_io_status_bits_tag : 13'h0) | (mshr_selectOH[4] ? _mshrs_4_io_status_bits_tag : 13'h0) | (mshr_selectOH[5] ? _mshrs_5_io_status_bits_tag : 13'h0) | (mshr_selectOH[6] ? _mshrs_6_io_status_bits_tag : 13'h0);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  wire [9:0]      nestedwb_set = mshr_selectOH[6] ? _mshrs_6_io_status_bits_set : _mshrs_5_io_status_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :155:24, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire [12:0]     nestedwb_tag = mshr_selectOH[6] ? _mshrs_6_io_status_bits_tag : _mshrs_5_io_status_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :156:24, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire            nestedwb_b_clr_dirty = mshr_selectOH[5] & _mshrs_5_io_schedule_bits_dir_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :157:37, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire            nestedwb_b_toN = nestedwb_b_clr_dirty & _mshrs_5_io_schedule_bits_dir_bits_data_state == 2'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :157:{37,75,123}]
  wire            nestedwb_b_toB = nestedwb_b_clr_dirty & _mshrs_5_io_schedule_bits_dir_bits_data_state == 2'h1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :157:37, :158:{75,123}]
  wire            nestedwb_c_set_dirty = mshr_selectOH[6] & _mshrs_6_io_schedule_bits_dir_valid & _mshrs_6_io_schedule_bits_dir_bits_data_dirty;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :160:{37,75}, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire            request_valid = _directory_io_ready & (_sinkA_io_req_valid | _sinkX_io_req_valid | _sinkC_io_req_valid);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :68:25, :164:{39,62,84}]
  wire            request_bits_control = ~_sinkC_io_req_valid & _sinkX_io_req_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :58:21, :165:22]
  wire [2:0]      request_bits_opcode = _sinkC_io_req_valid ? _sinkC_io_req_bits_opcode : _sinkX_io_req_valid ? 3'h0 : _sinkA_io_req_bits_opcode;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :165:22, :166:22]
  wire [2:0]      request_bits_param = _sinkC_io_req_valid ? _sinkC_io_req_bits_param : _sinkX_io_req_valid ? 3'h0 : _sinkA_io_req_bits_param;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :165:22, :166:22]
  wire [2:0]      request_bits_size = _sinkC_io_req_valid ? _sinkC_io_req_bits_size : _sinkX_io_req_valid ? 3'h6 : _sinkA_io_req_bits_size;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :165:22, :166:22]
  wire [5:0]      request_bits_source = _sinkC_io_req_valid ? _sinkC_io_req_bits_source : _sinkX_io_req_valid ? 6'h0 : _sinkA_io_req_bits_source;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :165:22, :166:22]
  wire [12:0]     request_bits_tag = _sinkC_io_req_valid ? _sinkC_io_req_bits_tag : _sinkX_io_req_valid ? _sinkX_io_req_bits_tag : _sinkA_io_req_bits_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :165:22, :166:22]
  wire [5:0]      request_bits_offset = _sinkC_io_req_valid ? _sinkC_io_req_bits_offset : _sinkX_io_req_valid ? 6'h0 : _sinkA_io_req_bits_offset;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :165:22, :166:22]
  wire [5:0]      request_bits_put = _sinkC_io_req_valid ? _sinkC_io_req_bits_put : _sinkX_io_req_valid ? 6'h0 : _sinkA_io_req_bits_put;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :165:22, :166:22]
  wire [9:0]      request_bits_set = _sinkC_io_req_valid ? _sinkC_io_req_bits_set : _sinkX_io_req_valid ? _sinkX_io_req_bits_set : _sinkA_io_req_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21, :55:21, :58:21, :165:22, :166:22]
  wire            sinkC_io_req_ready = _directory_io_ready & request_ready;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25, :167:44, :261:40]
  wire            _setMatches_T_1 = _mshrs_0_io_status_valid & _mshrs_0_io_status_bits_set == request_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :172:{59,83}]
  wire            _setMatches_T_3 = _mshrs_1_io_status_valid & _mshrs_1_io_status_bits_set == request_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :172:{59,83}]
  wire            _setMatches_T_5 = _mshrs_2_io_status_valid & _mshrs_2_io_status_bits_set == request_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :172:{59,83}]
  wire            _setMatches_T_7 = _mshrs_3_io_status_valid & _mshrs_3_io_status_bits_set == request_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :172:{59,83}]
  wire            _setMatches_T_9 = _mshrs_4_io_status_valid & _mshrs_4_io_status_bits_set == request_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :172:{59,83}]
  wire            _setMatches_T_11 = _mshrs_5_io_status_valid & _mshrs_5_io_status_bits_set == request_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :172:{59,83}]
  wire            _setMatches_T_13 = _mshrs_6_io_status_valid & _mshrs_6_io_status_bits_set == request_bits_set;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :172:{59,83}]
  wire [6:0]      setMatches = {_setMatches_T_13, _setMatches_T_11, _setMatches_T_9, _setMatches_T_7, _setMatches_T_5, _setMatches_T_3, _setMatches_T_1};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:172:{23,59}]
  wire            alloc = setMatches == 7'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:172:23, :173:27]
  wire            nestC = (_setMatches_T_1 & _mshrs_0_io_status_bits_nestC | _setMatches_T_3 & _mshrs_1_io_status_bits_nestC | _setMatches_T_5 & _mshrs_2_io_status_bits_nestC | _setMatches_T_7 & _mshrs_3_io_status_bits_nestC | _setMatches_T_9 & _mshrs_4_io_status_bits_nestC | _setMatches_T_11 & _mshrs_5_io_status_bits_nestC | _setMatches_T_13 & _mshrs_6_io_status_bits_nestC) & _sinkC_io_req_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :172:59, :180:70, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [6:0]      prioFilter = {{2{_sinkC_io_req_valid}}, 5'h1F};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :182:23]
  wire [6:0]      lowerMatches = setMatches & prioFilter;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:172:23, :182:23, :183:33]
  wire            queue = (|lowerMatches) & ~nestC & ~((_setMatches_T_1 & _mshrs_0_io_status_bits_blockC | _setMatches_T_3 & _mshrs_1_io_status_bits_blockC | _setMatches_T_5 & _mshrs_2_io_status_bits_blockC | _setMatches_T_7 & _mshrs_3_io_status_bits_blockC | _setMatches_T_9 & _mshrs_4_io_status_bits_blockC | _setMatches_T_11 & _mshrs_5_io_status_bits_blockC | _setMatches_T_13 & _mshrs_6_io_status_bits_blockC) & _sinkC_io_req_valid);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :172:59, :176:70, :180:70, :183:33, :185:{28,42,45,63,66}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire            _requests_io_push_valid_T = request_valid & queue;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:164:39, :185:{42,63}, :195:31]
  wire [6:0]      lowerMatches1 = _setMatches_T_13 & _sinkC_io_req_valid ? 7'h40 : _setMatches_T_11 & _sinkC_io_req_valid ? 7'h20 : lowerMatches;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :172:59, :183:33, :200:{8,21}, :201:{8,21}]
  wire [6:0]      _a_pop_T = mshr_selectOH & _requests_io_valid[6:0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :121:70, :206:76, :207:32]
  wire [6:0]      _b_pop_T = mshr_selectOH & _requests_io_valid[13:7];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :121:70, :206:76, :208:32]
  wire [6:0]      _c_pop_T = mshr_selectOH & _requests_io_valid[20:14];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :121:70, :206:76, :209:32]
  wire            bypassMatches = (|(mshr_selectOH & lowerMatches1)) & ((|_c_pop_T) | _sinkC_io_req_valid ? ~(|_c_pop_T) : (|_b_pop_T) ? ~(|_b_pop_T) : _a_pop_T == 7'h0);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :121:70, :200:8, :206:76, :207:{32,79}, :208:{32,79}, :209:{32,79}, :210:{38,55,59}, :211:{26,33,58,69,101}]
  wire [20:0]     _GEN_10 = {_a_pop_T, _b_pop_T, _c_pop_T};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:206:76, :207:{32,79}, :208:{32,79}, :209:{32,79}, :212:{23,32}]
  wire            bypass = _requests_io_push_valid_T & bypassMatches;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:195:31, :210:59, :213:39]
  wire            _mshr_uses_directory_assuming_no_bypass_T = _schedule_T_19 & (|_GEN_10);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:207:79, :208:79, :209:79, :212:{23,32}, :215:34, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire            will_pop = _mshr_uses_directory_assuming_no_bypass_T & ~bypass;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:213:39, :215:{34,45,48}]
  wire            bypass_1 = _requests_io_push_valid_T & lowerMatches1[0] & (_requests_io_valid[14] | _sinkC_io_req_valid ? ~(_requests_io_valid[14]) : _requests_io_valid[7] ? ~(_requests_io_valid[7]) : ~(_requests_io_valid[0]));	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :195:31, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}, :231:41]
  wire            bypass_2 = _requests_io_push_valid_T & lowerMatches1[1] & (_requests_io_valid[15] | _sinkC_io_req_valid ? ~(_requests_io_valid[15]) : _requests_io_valid[8] ? ~(_requests_io_valid[8]) : ~(_requests_io_valid[1]));	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :195:31, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}, :231:41]
  wire            bypass_3 = _requests_io_push_valid_T & lowerMatches1[2] & (_requests_io_valid[16] | _sinkC_io_req_valid ? ~(_requests_io_valid[16]) : _requests_io_valid[9] ? ~(_requests_io_valid[9]) : ~(_requests_io_valid[2]));	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :195:31, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}, :231:41]
  wire            bypass_4 = _requests_io_push_valid_T & lowerMatches1[3] & (_requests_io_valid[17] | _sinkC_io_req_valid ? ~(_requests_io_valid[17]) : _requests_io_valid[10] ? ~(_requests_io_valid[10]) : ~(_requests_io_valid[3]));	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :195:31, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}, :231:41]
  wire            bypass_5 = _requests_io_push_valid_T & lowerMatches1[4] & (_requests_io_valid[18] | _sinkC_io_req_valid ? ~(_requests_io_valid[18]) : _requests_io_valid[11] ? ~(_requests_io_valid[11]) : ~(_requests_io_valid[4]));	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :195:31, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}, :231:41]
  wire            bypass_6 = _requests_io_push_valid_T & lowerMatches1[5] & (_requests_io_valid[19] | _sinkC_io_req_valid ? ~(_requests_io_valid[19]) : _requests_io_valid[12] ? ~(_requests_io_valid[12]) : ~(_requests_io_valid[5]));	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :195:31, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}, :231:41]
  wire            bypass_7 = _requests_io_push_valid_T & lowerMatches1[6] & (_requests_io_valid[20] | _sinkC_io_req_valid ? ~(_requests_io_valid[20]) : _requests_io_valid[13] ? ~(_requests_io_valid[13]) : ~(_requests_io_valid[6]));	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :195:31, :200:8, :225:34, :226:34, :227:34, :228:{38,42}, :229:{28,35,60,71,103,111}, :231:41]
  wire [19:0]     _prio_requests_T = ~(_requests_io_valid[20:1]);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :240:25]
  wire [12:0]     _GEN_11 = _prio_requests_T[12:0] | _requests_io_valid[20:8];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :240:{25,44,65}]
  wire [19:0]     prio_requests = ~{_prio_requests_T[19:13], _GEN_11[12:6], _GEN_11[5:0] | _requests_io_valid[20:15]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :240:{23,25,44,82,103}]
  wire [20:0]     _pop_index_T = {3{mshr_selectOH}};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :241:31]
  wire [4:0]      pop_index_hi_1 = mshr_selectOH[6:2] & prio_requests[19:15];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, :240:23, :241:77, src/main/scala/chisel3/util/OneHot.scala:30:18]
  wire [14:0]     _pop_index_T_3 = {11'h0, pop_index_hi_1[4:1]} | _pop_index_T[15:1] & prio_requests[14:0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:240:23, :241:{31,77}, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [6:0]      _pop_index_T_5 = _pop_index_T_3[14:8] | _pop_index_T_3[6:0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [2:0]      _pop_index_T_7 = _pop_index_T_5[6:4] | _pop_index_T_5[2:0];	// @[src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire            lb_tag_mismatch = scheduleTag != _requests_io_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :246:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire            mshr_uses_directory_assuming_no_bypass = _mshr_uses_directory_assuming_no_bypass_T & lb_tag_mismatch;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:215:34, :246:37, :247:75]
  wire            mshr_uses_directory_for_lb = will_pop & lb_tag_mismatch;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:215:45, :246:37, :248:45]
  wire            mshr_uses_directory = _schedule_T_19 & ((|_GEN_10) | bypass) & scheduleTag != (bypass ? request_bits_tag : _requests_io_data_tag);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :207:79, :208:79, :209:79, :212:{23,32}, :213:39, :214:{37,49}, :249:{41,56,63}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [6:0]      _mshr_insertOH_T_13 = ~{_mshrs_6_io_status_valid, _mshrs_5_io_status_valid, _mshrs_4_io_status_valid, _mshrs_3_io_status_valid, _mshrs_2_io_status_valid, _mshrs_1_io_status_valid, _mshrs_0_io_status_valid};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :252:25, :253:20]
  wire            bypassQueue = _schedule_T_19 & bypassMatches;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:210:59, :256:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire            request_alloc_cases = alloc & ~mshr_uses_directory_assuming_no_bypass & (|(_mshr_insertOH_T_13 & prioFilter)) | nestC & ~mshr_uses_directory_assuming_no_bypass & ~_mshrs_6_io_status_valid;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :173:27, :180:70, :182:23, :247:75, :253:{20,34,48}, :258:{13,16,56}, :259:{87,112}, :260:{13,56}]
  assign request_ready = request_alloc_cases | queue & (bypassQueue | _requests_io_push_ready);	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :185:{42,63}, :256:37, :259:112, :261:{40,50,66}]
  wire            alloc_uses_directory = request_valid & request_alloc_cases;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:164:39, :259:112, :262:44]
  wire [2:0]      _requests_io_push_bits_index_T_2 = {1'h0, lowerMatches1[6:5]} | lowerMatches1[3:1];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7, :200:8, src/main/scala/chisel3/util/OneHot.scala:31:18, :32:28]
  wire [2:0]      _requests_io_push_bits_index_T_25 = {lowerMatches1[1:0], 1'h0} | lowerMatches1[5:3];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7, :200:8, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:28]
  wire [5:0]      _mshr_insertOH_T_3 = _mshr_insertOH_T_13[5:0] | {_mshr_insertOH_T_13[4:0], 1'h0};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7, :253:20, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire [5:0]      _mshr_insertOH_T_6 = _mshr_insertOH_T_3 | {_mshr_insertOH_T_3[3:0], 2'h0};	// @[generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire [6:0]      _GEN_12 = {~(_mshr_insertOH_T_6 | {_mshr_insertOH_T_6[1:0], 4'h0}), 1'h1} & _mshr_insertOH_T_13 & prioFilter;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7, :182:23, :253:20, :278:{23,53,69}, generators/rocket-chip/src/main/scala/util/package.scala:253:{43,53}]
  wire            _GEN_13 = request_valid & alloc;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:164:39, :173:27, :280:25]
  wire            _GEN_14 = _GEN_13 & _GEN_12[0] & ~mshr_uses_directory_assuming_no_bypass;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:{53,69}, :279:18, :280:{25,34,39}]
  wire            _GEN_15 = _GEN_14 | bypass_1;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:228:42, :231:41, :233:72, :280:{34,39,83}, :282:70]
  assign mshrs_0_io_allocate_bits_tag = _GEN_15 ? request_bits_tag : _requests_io_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
  wire            _GEN_16 = _GEN_13 & _GEN_12[1] & ~mshr_uses_directory_assuming_no_bypass;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:{53,69}, :279:18, :280:{25,34,39}]
  wire            _GEN_17 = _GEN_16 | bypass_2;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:228:42, :231:41, :233:72, :280:{34,39,83}, :282:70]
  assign mshrs_1_io_allocate_bits_tag = _GEN_17 ? request_bits_tag : _requests_io_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
  wire            _GEN_18 = _GEN_13 & _GEN_12[2] & ~mshr_uses_directory_assuming_no_bypass;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:{53,69}, :279:18, :280:{25,34,39}]
  wire            _GEN_19 = _GEN_18 | bypass_3;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:228:42, :231:41, :233:72, :280:{34,39,83}, :282:70]
  assign mshrs_2_io_allocate_bits_tag = _GEN_19 ? request_bits_tag : _requests_io_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
  wire            _GEN_20 = _GEN_13 & _GEN_12[3] & ~mshr_uses_directory_assuming_no_bypass;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:{53,69}, :279:18, :280:{25,34,39}]
  wire            _GEN_21 = _GEN_20 | bypass_4;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:228:42, :231:41, :233:72, :280:{34,39,83}, :282:70]
  assign mshrs_3_io_allocate_bits_tag = _GEN_21 ? request_bits_tag : _requests_io_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
  wire            _GEN_22 = _GEN_13 & _GEN_12[4] & ~mshr_uses_directory_assuming_no_bypass;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:{53,69}, :279:18, :280:{25,34,39}]
  wire            _GEN_23 = _GEN_22 | bypass_5;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:228:42, :231:41, :233:72, :280:{34,39,83}, :282:70]
  assign mshrs_4_io_allocate_bits_tag = _GEN_23 ? request_bits_tag : _requests_io_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
  wire            _GEN_24 = _GEN_13 & _GEN_12[5] & ~mshr_uses_directory_assuming_no_bypass;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:247:75, :258:16, :278:{53,69}, :279:18, :280:{25,34,39}]
  wire            _GEN_25 = _GEN_24 | bypass_6;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:228:42, :231:41, :233:72, :280:{34,39,83}, :282:70, :287:131, :289:74]
  assign mshrs_5_io_allocate_bits_tag = _GEN_25 ? request_bits_tag : _requests_io_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :287:131, :289:74]
  wire            _GEN_26 = request_valid & nestC & ~_mshrs_6_io_status_valid & ~mshr_uses_directory_assuming_no_bypass;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :164:39, :180:70, :193:33, :247:75, :258:16, :259:87, :295:{32,59}]
  wire            _GEN_27 = _GEN_26 | _GEN_13 & _GEN_12[6] & ~mshr_uses_directory_assuming_no_bypass;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:193:33, :236:25, :247:75, :258:16, :278:{53,69}, :279:18, :280:{25,34,39,83}, :281:27, :295:{32,59,103}, :296:30]
  wire            _GEN_28 = _GEN_27 | bypass_7;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:228:42, :231:41, :233:72, :236:25, :280:83, :281:27, :282:70, :295:103, :296:30, :297:73]
  assign mshrs_6_io_allocate_bits_tag = _GEN_28 ? request_bits_tag : _requests_io_data_tag;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :295:103, :297:73]
  `ifndef SYNTHESIS	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12]
    always @(posedge clock) begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12]
      if (_GEN_26 & ~reset & ~_sinkC_io_req_valid) begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :165:22, :193:33, :295:{32,59}, :299:12]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12]
          $error("Assertion failed\n    at Scheduler.scala:299 assert (!request.bits.prio(0))\n");	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12]
        if (`STOP_COND_)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12]
          $fatal;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:299:12]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg  [7:0]      directoryFanout;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46]
  wire [7:0][2:0] _GEN_29 = {{_mshrs_0_io_status_bits_way}, {_mshrs_6_io_status_bits_way}, {_mshrs_5_io_status_bits_way}, {_mshrs_4_io_status_bits_way}, {_mshrs_3_io_status_bits_way}, {_mshrs_2_io_status_bits_way}, {_mshrs_1_io_status_bits_way}, {_mshrs_0_io_status_bits_way}};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :319:16]
  wire [7:0][9:0] _GEN_30 = {{_mshrs_0_io_status_bits_set}, {_mshrs_6_io_status_bits_set}, {_mshrs_5_io_status_bits_set}, {_mshrs_4_io_status_bits_set}, {_mshrs_3_io_status_bits_set}, {_mshrs_2_io_status_bits_set}, {_mshrs_1_io_status_bits_set}, {_mshrs_0_io_status_bits_set}};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :320:16]
  wire [5:0]      _GEN_31 = mshr_selectOH[5:0] | mshr_selectOH[6:1];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, generators/rocket-chip/src/main/scala/util/package.scala:262:{43,48}]
  wire [4:0]      _GEN_32 = _GEN_31[4:0] | {mshr_selectOH[6], _GEN_31[5:2]};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, generators/rocket-chip/src/main/scala/util/package.scala:262:{43,48}]
  always @(posedge clock) begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
    if (reset)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
      robin_filter <= 7'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:118:29]
    else if (|mshr_request)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:106:25, :128:22]
      robin_filter <= ~{mshr_selectOH[6], _GEN_31[5], _GEN_32[4:3], _GEN_32[2:0] | {mshr_selectOH[6], _GEN_31[5], _GEN_32[4]}};	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:118:29, :121:70, :128:45, generators/rocket-chip/src/main/scala/util/package.scala:262:{43,48}]
    directoryFanout <= mshr_uses_directory ? {1'h0, mshr_selectOH} : alloc_uses_directory ? (alloc ? {1'h0, _GEN_12} : 8'h40) : 8'h0;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7, :121:70, :173:27, :214:37, :249:41, :262:44, :278:{53,69}, :306:22, :307:{46,50,90}]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
    initial begin	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
        `INIT_RANDOM_PROLOG_	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
        robin_filter = _RANDOM[/*Zero width*/ 1'b0][6:0];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7, :118:29]
        directoryFanout = _RANDOM[/*Zero width*/ 1'b0][14:7];	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7, :118:29, :307:46]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SourceA sourceA (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23]
    .clock              (clock),
    .reset              (reset),
    .io_req_ready       (_sourceA_io_req_ready),
    .io_req_valid       (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_a_valid | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_a_valid | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_a_valid | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_a_valid | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_a_valid | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_a_valid | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_a_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_tag    ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_a_bits_tag : 13'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_a_bits_tag : 13'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_a_bits_tag : 13'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_a_bits_tag : 13'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_a_bits_tag : 13'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_a_bits_tag : 13'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_a_bits_tag : 13'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_set    ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_a_bits_set : 10'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_a_bits_set : 10'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_param  ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_a_bits_param : 3'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_a_bits_param : 3'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_source (mshr_select),	// @[src/main/scala/chisel3/util/OneHot.scala:32:10]
    .io_req_bits_block  (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_a_bits_block | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_a_bits_block | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_a_bits_block | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_a_bits_block | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_a_bits_block | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_a_bits_block | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_a_bits_block),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_a_ready         (io_out_a_ready),
    .io_a_valid         (io_out_a_valid),
    .io_a_bits_opcode   (io_out_a_bits_opcode),
    .io_a_bits_param    (io_out_a_bits_param),
    .io_a_bits_size     (io_out_a_bits_size),
    .io_a_bits_source   (io_out_a_bits_source),
    .io_a_bits_address  (io_out_a_bits_address),
    .io_a_bits_mask     (io_out_a_bits_mask),
    .io_a_bits_data     (io_out_a_bits_data),
    .io_a_bits_corrupt  (io_out_a_bits_corrupt)
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:40:23]
  SourceB sourceB (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:41:23]
    .clock               (clock),
    .reset               (reset),
    .io_req_ready        (_sourceB_io_req_ready),
    .io_req_valid        (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_b_valid | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_b_valid | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_b_valid | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_b_valid | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_b_valid | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_b_valid | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_b_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_param   ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_b_bits_param : 3'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_b_bits_param : 3'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_tag     ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_b_bits_tag : 13'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_b_bits_tag : 13'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_b_bits_tag : 13'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_b_bits_tag : 13'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_b_bits_tag : 13'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_b_bits_tag : 13'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_b_bits_tag : 13'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_set     ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_b_bits_set : 10'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_b_bits_set : 10'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_clients (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_b_bits_clients | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_b_bits_clients | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_b_bits_clients | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_b_bits_clients | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_b_bits_clients | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_b_bits_clients | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_b_bits_clients),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_b_ready          (io_in_b_ready),
    .io_b_valid          (io_in_b_valid),
    .io_b_bits_param     (io_in_b_bits_param),
    .io_b_bits_address   (io_in_b_bits_address)
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:41:23]
  SourceC sourceC (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
    .clock               (clock),
    .reset               (reset),
    .io_req_ready        (_sourceC_io_req_ready),
    .io_req_valid        (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_c_valid | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_c_valid | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_c_valid | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_c_valid | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_c_valid | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_c_valid | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_c_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_opcode  (_schedule_T_461),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_req_bits_param   ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_c_bits_param : 3'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_c_bits_param : 3'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_source  (_schedule_T_461[1] ? mshr_select : 3'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:132:{32,55}, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:32:10]
    .io_req_bits_tag     ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_c_bits_tag : 13'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_c_bits_tag : 13'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_c_bits_tag : 13'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_c_bits_tag : 13'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_c_bits_tag : 13'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_c_bits_tag : 13'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_c_bits_tag : 13'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_set     ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_c_bits_set : 10'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_c_bits_set : 10'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_way     ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_c_bits_way : 3'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_c_bits_way : 3'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_dirty   (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_c_bits_dirty | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_c_bits_dirty | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_c_bits_dirty | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_c_bits_dirty | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_c_bits_dirty | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_c_bits_dirty | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_c_bits_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_c_ready          (io_out_c_ready),
    .io_c_valid          (io_out_c_valid),
    .io_c_bits_opcode    (io_out_c_bits_opcode),
    .io_c_bits_size      (io_out_c_bits_size),
    .io_c_bits_source    (io_out_c_bits_source),
    .io_c_bits_address   (io_out_c_bits_address),
    .io_c_bits_data      (io_out_c_bits_data),
    .io_c_bits_corrupt   (io_out_c_bits_corrupt),
    .io_bs_adr_ready     (_bankedStore_io_sourceC_adr_ready),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
    .io_bs_adr_valid     (_sourceC_io_bs_adr_valid),
    .io_bs_adr_bits_way  (_sourceC_io_bs_adr_bits_way),
    .io_bs_adr_bits_set  (_sourceC_io_bs_adr_bits_set),
    .io_bs_adr_bits_beat (_sourceC_io_bs_adr_bits_beat),
    .io_bs_dat_data      (_bankedStore_io_sourceC_dat_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
    .io_evict_req_set    (_sourceC_io_evict_req_set),
    .io_evict_req_way    (_sourceC_io_evict_req_way),
    .io_evict_safe       (_sourceD_io_evict_safe)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
  SourceD sourceD (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .clock                 (clock),
    .reset                 (reset),
    .io_req_ready          (_sourceD_io_req_ready),
    .io_req_valid          (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_d_valid | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_d_valid | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_d_valid | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_d_valid | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_d_valid | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_d_valid | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_d_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_prio_0    (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_d_bits_prio_0 | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_d_bits_prio_0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_prio_2    (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_d_bits_prio_2 | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_d_bits_prio_2),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_opcode    ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_opcode : 3'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_opcode : 3'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_param     ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_param : 3'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_param : 3'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_size      ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_size : 3'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_size : 3'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_source    ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_d_bits_source : 6'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_d_bits_source : 6'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_d_bits_source : 6'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_d_bits_source : 6'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_d_bits_source : 6'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_source : 6'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_source : 6'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_offset    ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_offset : 6'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_offset : 6'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_put       ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_put : 6'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_put : 6'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_set       ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_set : 10'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_set : 10'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_sink      (mshr_select),	// @[src/main/scala/chisel3/util/OneHot.scala:32:10]
    .io_req_bits_way       ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_d_bits_way : 3'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_d_bits_way : 3'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_bad       (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_d_bits_bad | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_d_bits_bad | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_d_bits_bad | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_d_bits_bad | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_d_bits_bad | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_d_bits_bad | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_d_bits_bad),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_d_ready            (io_in_d_ready),
    .io_d_valid            (io_in_d_valid),
    .io_d_bits_opcode      (io_in_d_bits_opcode),
    .io_d_bits_param       (io_in_d_bits_param),
    .io_d_bits_size        (io_in_d_bits_size),
    .io_d_bits_source      (io_in_d_bits_source),
    .io_d_bits_sink        (io_in_d_bits_sink),
    .io_d_bits_denied      (io_in_d_bits_denied),
    .io_d_bits_data        (io_in_d_bits_data),
    .io_d_bits_corrupt     (io_in_d_bits_corrupt),
    .io_pb_pop_ready       (_sinkA_io_pb_pop_ready),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
    .io_pb_pop_valid       (_sourceD_io_pb_pop_valid),
    .io_pb_pop_bits_index  (_sourceD_io_pb_pop_bits_index),
    .io_pb_pop_bits_last   (_sourceD_io_pb_pop_bits_last),
    .io_pb_beat_data       (_sinkA_io_pb_beat_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
    .io_pb_beat_mask       (_sinkA_io_pb_beat_mask),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
    .io_pb_beat_corrupt    (_sinkA_io_pb_beat_corrupt),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
    .io_rel_pop_ready      (_sinkC_io_rel_pop_ready),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_rel_pop_valid      (_sourceD_io_rel_pop_valid),
    .io_rel_pop_bits_index (_sourceD_io_rel_pop_bits_index),
    .io_rel_pop_bits_last  (_sourceD_io_rel_pop_bits_last),
    .io_rel_beat_data      (_sinkC_io_rel_beat_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_rel_beat_corrupt   (_sinkC_io_rel_beat_corrupt),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_bs_radr_ready      (_bankedStore_io_sourceD_radr_ready),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
    .io_bs_radr_valid      (_sourceD_io_bs_radr_valid),
    .io_bs_radr_bits_way   (_sourceD_io_bs_radr_bits_way),
    .io_bs_radr_bits_set   (_sourceD_io_bs_radr_bits_set),
    .io_bs_radr_bits_beat  (_sourceD_io_bs_radr_bits_beat),
    .io_bs_radr_bits_mask  (_sourceD_io_bs_radr_bits_mask),
    .io_bs_rdat_data       (_bankedStore_io_sourceD_rdat_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
    .io_bs_wadr_ready      (_bankedStore_io_sourceD_wadr_ready),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
    .io_bs_wadr_valid      (_sourceD_io_bs_wadr_valid),
    .io_bs_wadr_bits_way   (_sourceD_io_bs_wadr_bits_way),
    .io_bs_wadr_bits_set   (_sourceD_io_bs_wadr_bits_set),
    .io_bs_wadr_bits_beat  (_sourceD_io_bs_wadr_bits_beat),
    .io_bs_wadr_bits_mask  (_sourceD_io_bs_wadr_bits_mask),
    .io_bs_wdat_data       (_sourceD_io_bs_wdat_data),
    .io_evict_req_set      (_sourceC_io_evict_req_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
    .io_evict_req_way      (_sourceC_io_evict_req_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
    .io_evict_safe         (_sourceD_io_evict_safe),
    .io_grant_req_set      (_sinkD_io_grant_req_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_grant_req_way      (_sinkD_io_grant_req_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_grant_safe         (_sourceD_io_grant_safe)
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  SourceE sourceE (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:44:23]
    .clock            (clock),
    .reset            (reset),
    .io_req_ready     (_sourceE_io_req_ready),
    .io_req_valid     (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_e_valid | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_e_valid | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_e_valid | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_e_valid | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_e_valid | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_e_valid | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_e_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_sink ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_e_bits_sink : 3'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_e_bits_sink : 3'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_e_valid       (io_out_e_valid),
    .io_e_bits_sink   (io_out_e_bits_sink)
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:44:23]
  SourceX sourceX (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:45:23]
    .clock        (clock),
    .reset        (reset),
    .io_req_ready (_sourceX_io_req_ready),
    .io_req_valid (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_x_valid | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_x_valid | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_x_valid | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_x_valid | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_x_valid | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_x_valid | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_x_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_x_valid   (io_resp_valid)
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:45:23]
  SinkA sinkA (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
    .clock                (clock),
    .reset                (reset),
    .io_req_ready         (sinkC_io_req_ready & ~_sinkC_io_req_valid & ~_sinkX_io_req_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :58:21, :167:44, :168:64, :169:{61,84,87}]
    .io_req_valid         (_sinkA_io_req_valid),
    .io_req_bits_opcode   (_sinkA_io_req_bits_opcode),
    .io_req_bits_param    (_sinkA_io_req_bits_param),
    .io_req_bits_size     (_sinkA_io_req_bits_size),
    .io_req_bits_source   (_sinkA_io_req_bits_source),
    .io_req_bits_tag      (_sinkA_io_req_bits_tag),
    .io_req_bits_offset   (_sinkA_io_req_bits_offset),
    .io_req_bits_put      (_sinkA_io_req_bits_put),
    .io_req_bits_set      (_sinkA_io_req_bits_set),
    .io_a_ready           (io_in_a_ready),
    .io_a_valid           (io_in_a_valid),
    .io_a_bits_opcode     (io_in_a_bits_opcode),
    .io_a_bits_param      (io_in_a_bits_param),
    .io_a_bits_size       (io_in_a_bits_size),
    .io_a_bits_source     (io_in_a_bits_source),
    .io_a_bits_address    (io_in_a_bits_address),
    .io_a_bits_mask       (io_in_a_bits_mask),
    .io_a_bits_data       (io_in_a_bits_data),
    .io_a_bits_corrupt    (io_in_a_bits_corrupt),
    .io_pb_pop_ready      (_sinkA_io_pb_pop_ready),
    .io_pb_pop_valid      (_sourceD_io_pb_pop_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_pb_pop_bits_index (_sourceD_io_pb_pop_bits_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_pb_pop_bits_last  (_sourceD_io_pb_pop_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_pb_beat_data      (_sinkA_io_pb_beat_data),
    .io_pb_beat_mask      (_sinkA_io_pb_beat_mask),
    .io_pb_beat_corrupt   (_sinkA_io_pb_beat_corrupt)
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:54:21]
  SinkC sinkC (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .clock                 (clock),
    .reset                 (reset),
    .io_req_ready          (sinkC_io_req_ready),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:167:44]
    .io_req_valid          (_sinkC_io_req_valid),
    .io_req_bits_opcode    (_sinkC_io_req_bits_opcode),
    .io_req_bits_param     (_sinkC_io_req_bits_param),
    .io_req_bits_size      (_sinkC_io_req_bits_size),
    .io_req_bits_source    (_sinkC_io_req_bits_source),
    .io_req_bits_tag       (_sinkC_io_req_bits_tag),
    .io_req_bits_offset    (_sinkC_io_req_bits_offset),
    .io_req_bits_put       (_sinkC_io_req_bits_put),
    .io_req_bits_set       (_sinkC_io_req_bits_set),
    .io_resp_valid         (_sinkC_io_resp_valid),
    .io_resp_bits_last     (_sinkC_io_resp_bits_last),
    .io_resp_bits_set      (_sinkC_io_resp_bits_set),
    .io_resp_bits_tag      (_sinkC_io_resp_bits_tag),
    .io_resp_bits_source   (_sinkC_io_resp_bits_source),
    .io_resp_bits_param    (_sinkC_io_resp_bits_param),
    .io_resp_bits_data     (_sinkC_io_resp_bits_data),
    .io_c_ready            (io_in_c_ready),
    .io_c_valid            (io_in_c_valid),
    .io_c_bits_opcode      (io_in_c_bits_opcode),
    .io_c_bits_param       (io_in_c_bits_param),
    .io_c_bits_size        (io_in_c_bits_size),
    .io_c_bits_source      (io_in_c_bits_source),
    .io_c_bits_address     (io_in_c_bits_address),
    .io_c_bits_data        (io_in_c_bits_data),
    .io_c_bits_corrupt     (io_in_c_bits_corrupt),
    .io_set                (_sinkC_io_set),
    .io_way                (_mshrs_5_io_status_valid & _mshrs_5_io_status_bits_set == _sinkC_io_set ? _mshrs_5_io_status_bits_way : (_mshrs_0_io_status_valid & _mshrs_0_io_status_bits_set == _sinkC_io_set ? _mshrs_0_io_status_bits_way : 3'h0) | (_mshrs_1_io_status_valid & _mshrs_1_io_status_bits_set == _sinkC_io_set ? _mshrs_1_io_status_bits_way : 3'h0) | (_mshrs_2_io_status_valid & _mshrs_2_io_status_bits_set == _sinkC_io_set ? _mshrs_2_io_status_bits_way : 3'h0) | (_mshrs_3_io_status_valid & _mshrs_3_io_status_bits_set == _sinkC_io_set ? _mshrs_3_io_status_bits_way : 3'h0) | (_mshrs_4_io_status_valid & _mshrs_4_io_status_bits_set == _sinkC_io_set ? _mshrs_4_io_status_bits_way : 3'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :315:{8,33,63}, :317:{50,74}, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_bs_adr_ready       (_bankedStore_io_sinkC_adr_ready),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
    .io_bs_adr_valid       (_sinkC_io_bs_adr_valid),
    .io_bs_adr_bits_noop   (_sinkC_io_bs_adr_bits_noop),
    .io_bs_adr_bits_way    (_sinkC_io_bs_adr_bits_way),
    .io_bs_adr_bits_set    (_sinkC_io_bs_adr_bits_set),
    .io_bs_adr_bits_beat   (_sinkC_io_bs_adr_bits_beat),
    .io_bs_adr_bits_mask   (_sinkC_io_bs_adr_bits_mask),
    .io_bs_dat_data        (_sinkC_io_bs_dat_data),
    .io_rel_pop_ready      (_sinkC_io_rel_pop_ready),
    .io_rel_pop_valid      (_sourceD_io_rel_pop_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_rel_pop_bits_index (_sourceD_io_rel_pop_bits_index),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_rel_pop_bits_last  (_sourceD_io_rel_pop_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_rel_beat_data      (_sinkC_io_rel_beat_data),
    .io_rel_beat_corrupt   (_sinkC_io_rel_beat_corrupt)
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
  SinkD sinkD (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .clock               (clock),
    .reset               (reset),
    .io_resp_valid       (_sinkD_io_resp_valid),
    .io_resp_bits_last   (_sinkD_io_resp_bits_last),
    .io_resp_bits_opcode (_sinkD_io_resp_bits_opcode),
    .io_resp_bits_param  (_sinkD_io_resp_bits_param),
    .io_resp_bits_source (_sinkD_io_resp_bits_source),
    .io_resp_bits_sink   (_sinkD_io_resp_bits_sink),
    .io_resp_bits_denied (_sinkD_io_resp_bits_denied),
    .io_d_ready          (io_out_d_ready),
    .io_d_valid          (io_out_d_valid),
    .io_d_bits_opcode    (io_out_d_bits_opcode),
    .io_d_bits_param     (io_out_d_bits_param),
    .io_d_bits_size      (io_out_d_bits_size),
    .io_d_bits_source    (io_out_d_bits_source),
    .io_d_bits_sink      (io_out_d_bits_sink),
    .io_d_bits_denied    (io_out_d_bits_denied),
    .io_d_bits_data      (io_out_d_bits_data),
    .io_d_bits_corrupt   (io_out_d_bits_corrupt),
    .io_source           (_sinkD_io_source),
    .io_way              (_GEN_29[_sinkD_io_source]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :319:16]
    .io_set              (_GEN_30[_sinkD_io_source]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :320:16]
    .io_bs_adr_ready     (_bankedStore_io_sinkD_adr_ready),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
    .io_bs_adr_valid     (_sinkD_io_bs_adr_valid),
    .io_bs_adr_bits_noop (_sinkD_io_bs_adr_bits_noop),
    .io_bs_adr_bits_way  (_sinkD_io_bs_adr_bits_way),
    .io_bs_adr_bits_set  (_sinkD_io_bs_adr_bits_set),
    .io_bs_adr_bits_beat (_sinkD_io_bs_adr_bits_beat),
    .io_bs_dat_data      (_sinkD_io_bs_dat_data),
    .io_grant_req_set    (_sinkD_io_grant_req_set),
    .io_grant_req_way    (_sinkD_io_grant_req_way),
    .io_grant_safe       (_sourceD_io_grant_safe)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
  SinkE sinkE (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21]
    .io_resp_valid     (_sinkE_io_resp_valid),
    .io_resp_bits_sink (_sinkE_io_resp_bits_sink),
    .io_e_valid        (io_in_e_valid),
    .io_e_bits_sink    (io_in_e_bits_sink)
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21]
  SinkX sinkX (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:58:21]
    .clock             (clock),
    .reset             (reset),
    .io_req_ready      (sinkC_io_req_ready & ~_sinkC_io_req_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :167:44, :168:{61,64}]
    .io_req_valid      (_sinkX_io_req_valid),
    .io_req_bits_tag   (_sinkX_io_req_bits_tag),
    .io_req_bits_set   (_sinkX_io_req_bits_set),
    .io_x_ready        (io_req_ready),
    .io_x_valid        (io_req_valid),
    .io_x_bits_address (io_req_bits_address)
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:58:21]
  Directory directory (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .clock                      (clock),
    .reset                      (reset),
    .io_write_ready             (_directory_io_write_ready),
    .io_write_valid             (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_dir_valid | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_dir_valid | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_dir_valid | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_dir_valid | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_dir_valid | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_dir_valid | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_dir_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_write_bits_set          ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_dir_bits_set : 10'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_dir_bits_set : 10'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_write_bits_way          ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_dir_bits_way : 3'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_dir_bits_way : 3'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_write_bits_data_dirty   (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_dir_bits_data_dirty | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_dir_bits_data_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_write_bits_data_state   ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_dir_bits_data_state : 2'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_dir_bits_data_state : 2'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_write_bits_data_clients (mshr_selectOH[0] & _mshrs_0_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_dir_bits_data_clients | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_dir_bits_data_clients),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_write_bits_data_tag     ((mshr_selectOH[0] ? _mshrs_0_io_schedule_bits_dir_bits_data_tag : 13'h0) | (mshr_selectOH[1] ? _mshrs_1_io_schedule_bits_dir_bits_data_tag : 13'h0) | (mshr_selectOH[2] ? _mshrs_2_io_schedule_bits_dir_bits_data_tag : 13'h0) | (mshr_selectOH[3] ? _mshrs_3_io_schedule_bits_dir_bits_data_tag : 13'h0) | (mshr_selectOH[4] ? _mshrs_4_io_schedule_bits_dir_bits_data_tag : 13'h0) | (mshr_selectOH[5] ? _mshrs_5_io_schedule_bits_dir_bits_data_tag : 13'h0) | (mshr_selectOH[6] ? _mshrs_6_io_schedule_bits_dir_bits_data_tag : 13'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_read_valid              (mshr_uses_directory | alloc_uses_directory),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:214:37, :249:41, :262:44, :265:50]
    .io_read_bits_set           (mshr_uses_directory_for_lb ? (mshr_selectOH[0] ? _mshrs_0_io_status_bits_set : 10'h0) | (mshr_selectOH[1] ? _mshrs_1_io_status_bits_set : 10'h0) | (mshr_selectOH[2] ? _mshrs_2_io_status_bits_set : 10'h0) | (mshr_selectOH[3] ? _mshrs_3_io_status_bits_set : 10'h0) | (mshr_selectOH[4] ? _mshrs_4_io_status_bits_set : 10'h0) | (mshr_selectOH[5] ? _mshrs_5_io_status_bits_set : 10'h0) | (mshr_selectOH[6] ? _mshrs_6_io_status_bits_set : 10'h0) : request_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :121:70, :165:22, :248:45, :266:36, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_read_bits_tag           (mshr_uses_directory_for_lb ? _requests_io_data_tag : request_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :248:45, :267:36]
    .io_result_bits_dirty       (_directory_io_result_bits_dirty),
    .io_result_bits_state       (_directory_io_result_bits_state),
    .io_result_bits_clients     (_directory_io_result_bits_clients),
    .io_result_bits_tag         (_directory_io_result_bits_tag),
    .io_result_bits_hit         (_directory_io_result_bits_hit),
    .io_result_bits_way         (_directory_io_result_bits_way),
    .io_ready                   (_directory_io_ready)
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
  BankedStore bankedStore (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
    .clock                     (clock),
    .io_sinkC_adr_ready        (_bankedStore_io_sinkC_adr_ready),
    .io_sinkC_adr_valid        (_sinkC_io_bs_adr_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkC_adr_bits_noop    (_sinkC_io_bs_adr_bits_noop),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkC_adr_bits_way     (_sinkC_io_bs_adr_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkC_adr_bits_set     (_sinkC_io_bs_adr_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkC_adr_bits_beat    (_sinkC_io_bs_adr_bits_beat),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkC_adr_bits_mask    (_sinkC_io_bs_adr_bits_mask),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkC_dat_data         (_sinkC_io_bs_dat_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkD_adr_ready        (_bankedStore_io_sinkD_adr_ready),
    .io_sinkD_adr_valid        (_sinkD_io_bs_adr_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkD_adr_bits_noop    (_sinkD_io_bs_adr_bits_noop),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkD_adr_bits_way     (_sinkD_io_bs_adr_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkD_adr_bits_set     (_sinkD_io_bs_adr_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkD_adr_bits_beat    (_sinkD_io_bs_adr_bits_beat),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkD_dat_data         (_sinkD_io_bs_dat_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sourceC_adr_ready      (_bankedStore_io_sourceC_adr_ready),
    .io_sourceC_adr_valid      (_sourceC_io_bs_adr_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
    .io_sourceC_adr_bits_way   (_sourceC_io_bs_adr_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
    .io_sourceC_adr_bits_set   (_sourceC_io_bs_adr_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
    .io_sourceC_adr_bits_beat  (_sourceC_io_bs_adr_bits_beat),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:42:23]
    .io_sourceC_dat_data       (_bankedStore_io_sourceC_dat_data),
    .io_sourceD_radr_ready     (_bankedStore_io_sourceD_radr_ready),
    .io_sourceD_radr_valid     (_sourceD_io_bs_radr_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_sourceD_radr_bits_way  (_sourceD_io_bs_radr_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_sourceD_radr_bits_set  (_sourceD_io_bs_radr_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_sourceD_radr_bits_beat (_sourceD_io_bs_radr_bits_beat),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_sourceD_radr_bits_mask (_sourceD_io_bs_radr_bits_mask),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_sourceD_rdat_data      (_bankedStore_io_sourceD_rdat_data),
    .io_sourceD_wadr_ready     (_bankedStore_io_sourceD_wadr_ready),
    .io_sourceD_wadr_valid     (_sourceD_io_bs_wadr_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_sourceD_wadr_bits_way  (_sourceD_io_bs_wadr_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_sourceD_wadr_bits_set  (_sourceD_io_bs_wadr_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_sourceD_wadr_bits_beat (_sourceD_io_bs_wadr_bits_beat),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_sourceD_wadr_bits_mask (_sourceD_io_bs_wadr_bits_mask),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
    .io_sourceD_wdat_data      (_sourceD_io_bs_wdat_data)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:43:23]
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:69:27]
  ListBuffer_QueuedRequest_q21_e33 requests (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
    .clock                     (clock),
    .reset                     (reset),
    .io_push_ready             (_requests_io_push_ready),
    .io_push_valid             (_requests_io_push_valid_T & ~bypassQueue),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:195:31, :256:37, :270:{52,55}]
    .io_push_bits_index        ({2'h0, _sinkC_io_req_valid ? 3'h0 : {|(lowerMatches1[6:4]), |(_requests_io_push_bits_index_T_2[2:1]), _requests_io_push_bits_index_T_2[2] | _requests_io_push_bits_index_T_2[0]}} | (_sinkC_io_req_valid ? {|(lowerMatches1[6:2]), |(lowerMatches1[1:0]), |{lowerMatches1[1:0], lowerMatches1[6]}, |(_requests_io_push_bits_index_T_25[2:1]), _requests_io_push_bits_index_T_25[2] | _requests_io_push_bits_index_T_25[0]} : 5'h0)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :200:8, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}]
    .io_push_bits_data_prio_0  (~_sinkC_io_req_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :165:22]
    .io_push_bits_data_prio_2  (_sinkC_io_req_valid),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_push_bits_data_control (request_bits_control),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:165:22]
    .io_push_bits_data_opcode  (request_bits_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:165:22]
    .io_push_bits_data_param   (request_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:165:22]
    .io_push_bits_data_size    (request_bits_size),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:165:22]
    .io_push_bits_data_source  (request_bits_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:165:22]
    .io_push_bits_data_tag     (request_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:165:22]
    .io_push_bits_data_offset  (request_bits_offset),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:165:22]
    .io_push_bits_data_put     (request_bits_put),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:165:22]
    .io_valid                  (_requests_io_valid),
    .io_pop_valid              (will_pop),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:215:45]
    .io_pop_bits               ({|pop_index_hi_1, |(_pop_index_T_3[14:7]), |(_pop_index_T_5[6:3]), |(_pop_index_T_7[2:1]), _pop_index_T_7[2] | _pop_index_T_7[0]}),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:241:77, src/main/scala/chisel3/util/OneHot.scala:30:18, :31:18, :32:{10,14,28}]
    .io_data_prio_0            (_requests_io_data_prio_0),
    .io_data_prio_1            (_requests_io_data_prio_1),
    .io_data_prio_2            (_requests_io_data_prio_2),
    .io_data_control           (_requests_io_data_control),
    .io_data_opcode            (_requests_io_data_opcode),
    .io_data_param             (_requests_io_data_param),
    .io_data_size              (_requests_io_data_size),
    .io_data_source            (_requests_io_data_source),
    .io_data_tag               (_requests_io_data_tag),
    .io_data_offset            (_requests_io_data_offset),
    .io_data_put               (_requests_io_data_put)
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24]
  MSHR mshrs_0 (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_14 | mshr_selectOH[0] & _mshrs_0_io_schedule_bits_reload & (_requests_io_valid[0] | _requests_io_valid[7] | _requests_io_valid[14] | bypass_1)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :71:46, :121:70, :225:34, :226:34, :227:34, :228:42, :230:{25,34}, :231:41, :232:{49,61}, :236:{25,32}, :280:{34,39,83}, :281:27, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_allocate_bits_prio_0                (_GEN_15 ? ~_sinkC_io_req_valid : _requests_io_data_prio_0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_prio_1                (~(_GEN_14 | bypass_1) & _requests_io_data_prio_1),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :228:42, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70]
    .io_allocate_bits_prio_2                (_GEN_15 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :233:72, :280:83, :282:70]
    .io_allocate_bits_control               (_GEN_15 ? request_bits_control : _requests_io_data_control),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_opcode                (_GEN_15 ? request_bits_opcode : _requests_io_data_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_param                 (_GEN_15 ? request_bits_param : _requests_io_data_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_size                  (_GEN_15 ? request_bits_size : _requests_io_data_size),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_source                (_GEN_15 ? request_bits_source : _requests_io_data_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_tag                   (mshrs_0_io_allocate_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70]
    .io_allocate_bits_offset                (_GEN_15 ? request_bits_offset : _requests_io_data_offset),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_put                   (_GEN_15 ? request_bits_put : _requests_io_data_put),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_set                   (_GEN_14 ? request_bits_set : _mshrs_0_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :234:28, :280:{34,39,83}, :282:70]
    .io_allocate_bits_repeat                (~_GEN_14 & mshrs_0_io_allocate_bits_tag == _mshrs_0_io_status_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33]
    .io_directory_valid                     (directoryFanout[0]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_status_valid                        (_mshrs_0_io_status_valid),
    .io_status_bits_set                     (_mshrs_0_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_0_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_0_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_0_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_0_io_status_bits_nestC),
    .io_schedule_ready                      (mshr_selectOH[0]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_schedule_valid                      (_mshrs_0_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_0_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_0_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_0_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_0_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_0_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_0_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_0_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_0_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_0_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_0_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_0_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_0_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_0_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_0_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_0_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_0_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_0_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_0_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_0_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_0_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_mshrs_0_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_0_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_0_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_0_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_mshrs_0_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_0_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_0_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_0_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_0_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_0_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_0_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_0_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_0_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_0_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_0_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_mshrs_0_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_mshrs_0_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_mshrs_0_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_0_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_0_io_schedule_bits_reload),
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_0_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:155:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:156:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:158:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:160:{37,75}]
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  MSHR mshrs_1 (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_16 | mshr_selectOH[1] & _mshrs_1_io_schedule_bits_reload & (_requests_io_valid[1] | _requests_io_valid[8] | _requests_io_valid[15] | bypass_2)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :71:46, :121:70, :225:34, :226:34, :227:34, :228:42, :230:{25,34}, :231:41, :232:{49,61}, :236:{25,32}, :280:{34,39,83}, :281:27, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_allocate_bits_prio_0                (_GEN_17 ? ~_sinkC_io_req_valid : _requests_io_data_prio_0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_prio_1                (~(_GEN_16 | bypass_2) & _requests_io_data_prio_1),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :228:42, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70]
    .io_allocate_bits_prio_2                (_GEN_17 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :233:72, :280:83, :282:70]
    .io_allocate_bits_control               (_GEN_17 ? request_bits_control : _requests_io_data_control),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_opcode                (_GEN_17 ? request_bits_opcode : _requests_io_data_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_param                 (_GEN_17 ? request_bits_param : _requests_io_data_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_size                  (_GEN_17 ? request_bits_size : _requests_io_data_size),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_source                (_GEN_17 ? request_bits_source : _requests_io_data_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_tag                   (mshrs_1_io_allocate_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70]
    .io_allocate_bits_offset                (_GEN_17 ? request_bits_offset : _requests_io_data_offset),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_put                   (_GEN_17 ? request_bits_put : _requests_io_data_put),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_set                   (_GEN_16 ? request_bits_set : _mshrs_1_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :234:28, :280:{34,39,83}, :282:70]
    .io_allocate_bits_repeat                (~_GEN_16 & mshrs_1_io_allocate_bits_tag == _mshrs_1_io_status_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33]
    .io_directory_valid                     (directoryFanout[1]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_status_valid                        (_mshrs_1_io_status_valid),
    .io_status_bits_set                     (_mshrs_1_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_1_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_1_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_1_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_1_io_status_bits_nestC),
    .io_schedule_ready                      (mshr_selectOH[1]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_schedule_valid                      (_mshrs_1_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_1_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_1_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_1_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_1_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_1_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_1_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_1_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_1_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_1_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_1_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_1_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_1_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_1_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_1_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_1_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_1_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_1_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_1_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_1_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_1_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_mshrs_1_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_1_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_1_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_1_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_mshrs_1_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_1_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_1_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_1_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_1_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_1_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_1_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_1_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_1_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_1_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_1_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_mshrs_1_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_mshrs_1_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_mshrs_1_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_1_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_1_io_schedule_bits_reload),
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_1_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h1),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h1),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:155:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:156:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:158:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:160:{37,75}]
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  MSHR mshrs_2 (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_18 | mshr_selectOH[2] & _mshrs_2_io_schedule_bits_reload & (_requests_io_valid[2] | _requests_io_valid[9] | _requests_io_valid[16] | bypass_3)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :71:46, :121:70, :225:34, :226:34, :227:34, :228:42, :230:{25,34}, :231:41, :232:{49,61}, :236:{25,32}, :280:{34,39,83}, :281:27, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_allocate_bits_prio_0                (_GEN_19 ? ~_sinkC_io_req_valid : _requests_io_data_prio_0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_prio_1                (~(_GEN_18 | bypass_3) & _requests_io_data_prio_1),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :228:42, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70]
    .io_allocate_bits_prio_2                (_GEN_19 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :233:72, :280:83, :282:70]
    .io_allocate_bits_control               (_GEN_19 ? request_bits_control : _requests_io_data_control),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_opcode                (_GEN_19 ? request_bits_opcode : _requests_io_data_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_param                 (_GEN_19 ? request_bits_param : _requests_io_data_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_size                  (_GEN_19 ? request_bits_size : _requests_io_data_size),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_source                (_GEN_19 ? request_bits_source : _requests_io_data_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_tag                   (mshrs_2_io_allocate_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70]
    .io_allocate_bits_offset                (_GEN_19 ? request_bits_offset : _requests_io_data_offset),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_put                   (_GEN_19 ? request_bits_put : _requests_io_data_put),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_set                   (_GEN_18 ? request_bits_set : _mshrs_2_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :234:28, :280:{34,39,83}, :282:70]
    .io_allocate_bits_repeat                (~_GEN_18 & mshrs_2_io_allocate_bits_tag == _mshrs_2_io_status_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33]
    .io_directory_valid                     (directoryFanout[2]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_status_valid                        (_mshrs_2_io_status_valid),
    .io_status_bits_set                     (_mshrs_2_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_2_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_2_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_2_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_2_io_status_bits_nestC),
    .io_schedule_ready                      (mshr_selectOH[2]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_schedule_valid                      (_mshrs_2_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_2_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_2_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_2_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_2_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_2_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_2_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_2_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_2_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_2_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_2_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_2_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_2_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_2_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_2_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_2_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_2_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_2_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_2_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_2_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_2_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_mshrs_2_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_2_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_2_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_2_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_mshrs_2_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_2_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_2_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_2_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_2_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_2_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_2_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_2_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_2_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_2_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_2_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_mshrs_2_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_mshrs_2_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_mshrs_2_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_2_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_2_io_schedule_bits_reload),
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_2_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h2),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h2),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:155:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:156:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:158:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:160:{37,75}]
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  MSHR mshrs_3 (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_20 | mshr_selectOH[3] & _mshrs_3_io_schedule_bits_reload & (_requests_io_valid[3] | _requests_io_valid[10] | _requests_io_valid[17] | bypass_4)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :71:46, :121:70, :225:34, :226:34, :227:34, :228:42, :230:{25,34}, :231:41, :232:{49,61}, :236:{25,32}, :280:{34,39,83}, :281:27, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_allocate_bits_prio_0                (_GEN_21 ? ~_sinkC_io_req_valid : _requests_io_data_prio_0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_prio_1                (~(_GEN_20 | bypass_4) & _requests_io_data_prio_1),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :228:42, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70]
    .io_allocate_bits_prio_2                (_GEN_21 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :233:72, :280:83, :282:70]
    .io_allocate_bits_control               (_GEN_21 ? request_bits_control : _requests_io_data_control),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_opcode                (_GEN_21 ? request_bits_opcode : _requests_io_data_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_param                 (_GEN_21 ? request_bits_param : _requests_io_data_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_size                  (_GEN_21 ? request_bits_size : _requests_io_data_size),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_source                (_GEN_21 ? request_bits_source : _requests_io_data_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_tag                   (mshrs_3_io_allocate_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70]
    .io_allocate_bits_offset                (_GEN_21 ? request_bits_offset : _requests_io_data_offset),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_put                   (_GEN_21 ? request_bits_put : _requests_io_data_put),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_set                   (_GEN_20 ? request_bits_set : _mshrs_3_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :234:28, :280:{34,39,83}, :282:70]
    .io_allocate_bits_repeat                (~_GEN_20 & mshrs_3_io_allocate_bits_tag == _mshrs_3_io_status_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33]
    .io_directory_valid                     (directoryFanout[3]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_status_valid                        (_mshrs_3_io_status_valid),
    .io_status_bits_set                     (_mshrs_3_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_3_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_3_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_3_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_3_io_status_bits_nestC),
    .io_schedule_ready                      (mshr_selectOH[3]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_schedule_valid                      (_mshrs_3_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_3_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_3_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_3_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_3_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_3_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_3_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_3_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_3_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_3_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_3_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_3_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_3_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_3_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_3_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_3_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_3_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_3_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_3_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_3_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_3_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_mshrs_3_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_3_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_3_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_3_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_mshrs_3_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_3_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_3_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_3_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_3_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_3_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_3_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_3_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_3_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_3_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_3_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_mshrs_3_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_mshrs_3_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_mshrs_3_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_3_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_3_io_schedule_bits_reload),
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_3_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h3),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h3),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:155:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:156:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:158:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:160:{37,75}]
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  MSHR mshrs_4 (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_22 | mshr_selectOH[4] & _mshrs_4_io_schedule_bits_reload & (_requests_io_valid[4] | _requests_io_valid[11] | _requests_io_valid[18] | bypass_5)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :71:46, :121:70, :225:34, :226:34, :227:34, :228:42, :230:{25,34}, :231:41, :232:{49,61}, :236:{25,32}, :280:{34,39,83}, :281:27, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_allocate_bits_prio_0                (_GEN_23 ? ~_sinkC_io_req_valid : _requests_io_data_prio_0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_prio_1                (~(_GEN_22 | bypass_5) & _requests_io_data_prio_1),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :228:42, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70]
    .io_allocate_bits_prio_2                (_GEN_23 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :233:72, :280:83, :282:70]
    .io_allocate_bits_control               (_GEN_23 ? request_bits_control : _requests_io_data_control),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_opcode                (_GEN_23 ? request_bits_opcode : _requests_io_data_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_param                 (_GEN_23 ? request_bits_param : _requests_io_data_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_size                  (_GEN_23 ? request_bits_size : _requests_io_data_size),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_source                (_GEN_23 ? request_bits_source : _requests_io_data_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_tag                   (mshrs_4_io_allocate_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70]
    .io_allocate_bits_offset                (_GEN_23 ? request_bits_offset : _requests_io_data_offset),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_put                   (_GEN_23 ? request_bits_put : _requests_io_data_put),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70]
    .io_allocate_bits_set                   (_GEN_22 ? request_bits_set : _mshrs_4_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :234:28, :280:{34,39,83}, :282:70]
    .io_allocate_bits_repeat                (~_GEN_22 & mshrs_4_io_allocate_bits_tag == _mshrs_4_io_status_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33]
    .io_directory_valid                     (directoryFanout[4]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_status_valid                        (_mshrs_4_io_status_valid),
    .io_status_bits_set                     (_mshrs_4_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_4_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_4_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_4_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_4_io_status_bits_nestC),
    .io_schedule_ready                      (mshr_selectOH[4]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_schedule_valid                      (_mshrs_4_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_4_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_4_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_4_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_4_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_4_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_4_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_4_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_4_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_4_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_4_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_4_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_4_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_4_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_4_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_4_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_4_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_4_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_4_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_4_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_4_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_mshrs_4_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_4_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_4_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_4_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_mshrs_4_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_4_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_4_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_4_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_4_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_4_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_4_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_4_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_4_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_4_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_4_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_mshrs_4_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_mshrs_4_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_mshrs_4_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_4_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_4_io_schedule_bits_reload),
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_4_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h4),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h4),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:155:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:156:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:158:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:160:{37,75}]
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  MSHR mshrs_5 (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_24 | mshr_selectOH[5] & _mshrs_5_io_schedule_bits_reload & (_requests_io_valid[5] | _requests_io_valid[12] | _requests_io_valid[19] | bypass_6)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :71:46, :121:70, :225:34, :226:34, :227:34, :228:42, :230:{25,34}, :231:41, :232:{49,61}, :236:{25,32}, :280:{34,39,83}, :281:27, :287:131, :288:31, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_allocate_bits_prio_0                (1'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
    .io_allocate_bits_prio_1                (~(_GEN_24 | bypass_6) & _requests_io_data_prio_1),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :228:42, :231:41, :233:{72,78}, :280:{34,39,83}, :282:70, :287:131, :289:74]
    .io_allocate_bits_prio_2                (_GEN_25 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :233:72, :280:83, :282:70, :287:131, :289:74]
    .io_allocate_bits_control               (_GEN_25 ? request_bits_control : _requests_io_data_control),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :287:131, :289:74]
    .io_allocate_bits_opcode                (_GEN_25 ? request_bits_opcode : _requests_io_data_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :287:131, :289:74]
    .io_allocate_bits_param                 (_GEN_25 ? request_bits_param : _requests_io_data_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :287:131, :289:74]
    .io_allocate_bits_size                  (_GEN_25 ? request_bits_size : _requests_io_data_size),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :287:131, :289:74]
    .io_allocate_bits_source                (_GEN_25 ? request_bits_source : _requests_io_data_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :287:131, :289:74]
    .io_allocate_bits_tag                   (mshrs_5_io_allocate_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70, :287:131, :289:74]
    .io_allocate_bits_offset                (_GEN_25 ? request_bits_offset : _requests_io_data_offset),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :287:131, :289:74]
    .io_allocate_bits_put                   (_GEN_25 ? request_bits_put : _requests_io_data_put),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :287:131, :289:74]
    .io_allocate_bits_set                   (_GEN_24 ? request_bits_set : _mshrs_5_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :234:28, :280:{34,39,83}, :282:70, :287:131, :289:74]
    .io_allocate_bits_repeat                (~_GEN_24 & mshrs_5_io_allocate_bits_tag == _mshrs_5_io_status_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :280:{34,39,83}, :282:70, :283:33, :287:131, :289:74, :290:37]
    .io_directory_valid                     (directoryFanout[5]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_status_valid                        (_mshrs_5_io_status_valid),
    .io_status_bits_set                     (_mshrs_5_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_5_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_5_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_5_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_5_io_status_bits_nestC),
    .io_schedule_ready                      (mshr_selectOH[5]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_schedule_valid                      (_mshrs_5_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_5_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_5_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_5_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_5_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_5_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_5_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_5_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_5_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_5_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_5_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_5_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_5_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_5_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_5_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_5_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_5_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_5_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_5_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_5_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_5_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_mshrs_5_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_5_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_5_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_5_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_mshrs_5_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_5_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_5_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_5_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_5_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_5_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_5_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_5_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_5_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_5_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_5_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_mshrs_5_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_mshrs_5_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_mshrs_5_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_5_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_5_io_schedule_bits_reload),
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_5_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h5),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h5),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:155:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:156:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:158:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:160:{37,75}]
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
  MSHR mshrs_6 (	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
    .clock                                  (clock),
    .reset                                  (reset),
    .io_allocate_valid                      (_GEN_27 | mshr_selectOH[6] & _mshrs_6_io_schedule_bits_reload & (_requests_io_valid[6] | _requests_io_valid[13] | _requests_io_valid[20] | bypass_7)),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :71:46, :121:70, :225:34, :226:34, :227:34, :228:42, :230:{25,34}, :231:41, :232:{49,61}, :236:{25,32}, :280:83, :281:27, :295:103, :296:30, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_allocate_bits_prio_0                (1'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
    .io_allocate_bits_prio_1                (1'h0),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:27:7]
    .io_allocate_bits_prio_2                (_GEN_28 ? _sinkC_io_req_valid : _requests_io_data_prio_2),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :70:24, :233:72, :280:83, :282:70, :295:103, :297:73]
    .io_allocate_bits_control               (_GEN_28 ? request_bits_control : _requests_io_data_control),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :295:103, :297:73]
    .io_allocate_bits_opcode                (_GEN_28 ? request_bits_opcode : _requests_io_data_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :295:103, :297:73]
    .io_allocate_bits_param                 (_GEN_28 ? request_bits_param : _requests_io_data_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :295:103, :297:73]
    .io_allocate_bits_size                  (_GEN_28 ? request_bits_size : _requests_io_data_size),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :295:103, :297:73]
    .io_allocate_bits_source                (_GEN_28 ? request_bits_source : _requests_io_data_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :295:103, :297:73]
    .io_allocate_bits_tag                   (mshrs_6_io_allocate_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:233:72, :280:83, :282:70, :295:103, :297:73]
    .io_allocate_bits_offset                (_GEN_28 ? request_bits_offset : _requests_io_data_offset),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :295:103, :297:73]
    .io_allocate_bits_put                   (_GEN_28 ? request_bits_put : _requests_io_data_put),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:70:24, :165:22, :233:72, :280:83, :282:70, :295:103, :297:73]
    .io_allocate_bits_set                   (_GEN_27 ? request_bits_set : _mshrs_6_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :165:22, :234:28, :236:25, :280:83, :281:27, :282:70, :295:103, :296:30, :297:73]
    .io_allocate_bits_repeat                (~_GEN_27 & mshrs_6_io_allocate_bits_tag == _mshrs_6_io_status_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46, :233:72, :235:{31,57}, :236:25, :280:83, :281:27, :282:70, :283:33, :295:103, :296:30, :297:73, :298:36]
    .io_directory_valid                     (directoryFanout[6]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:307:46, :309:44]
    .io_directory_bits_dirty                (_directory_io_result_bits_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_state                (_directory_io_result_bits_state),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_clients              (_directory_io_result_bits_clients),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_tag                  (_directory_io_result_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_hit                  (_directory_io_result_bits_hit),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_directory_bits_way                  (_directory_io_result_bits_way),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:68:25]
    .io_status_valid                        (_mshrs_6_io_status_valid),
    .io_status_bits_set                     (_mshrs_6_io_status_bits_set),
    .io_status_bits_tag                     (_mshrs_6_io_status_bits_tag),
    .io_status_bits_way                     (_mshrs_6_io_status_bits_way),
    .io_status_bits_blockC                  (_mshrs_6_io_status_bits_blockC),
    .io_status_bits_nestC                   (_mshrs_6_io_status_bits_nestC),
    .io_schedule_ready                      (mshr_selectOH[6]),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:121:70, src/main/scala/chisel3/util/Mux.scala:32:36]
    .io_schedule_valid                      (_mshrs_6_io_schedule_valid),
    .io_schedule_bits_a_valid               (_mshrs_6_io_schedule_bits_a_valid),
    .io_schedule_bits_a_bits_tag            (_mshrs_6_io_schedule_bits_a_bits_tag),
    .io_schedule_bits_a_bits_set            (_mshrs_6_io_schedule_bits_a_bits_set),
    .io_schedule_bits_a_bits_param          (_mshrs_6_io_schedule_bits_a_bits_param),
    .io_schedule_bits_a_bits_block          (_mshrs_6_io_schedule_bits_a_bits_block),
    .io_schedule_bits_b_valid               (_mshrs_6_io_schedule_bits_b_valid),
    .io_schedule_bits_b_bits_param          (_mshrs_6_io_schedule_bits_b_bits_param),
    .io_schedule_bits_b_bits_tag            (_mshrs_6_io_schedule_bits_b_bits_tag),
    .io_schedule_bits_b_bits_set            (_mshrs_6_io_schedule_bits_b_bits_set),
    .io_schedule_bits_b_bits_clients        (_mshrs_6_io_schedule_bits_b_bits_clients),
    .io_schedule_bits_c_valid               (_mshrs_6_io_schedule_bits_c_valid),
    .io_schedule_bits_c_bits_opcode         (_mshrs_6_io_schedule_bits_c_bits_opcode),
    .io_schedule_bits_c_bits_param          (_mshrs_6_io_schedule_bits_c_bits_param),
    .io_schedule_bits_c_bits_tag            (_mshrs_6_io_schedule_bits_c_bits_tag),
    .io_schedule_bits_c_bits_set            (_mshrs_6_io_schedule_bits_c_bits_set),
    .io_schedule_bits_c_bits_way            (_mshrs_6_io_schedule_bits_c_bits_way),
    .io_schedule_bits_c_bits_dirty          (_mshrs_6_io_schedule_bits_c_bits_dirty),
    .io_schedule_bits_d_valid               (_mshrs_6_io_schedule_bits_d_valid),
    .io_schedule_bits_d_bits_prio_0         (_mshrs_6_io_schedule_bits_d_bits_prio_0),
    .io_schedule_bits_d_bits_prio_2         (_mshrs_6_io_schedule_bits_d_bits_prio_2),
    .io_schedule_bits_d_bits_opcode         (_mshrs_6_io_schedule_bits_d_bits_opcode),
    .io_schedule_bits_d_bits_param          (_mshrs_6_io_schedule_bits_d_bits_param),
    .io_schedule_bits_d_bits_size           (_mshrs_6_io_schedule_bits_d_bits_size),
    .io_schedule_bits_d_bits_source         (_mshrs_6_io_schedule_bits_d_bits_source),
    .io_schedule_bits_d_bits_offset         (_mshrs_6_io_schedule_bits_d_bits_offset),
    .io_schedule_bits_d_bits_put            (_mshrs_6_io_schedule_bits_d_bits_put),
    .io_schedule_bits_d_bits_set            (_mshrs_6_io_schedule_bits_d_bits_set),
    .io_schedule_bits_d_bits_way            (_mshrs_6_io_schedule_bits_d_bits_way),
    .io_schedule_bits_d_bits_bad            (_mshrs_6_io_schedule_bits_d_bits_bad),
    .io_schedule_bits_e_valid               (_mshrs_6_io_schedule_bits_e_valid),
    .io_schedule_bits_e_bits_sink           (_mshrs_6_io_schedule_bits_e_bits_sink),
    .io_schedule_bits_x_valid               (_mshrs_6_io_schedule_bits_x_valid),
    .io_schedule_bits_dir_valid             (_mshrs_6_io_schedule_bits_dir_valid),
    .io_schedule_bits_dir_bits_set          (_mshrs_6_io_schedule_bits_dir_bits_set),
    .io_schedule_bits_dir_bits_way          (_mshrs_6_io_schedule_bits_dir_bits_way),
    .io_schedule_bits_dir_bits_data_dirty   (_mshrs_6_io_schedule_bits_dir_bits_data_dirty),
    .io_schedule_bits_dir_bits_data_state   (_mshrs_6_io_schedule_bits_dir_bits_data_state),
    .io_schedule_bits_dir_bits_data_clients (_mshrs_6_io_schedule_bits_dir_bits_data_clients),
    .io_schedule_bits_dir_bits_data_tag     (_mshrs_6_io_schedule_bits_dir_bits_data_tag),
    .io_schedule_bits_reload                (_mshrs_6_io_schedule_bits_reload),
    .io_sinkc_valid                         (_sinkC_io_resp_valid & _sinkC_io_resp_bits_set == _mshrs_6_io_status_bits_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21, :71:46, :79:{45,71}]
    .io_sinkc_bits_last                     (_sinkC_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_tag                      (_sinkC_io_resp_bits_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_source                   (_sinkC_io_resp_bits_source),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_param                    (_sinkC_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkc_bits_data                     (_sinkC_io_resp_bits_data),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:55:21]
    .io_sinkd_valid                         (_sinkD_io_resp_valid & _sinkD_io_resp_bits_source == 3'h6),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21, :80:{45,74}]
    .io_sinkd_bits_last                     (_sinkD_io_resp_bits_last),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_opcode                   (_sinkD_io_resp_bits_opcode),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_param                    (_sinkD_io_resp_bits_param),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_sink                     (_sinkD_io_resp_bits_sink),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinkd_bits_denied                   (_sinkD_io_resp_bits_denied),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:56:21]
    .io_sinke_valid                         (_sinkE_io_resp_valid & _sinkE_io_resp_bits_sink == 3'h6),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:57:21, :81:{45,74}]
    .io_nestedwb_set                        (nestedwb_set),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:155:24]
    .io_nestedwb_tag                        (nestedwb_tag),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:156:24]
    .io_nestedwb_b_toN                      (nestedwb_b_toN),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:75]
    .io_nestedwb_b_toB                      (nestedwb_b_toB),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:158:75]
    .io_nestedwb_b_clr_dirty                (nestedwb_b_clr_dirty),	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:157:37]
    .io_nestedwb_c_set_dirty                (nestedwb_c_set_dirty)	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:160:{37,75}]
  );	// @[generators/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/Scheduler.scala:71:46]
endmodule

