.comment arachne-pnr 0.1+328+0 (git sha1 c40fb22, g++ 13.2.0-4ubuntu3 -O2)
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000001010000000000
.io_tile 6 0
000001111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000110110000000000
000010000000100010
000001010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000001000010000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000011111001110001110000100000
000000000000000000000010000000101000110001110000000000
010000000000000000000000000000011000000011110100000010
000000000000000000000000000000010000000011110000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 3
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 4
010000000000000000000000000000001100000000110000000000
000000000000001011000000000000001111000000110000000000
001000000000000000000110000101011011000000000000000000
000000000000000000000000001011111110000010000000000000
110000000000000001100011000000011010110000000000000000
010000000000000000000000000000011000110000000010000100
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000001001100110110000000000000000000000000000
001000000000000001000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000000101000000000010000100000000
110000000000001000000000000000001101000011000100000000
000000001110000101000000000000001001000011000100000100
.logic_tile 6 4
010000000000001000000110010001100000000000001000000000
000000000000000101000010000000100000000000000000001000
001000000000001000000110100000000001000000001000000000
000000000000000001000000000000001010000000000000000000
010000000000001000000011000000001000000100101101000000
110000000100000101000100000001001001001000010100000000
000000000000001000000000000000001000000100100100000100
000000000000000001000000000101001001001000010100000000
000000000000000000000000000000011001000100100100000000
001000000000000000000000000001011000001000010100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 4
010000000000000111100110010001000000000000001000000000
000000000000000000100010000000000000000000000000001000
111000000000001001100110010000000001000000001000000000
000000000000000001000010000000001101000000000000000000
110000000000000000000000000000001000001000011100000000
100000000000000000000000000111001001000100100000000000
000000000000000000000000001000001000001000011100000000
000000000000000000000000001111001001000100100000000000
000000000000000000000000000000001001001000011100000000
001000000000000000000000000111001000000100100010000000
000000000000000000000110101000001001001000011100000000
000000000000000000000000001111001000000100100000000000
000000000000000001000000000000001001001000011100000000
001000000000000000000000000111001001000100100000000010
110000000000000000000000001000001001001000011101000000
001000000000000000000010001111001001000100100000000000
.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100110010000001010000011110000000000
000000000000000000000010000000000000000011110000000000
110010100000000011000110110101011011100000000000000000
100001000000000000000010100000111011100000000000000000
000000000000000011100110010000011010000011110000000000
000000000000000000100010000000000000000011110000000000
000000000000000000000010100000011000000011110000000000
001000000000000000000000000000000000000011110000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000001101001100000110000000
001000000000000000000000000000011001001100000000000000
110000000000000000000000000000011001001000010100000000
001000000000000000000000001011011001000100100000000000
.logic_tile 9 4
000010100000000000000110110001100000000000001000000000
000000000000000000000011110000000000000000000000001000
000100000000001101100000000000000001000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000101100000010000000001000000001000000000
000000000000000000000011110000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000101000000000001000001000000001000000000
000000000000000000100010110000101100000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000010110000101101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 4
000000000001010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000011110000100000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
010000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011010000011000111000000
000000000000000000000000000000001000000011000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 5
010000000000000000000110010111000000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000000010000000001000000001000000000
000000000000000000000010000000001011000000000000000000
110000000000000000000000000000001000000100101100000000
000000000000000000000000000111001001001000010100000001
000000000000000000000000010000001000000100100100000000
001000000000000000000010000011001001001000010101000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000001000000000000000000100000000
001000000000000000000000000011000000000010000100000000
000000000000000101100000010000001111000100100100000000
000000000000000000000011110111011001001000010100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 5
010000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000100000000101100000000000011010000000110001000000
000000000000000000000000000000001001000000110000000000
110000000000000011000000000001101101100000000000000000
110000000000000000100000000000011011100000000000000000
000000000000000001100110010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000111000000001101110000000000000000
001000000000000000000000000000011011110000000000000001
000000000000000000000000000001001011000000000000000000
000000000000000000000000001001101011000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
000000000000000011000000000111000000000010000100000000
.logic_tile 6 5
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000000000000010110000000001000000001000000000
000000000000000000000110000000001011000000000000000000
010000000000000000000111000000001000001100111100000000
110000000000000000000100000000001001110011000000000000
000000000000000000000000010000001000001100110100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001000000000000000000011001001100110100000000
001000000000100000000000000000011001110011000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 7 5
010000000000001001100110000000001000001000011100000000
000000000000000001000011001001001000000100100000010010
111000000000001000000000000000001000001000011100000000
000000000000000001000000001101001000000100100010000010
110000000000000000000000000000001000001000011100000000
100000000000000000000011001001001101000100100000000000
000000000000000000000000000000001000001000011100000000
000000000000000000000000001101001001000100100000000000
000000000000000000000000010000001001001000010100100000
001000000000000000000010001001001000000100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
.logic_tile 8 5
010000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001011100110110000001010000011110000000000
000000000010000101000010100000010000000011110000000000
000000001110000000000111100000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000001000000011110000000000
001000000000100000000000000000010000000011110000000000
000000000000000000000110000101111110100000000000000000
000000000000000000000100000000111010100000000000000000
.logic_tile 9 5
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000010000
111000000000000000000000000111000001000000001000000000
000000000000000000000000000000101011000000000000000000
110000000000000101100000000000000001000000001000000000
100000000000000000000000000000001010000000000000000000
000000000000000001100110111101101000011100000011000000
000000000000001011000010000101101111111100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000111110000011010000011110000000000
001000000000000000000010010000000000000011110000000000
110000000000000000000110000000000000000000000100000000
001000000000000000000000000000000000000010000000000000
.ramb_tile 10 5
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 6
000000000000000000000110010101100000000000001000000000
000000000000001101000010000000100000000000000000001000
001000000000000001100000000000000001000000001000000000
000000000000000000000010110000001000000000000000000000
010000000000000000000000000000001000000100101100000000
100000000000001101000000000001001001001000010100000000
000000000000000000000000000000001000000100100100000000
000000000000000000000010110101001001001000010100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001000100100100000000
000000000000000000000000000101011000001000010100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 6
000000000000000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000110010000000000000000000000000000
000000000000001011000011000000000000000000000000000000
010000000000000001000000001001001011010111100000000100
010000000000000001100000001111001101000111010000000000
000000000000001000000110010101011001010111100000000000
000000000000000001000010000011011011000111010000000001
000000000000000101000000000101111011010001000100000000
000000000000000000000000000000011011010001000100000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000000000101111011000011100100100000
000000000000000000000000000000011011000011100100000000
110000000000000000000010100011111001000100100100000000
000000000000000000000000000000001001000100100100000000
.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000110000000000000000000000000000000
000000000000001011000010100000000000000000000000000000
110000000000000000000010100101011001100000000000000101
110000000000000000000010101101111001000000000000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000011010000011110100000000
010000000000000000000000000000010000000011110000000000
.logic_tile 7 6
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110010011111011100000000000000000
000000000000000000000010000000111000100000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000101000011100101101010100001010100000000
000000000000000000100000000111101111010001110000000100
000000000000000000000000000001101110111000110100000100
000000000000000000000000000000111001111000110000000000
.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000001000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
101000000000000001100000000000000000000000001000000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001001110011000000000000
000000000000000001000000000000011110001100110100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 7
000000000000000000000010100000001100000000110000000000
000000000000000000000010100000011011000000110000000000
001000000000001101000000010001101011100000000000000001
000000000000000001000010000000001011100000000000000010
010000000000001001000010100000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000001011001000000000000000000
000000000000000000000010111001111000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001111000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000001011000011000100100000
000000000000000000000000000000001001000011000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 7
000000000000000111000000010001011001010111100000000000
000000000000000001000010001111001110000111010000000000
000000000000001111000011000001011000001001010000000000
000000000000000001000111010111101010010110100000000010
000000000000001000000000000011111011010111100000000000
000000000000010001000000000001111010001011100000000000
000000000000000011100010111011111000010111100000000100
000000001010000101100011011111011101000111010000000000
000000000000001101100110010111111010010111100000000000
000000000000000011000110010111101101001011100000000000
000010000000000001100110111111101101010111100000000000
000001000000000001100010101111101001000111010000000000
000000000000001101100110100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000011100110110011111011010111100000000000
000000000000000000000010100011111100001011100000000010
.logic_tile 6 7
000000000000001001100110000011101010110100000000000100
000000001100001111000000000000101110110100000000000100
111000000110001000000000010101101110100001010100000000
000000000000000001000010000001111100100010110000000000
000000000000000000000000000000000000000000000000000000
000000000000011011000000000000000000000000000000000000
000000000000000000000110010001101110100001010100000000
000000000000000000000010001001111100100010110000000000
000000000000000011100110101111101100100001010100000000
000000000000000000100000000001111000100010110000000100
000000100000000000000110100000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000111000110101101101100100001010100000000
000000000000000000000000000001111000010001110000000000
000000000000000000000000000101101110100001010100000000
000000000000000000000010101001111100010001110000000000
.logic_tile 7 7
000000000000001101000010011001001100100000000000000000
000000000000001111100010001001111010100001010000000000
111000000000000001000110011111001000000010000000000000
000000000000000000000011010001111110000011000000000000
000000000000001111100010010000011001001100000000000000
000000000000000001000110000000011001001100000000000000
000000000000000001000110000101001100000010100000000000
000000000000001001100000001101101110000011100000000000
010000000000101001100011110011011010001000000000000100
000000000001000001000010010000001000001000000000000000
000000000000000001100110100101001000000111000000000000
000000000000000000000000000000111000000111000000000000
000000000000000011000111001001001011000010100000000000
000000000000000101000100001101101010000011100000000010
000000000000000000000000001011001111111111010110000100
000000000000000000000000001011101100111111000000000000
.logic_tile 8 7
000000000000000001000010000000000000000000000000000000
000000000000000000100111100000000000000000000000000000
111000000000000000000110000101011011111110000000000000
000000000000000000000000000000101001111110000001000100
000000000000000000000010100000001101000011000010000000
000000000000001101000100000000011111000011000000000000
000000000000000111100000000001011010000000100001000000
000000000000000000100011000011101000000000000000000000
000000000000000011100111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000101001101000100000000000000
000000000000000000000000000000111001000100000000000000
000000000000000000000000000101011011000010000000100000
000000000000000000000000000000011110000010000000000000
000000000000000001100010100101011011101000010100000000
000000000000000000000100001001101001101000100000000000
.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
001000000000000000
000010000000000000
000010010000000001
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000001000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
010000000000000111100110000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000101000000000001011010101000010000000000
000000000000000000000000000000101001101000010000000001
110000000000000000000000000000011000000011110100000000
010000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000000000110010101100000000000001000000000
000000000000000000000011110000100000000000000000001000
001000000000000001100000010000000001000000001000000000
000000000000000000000010000000001000000000000000000000
010000100000000000000111010000001000000100101111000000
010000000000000000000011101101001101001000010100000000
000000000000000000000000010000001000000100100101000000
000000000000000000000010001101001001001000010110000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011001000100100101100000
000000000000000000000000001101011000001000010100000000
000000000000000000000000000000001011000011000100000000
000000000000000000000000000000011001000011000111000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 8
000000000000000000000000000101011111000000000000000000
000000000000000000000011011001001001000010000000000000
001000000000000000000000000000001100000000110000000000
000000000000000000000011010000001011000000110001000000
110000000000000000000000000000000000000000000000000000
010000000000001011000011010000000000000000000000000000
000000000000000000000000010000001111110000000000000000
000000000000000000000010000000001011110000000000100000
000000000000001000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000011000000000010000100000000
110000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
.logic_tile 5 8
000000000001011001100110010101101101010111100000000000
000000000000000001000111001101001101000111010000000000
001000000000001101000110010001101011010111100000000000
000000001010001001000111011001001111000111010000000000
010010100000000011000110001001001010001001010000000010
010001001000000000000110000101011100010110100000000000
000000000000001111000000010011011111001001010000000000
000000000000001001000010000000101011001001010000000100
000000000000001111100111110001111100001001010000000000
000000000000001101000111101111011000010110100000000000
000010001110000000000010000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011101001101101010111100000000000
000000000000000000000010110001111001001011100000000000
110000000000000101100000010000011101000100100100000000
000000000000000000100011111111011111001000010101000000
.logic_tile 6 8
000000000000001101000010100000011111000011000000000000
000000001000000001000000000000011001000011000000000000
000000000000000000000010101011101110000010100000000010
000000000000000101000010101001011010000010110000000000
000100000000001101000000000101111111111000000000000000
000100000000000001000000000000101011111000000000000100
000000000000000000000010101011101100101001010001000000
000000000000000101000010100101001010001001010000000001
000000000000001000000000000001011000000010000000000001
000000000000001111000000000000111010000010000001000000
000000000000000000000000000001101100010000000000000000
000000000000001101000000000000001010010000000000000000
000000000000001000000011001101101110101001010000000100
000000000000001111000000001111001000000110100000000100
000000000000000000000111110001111101111000000000000000
000000000000001101000110100001001011111100000000000100
.logic_tile 7 8
000000000000000001100011110000001001001100000000000000
000000000000000000000011100000011011001100000000000000
111000000000001101100010010011011011100000000000000000
000000000000000011000010000000011001100000000000000000
000000100000000111000011110101111000010000000000000000
000000000000001011000010000000001011010000000000000000
000000100000001101100110001001111010000000000000000100
000000000000000011000010010111001001010000000000000000
000000000000001000000000001101101111111101000000100000
000000000000000111000011001011001001010110000000000000
000000000000000000000000001101011110010110100100000000
000000000000000000000010000111001011110111110000000101
010000000000001000000111100001001010101011110110000000
000000000000000001000100001001001101101111110010000000
000000001001010011100000000011101111100011110100000000
000000001100000001000000000000111011100011110000000000
.logic_tile 8 8
000000000000000000000000000011111001011100000000000010
000000000000000000000011010000011000011100000000100000
111000000000000000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000001101001001111101000100000001
000000000000001101000000001111111010111100000000000001
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000111100110001000000
000000000000000001000000000000001110111100110000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 8
000000110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 9
000000000000000000000000010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
110000000000000000000000010000001000001100010100000000
110000000000000000000010001011001001001100100100000010
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000101011011000011100100000000
000000000000000000000100000000111011000011100100000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 9
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010101011011000001000000000100
000000000000000000000010100000111011000001000000000000
000000000000000111100010110000000000000000000000000000
000000000000000000100010100000000000000000000000000000
001000000000000000000000000000011110110000000010000000
000000000000000111000000000000011100110000000000100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000010101111000111000110100000000
000000000000000000000011000111001000110110110000000000
.logic_tile 6 9
000000000000000000000011000000011100000011000000000000
000000000000000000000100000000011010000011000001000000
111000000000001000000110100111111101010110000000000000
000000000000000011000000000000001010010110000000000100
010000000000001001000011000000000000000000000000000000
000000000100000001100110010000000000000000000000000000
000000000001011001100110100000000000000000000000000000
000000000000100101100000000000000000000000000000000000
000000000000000000000000000000001011000000110000000010
000000000000000000000000000000001101000000110000000100
000000000000000000000110100101011011100000000000000000
000000000000000001000010010000101111100000000000000001
000000000000000000000000001001001011101001010010000000
000000000000000000000000000111111011000000010000000000
010000000000000001100000001000000000000000000100000100
010000000000000000000010011001000000000010000000000000
.logic_tile 7 9
000000000000000001100000000000001101001100000000000000
000000000000000000000010110000001000001100000000000000
111000000000000001000110000001111110000100000000000000
000000000000001011000010110000011111000100000000000000
000000000000001000000111001001011011000010100000100000
000000000000000001000110110101011100000000100000000000
000000000000000101000010110001101001100000000000000000
000000000000001011000110000000111100100000000000000000
010011100000000011100000000101101011100000000000000000
000011100000001011000000000000011011100000000000000000
000000000000001001000000001101001001001111110000000000
000000000000000001100000000001111001000110100000000001
001000000000000000000110010111001010011100000000000000
000000000000000000000011110000101100011100000000000000
000000000000000000000110001111101110111101000100000010
000000000000000000000000000101111011111100000000000001
.logic_tile 8 9
000000000000000011100110110000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000100000000000000011000101111110001001010000000000
000001000000000000000100000000111000001001010000000000
000010100000000000000111100001111100011100000000000000
000001000000000000000100000000101101011100000000000000
000010000000000000010011000000001000001100000000000000
000000000000000000000100000000011100001100000000000000
000000000000000001100110001001001100000010100000000000
000000000000000000000011101011111011000010000000000000
000000001110000001100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111100000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110100100000
000000000000000000000011100000000000000011111000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 9
000000000001010000000000010101100000000000001000000000
000000000000000000000011000000100000000000000000001000
111000000000001011100000010001100001000000001000000000
000000000000001111000010000000101000000000000000000000
010000000000000000000110010101101001111100001000000000
010000000000000000000010000000001010111100000000000000
000000000000001011100000000101001000000011110100000000
000000000000000001000011010000100000111100001000000000
000000000000000000000000000101101010000011110100000000
000000000000000000000000000000010000111100001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111010000011110100000000
000000000000000000000000000000110000111100001000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010000000000000000000000000000000
.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.io_tile 13 9
000000000000000000
000100000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010011111011000000010000000000
000000000000000000000010000000001001000000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001101011010111001110100000000
000000000000000000000000000011111001110100110000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 10
000001000000001000000011110000011010110000000000000000
000010100000000001000010000000011100110000000000000000
111000000000001111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010010011011001110100000000000000
000000000000001111000110000000101000110100000000000000
000000000000001001100110010101011011010111100000000000
000000000100000001000110000111111010000111010000000000
000000000000000000000010001101001010111111000100000001
000000000000000111000000001101101111111110000000000000
000000000000000000000110100101101001001111010100000010
000000000000000000000100000111011111001111000000000000
000100000000000000000110000011101000111101010100000010
000000000000000111000000000001111001111111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
.logic_tile 7 10
000000000000001001000110010011101010001000000000000000
000000000000000001100011000000011101001000000000000000
111000000000010000000110011001111001001001010000000000
000000000000000011000010000011101011000000000000000000
000000000000100001000000010000001101000000110001000000
000000000001010000100011000000011100000000110000000000
000000000010000001100000000001101000000010000000100100
000000001000000000000010110000111000000010000000000000
000000000000000001100111010011111111000011100000000001
000000000000000000000011010000011010000011100000000000
000000000000000001000000000101001111110110110100000001
000000000000001001100010011001011110110010110000000000
000000000000000000000010101001101100111100010100000000
000000000000000000000100000011101000111100000000100000
000000000000001001100000010011111111111100010100000000
000000000000001001100011000000101001111100010000000000
.logic_tile 8 10
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000101100000000111101011000001000000000000
000000000000000101100000000000011011000001000000000000
000000000000001000000110000000011101000000110000000000
000000000000001111000000000000011111000000110000000000
000000000000000000000000011111101100000000000000000000
000000000000000000000010000111111010010100100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011001011111100100000100
000000000000000000000000001001001000001111100000000100
000000000000001001000111000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
.logic_tile 9 10
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 10
000000000000000000000000000101101101000010000000000000
000000000000000000000000001101011001000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 11
000000000000000011100000000101001111000001000000000000
000000000000000000000000000000011101000001000000000000
111000000000000000000110000000011100110000000001000000
000000000000000000000000000000011010110000000000000000
000000000000000001100000000001001110000001110000000000
000000000000000111000000000011001010000000110000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000011001011000011100000000000
000000000000000000000011110000001001000011100000000000
000000000000001001000000010101101110110100000000000000
000000000000000001100010100000101110110100000000000001
000000000000000000000011010101111111111110000100000000
000000000000000000000010000000011111111110000000000000
.logic_tile 6 11
000000000000000011100110010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000001001100000010111011000110100000000000000
000000000000000001000010000000001100110100000000000010
000000000000000011100010010101111101000010000000000000
000000000000000000100010000111111010000000000000000000
000000000000000001000110010111001010001110000000000010
000000000000000000100010010000001011001110000000000000
000000000000000111000000000000001011000000110000000000
000000000000000000000000000000011101000000110000100000
000000000000000011100010000000011001110000000000000000
000000000000000000000110000000011100110000000000000000
000000000000000001000000001001101000001111010100000000
000000000000000000100000001011011001101111010000000010
000000000000000000000000001101101010110001110100000000
000000000000000000000000000011111000110000110000000010
.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000101011011111100010100000010
000000000000000000000000000000011001111100010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 11
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011000101000010100000000
000000000000000000000000000000011001101000010001000100
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 11
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 10 11
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 11
000011111000000010
000111110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 12
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000101000000011101001000110001110100000000
000000000000100000000010000101111010110000110000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101101000110001110110000000
001000000000000000000000000101111010110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 12
000000000000001001100111010101011001110001010100000000
001000000000000001000110100000101001110001010000000000
111000000000001111100011110101011010110001010100000000
000000000000000001100010000000001101110001010000000000
010000000000000111100000000111111000110001010100000000
000000000000000000100010000000101000110001010000000000
000000000000000111100110000011011001111001000100000000
000000000000000000100000000000001000111001000000000000
000000000000000000000110000001101001111000100100000000
000000000000000011000000000000011111111000100000000000
000000000000000001100000000001011010110001010100000000
000000000000000000000000000000101000110001010000000000
000000000000000111100000000001111001110001010100000000
001000000000000000100000000000101011110001010000000000
000000000000000000000110010111011011110001010100000000
000000000000000000000110110000001100110001010000000000
.logic_tile 7 12
010000000000000011100000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000001000000010000000000000000000000000000000
000000000000000011010000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101011111110001010100000000
000000000000000000000000000000011001110001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001011110110001010100000000
001000000000000000000000000000011001110001010000000000
000000000000000000000000000101011101110001010100000000
000000000000000000000010100000111010110001010000000000
.logic_tile 8 12
000000000000000000000010100101101001010000000000000000
000000000000000000000011000000011011010000000000000000
111000000000001101000000000000011011111100110001000000
000000000000000001100000000000001000111100110000100000
010000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001100011100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000001000000011110000000001
000000001000000000000000000000010000000011110010000000
000000000000000000000000000000011100111111000000100000
000000000000001001000000000000001001111111000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001101000000000010000000100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000010000111000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000010000000000011100000000110100000000
000000000000100000000000000000001010000000110000000001
000000000000100101000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000001100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 12
000011111000000010
000000111000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 13
000000000000001001100110010001111010000000010100000000
000000000000000001000010000000011000000000010010000000
111000000000000111100000000101111000000000010100000000
000000000000000000100010010000011000000000010000000000
000000000000000000000000000001111010000000010100000000
000000001000000000000000000000011001000000010000000000
000000000000000111100000000101111000000000010100000000
000000000000000000100010010000011001000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101111001000000010100000000
000000000000000000000000000000011100000000010000100000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 13
000000000000000101100110110001011111110001010100000000
001000000000000000000010100000111000110001010000000000
111000000000001111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010100001011100110001010100000000
000000000000000000000000000000111010110001010000000000
000000000000000000000000000001011111110001010100000000
000000000000000000000000000000011011110001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001111110110001010110000000
001000000000000000000000000000011011110001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 8 13
000000000000000011100110010111101010000011010000000010
000000000000000101100010000000011011000011010000000000
111000000000000000000111011101101011010110100000000000
000000000000001101000011010101111110001010100000000000
000001000000000001100110010001011111010000000000000000
000010100000000000000010000000001001010000000000000000
000000100000000000000110010000011001110000000000000000
000001000000001101000010000000011011110000000000000000
000000000000000000000000000001011001101100000100000001
000000000000000000000000000000011001101100000000000000
000000000000000000000010001001011110101001010100000000
000000000000000000000000000101001001111001010000100000
000000000000000000000000001001011100110001110110000000
001000000000000000000000000001111001111001110000000001
000000000000001001000000000000001010110011110100000000
000000000000000001000000000000001011110011110000000000
.logic_tile 9 13
000000000000000000000000000101101101111011110000000000
000000000100000111000010010000111010111011110000000001
111000000000001101100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000001100000101000000000000000000000000000000000000
000000000000000101100110111101111010101111000000000000
000000000000000000000010101101011101111111010000000000
000000000000000000000111001101101010000011100010000001
000000000000000000000010110011101000000010100000000000
000000000000100000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000011101101001101000100000100
010000000000000000000000000000011000001101000001000000
.ramb_tile 10 13
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 13
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 14
000000000000000000000010100101101011000010110010000000
000000000000000000000000000000101011000010110000000000
111000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010111101001010101000010100000000
000000000000000101000010000101101011111000100000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001101001010101000010100000000
000000000000000000000000000001101011110100010000000000
000000000000000000000000001101111110101000010100000000
000000000000000000000000000001111001110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101010000000000000000000000000000000000000000000000000
101001000000000011000000000000000000000000000000000000
000000000000100000000000010000001010000011110100000100
000000000000000000000010000000010000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110010100000
000000000000000000000000000000000000000011110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 15
000000000000000000000000000000001010000011110100100000
000000000000000001000000000000000000000011111000100000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000011100000000110000000000
000000000000000000000000000000011010000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 17
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000101110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 17
100000000000000000
000100000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 10 17
000000000000000000
100100000000000000
000000000000000000
000000000000010001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 11 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 12 17
000011010000000010
000110111000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.sym 1 stopwatch1.clockDivider1.clk_out$2
.sym 2 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O$2
.sym 4 stopwatch1.counter_chain1.inst_sec_0X.ena$2
.sym 5 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 6 stopwatch1.counter_chain1.inst_min_0X.ena$2
.sym 7 clockDividerIce1.clk_out$2
.sym 8 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 635 clockDividerIce1.counter[2]
.sym 636 clockDividerIce1.counter[1]
.sym 638 clockDividerIce1.counter[0]
.sym 749 clockDividerIce1.clk_out_SB_DFFE_Q_E
.sym 750 clockDividerIce1.clk_out
.sym 830 clockDividerIce1.clk_out
.sym 836 CLK_IN$2
.sym 944 stopwatch1.counter_chain1.inst_sec_0X.ena
.sym 2505 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 2822 $true
.sym 2859 clockDividerIce1.counter[0]$2
.sym 2860 $false
.sym 2861 clockDividerIce1.counter[0]
.sym 2862 $false
.sym 2863 $false
.sym 2865 clockDividerIce1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 2867 $false
.sym 2868 clockDividerIce1.counter[1]
.sym 2872 $false
.sym 2873 $false
.sym 2874 clockDividerIce1.counter[2]
.sym 2875 clockDividerIce1.counter_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 2878 $false
.sym 2879 $false
.sym 2880 clockDividerIce1.counter[1]
.sym 2881 clockDividerIce1.counter[0]
.sym 2890 $false
.sym 2891 $false
.sym 2892 $false
.sym 2893 clockDividerIce1.counter[0]
.sym 2906 $true
.sym 2907 CLK_IN$2
.sym 2908 clockDividerIce1.clk_out_SB_DFFE_Q_E
.sym 2911 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 2912 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I0[3]
.sym 2914 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[3]
.sym 2915 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 3013 $false
.sym 3014 clockDividerIce1.counter[2]
.sym 3015 clockDividerIce1.counter[1]
.sym 3016 clockDividerIce1.counter[0]
.sym 3019 $false
.sym 3020 $false
.sym 3021 $false
.sym 3022 clockDividerIce1.clk_out$2
.sym 3041 clockDividerIce1.clk_out_SB_DFFE_Q_E
.sym 3042 CLK_IN$2
.sym 3043 $false
.sym 4850 $false
.sym 4851 $false
.sym 4852 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 4853 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 4890 stopwatch1.counter_chain1.inst_min_0X.ena$2
.sym 4891 stopwatch1.clockDivider1.clk_out$2
.sym 4892 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 5175 $true
.sym 5212 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3$2
.sym 5213 $false
.sym 5214 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 5215 $false
.sym 5216 $false
.sym 5218 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 5220 $false
.sym 5221 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[3]
.sym 5224 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_I1_CO
.sym 5225 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 5226 $false
.sym 5227 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 5228 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 5231 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 5232 $false
.sym 5233 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I0[3]
.sym 5234 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1_SB_CARRY_I1_CO
.sym 5243 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 5244 $false
.sym 5245 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[3]
.sym 5246 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 5249 $false
.sym 5250 $false
.sym 5251 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 5252 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 5259 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 5260 stopwatch1.clockDivider1.clk_out$2
.sym 5261 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 6766 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[1]
.sym 6767 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[0]
.sym 6769 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1[0]
.sym 6770 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[2]
.sym 6868 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[1]
.sym 6869 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[0]
.sym 6871 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 6968 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 6969 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 6971 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D[1]
.sym 6972 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1[0]
.sym 6974 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 7070 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[1]
.sym 7071 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 7073 stopwatch1.counter_chain1.inst_sec_0X.ena
.sym 7076 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[0]
.sym 7174 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 7178 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 8528 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 8529 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D[1]
.sym 8530 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 8534 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3[1]
.sym 8535 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 8652 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 8653 stopwatch1.counter_chain1.inst_min_X0.ena
.sym 8655 stopwatch1.counter_chain1.inst_min_0X.ena
.sym 8656 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D[1]
.sym 8658 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2[0]
.sym 8687 $true
.sym 8724 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3$2
.sym 8725 $false
.sym 8726 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 8727 $false
.sym 8728 $false
.sym 8730 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 8732 $false
.sym 8733 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[2]
.sym 8736 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_2_I3
.sym 8737 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 8738 $false
.sym 8739 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[1]
.sym 8740 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 8743 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 8744 $false
.sym 8745 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[0]
.sym 8746 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_2_I3
.sym 8755 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D[1]
.sym 8756 $false
.sym 8757 $false
.sym 8758 $false
.sym 8761 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 8762 $false
.sym 8763 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[2]
.sym 8764 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 8771 stopwatch1.counter_chain1.inst_min_0X.ena$2
.sym 8772 stopwatch1.clockDivider1.clk_out$2
.sym 8773 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 8776 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 8777 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 8778 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 8780 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[2]
.sym 8781 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 8810 $true
.sym 8847 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3$2
.sym 8848 $false
.sym 8849 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 8850 $false
.sym 8851 $false
.sym 8853 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 8855 $false
.sym 8856 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 8859 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_2_I3
.sym 8860 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 8861 $false
.sym 8862 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[1]
.sym 8863 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 8866 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 8867 $false
.sym 8868 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[0]
.sym 8869 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_2_I3
.sym 8878 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 8879 $false
.sym 8880 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 8881 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 8894 stopwatch1.counter_chain1.inst_sec_0X.ena$2
.sym 8895 stopwatch1.clockDivider1.clk_out$2
.sym 8896 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 8897 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 8898 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 8899 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 8900 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 8901 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 8902 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 8904 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 8971 $false
.sym 8972 $false
.sym 8973 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[0]
.sym 8974 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D[1]
.sym 8977 $false
.sym 8978 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1[0]
.sym 8979 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[0]
.sym 8980 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 8989 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[0]
.sym 8990 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[1]
.sym 8991 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 8992 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 8995 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D[1]
.sym 8996 $false
.sym 8997 $false
.sym 8998 $false
.sym 9007 $false
.sym 9008 $false
.sym 9009 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 9010 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 9017 stopwatch1.counter_chain1.inst_sec_0X.ena$2
.sym 9018 stopwatch1.clockDivider1.clk_out$2
.sym 9019 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 9020 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 9021 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 9022 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[2]
.sym 9023 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[3]
.sym 9024 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[3]
.sym 9026 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 9027 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 9094 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I0[3]
.sym 9095 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 9096 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[3]
.sym 9097 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 9100 $false
.sym 9101 $false
.sym 9102 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I0[3]
.sym 9103 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[1]
.sym 9112 $false
.sym 9113 $false
.sym 9114 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2[0]
.sym 9115 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 9130 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[1]
.sym 9131 $false
.sym 9132 $false
.sym 9133 $false
.sym 9140 stopwatch1.counter_chain1.inst_ces_X0.ena
.sym 9141 stopwatch1.clockDivider1.clk_out$2
.sym 9142 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 9145 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[0]
.sym 9147 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 9150 stopwatch1.SPI_wrapper1.word_out[0]
.sym 9179 $true
.sym 9216 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3$2
.sym 9217 $false
.sym 9218 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 9219 $false
.sym 9220 $false
.sym 9222 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_I3
.sym 9224 $false
.sym 9225 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 9229 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[0]
.sym 9230 $false
.sym 9231 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 9232 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_I3
.sym 9253 $false
.sym 9254 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 9255 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 9256 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 9263 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 9264 stopwatch1.clockDivider1.clk_out$2
.sym 9265 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 9268 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 9272 stopwatch1.SPI_wrapper1.word_out[3]
.sym 9389 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 9390 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 9391 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 9394 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 9395 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 9396 stopwatch1.SPI_wrapper1.word_out[1]
.sym 9514 stopwatch1.SPI_wrapper1.word_out[4]
.sym 9518 stopwatch1.SPI_wrapper1.word_out[5]
.sym 10204 stopwatch1.controller1.counter_enable
.sym 10638 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[1]
.sym 10639 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 10640 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 10710 $false
.sym 10711 $false
.sym 10712 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 10713 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D[1]
.sym 10716 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 10717 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[1]
.sym 10718 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 10719 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 10722 $false
.sym 10723 $false
.sym 10724 stopwatch1.controller1.counter_enable
.sym 10725 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3[1]
.sym 10746 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D[1]
.sym 10747 $false
.sym 10748 $false
.sym 10749 $false
.sym 10752 $false
.sym 10753 $false
.sym 10754 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 10755 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 10756 stopwatch1.controller1.counter_enable
.sym 10757 stopwatch1.clockDivider1.clk_out$2
.sym 10758 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 10761 stopwatch1.SPI_wrapper1.wait_count[2]
.sym 10762 stopwatch1.SPI_wrapper1.wait_count[3]
.sym 10765 stopwatch1.SPI_wrapper1.wait_count[1]
.sym 10839 $false
.sym 10840 $false
.sym 10841 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[0]
.sym 10842 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D[1]
.sym 10845 $false
.sym 10846 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1[0]
.sym 10847 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2[0]
.sym 10848 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 10857 $false
.sym 10858 $false
.sym 10859 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2[0]
.sym 10860 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 10863 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[0]
.sym 10864 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[1]
.sym 10865 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[2]
.sym 10866 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 10875 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D[0]
.sym 10876 $false
.sym 10877 $false
.sym 10878 $false
.sym 10879 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 10880 stopwatch1.clockDivider1.clk_out$2
.sym 10881 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 10884 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 10889 stopwatch1.SPI_wrapper1.wait_count[0]
.sym 10968 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 10969 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 10970 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[2]
.sym 10971 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 10974 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 10975 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 10976 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[2]
.sym 10977 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 10980 $false
.sym 10981 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 10982 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 10983 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[2]
.sym 10992 $false
.sym 10993 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 10994 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 10995 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[2]
.sym 10998 $false
.sym 10999 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 11000 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 11001 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_2_Q[2]
.sym 11002 stopwatch1.counter_chain1.inst_min_X0.ena
.sym 11003 stopwatch1.clockDivider1.clk_out$2
.sym 11004 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 11005 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_E
.sym 11006 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 11008 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 11009 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 11011 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 11012 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 11079 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 11080 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 11081 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 11082 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[1]
.sym 11085 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 11086 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I1[1]
.sym 11087 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I1[2]
.sym 11088 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I1[3]
.sym 11091 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 11092 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 11093 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[1]
.sym 11094 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[3]
.sym 11097 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 11098 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 11099 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[0]
.sym 11100 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 11103 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 11104 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 11105 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[1]
.sym 11106 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_Q[3]
.sym 11109 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 11110 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 11111 stopwatch1.counter_chain1.inst_sec_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11112 stopwatch1.counter_chain1.inst_min_X0.ena_SB_LUT4_O_I1_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11121 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 11122 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 11123 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_DFFER_E_Q[2]
.sym 11124 stopwatch1.counter_chain1.inst_min_X0.ena_SB_DFFER_E_1_Q[3]
.sym 11128 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 11129 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 11130 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 11131 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 11132 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11133 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 11134 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 11135 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 11202 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 11203 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 11204 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11205 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11208 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 11209 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 11210 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 11211 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[3]
.sym 11214 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 11215 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 11216 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 11217 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]
.sym 11220 $false
.sym 11221 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 11222 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 11223 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 11226 stopwatch1.SPI_wrapper1.state[5]
.sym 11227 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11228 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11229 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11238 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 11239 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 11240 stopwatch1.counter_chain1.inst_min_0X.ena_SB_DFFER_E_Q[0]
.sym 11241 stopwatch1.counter_chain1.inst_sec_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I0[3]
.sym 11244 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 11245 $false
.sym 11246 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 11247 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11248 stopwatch1.counter_chain1.inst_sec_X0.ena
.sym 11249 stopwatch1.clockDivider1.clk_out$2
.sym 11250 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 11251 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 11252 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 11255 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 11256 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 11257 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[2]
.sym 11258 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[0]
.sym 11337 $false
.sym 11338 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I1[2]
.sym 11339 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_I0_O_SB_DFFER_D_Q[2]
.sym 11340 stopwatch1.counter_chain1.inst_min_0X.ena_SB_LUT4_O_I2_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 11349 $false
.sym 11350 $false
.sym 11351 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 11352 stopwatch1.SPI_wrapper1.state[5]
.sym 11367 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 11368 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 11369 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[2]
.sym 11370 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I2[3]
.sym 11371 $true
.sym 11372 clockDividerIce1.clk_out$2
.sym 11373 $false
.sym 11374 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 11376 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 11377 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 11378 stopwatch1.SPI_wrapper1.word_out[9]
.sym 11379 stopwatch1.SPI_wrapper1.word_out[8]
.sym 11380 stopwatch1.SPI_wrapper1.word_out[2]
.sym 11460 $false
.sym 11461 i_board_reset$2
.sym 11462 stopwatch1.SPI_wrapper1.word_out[3]
.sym 11463 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 11484 stopwatch1.SPI_wrapper1.state[5]
.sym 11485 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[1]
.sym 11486 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[2]
.sym 11487 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1[3]
.sym 11494 $true
.sym 11495 clockDividerIce1.clk_out$2
.sym 11496 $false
.sym 11498 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 11499 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 11500 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 11501 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 11502 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 11503 stopwatch1.SPI_wrapper1.word_out[10]
.sym 11504 stopwatch1.SPI_wrapper1.word_out[7]
.sym 11571 $false
.sym 11572 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 11573 stopwatch1.SPI_wrapper1.state[4]
.sym 11574 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 11577 $false
.sym 11578 $false
.sym 11579 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 11580 stopwatch1.SPI_wrapper1.state[4]
.sym 11583 i_board_reset$2
.sym 11584 stopwatch1.SPI_wrapper1.word_out[3]
.sym 11585 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 11586 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 11601 $false
.sym 11602 i_board_reset$2
.sym 11603 stopwatch1.SPI_wrapper1.word_out[1]
.sym 11604 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 11607 $false
.sym 11608 stopwatch1.SPI_wrapper1.state[5]
.sym 11609 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 11610 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 11613 $false
.sym 11614 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[0]
.sym 11615 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 11616 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_14_D_SB_LUT4_O_I1[2]
.sym 11617 $true
.sym 11618 clockDividerIce1.clk_out$2
.sym 11619 $false
.sym 11620 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[7]
.sym 11621 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[3]
.sym 11622 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[8]
.sym 11623 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[2]
.sym 11624 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[1]
.sym 11625 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[4]
.sym 11626 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[6]
.sym 11627 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[5]
.sym 11706 i_board_reset$2
.sym 11707 stopwatch1.SPI_wrapper1.word_out[4]
.sym 11708 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 11709 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 11730 i_board_reset$2
.sym 11731 stopwatch1.SPI_wrapper1.word_out[5]
.sym 11732 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 11733 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]
.sym 11740 $true
.sym 11741 clockDividerIce1.clk_out$2
.sym 11742 $false
.sym 11743 stopwatch1.SPI_wrapper1.word_out[15]
.sym 11744 stopwatch1.SPI_wrapper1.word_out[12]
.sym 11745 stopwatch1.SPI_wrapper1.word_out[14]
.sym 11746 stopwatch1.SPI_wrapper1.word_out[13]
.sym 11748 stopwatch1.SPI_wrapper1.word_out[6]
.sym 12309 stopwatch1.counter_chain1.inst_min_0X.ena
.sym 12627 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E
.sym 12628 stopwatch1.clockDivider1.clk_out
.sym 12747 stopwatch1.clockDivider1.counter[2]
.sym 12748 stopwatch1.clockDivider1.counter[3]
.sym 12749 stopwatch1.clockDivider1.counter[4]
.sym 12750 stopwatch1.clockDivider1.counter[5]
.sym 12751 stopwatch1.clockDivider1.counter[6]
.sym 12752 stopwatch1.clockDivider1.counter[7]
.sym 12781 $true
.sym 12818 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3$2
.sym 12819 $false
.sym 12820 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 12821 $false
.sym 12822 $false
.sym 12824 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 12826 $false
.sym 12827 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 12830 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_2_I3
.sym 12831 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 12832 $false
.sym 12833 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[1]
.sym 12834 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 12837 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 12838 $false
.sym 12839 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[0]
.sym 12840 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I0_2_I3
.sym 12843 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O[0]
.sym 12844 $false
.sym 12845 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_D_Q[2]
.sym 12846 stopwatch1.counter_chain1.inst_ces_X0.ena_SB_LUT4_O_I3_SB_DFFER_Q_D_SB_LUT4_O_I3
.sym 12865 stopwatch1.controller1.counter_enable
.sym 12866 stopwatch1.clockDivider1.clk_out$2
.sym 12867 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 12868 stopwatch1.clockDivider1.counter[8]
.sym 12869 stopwatch1.clockDivider1.counter[9]
.sym 12870 stopwatch1.clockDivider1.counter[10]
.sym 12871 stopwatch1.clockDivider1.counter[11]
.sym 12872 stopwatch1.clockDivider1.counter[12]
.sym 12904 $true
.sym 12941 stopwatch1.SPI_wrapper1.wait_count[0]$2
.sym 12942 $false
.sym 12943 stopwatch1.SPI_wrapper1.wait_count[0]
.sym 12944 $false
.sym 12945 $false
.sym 12947 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 12949 $false
.sym 12950 stopwatch1.SPI_wrapper1.wait_count[1]
.sym 12953 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12954 $false
.sym 12955 $false
.sym 12956 stopwatch1.SPI_wrapper1.wait_count[2]
.sym 12957 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 12960 $false
.sym 12961 $false
.sym 12962 stopwatch1.SPI_wrapper1.wait_count[3]
.sym 12963 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12978 $false
.sym 12979 $false
.sym 12980 stopwatch1.SPI_wrapper1.wait_count[1]
.sym 12981 stopwatch1.SPI_wrapper1.wait_count[0]
.sym 12988 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_E
.sym 12989 clockDividerIce1.clk_out$2
.sym 12990 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_R[2]
.sym 12994 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 12997 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 12998 stopwatch1.SPI_wrapper1.state[7]
.sym 13077 stopwatch1.SPI_wrapper1.wait_count[3]
.sym 13078 stopwatch1.SPI_wrapper1.wait_count[2]
.sym 13079 stopwatch1.SPI_wrapper1.wait_count[1]
.sym 13080 stopwatch1.SPI_wrapper1.wait_count[0]
.sym 13107 $false
.sym 13108 $false
.sym 13109 $false
.sym 13110 stopwatch1.SPI_wrapper1.wait_count[0]
.sym 13111 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_E
.sym 13112 clockDividerIce1.clk_out$2
.sym 13113 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_R[2]
.sym 13114 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 13115 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_R[0]
.sym 13116 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 13117 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 13118 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 13119 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13120 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 13121 stopwatch1.SPI_wrapper1.state[5]
.sym 13188 $false
.sym 13189 stopwatch1.SPI_wrapper1.state[5]
.sym 13190 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13191 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 13194 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13195 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13196 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13197 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 13206 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13207 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13208 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13209 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 13212 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13213 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13214 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13215 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 13224 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13225 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13226 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13227 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 13230 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13231 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13232 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13233 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 13234 $true
.sym 13235 clockDividerIce1.clk_out$2
.sym 13236 $false
.sym 13237 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 13238 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 13239 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_7_D_SB_LUT4_O_I1[2]
.sym 13240 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 13241 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 13242 stopwatch1.SPI_wrapper1.state[0]
.sym 13243 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13244 stopwatch1.SPI_wrapper1.state[6]
.sym 13311 $false
.sym 13312 $false
.sym 13313 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13314 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 13317 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13318 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13319 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13320 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 13323 $false
.sym 13324 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13325 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13326 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13329 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13330 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13331 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13332 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13335 $false
.sym 13336 stopwatch1.SPI_wrapper1.digit_count[6]
.sym 13337 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13338 stopwatch1.SPI_wrapper1.digit_count[1]
.sym 13341 $false
.sym 13342 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13343 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13344 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13347 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13348 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13349 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13350 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13353 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 13354 stopwatch1.SPI_wrapper1.digit_count[4]
.sym 13355 stopwatch1.SPI_wrapper1.digit_count[2]
.sym 13356 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13360 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_I3[2]
.sym 13361 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I2_O[1]
.sym 13362 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 13363 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 13364 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I2_O[2]
.sym 13365 stopwatch1.controller1.display_enable_SB_LUT4_I1_1_O[2]
.sym 13366 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I2_O[3]
.sym 13367 stopwatch1.SPI_wrapper1.state[2]
.sym 13434 $false
.sym 13435 $false
.sym 13436 stopwatch1.SPI_wrapper1.state[4]
.sym 13437 stopwatch1.SPI_wrapper1.state[2]
.sym 13440 $false
.sym 13441 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 13442 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13443 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13458 $false
.sym 13459 $false
.sym 13460 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13461 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1[1]
.sym 13464 $false
.sym 13465 i_board_reset$2
.sym 13466 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13467 stopwatch1.SPI_wrapper1.state[0]
.sym 13470 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 13471 i_board_reset$2
.sym 13472 stopwatch1.SPI_wrapper1.word_out[0]
.sym 13473 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 13476 stopwatch1.SPI_wrapper1.word_out[0]
.sym 13477 $false
.sym 13478 $false
.sym 13479 $false
.sym 13480 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O$2
.sym 13481 clockDividerIce1.clk_out$2
.sym 13482 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13483 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 13484 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 13485 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 13486 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 13487 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 13488 stopwatch1.SPI_wrapper1.word_out[11]
.sym 13489 stopwatch1.SPI_wrapper1.state[4]
.sym 13490 stopwatch1.SPI_wrapper1.sent_ON
.sym 13557 $false
.sym 13558 $false
.sym 13559 i_board_reset$2
.sym 13560 stopwatch1.SPI_wrapper1.word_out[2]
.sym 13569 $false
.sym 13570 stopwatch1.SPI_wrapper1.state[5]
.sym 13571 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13572 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 13575 i_board_reset$2
.sym 13576 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13577 stopwatch1.SPI_wrapper1.word_out[9]
.sym 13578 stopwatch1.SPI_wrapper1.state[2]
.sym 13581 stopwatch1.SPI_wrapper1.state[2]
.sym 13582 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13583 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[2]
.sym 13584 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_6_D_SB_LUT4_O_I2[3]
.sym 13587 i_board_reset$2
.sym 13588 stopwatch1.SPI_wrapper1.word_out[8]
.sym 13589 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_7_D_SB_LUT4_O_I2[2]
.sym 13590 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13593 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 13594 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 13595 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 13596 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 13603 $true
.sym 13604 clockDividerIce1.clk_out$2
.sym 13605 $false
.sym 13612 stopwatch1.SPI_wrapper1.sent_BCD
.sym 13686 $false
.sym 13687 stopwatch1.SPI_wrapper1.state[5]
.sym 13688 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13689 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 13692 stopwatch1.SPI_wrapper1.state[5]
.sym 13693 stopwatch1.SPI_wrapper1.state[4]
.sym 13694 stopwatch1.SPI_wrapper1.state[2]
.sym 13695 stopwatch1.SPI_wrapper1.state[0]
.sym 13698 $false
.sym 13699 stopwatch1.SPI_wrapper1.state[5]
.sym 13700 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13701 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 13704 $false
.sym 13705 $false
.sym 13706 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13707 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 13710 $false
.sym 13711 $false
.sym 13712 i_board_reset$2
.sym 13713 stopwatch1.SPI_wrapper1.word_out[10]
.sym 13716 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 13717 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 13718 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 13719 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 13722 i_board_reset$2
.sym 13723 stopwatch1.SPI_wrapper1.word_out[7]
.sym 13724 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_8_D_SB_LUT4_O_I2[2]
.sym 13725 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 13726 $true
.sym 13727 clockDividerIce1.clk_out$2
.sym 13728 $false
.sym 13733 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[10]
.sym 13735 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[9]
.sym 13736 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[11]
.sym 13803 $false
.sym 13804 stopwatch1.SPI_wrapper1.word_out[7]
.sym 13805 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[6]
.sym 13806 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13809 $false
.sym 13810 stopwatch1.SPI_wrapper1.word_out[3]
.sym 13811 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[2]
.sym 13812 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13815 $false
.sym 13816 stopwatch1.SPI_wrapper1.word_out[8]
.sym 13817 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[7]
.sym 13818 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13821 $false
.sym 13822 stopwatch1.SPI_wrapper1.word_out[2]
.sym 13823 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13824 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[1]
.sym 13827 $false
.sym 13828 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13829 stopwatch1.SPI_wrapper1.word_out[1]
.sym 13830 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[0]
.sym 13833 $false
.sym 13834 stopwatch1.SPI_wrapper1.word_out[4]
.sym 13835 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[3]
.sym 13836 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13839 $false
.sym 13840 stopwatch1.SPI_wrapper1.word_out[6]
.sym 13841 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[5]
.sym 13842 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13845 $false
.sym 13846 stopwatch1.SPI_wrapper1.word_out[5]
.sym 13847 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[4]
.sym 13848 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 13849 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O$2
.sym 13850 clockDividerIce1.clk_out$2
.sym 13851 $false
.sym 13852 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[13]
.sym 13855 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[14]
.sym 13856 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[12]
.sym 13858 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[15]
.sym 13926 $false
.sym 13927 i_board_reset$2
.sym 13928 stopwatch1.SPI_wrapper1.word_out[15]
.sym 13929 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 13932 $false
.sym 13933 i_board_reset$2
.sym 13934 stopwatch1.SPI_wrapper1.word_out[12]
.sym 13935 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 13938 $false
.sym 13939 i_board_reset$2
.sym 13940 stopwatch1.SPI_wrapper1.word_out[14]
.sym 13941 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 13944 $false
.sym 13945 i_board_reset$2
.sym 13946 stopwatch1.SPI_wrapper1.word_out[13]
.sym 13947 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 13956 $false
.sym 13957 i_board_reset$2
.sym 13958 stopwatch1.SPI_wrapper1.word_out[6]
.sym 13959 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 13972 $true
.sym 13973 clockDividerIce1.clk_out$2
.sym 13974 $false
.sym 14224 i_button_reset_SB_LUT4_I2_O[1]
.sym 14388 i_button_reset_SB_LUT4_I2_O[1]
.sym 14418 stopwatch1.clockDivider1.clk_out
.sym 14422 stopwatch1.controller1.display_enable
.sym 14835 $false
.sym 14836 stopwatch1.controller1.counter_enable
.sym 14837 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 14838 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14841 $false
.sym 14842 $false
.sym 14843 $false
.sym 14844 stopwatch1.clockDivider1.clk_out$2
.sym 14851 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E
.sym 14852 clockDividerIce1.clk_out$2
.sym 14853 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 14855 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14856 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 14857 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14858 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14859 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14860 stopwatch1.clockDivider1.counter[0]
.sym 14861 stopwatch1.clockDivider1.counter[1]
.sym 14890 $true
.sym 14927 stopwatch1.clockDivider1.counter[0]$2
.sym 14928 $false
.sym 14929 stopwatch1.clockDivider1.counter[0]
.sym 14930 $false
.sym 14931 $false
.sym 14933 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 14935 $false
.sym 14936 stopwatch1.clockDivider1.counter[1]
.sym 14939 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 14940 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14941 $false
.sym 14942 stopwatch1.clockDivider1.counter[2]
.sym 14943 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 14945 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 14946 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14947 $false
.sym 14948 stopwatch1.clockDivider1.counter[3]
.sym 14949 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 14951 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 14952 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14953 $false
.sym 14954 stopwatch1.clockDivider1.counter[4]
.sym 14955 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 14957 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 14958 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14959 $false
.sym 14960 stopwatch1.clockDivider1.counter[5]
.sym 14961 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 14963 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 14964 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14965 $false
.sym 14966 stopwatch1.clockDivider1.counter[6]
.sym 14967 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 14969 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 14970 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14971 $false
.sym 14972 stopwatch1.clockDivider1.counter[7]
.sym 14973 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 14974 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 14975 clockDividerIce1.clk_out$2
.sym 14976 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 14978 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14979 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14982 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14983 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14984 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 15013 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 15050 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 15051 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15052 $false
.sym 15053 stopwatch1.clockDivider1.counter[8]
.sym 15054 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 15056 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 15057 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15058 $false
.sym 15059 stopwatch1.clockDivider1.counter[9]
.sym 15060 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 15062 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 15063 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15064 $false
.sym 15065 stopwatch1.clockDivider1.counter[10]
.sym 15066 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 15068 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 15069 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15070 $false
.sym 15071 stopwatch1.clockDivider1.counter[11]
.sym 15072 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 15075 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15076 $false
.sym 15077 stopwatch1.clockDivider1.counter[12]
.sym 15078 stopwatch1.clockDivider1.counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 15097 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 15098 clockDividerIce1.clk_out$2
.sym 15099 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 15192 $false
.sym 15193 i_board_reset$2
.sym 15194 stopwatch1.clockDivider1.clk_out$2
.sym 15195 stopwatch1.SPI_wrapper1.state[7]
.sym 15210 stopwatch1.SPI_wrapper1.digit_count[5]
.sym 15211 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 15212 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 15213 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_3_D_SB_LUT4_O_I3[3]
.sym 15216 $false
.sym 15217 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 15218 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 15219 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 15220 $true
.sym 15221 clockDividerIce1.clk_out$2
.sym 15222 $false
.sym 15224 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_R[2]
.sym 15225 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 15226 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 15228 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 15229 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15230 stopwatch1.SPI_wrapper1.state[1]
.sym 15297 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15298 i_board_reset$2
.sym 15299 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 15300 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 15303 stopwatch1.clockDivider1.clk_out$2
.sym 15304 stopwatch1.SPI_wrapper1.state[7]
.sym 15305 stopwatch1.controller1.display_enable_SB_LUT4_I1_1_O[1]
.sym 15306 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 15309 $false
.sym 15310 $false
.sym 15311 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15312 stopwatch1.SPI_wrapper1.state[5]
.sym 15315 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 15316 i_board_reset$2
.sym 15317 stopwatch1.controller1.display_enable_SB_LUT4_I1_1_O[1]
.sym 15318 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 15321 $false
.sym 15322 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_R[0]
.sym 15323 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 15324 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_R[2]
.sym 15327 $false
.sym 15328 i_board_reset$2
.sym 15329 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 15330 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]
.sym 15333 stopwatch1.SPI_wrapper1.state[5]
.sym 15334 i_board_reset$2
.sym 15335 stopwatch1.controller1.display_enable_SB_LUT4_I1_1_O[1]
.sym 15336 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]
.sym 15339 stopwatch1.SPI_wrapper1.state[1]
.sym 15340 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 15341 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15342 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O[3]
.sym 15343 $true
.sym 15344 clockDividerIce1.clk_out$2
.sym 15345 $false
.sym 15346 stopwatch1.controller1.display_enable_SB_LUT4_I1_1_O[1]
.sym 15349 stopwatch1.SPI_wrapper1.state[3]
.sym 15420 $false
.sym 15421 $false
.sym 15422 stopwatch1.SPI_wrapper1.state[6]
.sym 15423 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 15426 $false
.sym 15427 stopwatch1.controller1.display_enable
.sym 15428 stopwatch1.clockDivider1.clk_out$2
.sym 15429 stopwatch1.SPI_wrapper1.state[6]
.sym 15432 $false
.sym 15433 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 15434 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 15435 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 15438 i_board_reset$2
.sym 15439 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 15440 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 15441 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 15444 i_board_reset$2
.sym 15445 stopwatch1.SPI_wrapper1.digit_count[3]
.sym 15446 stopwatch1.SPI_wrapper1.digit_count[0]
.sym 15447 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 15450 i_board_reset$2
.sym 15451 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_7_D_SB_LUT4_O_I1[1]
.sym 15452 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_7_D_SB_LUT4_O_I1[2]
.sym 15453 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_7_D_SB_LUT4_O_I1[3]
.sym 15456 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15457 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1[1]
.sym 15458 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 15459 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I3[3]
.sym 15462 $false
.sym 15463 i_board_reset$2
.sym 15464 stopwatch1.controller1.display_enable_SB_LUT4_I1_1_O[1]
.sym 15465 stopwatch1.controller1.display_enable_SB_LUT4_I1_1_O[2]
.sym 15466 $true
.sym 15467 clockDividerIce1.clk_out$2
.sym 15468 $false
.sym 15470 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O[0]
.sym 15471 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O[1]
.sym 15472 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 15473 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 15543 $false
.sym 15544 $false
.sym 15545 i_board_reset$2
.sym 15546 stopwatch1.SPI_wrapper1.state[4]
.sym 15549 $false
.sym 15550 i_board_reset$2
.sym 15551 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 15552 stopwatch1.SPI_wrapper1.state[2]
.sym 15555 stopwatch1.SPI_wrapper1.state[0]
.sym 15556 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I2_O[1]
.sym 15557 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I2_O[2]
.sym 15558 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I2_O[3]
.sym 15561 $false
.sym 15562 stopwatch1.SPI_wrapper1.state[4]
.sym 15563 stopwatch1.SPI_wrapper1.sent_BCD
.sym 15564 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 15567 $false
.sym 15568 i_board_reset$2
.sym 15569 stopwatch1.SPI_wrapper1.sent_ON
.sym 15570 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 15573 stopwatch1.clockDivider1.clk_out$2
.sym 15574 stopwatch1.SPI_wrapper1.state[7]
.sym 15575 stopwatch1.SPI_wrapper1.state[2]
.sym 15576 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 15579 $false
.sym 15580 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 15581 stopwatch1.SPI_wrapper1.sent_BCD
.sym 15582 stopwatch1.SPI_wrapper1.sent_BCD_SB_LUT4_I2_I3[2]
.sym 15585 i_board_reset$2
.sym 15586 stopwatch1.SPI_wrapper1.state[2]
.sym 15587 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 15588 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 15589 $true
.sym 15590 clockDividerIce1.clk_out$2
.sym 15591 $false
.sym 15593 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 15594 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 15595 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I2_I3[2]
.sym 15598 stopwatch1.SPI_wrapper1.Cs
.sym 15666 $false
.sym 15667 i_board_reset$2
.sym 15668 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15669 stopwatch1.SPI_wrapper1.state[0]
.sym 15672 i_board_reset$2
.sym 15673 stopwatch1.SPI_wrapper1.state[4]
.sym 15674 stopwatch1.SPI_wrapper1.sent_BCD
.sym 15675 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_5_D_SB_LUT4_O_I2[3]
.sym 15678 $false
.sym 15679 $false
.sym 15680 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 15681 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 15684 $false
.sym 15685 stopwatch1.SPI_wrapper1.state[4]
.sym 15686 stopwatch1.SPI_wrapper1.state[2]
.sym 15687 stopwatch1.SPI_wrapper1.state[0]
.sym 15690 $false
.sym 15691 i_board_reset$2
.sym 15692 stopwatch1.SPI_wrapper1.word_out[11]
.sym 15693 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 15696 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_4_D_SB_LUT4_O_I0[3]
.sym 15697 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_4_D_SB_LUT4_O_I1[1]
.sym 15698 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 15699 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 15702 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 15703 stopwatch1.SPI_wrapper1.sent_ON
.sym 15704 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[2]
.sym 15705 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_3_D_SB_LUT4_O_I2[3]
.sym 15708 $false
.sym 15709 i_board_reset$2
.sym 15710 stopwatch1.SPI_wrapper1.sent_ON
.sym 15711 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_D_SB_LUT4_O_I3[0]
.sym 15712 $true
.sym 15713 clockDividerIce1.clk_out$2
.sym 15714 $false
.sym 15718 stopwatch1.SPI_wrapper1.reset_master
.sym 15825 $false
.sym 15826 i_board_reset$2
.sym 15827 stopwatch1.SPI_wrapper1.sent_BCD
.sym 15828 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]
.sym 15835 $true
.sym 15836 clockDividerIce1.clk_out$2
.sym 15837 $false
.sym 15838 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 15839 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_DFFESR_Q_E[2]
.sym 15842 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 15843 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[1]
.sym 15844 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 15936 $false
.sym 15937 stopwatch1.SPI_wrapper1.word_out[10]
.sym 15938 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[9]
.sym 15939 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15948 $false
.sym 15949 stopwatch1.SPI_wrapper1.word_out[9]
.sym 15950 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[8]
.sym 15951 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15954 $false
.sym 15955 stopwatch1.SPI_wrapper1.word_out[11]
.sym 15956 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[10]
.sym 15957 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15958 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O$2
.sym 15959 clockDividerIce1.clk_out$2
.sym 15960 $false
.sym 15961 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 15962 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 15963 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 15964 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 15965 stopwatch1.SPI_wrapper1.SPI_Master1.state[0]
.sym 15966 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 15967 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 15968 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 16035 $false
.sym 16036 stopwatch1.SPI_wrapper1.word_out[13]
.sym 16037 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[12]
.sym 16038 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 16053 $false
.sym 16054 stopwatch1.SPI_wrapper1.word_out[14]
.sym 16055 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[13]
.sym 16056 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 16059 $false
.sym 16060 stopwatch1.SPI_wrapper1.word_out[12]
.sym 16061 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[11]
.sym 16062 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 16071 $false
.sym 16072 stopwatch1.SPI_wrapper1.word_out[15]
.sym 16073 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[14]
.sym 16074 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 16081 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O$2
.sym 16082 clockDividerIce1.clk_out$2
.sym 16083 $false
.sym 16084 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16086 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 16088 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 16089 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[2]
.sym 16422 $false
.sym 16423 $false
.sym 16424 i_button_reset$2
.sym 16425 i_board_reset$2
.sym 16497 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17043 $false
.sym 17044 $false
.sym 17045 $false
.sym 17046 stopwatch1.clockDivider1.counter[7]
.sym 17049 $false
.sym 17050 stopwatch1.clockDivider1.counter[2]
.sym 17051 stopwatch1.clockDivider1.counter[1]
.sym 17052 stopwatch1.clockDivider1.counter[0]
.sym 17055 $false
.sym 17056 $false
.sym 17057 $false
.sym 17058 stopwatch1.clockDivider1.counter[6]
.sym 17061 $false
.sym 17062 $false
.sym 17063 $false
.sym 17064 stopwatch1.clockDivider1.counter[5]
.sym 17067 $false
.sym 17068 $false
.sym 17069 $false
.sym 17070 stopwatch1.clockDivider1.counter[3]
.sym 17073 $false
.sym 17074 $false
.sym 17075 stopwatch1.clockDivider1.counter[0]
.sym 17076 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17079 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17080 $false
.sym 17081 stopwatch1.clockDivider1.counter[1]
.sym 17082 stopwatch1.clockDivider1.counter[0]
.sym 17083 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 17084 clockDividerIce1.clk_out$2
.sym 17085 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 17089 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17091 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17092 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17093 stopwatch1.clockDivider1.counter[13]
.sym 17166 $false
.sym 17167 $false
.sym 17168 $false
.sym 17169 stopwatch1.clockDivider1.counter[11]
.sym 17172 $false
.sym 17173 $false
.sym 17174 $false
.sym 17175 stopwatch1.clockDivider1.counter[10]
.sym 17190 $false
.sym 17191 $false
.sym 17192 $false
.sym 17193 stopwatch1.clockDivider1.counter[8]
.sym 17196 $false
.sym 17197 $false
.sym 17198 $false
.sym 17199 stopwatch1.clockDivider1.counter[9]
.sym 17202 $false
.sym 17203 stopwatch1.clockDivider1.counter[9]
.sym 17204 stopwatch1.clockDivider1.counter[8]
.sym 17205 stopwatch1.clockDivider1.counter[7]
.sym 17412 $false
.sym 17413 stopwatch1.SPI_wrapper1.state[3]
.sym 17414 stopwatch1.SPI_wrapper1.state[1]
.sym 17415 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17418 $false
.sym 17419 $false
.sym 17420 stopwatch1.SPI_wrapper1.state[6]
.sym 17421 stopwatch1.SPI_wrapper1.state[5]
.sym 17424 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 17425 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 17426 stopwatch1.SPI_wrapper1.state[3]
.sym 17427 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17436 $false
.sym 17437 stopwatch1.SPI_wrapper1.state[3]
.sym 17438 stopwatch1.SPI_wrapper1.state[1]
.sym 17439 stopwatch1.SPI_wrapper1.word_out_SB_DFF_Q_4_D_SB_LUT4_O_I0[2]
.sym 17442 $false
.sym 17443 stopwatch1.controller1.display_enable_SB_LUT4_I1_1_O[1]
.sym 17444 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 17445 stopwatch1.SPI_wrapper1.wait_count_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17448 i_board_reset$2
.sym 17449 stopwatch1.SPI_wrapper1.state[3]
.sym 17450 stopwatch1.SPI_wrapper1.state[1]
.sym 17451 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17452 $true
.sym 17453 clockDividerIce1.clk_out$2
.sym 17454 $false
.sym 17456 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O
.sym 17529 $false
.sym 17530 stopwatch1.controller1.display_enable
.sym 17531 stopwatch1.clockDivider1.clk_out$2
.sym 17532 stopwatch1.SPI_wrapper1.state[6]
.sym 17547 i_board_reset$2
.sym 17548 stopwatch1.SPI_wrapper1.state[3]
.sym 17549 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17550 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_4_D_SB_LUT4_O_I3[3]
.sym 17575 $true
.sym 17576 clockDividerIce1.clk_out$2
.sym 17577 $false
.sym 17579 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_S
.sym 17583 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 17658 $false
.sym 17659 i_board_reset$2
.sym 17660 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 17661 stopwatch1.SPI_wrapper1.sent_ON
.sym 17664 $false
.sym 17665 i_board_reset$2
.sym 17666 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 17667 stopwatch1.SPI_wrapper1.state[0]
.sym 17670 $false
.sym 17671 $false
.sym 17672 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O[0]
.sym 17673 stopwatch1.SPI_wrapper1.sent_ON_SB_LUT4_I3_O[1]
.sym 17676 stopwatch1.SPI_wrapper1.state[3]
.sym 17677 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_5_D_SB_LUT4_O_I3[1]
.sym 17678 stopwatch1.SPI_wrapper1.digit_count_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17679 stopwatch1.SPI_wrapper1.state_SB_DFF_Q_5_D_SB_LUT4_O_I3[3]
.sym 17781 $false
.sym 17782 i_board_reset$2
.sym 17783 stopwatch1.SPI_wrapper1.Cs
.sym 17784 stopwatch1.SPI_wrapper1.Cs_SB_LUT4_I2_I3[2]
.sym 17787 $false
.sym 17788 $false
.sym 17789 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 17790 stopwatch1.SPI_wrapper1.state[3]
.sym 17793 stopwatch1.SPI_wrapper1.SPI_Master1.report_send
.sym 17794 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 17795 stopwatch1.SPI_wrapper1.state[5]
.sym 17796 stopwatch1.SPI_wrapper1.state[2]
.sym 17811 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 17812 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 17813 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 17814 stopwatch1.SPI_wrapper1.Cs_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 17821 $true
.sym 17822 clockDividerIce1.clk_out$2
.sym 17823 $false
.sym 17916 $false
.sym 17917 i_board_reset$2
.sym 17918 stopwatch1.SPI_wrapper1.reset_master
.sym 17919 stopwatch1.SPI_wrapper1.state[0]
.sym 17944 $true
.sym 17945 clockDividerIce1.clk_out$2
.sym 17946 $false
.sym 17951 stopwatch1.SPI_wrapper1.SPI_Master1.mosi
.sym 18021 $false
.sym 18022 stopwatch1.SPI_wrapper1.Cs
.sym 18023 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 18024 stopwatch1.SPI_wrapper1.reset_master
.sym 18027 $false
.sym 18028 $false
.sym 18029 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 18030 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[1]
.sym 18045 $false
.sym 18046 $false
.sym 18047 $false
.sym 18048 stopwatch1.SPI_wrapper1.reset_master
.sym 18051 $false
.sym 18052 $false
.sym 18053 stopwatch1.SPI_wrapper1.reset_master
.sym 18054 stopwatch1.SPI_wrapper1.SPI_Master1.state[0]
.sym 18057 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 18058 $false
.sym 18059 $false
.sym 18060 $false
.sym 18067 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_DFFESR_Q_E[2]
.sym 18068 clockDividerIce1.clk_out$2
.sym 18069 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 18070 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_E
.sym 18073 stopwatch1.SPI_wrapper1.SPI_Master1.mosi_SB_DFFESR_Q_E
.sym 18074 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_E
.sym 18077 stopwatch1.SPI_wrapper1.SPI_Master1.sck
.sym 18144 $false
.sym 18145 stopwatch1.SPI_wrapper1.SPI_Master1.state[0]
.sym 18146 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18147 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 18150 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 18151 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 18152 stopwatch1.SPI_wrapper1.SPI_Master1.state[0]
.sym 18153 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18156 $false
.sym 18157 stopwatch1.SPI_wrapper1.Cs
.sym 18158 stopwatch1.SPI_wrapper1.reset_master
.sym 18159 stopwatch1.SPI_wrapper1.SPI_Master1.state[0]
.sym 18162 $false
.sym 18163 $false
.sym 18164 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 18165 stopwatch1.SPI_wrapper1.reset_master
.sym 18168 $false
.sym 18169 stopwatch1.SPI_wrapper1.Cs
.sym 18170 stopwatch1.SPI_wrapper1.reset_master
.sym 18171 stopwatch1.SPI_wrapper1.SPI_Master1.report_send_SB_DFFESR_Q_E[2]
.sym 18174 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 18175 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_1_D_SB_LUT4_O_I1[1]
.sym 18176 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18177 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18180 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 18181 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18182 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 18183 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18186 $false
.sym 18187 $false
.sym 18188 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I2[0]
.sym 18189 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I2[1]
.sym 18190 $true
.sym 18191 clockDividerIce1.clk_out$2
.sym 18192 $false
.sym 18195 stopwatch1.controller1.counter_enable
.sym 18267 $false
.sym 18268 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 18269 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 18270 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18279 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[2]
.sym 18280 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 18281 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18282 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18291 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 18292 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 18293 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18294 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18297 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[2]
.sym 18298 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 18299 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 18300 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 18313 $true
.sym 18314 clockDividerIce1.clk_out$2
.sym 18315 $false
.sym 18316 stopwatch1.controller1.display_enable
.sym 18562 i_board_reset$2
.sym 18564 i_button_start_stop$2
.sym 19107 $true
.sym 19144 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI$2
.sym 19145 $false
.sym 19146 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19147 $false
.sym 19148 $false
.sym 19150 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19152 $false
.sym 19153 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19156 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19158 $false
.sym 19159 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19162 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19164 $false
.sym 19165 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19168 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19170 $true$2
.sym 19171 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19174 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19176 $true$2
.sym 19177 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19180 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19182 $true$2
.sym 19183 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19186 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19188 $false
.sym 19189 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19230 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19267 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19269 $false
.sym 19270 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19273 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 19275 $true$2
.sym 19276 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19279 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19281 $false
.sym 19282 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 19286 stopwatch1.clockDivider1.counter[12]
.sym 19287 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 19288 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 19289 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19298 $false
.sym 19299 $false
.sym 19300 $false
.sym 19301 stopwatch1.clockDivider1.counter[13]
.sym 19304 $false
.sym 19305 $false
.sym 19306 $false
.sym 19307 stopwatch1.clockDivider1.counter[12]
.sym 19310 $false
.sym 19311 $false
.sym 19312 $false
.sym 19313 $false
.sym 19314 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O$2
.sym 19315 clockDividerIce1.clk_out$2
.sym 19316 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 19643 $false
.sym 19644 $false
.sym 19645 stopwatch1.controller1.counter_enable
.sym 19646 i_button_reset_SB_LUT4_I2_O[1]$2
.sym 19766 $false
.sym 19767 $false
.sym 19768 $false
.sym 19769 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 19790 $false
.sym 19791 $false
.sym 19792 $false
.sym 19793 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 19806 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_E
.sym 19807 clockDividerIce1.clk_out$2
.sym 19808 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_S
.sym 20153 $false
.sym 20154 $false
.sym 20155 stopwatch1.SPI_wrapper1.SPI_Master1.word_out[15]
.sym 20156 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 20175 stopwatch1.SPI_wrapper1.SPI_Master1.mosi_SB_DFFESR_Q_E
.sym 20176 clockDividerIce1.clk_out$2
.sym 20177 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 20252 $false
.sym 20253 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 20254 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 20255 stopwatch1.SPI_wrapper1.reset_master
.sym 20270 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 20271 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 20272 stopwatch1.SPI_wrapper1.reset_master
.sym 20273 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[0]
.sym 20276 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 20277 stopwatch1.SPI_wrapper1.SPI_Master1.state[2]
.sym 20278 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 20279 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 20294 $false
.sym 20295 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[3]
.sym 20296 stopwatch1.SPI_wrapper1.SPI_Master1.state[1]
.sym 20297 stopwatch1.SPI_wrapper1.SPI_Master1.count_bit[1]
.sym 20298 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_E
.sym 20299 clockDividerIce1.clk_out$2
.sym 20300 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 20387 $false
.sym 20388 $false
.sym 20389 $false
.sym 20390 stopwatch1.controller1.counter_enable
.sym 20421 $true
.sym 20422 i_button_start_stop$2
.sym 20423 stopwatch1.controller1.counter_enable_SB_DFFSR_Q_R
.sym 20498 $false
.sym 20499 $false
.sym 20500 $false
.sym 20501 stopwatch1.controller1.display_enable
.sym 20544 $true
.sym 20545 i_button_lap_time$2
.sym 20546 stopwatch1.controller1.counter_enable_SB_DFFSR_Q_R
.sym 20670 i_button_lap_time$2
.sym 20672 i_button_reset$2
.sym 21091 stopwatch1.clockDivider1.clk_out_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21294 $true$2
.sym 21598 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3
.sym 21599 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[3]
.sym 21600 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 21602 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 21698 stopwatch1.SPI_wrapper1.SPI_Master1.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 21907 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready
.sym 22110 stopwatch1.controller1.counter_enable_SB_DFFSR_Q_R
.sym 23056 $false
.sym 23057 $false
.sym 23058 $false
.sym 23059 stopwatch1.clockDivider1.counter[4]
.sym 23296 $false
.sym 23297 $false
.sym 23298 $false
.sym 23299 $false
.sym 23603 $true
.sym 23640 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]$2
.sym 23641 $false
.sym 23642 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 23643 $false
.sym 23644 $false
.sym 23646 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3$2
.sym 23648 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 23649 $true$2
.sym 23652 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23654 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 23655 $true$2
.sym 23656 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3$2
.sym 23659 $false
.sym 23660 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[3]
.sym 23661 $false
.sym 23662 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 23665 $false
.sym 23666 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 23667 $false
.sym 23668 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_1_D_SB_LUT4_O_I3
.sym 23677 $false
.sym 23678 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 23679 $false
.sym 23680 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 23687 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_E
.sym 23688 clockDividerIce1.clk_out$2
.sym 23689 stopwatch1.SPI_wrapper1.SPI_Master1.count_word_SB_DFFESS_Q_S
.sym 23764 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[3]
.sym 23765 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[2]
.sym 23766 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[1]
.sym 23767 stopwatch1.SPI_wrapper1.SPI_Master1.count_word[0]
.sym 24040 stopwatch1.SPI_wrapper1.Cs
.sym 24041 $false
.sym 24042 $false
.sym 24043 $false
.sym 24056 stopwatch1.SPI_wrapper1.SPI_Master1.report_ready_SB_DFFESR_Q_E[1]
.sym 24057 clockDividerIce1.clk_out$2
.sym 24058 stopwatch1.SPI_wrapper1.SPI_Master1.sck_SB_DFFESR_Q_R
.sym 24280 $false
.sym 24281 $false
.sym 24282 $false
.sym 24283 i_board_reset$2
.sym 24599 stopwatch1.SPI_wrapper1.SPI_Master1.mosi
.sym 27189 stopwatch1.SPI_wrapper1.Cs
.sym 27192 stopwatch1.SPI_wrapper1.SPI_Master1.sck
.sym 27429 stopwatch1.controller1.counter_enable_SB_LUT4_I2_O
.sym 27463 stopwatch1.controller1.counter_enable
.sym 27519 stopwatch1.controller1.display_enable
.sym 27522 stopwatch1.SPI_wrapper1.SPI_Master1.mosi
.sym 27549 stopwatch1.SPI_wrapper1.Cs
.sym 27552 stopwatch1.SPI_wrapper1.SPI_Master1.sck
