# Tools Module

Verification components for hardware testing.

## torchbit.tools.buffer

Memory buffer simulation for SRAM/register file modeling.
Supports front-door (HDL) and back-door (software) access with LogicSequence.

.. automodule:: torchbit.tools.buffer
   :members:
   :undoc-members:
   :show-inheritance:

## torchbit.tools.driver

Driver pattern for driving LogicSequence stimulus into FIFO/Pipeline interfaces.

.. automodule:: torchbit.tools.driver
   :members:
   :undoc-members:
   :show-inheritance:

## torchbit.tools.monitor

Monitor patterns for collecting LogicSequence data from FIFO/Pipeline interfaces.

.. automodule:: torchbit.tools.monitor
   :members:
   :undoc-members:
   :show-inheritance:
