****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-capacitance
	-crosstalk_delta
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Fri Mar 20 20:13:04 2020
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_127_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_191_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                               8  270.293 
  core/be/CTSINVX16_G1B1I59/INP (INVX32)                                          0.000    0.105    0.000    0.013 &    0.177 f
  core/be/CTSINVX16_G1B1I59/ZN (INVX32)                                                    0.070             0.037 &    0.215 r
  core/be/clk_i_G1B4I59 (net)                                     126  331.836 
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/CLK (DFFX1)                0.000    0.070    0.000    0.002 &    0.217 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/Q (DFFX1)                           0.029             0.189 &    0.406 f
  core/be/be_calculator/comp_stage_reg/data_o[127] (net)            1    2.109 
  core/be/be_calculator/comp_stage_mux/U64/INP (NBUFFX2)                          0.000    0.029    0.000    0.000 &    0.406 f
  core/be/be_calculator/comp_stage_mux/U64/Z (NBUFFX2)                                     0.026             0.050 &    0.456 f
  core/be/be_calculator/comp_stage_mux/data_o[191] (net)            3    7.179 
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/D (DFFX1)                  0.000    0.026    0.000    0.000 &    0.456 f
  data arrival time                                                                                                     0.456

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                               8  352.229 
  core/be/CTSINVX8_G1B1I2/INP (INVX4)                                             0.000    0.142    0.000    0.007 &    0.212 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                                       0.309             0.164 &    0.376 r
  core/be/clk_i_G1B4I2 (net)                                      133  366.438 
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/CLK (DFFX1)                0.000    0.309    0.000    0.007 &    0.383 r
  clock reconvergence pessimism                                                                             -0.040      0.342
  library hold time                                                                                          0.026      0.368
  data required time                                                                                                    0.368
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.368
  data arrival time                                                                                                    -0.456
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.088


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_315_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.055    0.000    0.002 &    0.093 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.119             0.072 &    0.165 f
  core/be/clk_i_G1B3I1 (net)                                        5  160.656 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.119    0.000    0.005 &    0.170 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.176             0.097 &    0.267 r
  core/be/clk_i_G1B4I76 (net)                                     168  379.739 
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)                0.000    0.176    0.000    0.005 &    0.272 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)                           0.047             0.216 &    0.488 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)            4    9.803 
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/D (DFFX1)                  0.000    0.047    0.000    0.000 &    0.488 f
  data arrival time                                                                                                     0.488

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.093    0.000    0.021 &    0.065 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.124             0.056 &    0.122 r
  clk_i_G1B2I2 (net)                                                4  212.775 
  CTSINVX16_G1B2I10/INP (INVX4)                                                   0.000    0.131    0.000    0.018 &    0.140 r
  CTSINVX16_G1B2I10/ZN (INVX4)                                                             0.190             0.120 &    0.260 f
  clk_i_G1B3I10 (net)                                               6  249.622 
  core/be/CTSINVX16_G1B1I6/INP (INVX8)                                            0.000    0.191    0.000    0.008 &    0.268 f
  core/be/CTSINVX16_G1B1I6/ZN (INVX8)                                                      0.207             0.116 &    0.383 r
  core/be/clk_i_G1B4I6 (net)                                      140  404.275 
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/CLK (DFFX1)                0.000    0.207    0.000    0.006 &    0.389 r
  clock reconvergence pessimism                                                                             -0.006      0.383
  library hold time                                                                                          0.016      0.399
  data required time                                                                                                    0.399
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.399
  data arrival time                                                                                                    -0.488
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.088


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                    0.000             0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                         0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                   0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                     4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                        0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                  0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                     5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                        0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                                  0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                                    8  270.293 
  core/be/CTSINVX16_G1B1I28_1/INP (INVX8)                                              0.000    0.105    0.000    0.003 &    0.167 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)                                                        0.158             0.086 &    0.253 r
  core/be/clk_i_G1B4I28 (net)                                          160  336.486 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)                0.000    0.159    0.000    0.003 &    0.257 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)                           0.045             0.213 &    0.470 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)            2    8.880 
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)                      -0.004    0.045   -0.001   -0.000 &    0.469 f
  data arrival time                                                                                                          0.469

  clock core_clk (rise edge)                                                                    0.000             0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                         0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                   0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                     4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                        0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                  0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                     5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                        0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                                  0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                                    8  352.229 
  core/be/CTSINVX8_G1B1I2/INP (INVX4)                                                  0.000    0.142    0.000    0.007 &    0.212 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                                            0.309             0.164 &    0.376 r
  core/be/clk_i_G1B4I2 (net)                                           133  366.438 
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)                     0.000    0.309    0.000    0.002 &    0.377 r
  clock reconvergence pessimism                                                                                  -0.040      0.337
  library hold time                                                                                               0.022      0.359
  data required time                                                                                                         0.359
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.359
  data arrival time                                                                                                         -0.469
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.111


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B3I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.055    0.000    0.002 &    0.093 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.119             0.072 &    0.165 f
  core/be/clk_i_G1B3I1 (net)                                        5  160.656 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.119    0.000    0.005 &    0.170 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.176             0.097 &    0.267 r
  core/be/clk_i_G1B4I76 (net)                                     168  379.739 
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)                 0.000    0.176    0.000    0.004 &    0.271 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)                            0.030             0.203 &    0.475 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)             1    2.715 
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)                  0.000    0.030    0.000    0.000 &    0.475 f
  data arrival time                                                                                                     0.475

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I4/INP (INVX4)                                                    0.000    0.075    0.000    0.006 &    0.116 r
  CTSINVX16_G1B2I4/ZN (INVX4)                                                              0.170             0.102 &    0.218 f
  clk_i_G1B3I4 (net)                                                6  237.624 
  core/be/CTSINVX16_G1B1I71/INP (INVX8)                                           0.000    0.171    0.000    0.008 &    0.226 f
  core/be/CTSINVX16_G1B1I71/ZN (INVX8)                                                     0.218             0.119 &    0.345 r
  core/be/clk_i_G1B4I71 (net)                                     166  448.113 
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)                0.000    0.219    0.000    0.009 &    0.354 r
  clock reconvergence pessimism                                                                             -0.019      0.335
  library hold time                                                                                          0.021      0.356
  data required time                                                                                                    0.356
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.356
  data arrival time                                                                                                    -0.475
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.119


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B3I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/CTSINVX16_G1B2I8/INP (INVX4)                                               0.000    0.055    0.000    0.004 &    0.095 r
  core/CTSINVX16_G1B2I8/ZN (INVX4)                                                         0.134             0.081 &    0.176 f
  core/clk_i_G1B3I8 (net)                                           6  188.233 
  core/be/CTSINVX16_G1B1I3/INP (INVX8)                                            0.000    0.134    0.000    0.003 &    0.179 f
  core/be/CTSINVX16_G1B1I3/ZN (INVX8)                                                      0.168             0.094 &    0.273 r
  core/be/clk_i_G1B4I3 (net)                                      151  343.114 
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)                 0.000    0.168    0.000    0.005 &    0.277 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)                            0.030             0.202 &    0.479 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)             1    2.336 
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)                  0.000    0.030    0.000    0.000 &    0.479 f
  data arrival time                                                                                                     0.479

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I4/INP (INVX4)                                                    0.000    0.075    0.000    0.006 &    0.116 r
  CTSINVX16_G1B2I4/ZN (INVX4)                                                              0.170             0.102 &    0.218 f
  clk_i_G1B3I4 (net)                                                6  237.624 
  core/be/CTSINVX16_G1B1I71/INP (INVX8)                                           0.000    0.171    0.000    0.008 &    0.226 f
  core/be/CTSINVX16_G1B1I71/ZN (INVX8)                                                     0.218             0.119 &    0.345 r
  core/be/clk_i_G1B4I71 (net)                                     166  448.113 
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)                0.000    0.219    0.000    0.009 &    0.354 r
  clock reconvergence pessimism                                                                             -0.019      0.335
  library hold time                                                                                          0.021      0.356
  data required time                                                                                                    0.356
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.356
  data arrival time                                                                                                    -0.479
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.123


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B3I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.055    0.000    0.002 &    0.093 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.119             0.072 &    0.165 f
  core/be/clk_i_G1B3I1 (net)                                        5  160.656 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.119    0.000    0.005 &    0.170 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.176             0.097 &    0.267 r
  core/be/clk_i_G1B4I76 (net)                                     168  379.739 
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)                 0.000    0.176    0.000    0.004 &    0.271 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)                            0.037             0.209 &    0.480 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)             1    5.516 
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)                  0.000    0.037    0.000    0.000 &    0.480 f
  data arrival time                                                                                                     0.480

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I4/INP (INVX4)                                                    0.000    0.075    0.000    0.006 &    0.116 r
  CTSINVX16_G1B2I4/ZN (INVX4)                                                              0.170             0.102 &    0.218 f
  clk_i_G1B3I4 (net)                                                6  237.624 
  core/be/CTSINVX16_G1B1I71/INP (INVX8)                                           0.000    0.171    0.000    0.008 &    0.226 f
  core/be/CTSINVX16_G1B1I71/ZN (INVX8)                                                     0.218             0.119 &    0.345 r
  core/be/clk_i_G1B4I71 (net)                                     166  448.113 
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)                0.000    0.219    0.000    0.009 &    0.354 r
  clock reconvergence pessimism                                                                             -0.019      0.335
  library hold time                                                                                          0.019      0.354
  data required time                                                                                                    0.354
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.354
  data arrival time                                                                                                    -0.480
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.126


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.055    0.000    0.002 &    0.093 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.119             0.072 &    0.165 f
  core/be/clk_i_G1B3I1 (net)                                        5  160.656 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.119    0.000    0.005 &    0.170 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.176             0.097 &    0.267 r
  core/be/clk_i_G1B4I76 (net)                                     168  379.739 
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)                0.000    0.176    0.000    0.004 &    0.272 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/Q (DFFX1)                           0.103             0.251 &    0.523 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (net)            4   34.847 
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/D (DFFX1)                 -0.008    0.103   -0.001   -0.001 &    0.522 f
  data arrival time                                                                                                     0.522

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.093    0.000    0.021 &    0.065 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.124             0.056 &    0.122 r
  clk_i_G1B2I2 (net)                                                4  212.775 
  CTSINVX16_G1B2I10/INP (INVX4)                                                   0.000    0.131    0.000    0.018 &    0.140 r
  CTSINVX16_G1B2I10/ZN (INVX4)                                                             0.190             0.120 &    0.260 f
  clk_i_G1B3I10 (net)                                               6  249.622 
  core/be/CTSINVX16_G1B1I6/INP (INVX8)                                            0.000    0.191    0.000    0.008 &    0.268 f
  core/be/CTSINVX16_G1B1I6/ZN (INVX8)                                                      0.207             0.116 &    0.383 r
  core/be/clk_i_G1B4I6 (net)                                      140  404.275 
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)                0.000    0.207    0.000    0.006 &    0.389 r
  clock reconvergence pessimism                                                                             -0.006      0.383
  library hold time                                                                                          0.005      0.389
  data required time                                                                                                    0.389
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.389
  data arrival time                                                                                                    -0.522
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.134


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_308_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  CTSINVX16_G1B2I4/INP (INVX4)                                                    0.000    0.055    0.000    0.005 &    0.096 r
  CTSINVX16_G1B2I4/ZN (INVX4)                                                              0.133             0.080 &    0.176 f
  clk_i_G1B3I4 (net)                                                6  185.314 
  core/be/CTSINVX16_G1B1I71/INP (INVX8)                                           0.000    0.133    0.000    0.006 &    0.182 f
  core/be/CTSINVX16_G1B1I71/ZN (INVX8)                                                     0.180             0.098 &    0.281 r
  core/be/clk_i_G1B4I71 (net)                                     166  374.362 
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)                0.000    0.181    0.000    0.007 &    0.288 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/Q (DFFX1)                           0.089             0.244 &    0.531 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (net)            4   28.831 
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/D (DFFX1)                 -0.018    0.089   -0.004   -0.004 &    0.527 f
  data arrival time                                                                                                     0.527

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.093    0.000    0.021 &    0.065 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.124             0.056 &    0.122 r
  clk_i_G1B2I2 (net)                                                4  212.775 
  CTSINVX16_G1B2I10/INP (INVX4)                                                   0.000    0.131    0.000    0.018 &    0.140 r
  CTSINVX16_G1B2I10/ZN (INVX4)                                                             0.190             0.120 &    0.260 f
  clk_i_G1B3I10 (net)                                               6  249.622 
  core/be/CTSINVX16_G1B1I6/INP (INVX8)                                            0.000    0.191    0.000    0.008 &    0.268 f
  core/be/CTSINVX16_G1B1I6/ZN (INVX8)                                                      0.207             0.116 &    0.383 r
  core/be/clk_i_G1B4I6 (net)                                      140  404.275 
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/CLK (DFFX1)                0.000    0.207    0.000    0.006 &    0.389 r
  clock reconvergence pessimism                                                                             -0.006      0.383
  library hold time                                                                                          0.008      0.391
  data required time                                                                                                    0.391
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.391
  data arrival time                                                                                                    -0.527
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.137


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B3I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.055    0.000    0.002 &    0.093 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.119             0.072 &    0.165 f
  core/be/clk_i_G1B3I1 (net)                                        5  160.656 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.119    0.000    0.005 &    0.170 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.176             0.097 &    0.267 r
  core/be/clk_i_G1B4I76 (net)                                     168  379.739 
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)                 0.000    0.176    0.000    0.004 &    0.271 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)                            0.034             0.207 &    0.477 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)             1    4.353 
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)                  0.000    0.034    0.000    0.000 &    0.477 f
  data arrival time                                                                                                     0.477

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  core/CTSINVX16_G1B2I8/INP (INVX4)                                               0.000    0.074    0.000    0.005 &    0.115 r
  core/CTSINVX16_G1B2I8/ZN (INVX4)                                                         0.170             0.103 &    0.218 f
  core/clk_i_G1B3I8 (net)                                           6  240.543 
  core/be/CTSINVX16_G1B1I3/INP (INVX8)                                            0.000    0.171    0.000    0.004 &    0.222 f
  core/be/CTSINVX16_G1B1I3/ZN (INVX8)                                                      0.202             0.113 &    0.335 r
  core/be/clk_i_G1B4I3 (net)                                      151  410.202 
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)                0.000    0.203    0.000    0.005 &    0.339 r
  clock reconvergence pessimism                                                                             -0.019      0.320
  library hold time                                                                                          0.019      0.339
  data required time                                                                                                    0.339
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.339
  data arrival time                                                                                                    -0.477
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.139


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/fault_reg/data_r_reg_22_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.055    0.000    0.002 &    0.093 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.119             0.072 &    0.165 f
  core/be/clk_i_G1B3I1 (net)                                        5  160.656 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.119    0.000    0.005 &    0.170 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.176             0.097 &    0.267 r
  core/be/clk_i_G1B4I76 (net)                                     168  379.739 
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)                0.000    0.176    0.000    0.005 &    0.272 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)                           0.047             0.216 &    0.488 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)            4    9.803 
  core/be/be_mem/fault_reg/U62/IN2 (MUX21X1)                                      0.000    0.047    0.000    0.000 &    0.488 f
  core/be/be_mem/fault_reg/U62/Q (MUX21X1)                                                 0.035             0.068 &    0.556 f
  core/be/be_mem/fault_reg/n23 (net)                                1    2.420 
  core/be/be_mem/fault_reg/data_r_reg_22_/D (DFFX1)                               0.000    0.035    0.000    0.000 &    0.556 f
  data arrival time                                                                                                     0.556

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.093    0.000    0.021 &    0.065 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.124             0.056 &    0.122 r
  clk_i_G1B2I2 (net)                                                4  212.775 
  CTSINVX16_G1B2I10/INP (INVX4)                                                   0.000    0.131    0.000    0.018 &    0.140 r
  CTSINVX16_G1B2I10/ZN (INVX4)                                                             0.190             0.120 &    0.260 f
  clk_i_G1B3I10 (net)                                               6  249.622 
  core/be/CTSINVX16_G1B1I6/INP (INVX8)                                            0.000    0.191    0.000    0.008 &    0.268 f
  core/be/CTSINVX16_G1B1I6/ZN (INVX8)                                                      0.207             0.116 &    0.383 r
  core/be/clk_i_G1B4I6 (net)                                      140  404.275 
  core/be/be_mem/fault_reg/data_r_reg_22_/CLK (DFFX1)                             0.000    0.207    0.000    0.006 &    0.389 r
  clock reconvergence pessimism                                                                             -0.006      0.383
  library hold time                                                                                          0.019      0.402
  data required time                                                                                                    0.402
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.402
  data arrival time                                                                                                    -0.556
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.154


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_314_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  CTSINVX16_G1B2I4/INP (INVX4)                                                    0.000    0.055    0.000    0.005 &    0.096 r
  CTSINVX16_G1B2I4/ZN (INVX4)                                                              0.133             0.080 &    0.176 f
  clk_i_G1B3I4 (net)                                                6  185.314 
  core/be/CTSINVX16_G1B1I71/INP (INVX8)                                           0.000    0.133    0.000    0.006 &    0.182 f
  core/be/CTSINVX16_G1B1I71/ZN (INVX8)                                                     0.180             0.098 &    0.281 r
  core/be/clk_i_G1B4I71 (net)                                     166  374.362 
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)                0.000    0.181    0.000    0.007 &    0.288 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/Q (DFFX1)                           0.108             0.255 &    0.542 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (net)            4   37.154 
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/D (DFFX1)                 -0.006    0.108   -0.001    0.000 &    0.542 f
  data arrival time                                                                                                     0.542

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.093    0.000    0.021 &    0.065 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.124             0.056 &    0.122 r
  clk_i_G1B2I2 (net)                                                4  212.775 
  CTSINVX16_G1B2I10/INP (INVX4)                                                   0.000    0.131    0.000    0.018 &    0.140 r
  CTSINVX16_G1B2I10/ZN (INVX4)                                                             0.190             0.120 &    0.260 f
  clk_i_G1B3I10 (net)                                               6  249.622 
  core/be/CTSINVX16_G1B1I6/INP (INVX8)                                            0.000    0.191    0.000    0.008 &    0.268 f
  core/be/CTSINVX16_G1B1I6/ZN (INVX8)                                                      0.207             0.116 &    0.383 r
  core/be/clk_i_G1B4I6 (net)                                      140  404.275 
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/CLK (DFFX1)                0.000    0.207    0.000    0.006 &    0.389 r
  clock reconvergence pessimism                                                                             -0.006      0.383
  library hold time                                                                                          0.004      0.387
  data required time                                                                                                    0.387
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.387
  data arrival time                                                                                                    -0.542
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.155


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                           4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                              0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                        0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                           5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                              0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                                        0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                                          8  270.293 
  core/be/CTSINVX16_G1B1I28_1/INP (INVX8)                                                    0.000    0.105    0.000    0.003 &    0.167 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)                                                              0.158             0.086 &    0.253 r
  core/be/clk_i_G1B4I28 (net)                                                160  336.486 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_/CLK (DFFX1)                0.000    0.158    0.000    0.002 &    0.255 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__47_/Q (DFFX1)                           0.029             0.201 &    0.456 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__47_ (net)            1    2.134 
  core/be/be_calculator/pipe_mem/csr_shift_reg/U77/IN1 (AND2X1)                              0.000    0.029    0.000    0.000 &    0.456 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U77/Q (AND2X1)                                         0.042             0.061 &    0.517 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n190 (net)                      1    7.847 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_/D (DFFX1)                 -0.010    0.042   -0.007   -0.006 &    0.510 f
  data arrival time                                                                                                                0.510

  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                           4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                              0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                        0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                           5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                              0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                                        0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                                          8  352.229 
  core/be/CTSINVX8_G1B1I84/INP (INVX4)                                                       0.000    0.140    0.000    0.006 &    0.211 f
  core/be/CTSINVX8_G1B1I84/ZN (INVX4)                                                                 0.289             0.156 &    0.367 r
  core/be/clk_i_G1B4I84 (net)                                                116  342.805 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__47_/CLK (DFFX1)                0.000    0.291    0.000    0.004 &    0.371 r
  clock reconvergence pessimism                                                                                        -0.040      0.331
  library hold time                                                                                                     0.022      0.353
  data required time                                                                                                               0.353
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.353
  data arrival time                                                                                                               -0.510
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.158


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_80_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_144_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                               8  270.293 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                           0.000    0.105    0.000    0.003 &    0.168 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                     0.187             0.101 &    0.268 r
  core/be/clk_i_G1B4I18 (net)                                     190  420.198 
  core/be/be_calculator/comp_stage_reg/data_r_reg_80_/CLK (DFFX1)                 0.000    0.187    0.000    0.004 &    0.273 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_80_/Q (DFFX1)                            0.031             0.205 &    0.478 f
  core/be/be_calculator/comp_stage_reg/data_o[80] (net)             1    2.973 
  core/be/be_calculator/comp_stage_mux/U17/INP (NBUFFX2)                          0.000    0.031    0.000    0.000 &    0.478 f
  core/be/be_calculator/comp_stage_mux/U17/Z (NBUFFX2)                                     0.027             0.050 &    0.528 f
  core/be/be_calculator/comp_stage_mux/data_o[144] (net)            3    7.290 
  core/be/be_calculator/comp_stage_reg/data_r_reg_144_/D (DFFX1)                 -0.001    0.027   -0.000   -0.000 &    0.528 f
  data arrival time                                                                                                     0.528

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                               8  352.229 
  core/be/CTSINVX8_G1B1I2/INP (INVX4)                                             0.000    0.142    0.000    0.007 &    0.212 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                                       0.309             0.164 &    0.376 r
  core/be/clk_i_G1B4I2 (net)                                      133  366.438 
  core/be/be_calculator/comp_stage_reg/data_r_reg_144_/CLK (DFFX1)                0.000    0.309    0.000    0.007 &    0.382 r
  clock reconvergence pessimism                                                                             -0.040      0.342
  library hold time                                                                                          0.026      0.368
  data required time                                                                                                    0.368
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.368
  data arrival time                                                                                                    -0.528
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.160


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_114_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_178_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                               8  270.293 
  core/be/CTSINVX16_G1B1I59/INP (INVX32)                                          0.000    0.105    0.000    0.013 &    0.177 f
  core/be/CTSINVX16_G1B1I59/ZN (INVX32)                                                    0.070             0.037 &    0.215 r
  core/be/clk_i_G1B4I59 (net)                                     126  331.836 
  core/be/be_calculator/comp_stage_reg/data_r_reg_114_/CLK (DFFX1)                0.000    0.070    0.000    0.004 &    0.218 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_114_/Q (DFFX1)                           0.034             0.193 &    0.412 f
  core/be/be_calculator/comp_stage_reg/data_o[114] (net)            1    4.283 
  core/be/be_calculator/comp_stage_mux/U51/INP (NBUFFX2)                          0.000    0.034    0.000    0.000 &    0.412 f
  core/be/be_calculator/comp_stage_mux/U51/Z (NBUFFX2)                                     0.025             0.050 &    0.461 f
  core/be/be_calculator/comp_stage_mux/data_o[178] (net)            3    6.143 
  core/be/be_calculator/comp_stage_reg/data_r_reg_178_/D (DFFX1)                  0.000    0.025    0.000    0.000 &    0.461 f
  data arrival time                                                                                                     0.461

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                               8  352.229 
  core/be/CTSINVX16_G1B1I28_1/INP (INVX8)                                         0.000    0.141    0.000    0.004 &    0.209 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)                                                   0.193             0.107 &    0.315 r
  core/be/clk_i_G1B4I28 (net)                                     160  407.572 
  core/be/be_calculator/comp_stage_reg/data_r_reg_178_/CLK (DFFX1)                0.000    0.193    0.000    0.006 &    0.321 r
  clock reconvergence pessimism                                                                             -0.040      0.281
  library hold time                                                                                          0.020      0.301
  data required time                                                                                                    0.301
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.301
  data arrival time                                                                                                    -0.461
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.160


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__66_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__66_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                           4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                              0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                        0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                           5  150.379 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                                        0.000    0.055    0.000    0.002 &    0.093 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                                  0.119             0.072 &    0.165 f
  core/be/clk_i_G1B3I1 (net)                                                   5  160.656 
  core/be/CTSINVX16_G1B1I53/INP (INVX8)                                                      0.000    0.119    0.000    0.005 &    0.169 f
  core/be/CTSINVX16_G1B1I53/ZN (INVX8)                                                                0.190             0.101 &    0.270 r
  core/be/clk_i_G1B4I53 (net)                                                178  410.263 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__66_/CLK (DFFX1)                0.000    0.191    0.000    0.005 &    0.275 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__66_/Q (DFFX1)                           0.031             0.205 &    0.480 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__66_ (net)            1    2.827 
  core/be/be_calculator/pipe_mem/csr_shift_reg/U6/IN1 (AND2X1)                               0.000    0.031    0.000    0.000 &    0.480 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U6/Q (AND2X1)                                          0.087             0.088 &    0.568 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n266 (net)                      1   23.696 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__66_/D (DFFX1)                 -0.020    0.087   -0.017   -0.016 &    0.552 f
  data arrival time                                                                                                                0.552

  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                           4  258.902 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                0.000    0.093    0.000    0.021 &    0.065 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                          0.124             0.056 &    0.122 r
  clk_i_G1B2I2 (net)                                                           4  212.775 
  CTSINVX16_G1B2I10/INP (INVX4)                                                              0.000    0.131    0.000    0.018 &    0.140 r
  CTSINVX16_G1B2I10/ZN (INVX4)                                                                        0.190             0.120 &    0.260 f
  clk_i_G1B3I10 (net)                                                          6  249.622 
  core/be/CTSINVX16_G1B1I6/INP (INVX8)                                                       0.000    0.191    0.000    0.008 &    0.268 f
  core/be/CTSINVX16_G1B1I6/ZN (INVX8)                                                                 0.207             0.116 &    0.383 r
  core/be/clk_i_G1B4I6 (net)                                                 140  404.275 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__66_/CLK (DFFX1)                0.000    0.207    0.000    0.006 &    0.389 r
  clock reconvergence pessimism                                                                                        -0.006      0.383
  library hold time                                                                                                     0.008      0.391
  data required time                                                                                                               0.391
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.391
  data arrival time                                                                                                               -0.552
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.161


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__44_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                           4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                              0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                        0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                           5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                              0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                                        0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                                          8  270.293 
  core/be/CTSINVX16_G1B1I28_1/INP (INVX8)                                                    0.000    0.105    0.000    0.003 &    0.167 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)                                                              0.158             0.086 &    0.253 r
  core/be/clk_i_G1B4I28 (net)                                                160  336.486 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_/CLK (DFFX1)                0.000    0.158    0.000    0.002 &    0.255 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__44_/Q (DFFX1)                           0.029             0.200 &    0.456 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__44_ (net)            1    1.861 
  core/be/be_calculator/pipe_mem/csr_shift_reg/U84/IN1 (AND2X1)                              0.000    0.029    0.000    0.000 &    0.456 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U84/Q (AND2X1)                                         0.042             0.061 &    0.516 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n178 (net)                      1    8.017 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__44_/D (DFFX1)                 -0.003    0.042   -0.000   -0.000 &    0.516 f
  data arrival time                                                                                                                0.516

  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                           4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                              0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                        0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                           5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                              0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                                        0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                                          8  352.229 
  core/be/CTSINVX8_G1B1I84/INP (INVX4)                                                       0.000    0.140    0.000    0.006 &    0.211 f
  core/be/CTSINVX8_G1B1I84/ZN (INVX4)                                                                 0.289             0.156 &    0.367 r
  core/be/clk_i_G1B4I84 (net)                                                116  342.805 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__44_/CLK (DFFX1)                0.000    0.291    0.000    0.004 &    0.371 r
  clock reconvergence pessimism                                                                                        -0.040      0.331
  library hold time                                                                                                     0.022      0.352
  data required time                                                                                                               0.352
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.352
  data arrival time                                                                                                               -0.516
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.164


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__68_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                           4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                              0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                        0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                           5  150.379 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                                        0.000    0.055    0.000    0.002 &    0.093 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                                  0.119             0.072 &    0.165 f
  core/be/clk_i_G1B3I1 (net)                                                   5  160.656 
  core/be/CTSINVX16_G1B1I53/INP (INVX8)                                                      0.000    0.119    0.000    0.005 &    0.169 f
  core/be/CTSINVX16_G1B1I53/ZN (INVX8)                                                                0.190             0.101 &    0.270 r
  core/be/clk_i_G1B4I53 (net)                                                178  410.263 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__68_/CLK (DFFX1)                0.000    0.191    0.000    0.002 &    0.272 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__68_/Q (DFFX1)                           0.036             0.209 &    0.481 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__68_ (net)            1    4.934 
  core/be/be_calculator/pipe_mem/csr_shift_reg/U7/IN1 (AND2X1)                              -0.007    0.036   -0.001   -0.001 &    0.480 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U7/Q (AND2X1)                                          0.082             0.086 &    0.567 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n274 (net)                      1   21.987 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/D (DFFX1)                 -0.010    0.082   -0.012   -0.011 &    0.556 f
  data arrival time                                                                                                                0.556

  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                           4  258.902 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                0.000    0.093    0.000    0.021 &    0.065 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                          0.124             0.056 &    0.122 r
  clk_i_G1B2I2 (net)                                                           4  212.775 
  CTSINVX16_G1B2I10/INP (INVX4)                                                              0.000    0.131    0.000    0.018 &    0.140 r
  CTSINVX16_G1B2I10/ZN (INVX4)                                                                        0.190             0.120 &    0.260 f
  clk_i_G1B3I10 (net)                                                          6  249.622 
  core/be/CTSINVX16_G1B1I6/INP (INVX8)                                                       0.000    0.191    0.000    0.008 &    0.268 f
  core/be/CTSINVX16_G1B1I6/ZN (INVX8)                                                                 0.207             0.116 &    0.383 r
  core/be/clk_i_G1B4I6 (net)                                                 140  404.275 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__68_/CLK (DFFX1)                0.000    0.207    0.000    0.005 &    0.389 r
  clock reconvergence pessimism                                                                                        -0.006      0.383
  library hold time                                                                                                     0.009      0.392
  data required time                                                                                                               0.392
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.392
  data arrival time                                                                                                               -0.556
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.164


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_85_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_149_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                               8  270.293 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                           0.000    0.105    0.000    0.003 &    0.168 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                     0.187             0.101 &    0.268 r
  core/be/clk_i_G1B4I18 (net)                                     190  420.198 
  core/be/be_calculator/comp_stage_reg/data_r_reg_85_/CLK (DFFX1)                 0.000    0.187    0.000    0.005 &    0.273 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_85_/Q (DFFX1)                            0.035             0.209 &    0.482 f
  core/be/be_calculator/comp_stage_reg/data_o[85] (net)             1    4.916 
  core/be/be_calculator/comp_stage_mux/U22/INP (NBUFFX2)                         -0.003    0.035   -0.000   -0.000 &    0.481 f
  core/be/be_calculator/comp_stage_mux/U22/Z (NBUFFX2)                                     0.027             0.052 &    0.533 f
  core/be/be_calculator/comp_stage_mux/data_o[149] (net)            3    7.758 
  core/be/be_calculator/comp_stage_reg/data_r_reg_149_/D (DFFX1)                  0.000    0.027    0.000    0.000 &    0.533 f
  data arrival time                                                                                                     0.533

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                               8  352.229 
  core/be/CTSINVX8_G1B1I2/INP (INVX4)                                             0.000    0.142    0.000    0.007 &    0.212 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                                       0.309             0.164 &    0.376 r
  core/be/clk_i_G1B4I2 (net)                                      133  366.438 
  core/be/be_calculator/comp_stage_reg/data_r_reg_149_/CLK (DFFX1)                0.000    0.309    0.000    0.006 &    0.382 r
  clock reconvergence pessimism                                                                             -0.040      0.342
  library hold time                                                                                          0.025      0.367
  data required time                                                                                                    0.367
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.367
  data arrival time                                                                                                    -0.533
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.166


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/be/CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.055    0.000    0.002 &    0.093 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.119             0.072 &    0.165 f
  core/be/clk_i_G1B3I1 (net)                                        5  160.656 
  core/be/CTSINVX16_G1B1I54/INP (INVX8)                                           0.000    0.119    0.000    0.006 &    0.171 f
  core/be/CTSINVX16_G1B1I54/ZN (INVX8)                                                     0.155             0.088 &    0.258 r
  core/be/clk_i_G1B4I54 (net)                                     149  319.116 
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)                0.000    0.155    0.000    0.002 &    0.261 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)                           0.055             0.220 &    0.481 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)            1   13.815 
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)                 -0.007    0.056   -0.001   -0.001 &    0.480 f
  data arrival time                                                                                                     0.480

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.075    0.000    0.002 &    0.113 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.148             0.089 &    0.202 f
  core/be/clk_i_G1B3I1 (net)                                        5  199.829 
  core/be/CTSINVX16_G1B1I53/INP (INVX8)                                           0.000    0.149    0.000    0.006 &    0.207 f
  core/be/CTSINVX16_G1B1I53/ZN (INVX8)                                                     0.228             0.121 &    0.328 r
  core/be/clk_i_G1B4I53 (net)                                     178  489.345 
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)                0.000    0.229    0.000    0.008 &    0.336 r
  clock reconvergence pessimism                                                                             -0.037      0.299
  library hold time                                                                                          0.016      0.314
  data required time                                                                                                    0.314
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.314
  data arrival time                                                                                                    -0.480
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.166


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B3I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.055    0.000    0.002 &    0.093 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.119             0.072 &    0.165 f
  core/be/clk_i_G1B3I1 (net)                                        5  160.656 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.119    0.000    0.005 &    0.170 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.176             0.097 &    0.267 r
  core/be/clk_i_G1B4I76 (net)                                     168  379.739 
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)                0.000    0.176    0.000    0.004 &    0.271 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/Q (DFFX1)                           0.087             0.242 &    0.513 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (net)            3   27.848 
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/D (DFFX1)                 -0.006    0.087   -0.003   -0.003 &    0.511 f
  data arrival time                                                                                                     0.511

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I4/INP (INVX4)                                                    0.000    0.075    0.000    0.006 &    0.116 r
  CTSINVX16_G1B2I4/ZN (INVX4)                                                              0.170             0.102 &    0.218 f
  clk_i_G1B3I4 (net)                                                6  237.624 
  core/be/CTSINVX16_G1B1I71/INP (INVX8)                                           0.000    0.171    0.000    0.008 &    0.226 f
  core/be/CTSINVX16_G1B1I71/ZN (INVX8)                                                     0.218             0.119 &    0.345 r
  core/be/clk_i_G1B4I71 (net)                                     166  448.113 
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)                0.000    0.219    0.000    0.009 &    0.354 r
  clock reconvergence pessimism                                                                             -0.019      0.335
  library hold time                                                                                          0.009      0.344
  data required time                                                                                                    0.344
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.344
  data arrival time                                                                                                    -0.511
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.167


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__43_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                           4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                              0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                        0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                           5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                              0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                                        0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                                          8  270.293 
  core/be/CTSINVX16_G1B1I28_1/INP (INVX8)                                                    0.000    0.105    0.000    0.003 &    0.167 f
  core/be/CTSINVX16_G1B1I28_1/ZN (INVX8)                                                              0.158             0.086 &    0.253 r
  core/be/clk_i_G1B4I28 (net)                                                160  336.486 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_/CLK (DFFX1)                0.000    0.158    0.000    0.001 &    0.255 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__43_/Q (DFFX1)                           0.030             0.201 &    0.456 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__43_ (net)            1    2.409 
  core/be/be_calculator/pipe_mem/csr_shift_reg/U86/IN1 (AND2X1)                             -0.005    0.030   -0.001   -0.001 &    0.456 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U86/Q (AND2X1)                                         0.043             0.062 &    0.517 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n174 (net)                      1    8.285 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__43_/D (DFFX1)                  0.000    0.043    0.000    0.000 &    0.518 f
  data arrival time                                                                                                                0.518

  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                           4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                              0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                        0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                           5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                              0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                                        0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                                          8  352.229 
  core/be/CTSINVX8_G1B1I84/INP (INVX4)                                                       0.000    0.140    0.000    0.006 &    0.211 f
  core/be/CTSINVX8_G1B1I84/ZN (INVX4)                                                                 0.289             0.156 &    0.367 r
  core/be/clk_i_G1B4I84 (net)                                                116  342.805 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__43_/CLK (DFFX1)                0.000    0.290    0.000    0.002 &    0.369 r
  clock reconvergence pessimism                                                                                        -0.040      0.329
  library hold time                                                                                                     0.022      0.350
  data required time                                                                                                               0.350
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.350
  data arrival time                                                                                                               -0.518
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.167


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/be/CTSINVX8_G1B2I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.055    0.000    0.002 &    0.093 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.119             0.072 &    0.165 f
  core/be/clk_i_G1B3I1 (net)                                        5  160.656 
  core/be/CTSINVX16_G1B1I54/INP (INVX8)                                           0.000    0.119    0.000    0.006 &    0.171 f
  core/be/CTSINVX16_G1B1I54/ZN (INVX8)                                                     0.155             0.088 &    0.258 r
  core/be/clk_i_G1B4I54 (net)                                     149  319.116 
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)                0.000    0.155    0.000    0.003 &    0.261 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)                           0.056             0.221 &    0.482 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)            1   14.091 
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)                 -0.000    0.056   -0.000    0.000 &    0.482 f
  data arrival time                                                                                                     0.482

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.075    0.000    0.002 &    0.113 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.148             0.089 &    0.202 f
  core/be/clk_i_G1B3I1 (net)                                        5  199.829 
  core/be/CTSINVX16_G1B1I53/INP (INVX8)                                           0.000    0.149    0.000    0.006 &    0.207 f
  core/be/CTSINVX16_G1B1I53/ZN (INVX8)                                                     0.228             0.121 &    0.328 r
  core/be/clk_i_G1B4I53 (net)                                     178  489.345 
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)                0.000    0.229    0.000    0.008 &    0.336 r
  clock reconvergence pessimism                                                                             -0.037      0.299
  library hold time                                                                                          0.016      0.314
  data required time                                                                                                    0.314
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.314
  data arrival time                                                                                                    -0.482
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.168


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_100_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_164_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                               8  270.293 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                           0.000    0.105    0.000    0.003 &    0.168 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                     0.187             0.101 &    0.268 r
  core/be/clk_i_G1B4I18 (net)                                     190  420.198 
  core/be/be_calculator/comp_stage_reg/data_r_reg_100_/CLK (DFFX1)                0.000    0.187    0.000    0.002 &    0.270 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_100_/Q (DFFX1)                           0.030             0.204 &    0.474 f
  core/be/be_calculator/comp_stage_reg/data_o[100] (net)            1    2.447 
  core/be/be_calculator/comp_stage_mux/U37/INP (NBUFFX2)                          0.000    0.030    0.000    0.000 &    0.474 f
  core/be/be_calculator/comp_stage_mux/U37/Z (NBUFFX2)                                     0.027             0.050 &    0.524 f
  core/be/be_calculator/comp_stage_mux/data_o[164] (net)            3    7.843 
  core/be/be_calculator/comp_stage_reg/data_r_reg_164_/D (DFFX1)                  0.000    0.027    0.000    0.000 &    0.524 f
  data arrival time                                                                                                     0.524

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                               8  352.229 
  core/be/CTSINVX8_G1B1I84/INP (INVX4)                                            0.000    0.140    0.000    0.006 &    0.211 f
  core/be/CTSINVX8_G1B1I84/ZN (INVX4)                                                      0.289             0.156 &    0.367 r
  core/be/clk_i_G1B4I84 (net)                                     116  342.805 
  core/be/be_calculator/comp_stage_reg/data_r_reg_164_/CLK (DFFX1)                0.000    0.290    0.000    0.004 &    0.371 r
  clock reconvergence pessimism                                                                             -0.040      0.331
  library hold time                                                                                          0.025      0.356
  data required time                                                                                                    0.356
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.356
  data arrival time                                                                                                    -0.524
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.168


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_94_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_158_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                               8  270.293 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                           0.000    0.105    0.000    0.003 &    0.168 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                     0.187             0.101 &    0.268 r
  core/be/clk_i_G1B4I18 (net)                                     190  420.198 
  core/be/be_calculator/comp_stage_reg/data_r_reg_94_/CLK (DFFX1)                 0.000    0.187    0.000    0.002 &    0.270 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_94_/Q (DFFX1)                            0.031             0.205 &    0.475 f
  core/be/be_calculator/comp_stage_reg/data_o[94] (net)             1    2.860 
  core/be/be_calculator/comp_stage_mux/U31/INP (NBUFFX2)                          0.000    0.031    0.000    0.000 &    0.475 f
  core/be/be_calculator/comp_stage_mux/U31/Z (NBUFFX2)                                     0.029             0.052 &    0.526 f
  core/be/be_calculator/comp_stage_mux/data_o[158] (net)            3    8.972 
  core/be/be_calculator/comp_stage_reg/data_r_reg_158_/D (DFFX1)                  0.000    0.029    0.000    0.000 &    0.527 f
  data arrival time                                                                                                     0.527

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                               8  352.229 
  core/be/CTSINVX8_G1B1I84/INP (INVX4)                                            0.000    0.140    0.000    0.006 &    0.211 f
  core/be/CTSINVX8_G1B1I84/ZN (INVX4)                                                      0.289             0.156 &    0.367 r
  core/be/clk_i_G1B4I84 (net)                                     116  342.805 
  core/be/be_calculator/comp_stage_reg/data_r_reg_158_/CLK (DFFX1)                0.000    0.291    0.000    0.004 &    0.371 r
  clock reconvergence pessimism                                                                             -0.040      0.331
  library hold time                                                                                          0.025      0.355
  data required time                                                                                                    0.355
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.355
  data arrival time                                                                                                    -0.527
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.171


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B3I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/CTSINVX16_G1B2I8/INP (INVX4)                                               0.000    0.055    0.000    0.004 &    0.095 r
  core/CTSINVX16_G1B2I8/ZN (INVX4)                                                         0.134             0.081 &    0.176 f
  core/clk_i_G1B3I8 (net)                                           6  188.233 
  core/be/CTSINVX16_G1B1I3/INP (INVX8)                                            0.000    0.134    0.000    0.003 &    0.179 f
  core/be/CTSINVX16_G1B1I3/ZN (INVX8)                                                      0.168             0.094 &    0.273 r
  core/be/clk_i_G1B4I3 (net)                                      151  343.114 
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)                0.000    0.168    0.000    0.004 &    0.276 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/Q (DFFX1)                           0.056             0.222 &    0.498 f
  core/be/be_calculator/calc_stage_reg/data_o[156] (net)            3   14.069 
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/D (DFFX1)                 -0.003    0.056   -0.000   -0.000 &    0.498 f
  data arrival time                                                                                                     0.498

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.075    0.000    0.002 &    0.113 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.148             0.089 &    0.202 f
  core/be/clk_i_G1B3I1 (net)                                        5  199.829 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.149    0.000    0.006 &    0.208 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.211             0.117 &    0.325 r
  core/be/clk_i_G1B4I76 (net)                                     168  454.379 
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)                0.000    0.212    0.000    0.004 &    0.329 r
  clock reconvergence pessimism                                                                             -0.019      0.310
  library hold time                                                                                          0.014      0.324
  data required time                                                                                                    0.324
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.324
  data arrival time                                                                                                    -0.498
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.174


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_93_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_157_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                               8  270.293 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                           0.000    0.105    0.000    0.003 &    0.168 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                     0.187             0.101 &    0.268 r
  core/be/clk_i_G1B4I18 (net)                                     190  420.198 
  core/be/be_calculator/comp_stage_reg/data_r_reg_93_/CLK (DFFX1)                 0.000    0.187    0.000    0.003 &    0.271 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_93_/Q (DFFX1)                            0.031             0.205 &    0.476 f
  core/be/be_calculator/comp_stage_reg/data_o[93] (net)             1    3.039 
  core/be/be_calculator/comp_stage_mux/U30/INP (NBUFFX2)                          0.000    0.031    0.000    0.000 &    0.476 f
  core/be/be_calculator/comp_stage_mux/U30/Z (NBUFFX2)                                     0.030             0.053 &    0.529 f
  core/be/be_calculator/comp_stage_mux/data_o[157] (net)            3   10.255 
  core/be/be_calculator/comp_stage_reg/data_r_reg_157_/D (DFFX1)                  0.000    0.030    0.000    0.000 &    0.529 f
  data arrival time                                                                                                     0.529

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                               8  352.229 
  core/be/CTSINVX8_G1B1I84/INP (INVX4)                                            0.000    0.140    0.000    0.006 &    0.211 f
  core/be/CTSINVX8_G1B1I84/ZN (INVX4)                                                      0.289             0.156 &    0.367 r
  core/be/clk_i_G1B4I84 (net)                                     116  342.805 
  core/be/be_calculator/comp_stage_reg/data_r_reg_157_/CLK (DFFX1)                0.000    0.291    0.000    0.004 &    0.371 r
  clock reconvergence pessimism                                                                             -0.040      0.331
  library hold time                                                                                          0.024      0.355
  data required time                                                                                                    0.355
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.355
  data arrival time                                                                                                    -0.529
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.174


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_76_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_140_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                               8  270.293 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                           0.000    0.105    0.000    0.003 &    0.168 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                     0.187             0.101 &    0.268 r
  core/be/clk_i_G1B4I18 (net)                                     190  420.198 
  core/be/be_calculator/comp_stage_reg/data_r_reg_76_/CLK (DFFX1)                 0.000    0.187    0.000    0.002 &    0.270 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_76_/Q (DFFX1)                            0.031             0.205 &    0.475 f
  core/be/be_calculator/comp_stage_reg/data_o[76] (net)             1    2.904 
  core/be/be_calculator/comp_stage_mux/U13/INP (NBUFFX2)                          0.000    0.031    0.000    0.000 &    0.475 f
  core/be/be_calculator/comp_stage_mux/U13/Z (NBUFFX2)                                     0.032             0.054 &    0.529 f
  core/be/be_calculator/comp_stage_mux/data_o[140] (net)            3   11.546 
  core/be/be_calculator/comp_stage_reg/data_r_reg_140_/D (DFFX1)                 -0.001    0.032   -0.000   -0.000 &    0.529 f
  data arrival time                                                                                                     0.529

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                               8  352.229 
  core/be/CTSINVX8_G1B1I84/INP (INVX4)                                            0.000    0.140    0.000    0.006 &    0.211 f
  core/be/CTSINVX8_G1B1I84/ZN (INVX4)                                                      0.289             0.156 &    0.367 r
  core/be/clk_i_G1B4I84 (net)                                     116  342.805 
  core/be/be_calculator/comp_stage_reg/data_r_reg_140_/CLK (DFFX1)                0.000    0.291    0.000    0.004 &    0.371 r
  clock reconvergence pessimism                                                                             -0.040      0.331
  library hold time                                                                                          0.024      0.355
  data required time                                                                                                    0.355
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.355
  data arrival time                                                                                                    -0.529
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.174


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                      Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                           4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                              0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                        0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                           5  150.379 
  CTSINVX16_G1B2I11/INP (INVX8)                                                              0.000    0.055    0.000    0.012 &    0.103 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                                        0.105             0.061 &    0.164 f
  clk_i_G1B3I11 (net)                                                          8  270.293 
  core/be/CTSINVX16_G1B1I18/INP (INVX8)                                                      0.000    0.105    0.000    0.003 &    0.168 f
  core/be/CTSINVX16_G1B1I18/ZN (INVX8)                                                                0.187             0.101 &    0.268 r
  core/be/clk_i_G1B4I18 (net)                                                190  420.198 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_/CLK (DFFX1)                0.000    0.187    0.000    0.004 &    0.272 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_/Q (DFFX1)                           0.032             0.206 &    0.478 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__13_ (net)            1    3.320 
  core/be/be_calculator/pipe_mem/csr_shift_reg/U150/IN1 (AND2X1)                             0.000    0.032    0.000    0.000 &    0.478 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U150/Q (AND2X1)                                        0.028             0.052 &    0.530 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n54 (net)                       1    3.031 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_/D (DFFX1)                  0.000    0.028    0.000    0.000 &    0.530 f
  data arrival time                                                                                                                0.530

  clock core_clk (rise edge)                                                                          0.000             0.000      0.000
  clock source latency                                                                                                  0.000      0.000
  clk_i (in)                                                                                          0.000             0.000 &    0.000 r
  clk_i (net)                                                                  1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                               0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                                         0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                           4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                              0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                        0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                           5  174.279 
  CTSINVX16_G1B2I11/INP (INVX8)                                                              0.000    0.081    0.000    0.014 &    0.125 r
  CTSINVX16_G1B2I11/ZN (INVX8)                                                                        0.139             0.080 &    0.205 f
  clk_i_G1B3I11 (net)                                                          8  352.229 
  core/be/CTSINVX8_G1B1I84/INP (INVX4)                                                       0.000    0.140    0.000    0.006 &    0.211 f
  core/be/CTSINVX8_G1B1I84/ZN (INVX4)                                                                 0.289             0.156 &    0.367 r
  core/be/clk_i_G1B4I84 (net)                                                116  342.805 
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_/CLK (DFFX1)                0.000    0.290    0.000    0.003 &    0.370 r
  clock reconvergence pessimism                                                                                        -0.040      0.330
  library hold time                                                                                                     0.025      0.355
  data required time                                                                                                               0.355
  -----------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                               0.355
  data arrival time                                                                                                               -0.530
  -----------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                      0.175


  Startpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_62_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I1/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                     Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                         0.000             0.000      0.000
  clock source latency                                                                                 0.000      0.000
  clk_i (in)                                                                         0.000             0.000 &    0.000 r
  clk_i (net)                                                 1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                              0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                        0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                          4  220.388 
  CTSINVX16_G1B3I3/INP (INVX8)                                              0.000    0.057    0.000    0.011 &    0.049 f
  CTSINVX16_G1B3I3/ZN (INVX8)                                                        0.098             0.052 &    0.101 r
  clk_i_G1B2I3 (net)                                          4  203.051 
  CTSINVX16_G1B2I7/INP (INVX8)                                              0.000    0.098    0.000    0.006 &    0.107 r
  CTSINVX16_G1B2I7/ZN (INVX8)                                                        0.103             0.066 &    0.174 f
  clk_i_G1B3I7 (net)                                          7  231.468 
  CTSINVX16_G1B1I32_1/INP (INVX8)                                           0.000    0.103    0.000    0.004 &    0.178 f
  CTSINVX16_G1B1I32_1/ZN (INVX8)                                                     0.182             0.098 &    0.275 r
  clk_i_G1B4I32 (net)                                       168  406.771 
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_20_/CLK (DFFX1)                0.000    0.182    0.000    0.005 &    0.281 r
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_20_/Q (DFFX1)                           0.032             0.206 &    0.486 f
  core/fe/pc_gen/pc_gen_stage_reg/data_o[20] (net)            2    3.551 
  core/fe/pc_gen/pc_gen_stage_reg/U46/IN1 (AND2X1)                          0.000    0.032    0.000    0.000 &    0.487 f
  core/fe/pc_gen/pc_gen_stage_reg/U46/Q (AND2X1)                                     0.027             0.051 &    0.538 f
  core/fe/pc_gen/pc_gen_stage_reg/n126 (net)                  1    2.701 
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_62_/D (DFFX1)                  0.000    0.027    0.000    0.000 &    0.538 f
  data arrival time                                                                                               0.538

  clock core_clk (rise edge)                                                         0.000             0.000      0.000
  clock source latency                                                                                 0.000      0.000
  clk_i (in)                                                                         0.000             0.000 &    0.000 r
  clk_i (net)                                                 1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                              0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                        0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                          4  258.902 
  CTSINVX4_G1B3I1/INP (INVX4)                                               0.000    0.076    0.000    0.013 &    0.057 f
  CTSINVX4_G1B3I1/ZN (INVX4)                                                         0.130             0.060 &    0.118 r
  clk_i_G1B2I1 (net)                                          1  125.888 
  CTSINVX16_G1B2I9/INP (INVX16)                                             0.000    0.143    0.000    0.023 &    0.140 r
  CTSINVX16_G1B2I9/ZN (INVX16)                                                       0.145             0.067 &    0.207 f
  clk_i_G1B3I9 (net)                                          8  516.063 
  CTSINVX16_G1B1I19/INP (INVX8)                                             0.000    0.149    0.000    0.015 &    0.222 f
  CTSINVX16_G1B1I19/ZN (INVX8)                                                       0.218             0.120 &    0.342 r
  clk_i_G1B4I19 (net)                                       163  471.231 
  core/fe/pc_gen/pc_gen_stage_reg/data_r_reg_62_/CLK (DFFX1)                0.000    0.218    0.000    0.005 &    0.347 r
  clock reconvergence pessimism                                                                       -0.006      0.341
  library hold time                                                                                    0.021      0.362
  data required time                                                                                              0.362
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                              0.362
  data arrival time                                                                                              -0.538
  ------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                     0.175


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX16_G1B3I4/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1   90.611 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.037    0.000    0.013 &    0.013 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.057             0.026 &    0.038 f
  clk_i_G1B1I1 (net)                                                4  220.388 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.057    0.000    0.025 &    0.063 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.055             0.028 &    0.091 r
  clk_i_G1B2I4 (net)                                                5  150.379 
  core/CTSINVX16_G1B2I8/INP (INVX4)                                               0.000    0.055    0.000    0.004 &    0.095 r
  core/CTSINVX16_G1B2I8/ZN (INVX4)                                                         0.134             0.081 &    0.176 f
  core/clk_i_G1B3I8 (net)                                           6  188.233 
  core/be/CTSINVX16_G1B1I3/INP (INVX8)                                            0.000    0.134    0.000    0.003 &    0.179 f
  core/be/CTSINVX16_G1B1I3/ZN (INVX8)                                                      0.168             0.094 &    0.273 r
  core/be/clk_i_G1B4I3 (net)                                      151  343.114 
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)                0.000    0.168    0.000    0.004 &    0.277 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/Q (DFFX1)                           0.058             0.223 &    0.500 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (net)            3   14.820 
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/D (DFFX1)                  0.000    0.058    0.000    0.000 &    0.500 f
  data arrival time                                                                                                     0.500

  clock core_clk (rise edge)                                                               0.000             0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       1  105.963 
  CTSINVX8_G1B4I1/INP (INVX16)                                                    0.000    0.046    0.000    0.016 &    0.016 r
  CTSINVX8_G1B4I1/ZN (INVX16)                                                              0.068             0.029 &    0.044 f
  clk_i_G1B1I1 (net)                                                4  258.902 
  CTSINVX16_G1B3I4/INP (INVX16)                                                   0.000    0.103    0.000    0.030 &    0.075 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                             0.073             0.036 &    0.111 r
  clk_i_G1B2I4 (net)                                                5  174.279 
  core/be/CTSINVX8_G1B2I1/INP (INVX4)                                             0.000    0.075    0.000    0.002 &    0.113 r
  core/be/CTSINVX8_G1B2I1/ZN (INVX4)                                                       0.148             0.089 &    0.202 f
  core/be/clk_i_G1B3I1 (net)                                        5  199.829 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.149    0.000    0.006 &    0.208 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.211             0.117 &    0.325 r
  core/be/clk_i_G1B4I76 (net)                                     168  454.379 
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)                0.000    0.211    0.000    0.005 &    0.330 r
  clock reconvergence pessimism                                                                             -0.019      0.311
  library hold time                                                                                          0.014      0.325
  data required time                                                                                                    0.325
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.325
  data arrival time                                                                                                    -0.500
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.175

Report timing status: Processing group core_clk (total endpoints 15214)...10% done.
Report timing status: Processing group core_clk (total endpoints 15214)...20% done.
Report timing status: Processing group core_clk (total endpoints 15214)...30% done.
Report timing status: Processing group core_clk (total endpoints 15214)...40% done.
Report timing status: Processing group core_clk (total endpoints 15214)...50% done.
Report timing status: Processing group core_clk (total endpoints 15214)...60% done.
Report timing status: Processing group core_clk (total endpoints 15214)...70% done.
Report timing status: Processing group core_clk (total endpoints 15214)...80% done.
Report timing status: Processing group core_clk (total endpoints 15214)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 15184 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
