Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 20 19:25:29 2022
| Host         : DESKTOP-QO1RQK3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       8           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btn[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: btn[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   27          inf        0.000                      0                   27           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.577ns  (logic 4.114ns (47.963%)  route 4.463ns (52.037%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[1]/C
    SLICE_X113Y105       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/top_0/inst/sel_reg[1]/Q
                         net (fo=8, routed)           1.597     2.053    design_1_i/top_0/inst/seg7_/sel0[1]
    SLICE_X112Y93        LUT4 (Prop_lut4_I3_O)        0.124     2.177 r  design_1_i/top_0/inst/seg7_/ar[6]_INST_0/O
                         net (fo=1, routed)           2.866     5.043    ar_OBUF[6]
    R16                  OBUF (Prop_obuf_I_O)         3.534     8.577 r  ar_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.577    ar[6]
    R16                                                               r  ar[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.292ns  (logic 4.527ns (54.591%)  route 3.765ns (45.409%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           1.544     2.062    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X112Y93        LUT4 (Prop_lut4_I0_O)        0.152     2.214 r  design_1_i/top_0/inst/seg7_/ar[4]_INST_0/O
                         net (fo=1, routed)           2.222     4.435    ar_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.857     8.292 r  ar_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.292    ar[4]
    V15                                                               r  ar[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.813ns  (logic 4.399ns (56.310%)  route 3.413ns (43.690%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[1]/C
    SLICE_X113Y105       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/top_0/inst/sel_reg[1]/Q
                         net (fo=8, routed)           1.597     2.053    design_1_i/top_0/inst/seg7_/sel0[1]
    SLICE_X112Y93        LUT4 (Prop_lut4_I3_O)        0.153     2.206 r  design_1_i/top_0/inst/seg7_/ar[0]_INST_0/O
                         net (fo=1, routed)           1.816     4.022    ar_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.790     7.813 r  ar_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.813    ar[0]
    T14                                                               r  ar[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.723ns  (logic 4.496ns (58.210%)  route 3.228ns (41.790%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           1.554     2.072    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X112Y93        LUT4 (Prop_lut4_I0_O)        0.150     2.222 r  design_1_i/top_0/inst/seg7_/ar[2]_INST_0/O
                         net (fo=1, routed)           1.674     3.896    ar_OBUF[2]
    U13                  OBUF (Prop_obuf_I_O)         3.828     7.723 r  ar_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.723    ar[2]
    U13                                                               r  ar[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.629ns  (logic 4.268ns (55.937%)  route 3.362ns (44.063%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           1.554     2.072    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X112Y93        LUT4 (Prop_lut4_I0_O)        0.124     2.196 r  design_1_i/top_0/inst/seg7_/ar[1]_INST_0/O
                         net (fo=1, routed)           1.808     4.004    ar_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         3.626     7.629 r  ar_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.629    ar[1]
    U12                                                               r  ar[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.619ns  (logic 4.220ns (55.391%)  route 3.399ns (44.609%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           1.543     2.061    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X112Y93        LUT4 (Prop_lut4_I0_O)        0.124     2.185 r  design_1_i/top_0/inst/seg7_/ar[5]_INST_0/O
                         net (fo=1, routed)           1.856     4.041    ar_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         3.578     7.619 r  ar_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.619    ar[5]
    T15                                                               r  ar[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ar[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 4.267ns (58.163%)  route 3.069ns (41.837%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           1.544     2.062    design_1_i/top_0/inst/seg7_/sel0[3]
    SLICE_X112Y93        LUT4 (Prop_lut4_I0_O)        0.124     2.186 r  design_1_i/top_0/inst/seg7_/ar[3]_INST_0/O
                         net (fo=1, routed)           1.525     3.711    ar_OBUF[3]
    V13                  OBUF (Prop_obuf_I_O)         3.625     7.336 r  ar_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.336    ar[3]
    V13                                                               r  ar[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.420ns  (logic 3.986ns (62.088%)  route 2.434ns (37.912%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/led_reg[0]/C
    SLICE_X113Y106       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/top_0/inst/led_reg[0]/Q
                         net (fo=2, routed)           2.434     2.890    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     6.420 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.420    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.289ns  (logic 4.013ns (63.815%)  route 2.276ns (36.185%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/led_reg[1]/C
    SLICE_X113Y105       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/top_0/inst/led_reg[1]/Q
                         net (fo=2, routed)           2.276     2.732    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     6.289 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.289    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/led_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 4.099ns (70.829%)  route 1.688ns (29.171%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/led_reg[3]/C
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/top_0/inst/led_reg[3]/Q
                         net (fo=2, routed)           1.688     2.206    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     5.787 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.787    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/led_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/led_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/led_reg[0]/C
    SLICE_X113Y106       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_0/inst/led_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    design_1_i/top_0/inst/led[0]
    SLICE_X113Y106       LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  design_1_i/top_0/inst/led[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    design_1_i/top_0/inst/p_1_in
    SLICE_X113Y106       FDCE                                         r  design_1_i/top_0/inst/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/led_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/led_reg[2]/C
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_0/inst/led_reg[2]/Q
                         net (fo=2, routed)           0.168     0.309    design_1_i/top_0/inst/led[2]
    SLICE_X113Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  design_1_i/top_0/inst/led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    design_1_i/top_0/inst/led[2]_i_1_n_0
    SLICE_X113Y107       FDCE                                         r  design_1_i/top_0/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/led_reg[1]/C
    SLICE_X113Y105       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_0/inst/led_reg[1]/Q
                         net (fo=2, routed)           0.170     0.311    design_1_i/top_0/inst/led[1]
    SLICE_X113Y105       LUT1 (Prop_lut1_I0_O)        0.045     0.356 r  design_1_i/top_0/inst/led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    design_1_i/top_0/inst/p_2_in
    SLICE_X113Y105       FDCE                                         r  design_1_i/top_0/inst/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/led_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/led_reg[3]/C
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     0.164 f  design_1_i/top_0/inst/led_reg[3]/Q
                         net (fo=2, routed)           0.175     0.339    design_1_i/top_0/inst/led[3]
    SLICE_X112Y105       LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  design_1_i/top_0/inst/led[3]_i_1/O
                         net (fo=1, routed)           0.000     0.384    design_1_i/top_0/inst/led[3]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  design_1_i/top_0/inst/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[0]/C
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.164     0.164 f  design_1_i/top_0/inst/sel_reg[0]/Q
                         net (fo=8, routed)           0.177     0.341    design_1_i/top_0/inst/sel0[0]
    SLICE_X112Y106       LUT1 (Prop_lut1_I0_O)        0.045     0.386 r  design_1_i/top_0/inst/sel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.386    design_1_i/top_0/inst/sel[0]_i_1_n_0
    SLICE_X112Y106       FDCE                                         r  design_1_i/top_0/inst/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[2]/C
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.164     0.164 f  design_1_i/top_0/inst/sel_reg[2]/Q
                         net (fo=8, routed)           0.177     0.341    design_1_i/top_0/inst/sel0[2]
    SLICE_X112Y107       LUT1 (Prop_lut1_I0_O)        0.045     0.386 r  design_1_i/top_0/inst/sel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.386    design_1_i/top_0/inst/sel[2]_i_1_n_0
    SLICE_X112Y107       FDCE                                         r  design_1_i/top_0/inst/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[1]/C
    SLICE_X113Y105       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/top_0/inst/sel_reg[1]/Q
                         net (fo=8, routed)           0.231     0.372    design_1_i/top_0/inst/sel0[1]
    SLICE_X113Y105       LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  design_1_i/top_0/inst/sel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.417    design_1_i/top_0/inst/sel[1]_i_1_n_0
    SLICE_X113Y105       FDCE                                         r  design_1_i/top_0/inst/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/sel_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/top_0/inst/sel_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.209ns (47.022%)  route 0.235ns (52.978%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE                         0.000     0.000 r  design_1_i/top_0/inst/sel_reg[3]/C
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     0.164 f  design_1_i/top_0/inst/sel_reg[3]/Q
                         net (fo=8, routed)           0.235     0.399    design_1_i/top_0/inst/sel0[3]
    SLICE_X112Y105       LUT1 (Prop_lut1_I0_O)        0.045     0.444 r  design_1_i/top_0/inst/sel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.444    design_1_i/top_0/inst/sel[3]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  design_1_i/top_0/inst/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/top_0/inst/led_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.207ns  (logic 0.309ns (25.643%)  route 0.897ns (74.357%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  sw_IBUF[0]_inst/O
                         net (fo=8, routed)           0.897     1.207    design_1_i/top_0/inst/sw[0]
    SLICE_X113Y106       FDCE                                         f  design_1_i/top_0/inst/led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            design_1_i/top_0/inst/sel_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.207ns  (logic 0.309ns (25.643%)  route 0.897ns (74.357%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  sw_IBUF[0]_inst/O
                         net (fo=8, routed)           0.897     1.207    design_1_i/top_0/inst/sw[0]
    SLICE_X112Y106       FDCE                                         f  design_1_i/top_0/inst/sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





