library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std_unsigned.all;

entity adder is
    port(
        a, b:       in  std_logic_vector(31 downto 0);
        y:          out std_logic_vector(31 downto 0)
    );
end entity adder;

architecture behavioural of adder is

begin

    y <= a+b;

end architecture behavioural;
