From 86aa9308c943b6d6a8c4264ae9ecbe3389411afe Mon Sep 17 00:00:00 2001
From: Jon Lin <jon.lin@rock-chips.com>
Date: Tue, 10 Mar 2020 10:52:22 +0800
Subject: [PATCH] ARM: dts: rv1126: add SPI0 and SPI1 high speed iomux groups

Change-Id: I73f0cb07025309fb4f3b2e5744dfbca99f0e1fd2
Signed-off-by: Jon Lin <jon.lin@rock-chips.com>
---
 arch/arm/boot/dts/rv1126-pinctrl.dtsi | 24 ++++++++++++++++++++++++
 1 file changed, 24 insertions(+)

diff --git a/arch/arm/boot/dts/rv1126-pinctrl.dtsi b/arch/arm/boot/dts/rv1126-pinctrl.dtsi
index 358a33e85d8f..a7951412e0ce 100644
--- a/arch/arm/boot/dts/rv1126-pinctrl.dtsi
+++ b/arch/arm/boot/dts/rv1126-pinctrl.dtsi
@@ -1035,6 +1035,18 @@
 			rockchip,pins =
 				<0 RK_PA6 1 &pcfg_pull_none>;
 		};
+		spi0m0_clk_hs: spi0m0-clk_hs {
+			rockchip,pins =
+				<0 RK_PB0 1 &pcfg_pull_up_drv_level_2>;
+		};
+		spi0m0_miso_hs: spi0m0-miso_hs {
+			rockchip,pins =
+				<0 RK_PA7 1 &pcfg_pull_up_drv_level_2>;
+		};
+		spi0m0_mosi_hs: spi0m0-mosi_hs {
+			rockchip,pins =
+				<0 RK_PA6 1 &pcfg_pull_up_drv_level_2>;
+		};
 		spi0m1_clk: spi0m1-clk {
 			rockchip,pins =
 				<2 RK_PA1 1 &pcfg_pull_none>;
@@ -1097,6 +1109,18 @@
 			rockchip,pins =
 				<3 RK_PB6 5 &pcfg_pull_none>;
 		};
+		spi1m0_clk_hs: spi1m0-clk_hs {
+			rockchip,pins =
+				<3 RK_PC0 5 &pcfg_pull_up_drv_level_2>;
+		};
+		spi1m0_miso_hs: spi1m0-miso_hs {
+			rockchip,pins =
+				<3 RK_PB7 5 &pcfg_pull_up_drv_level_2>;
+		};
+		spi1m0_mosi_hs: spi1m0-mosi_hs {
+			rockchip,pins =
+				<3 RK_PB6 5 &pcfg_pull_up_drv_level_2>;
+		};
 		spi1m1_clk: spi1m1-clk {
 			rockchip,pins =
 				<1 RK_PC6 3 &pcfg_pull_none>;
-- 
2.35.3

