// Seed: 2496136591
module module_0 (
    output logic id_0,
    input id_1,
    input wire id_2,
    output logic id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    output id_7
    , id_27, id_28,
    output id_8,
    input logic id_9,
    input id_10,
    input logic id_11,
    input id_12,
    output logic id_13,
    output id_14,
    input id_15,
    input logic id_16,
    input id_17,
    input logic id_18,
    output id_19
    , id_29,
    input logic id_20,
    input id_21,
    output id_22,
    input logic id_23,
    input id_24,
    input logic id_25,
    input id_26
);
  logic id_30;
  assign id_14 = id_20;
  assign id_13 = {id_30};
  logic id_31;
  type_1 id_32 (
      .id_0(id_19),
      .id_1(1),
      .id_2(1'b0),
      .id_3(1),
      .id_4(id_2[1 : 1]),
      .id_5(id_4),
      .id_6(id_26(1, 1'b0, 1) & id_0),
      .id_7(1),
      .id_8(1'b0),
      .id_9(id_26)
  );
  assign id_5 = 1;
endmodule
