set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_TOOL_VERSION "24.3.1"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_TOOL_VENDOR_NAME "Intel Corporation"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_TOP_LEVEL_COMPONENT_NAME "emif_io96b_lpddr4"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name PRE_COMPILED_MODULE "ON"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name OCS_IP_FILE [file join $::quartus(qip_path) "../ed_synth_emif_io96b_lpddr4_0.ip"]
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name OCS_IP_TYPE "emif_io96b_lpddr4"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name OCS_IP_VERSION "2.0.0"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name OCS_IP_HASH "5vp3d5a"
set_global_assignment -library "ed_synth_emif_io96b_lpddr4_0" -name SOPCINFO_FILE [file join $::quartus(qip_path) "ed_synth_emif_io96b_lpddr4_0.sopcinfo"]
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name SLD_INFO "QSYS_NAME ed_synth_emif_io96b_lpddr4_0 HAS_SOPCINFO 1 GENERATION_ID 0"
set_global_assignment -library "ed_synth_emif_io96b_lpddr4_0" -name MISC_FILE [file join $::quartus(qip_path) "ed_synth_emif_io96b_lpddr4_0.cmp"]
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_TARGETED_DEVICE_FAMILY "Agilex 5"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_TARGETED_PART_TRAIT "part.DEVICE_TEMPERATURE_GRADE::EXTENDED"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_TARGETED_PART_TRAIT "part.DEVICE_POWER_MODEL::STANDARD_POWER_FIXED"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_TARGETED_PART_TRAIT "part.SUPPORTS_VID::0"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_TARGETED_PART_TRAIT "part.DEVICE_IOBANK_REVISION::IO96B"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_TARGETED_PART_TRAIT "BASE_DEVICE::SM7"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_GENERATED_DEVICE_FAMILY "{Agilex 5}"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "ed_synth_emif_io96b_lpddr4_0" -name MISC_FILE [file join $::quartus(qip_path) "../ed_synth_emif_io96b_lpddr4_0.ip"]

set_global_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name IP_COMPONENT_NAME "YWx0ZXJhX2F2YWxvbl9zdF9qdGFnX2ludGVyZmFjZQ=="
set_global_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uLVNUIEpUQUcgSW50ZXJmYWNl"
set_global_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name IP_COMPONENT_VERSION "MTkuMQ=="
set_global_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name IP_COMPONENT_GROUP "SW50ZXJmYWNlIFByb3RvY29scy9TZXJpYWw="
set_global_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvaGIvbmlvczIvcXRzX3FpaTU1MDA4LnBkZg=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_COMPONENT_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMF90aW1pbmdfYWRhcHRlcl8xOTUwX2JianQ2a3E="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIFN0cmVhbWluZyBUaW1pbmcgQWRhcHRlciBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_COMPONENT_VERSION "MTkuNS4w"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_COMPONENT_DESCRIPTION "VXNlZCB0byBjb25uZWN0IEF2YWxvbiBTdHJlYW1pbmcgU291cmNlIGFuZCBTaW5rIHdoaWNoIGhhdmUgbWlzbWF0Y2ggaW4gcmVhZHkgbGF0ZW5jeSBwcm9wZXJ0eQ=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0JyaWRnZXMgYW5kIEFkYXB0b3JzL1N0cmVhbWluZw=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL213aDE0MDk5NjAxODE2NDEvbXdoMTQwOTk1ODgyODczMg=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL2hjbzE0MjE2OTgwNDIwODcvaGNvMTQyMTY5ODAxMzQwOA=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_COMPONENT_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMF9hbHRlcmFfYXZhbG9uX3NjX2ZpZm9fMTkzMl9vbnBjb3Vx"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIFN0cmVhbWluZyBTaW5nbGUgQ2xvY2sgRklGTyBJbnRlbCBGUEdBIElQ"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_COMPONENT_VERSION "MTkuMy4y"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_COMPONENT_DESCRIPTION "U2luZ2xlIENsb2NrIEZJRk8gd2l0aCBBdmFsb24gU3RyZWFtaW5nIEludGVyZmFjZXM="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL09uIENoaXAgTWVtb3J5"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL3NmbzE0MDA3ODc5NTI5MzIvaWdhMTQwMTM5NTU2Mzc3OQ=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL2hjbzE0MjE2OTgwNDIwODcvaGNvMTQyMTY5NzY4OTMwMA=="
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_COMPONENT_NAME "YWx0ZXJhX2F2YWxvbl9zdF9ieXRlc190b19wYWNrZXRz"
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uLVNUIEJ5dGVzIHRvIFBhY2tldHMgQ29udmVydGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_COMPONENT_VERSION "MTkuMi4y"
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_COMPONENT_DESCRIPTION "QXZhbG9uLVNUIEJ5dGVzIHRvIFBhY2tldHMgQ29udmVydGVy"
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0JyaWRnZXMgYW5kIEFkYXB0b3JzL1N0cmVhbWluZw=="
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvaGIvbmlvczIvcXRzX3FpaTU1MDEyLnBkZg=="
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzEzMC9jdXJyZW50L3N0LWJ5dGVzLXRvLXBhY2tldHMtYW5kLXBhY2tldHMtdG8tYnl0ZXMtMzAxNzkuaHRtbA=="
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzEzMC9jdXJyZW50L3N0LWJ5dGVzLXRvLXBhY2tldHMtYW5kLXBhY2tldHMtdG8tYnl0ZXMtMzI1ODIuaHRtbA=="
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_COMPONENT_NAME "YWx0ZXJhX2F2YWxvbl9zdF9wYWNrZXRzX3RvX2J5dGVz"
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uLVNUIFBhY2tldHMgdG8gQnl0ZXMgQ29udmVydGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_COMPONENT_VERSION "MTkuMi4y"
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_COMPONENT_DESCRIPTION "VGhlIEF2YWxvbsKuIC1TVCBQYWNrZXRzIHRvIEJ5dGVzIENvbnZlcnRlciBjb3JlIHJlY2VpdmVzIHBhY2tldGl6ZWQgZGF0YSBhbmQgdHJhbnNmb3JtcyB0aGUgcGFja2V0cyB0byBieXRlc3RyZWFtcy4="
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0JyaWRnZXMgYW5kIEFkYXB0b3JzL1N0cmVhbWluZw=="
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvaGIvbmlvczIvcXRzX3FpaTU1MDEyLnBkZg=="
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzEzMC9jdXJyZW50L3N0LWJ5dGVzLXRvLXBhY2tldHMtYW5kLXBhY2tldHMtdG8tYnl0ZXMtMzAxNzkuaHRtbA=="
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzEzMC9jdXJyZW50L3N0LWJ5dGVzLXRvLXBhY2tldHMtYW5kLXBhY2tldHMtdG8tYnl0ZXMtMzI1ODIuaHRtbA=="
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_COMPONENT_NAME "YWx0ZXJhX2F2YWxvbl9wYWNrZXRzX3RvX21hc3Rlcg=="
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIFBhY2tldHMgdG8gVHJhbnNhY3Rpb24gQ29udmVydGVyIEludGVsIEZQR0EgSVA="
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_COMPONENT_VERSION "MTkuMi4y"
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_COMPONENT_DESCRIPTION "QXZhbG9uIFBhY2tldHMgdG8gVHJhbnNhY3Rpb24gQ29udmVydGVy"
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0JyaWRnZXMgYW5kIEFkYXB0b3JzL1N0cmVhbWluZw=="
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvaGIvbmlvczIvcXRzX3FpaTU1MDEzLnBkZg=="
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzEzMC9jdXJyZW50L3BhY2tldHMtdG8tdHJhbnNhY3Rpb25zLWNvbnZlcnRlci1jb3JlLTYxOTg4Lmh0bWw="
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzY4MzEzMC9jdXJyZW50L3BhY2tldHMtdG8tdHJhbnNhY3Rpb25zLWNvbnZlcnRlci1jb3JlLTYzOTUzLmh0bWw="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_COMPONENT_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMF9jaGFubmVsX2FkYXB0ZXJfMTkyMl9yZDU2dWZ5"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIFN0cmVhbWluZyBDaGFubmVsIEFkYXB0ZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_COMPONENT_VERSION "MTkuMi4y"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_COMPONENT_DESCRIPTION "VXNlZCB0byBjb25uZWN0IEF2YWxvbiBTdHJlYW1pbmcgU291cmNlIGFuZCBTaW5rIHRoYXQgaGF2ZSBtaXNtYXRjaGVzIGluIENoYW5uZWwgc2lnbmFsIHByb3BlcnRpZXM="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0JyaWRnZXMgYW5kIEFkYXB0b3JzL1N0cmVhbWluZw=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL213aDE0MDk5NjAxODE2NDEvbXdoMTQwOTk1ODgyODczMg=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL2hjbzE0MjE2OTgwNDIwODcvaGNvMTQyMTY5ODAxMzQwOA=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_COMPONENT_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMF9jaGFubmVsX2FkYXB0ZXJfMTkyMl81dnAzZDVh"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_COMPONENT_DISPLAY_NAME "QXZhbG9uIFN0cmVhbWluZyBDaGFubmVsIEFkYXB0ZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_COMPONENT_VERSION "MTkuMi4y"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_COMPONENT_DESCRIPTION "VXNlZCB0byBjb25uZWN0IEF2YWxvbiBTdHJlYW1pbmcgU291cmNlIGFuZCBTaW5rIHRoYXQgaGF2ZSBtaXNtYXRjaGVzIGluIENoYW5uZWwgc2lnbmFsIHByb3BlcnRpZXM="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0JyaWRnZXMgYW5kIEFkYXB0b3JzL1N0cmVhbWluZw=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL213aDE0MDk5NjAxODE2NDEvbXdoMTQwOTk1ODgyODczMg=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly9kb2N1bWVudGF0aW9uLmFsdGVyYS5jb20vIy9saW5rL2hjbzE0MjE2OTgwNDIwODcvaGNvMTQyMTY5ODAxMzQwOA=="
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_COMPONENT_NAME "YWx0ZXJhX3Jlc2V0X2NvbnRyb2xsZXI="
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_COMPONENT_DISPLAY_NAME "TWVybGluIFJlc2V0IENvbnRyb2xsZXIgSW50ZWwgRlBHQSBJUA=="
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_COMPONENT_VERSION "MTkuMi40"
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_COMPONENT_DESCRIPTION "Rm9yIHN5c3RlbXMgd2l0aCBtdWx0aXBsZSByZXNldCBpbnB1dHMsIHRoZSBNZXJsaW4gUmVzZXQgQ29udHJvbGxlciBPUnMgYWxsIHJlc2V0IGlucHV0cyBhbmQgZ2VuZXJhdGVzIGEgc2luZ2xlIHJlc2V0IG91dHB1dC4="
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_COMPONENT_GROUP "QmFzaWMgRnVuY3Rpb25zL0Nsb2NrczsgUExMcyBhbmQgUmVzZXRz"
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL3pjbjE1MTM5ODcyODI5MzUuaHRtbCNtd2gxNDA5OTU4ODI4NzMy"
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvZGFtL3d3dy9wcm9ncmFtbWFibGUvdXMvZW4vcGRmcy9saXRlcmF0dXJlL3VnL3VnLXFwcC1wbGF0Zm9ybS1kZXNpZ25lci5wZGY="
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL3Byb2dyYW1tYWJsZS9kb2N1bWVudGF0aW9uL2hjbzE0MTY4MzYxNDU1NTUuaHRtbCNoY28xNDE2ODM2NjUzMjIx"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi" -library "alt_mem_if_jtag_master_191" -name IP_COMPONENT_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMF9hbHRfbWVtX2lmX2p0YWdfbWFzdGVyXzE5MV8yeGJmcmJp"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi" -library "alt_mem_if_jtag_master_191" -name IP_COMPONENT_DISPLAY_NAME "YWx0X21lbV9pZiBKVEFHIHRvIEF2YWxvbiBNYXN0ZXIgQnJpZGdl"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi" -library "alt_mem_if_jtag_master_191" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi" -library "alt_mem_if_jtag_master_191" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi" -library "alt_mem_if_jtag_master_191" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi" -library "alt_mem_if_jtag_master_191" -name IP_COMPONENT_VERSION "MTkuMQ=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi" -library "alt_mem_if_jtag_master_191" -name IP_COMPONENT_GROUP "QnJpZGdlcyBhbmQgQWRhcHRlcnMvTWVtb3J5IE1hcHBlZA=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi" -library "alt_mem_if_jtag_master_191" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cDovL3d3dy5hbHRlcmEuY29tL2xpdGVyYXR1cmUvaGIvbmlvczIvcXRzX3FpaTU1MDExLnBkZg=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy" -library "emif_io96b_cal_200" -name IP_COMPONENT_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMF9lbWlmX2lvOTZiX2NhbF9hbHRfbWVtX2lmX2p0YWdfbWFzdGVyXzIwMF82ZXFsZWd5"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy" -library "emif_io96b_cal_200" -name IP_COMPONENT_DISPLAY_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMF9lbWlmX2lvOTZiX2NhbF9hbHRfbWVtX2lmX2p0YWdfbWFzdGVyXzIwMF82ZXFsZWd5"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy" -library "emif_io96b_cal_200" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy" -library "emif_io96b_cal_200" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy" -library "emif_io96b_cal_200" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy" -library "emif_io96b_cal_200" -name IP_COMPONENT_VERSION "Mi4wLjA="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMF9lbWlmX2lvOTZiX2NhbF8yMDBfcGk2eXc0cQ=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_DISPLAY_NAME "RU1JRiBDYWxpYnJhdGlvbiBJUA=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_VERSION "Mi4wLjA="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_DESCRIPTION "SW50ZWwgRXh0ZXJuYWwgTWVtb3J5IEludGVyZmFjZSBDYWxpYnJhdGlvbiBDb21wb25lbnQ="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_GROUP "TWVtb3J5IEludGVyZmFjZXMgYW5kIENvbnRyb2xsZXJz"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzc3MjUzOC5odG1s"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzc3MjYzNS5odG1s"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzgxNzQ2Ny5odG1s"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzgxNzM5Ni5odG1s"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMF9lbWlmX2lvOTZiX2xwZGRyNF9lbWlmX2lvOTZiX2NhbF8yMDBfb2d2bWVocQ=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_DISPLAY_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMF9lbWlmX2lvOTZiX2xwZGRyNF9lbWlmX2lvOTZiX2NhbF8yMDBfb2d2bWVocQ=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_VERSION "Mi4wLjA="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMF9lbWlmX2lvOTZiX2xwZGRyNF8yMDBfaHljdG1pcQ=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_DISPLAY_NAME "RXh0ZXJuYWwgTWVtb3J5IEludGVyZmFjZXMgKEVNSUYpIElQIC0gTFBERFI0"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_VERSION "Mi4wLjA="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_DESCRIPTION "SW50ZWwgRXh0ZXJuYWwgTWVtb3J5IEludGVyZmFjZXMgSVAgZm9yIExQRERSNCBEUkFNcw=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_GROUP "TWVtb3J5IEludGVyZmFjZXMgYW5kIENvbnRyb2xsZXJz"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzgxNzQ2Ny5odG1s"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzgxNzM5NC5odG1s"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_COMPONENT_DOCUMENTATION_LINK "aHR0cHM6Ly93d3cuaW50ZWwuY29tL2NvbnRlbnQvd3d3L3VzL2VuL2RvY3MvcHJvZ3JhbW1hYmxlLzgxNzM5Ni5odG1s"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_COMPONENT_NAME "ZWRfc3ludGhfZW1pZl9pbzk2Yl9scGRkcjRfMA=="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_COMPONENT_AUTHOR "SW50ZWwgQ29ycG9yYXRpb24="
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0" -library "ed_synth_emif_io96b_lpddr4_0" -name IP_COMPONENT_VERSION "MS4w"

set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_cs[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_cs[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_cs[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_ca[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_ca[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_ca[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_ca[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_ca[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_ca[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_ca[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_ca[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_ca[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_ca[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_ca[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_ca[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_ca[4]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_ca[4]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_ca[4]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_ca[5]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_ca[5]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_ca[5]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_cke[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_cke[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_cke[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[4]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[4]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[4]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[4]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[4]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[5]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[5]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[5]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[5]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[5]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[6]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[6]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[6]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[6]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[6]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[7]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[7]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[7]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[7]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[7]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[8]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[8]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[8]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[8]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[8]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[9]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[9]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[9]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[9]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[9]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[10]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[10]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[10]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[10]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[10]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[11]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[11]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[11]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[11]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[11]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[12]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[12]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[12]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[12]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[12]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[13]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[13]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[13]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[13]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[13]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[14]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[14]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[14]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[14]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[14]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[15]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[15]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[15]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[15]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[15]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[16]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[16]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[16]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[16]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[16]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[17]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[17]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[17]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[17]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[17]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[18]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[18]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[18]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[18]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[18]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[19]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[19]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[19]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[19]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[19]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[20]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[20]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[20]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[20]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[20]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[21]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[21]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[21]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[21]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[21]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[22]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[22]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[22]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[22]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[22]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[23]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[23]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[23]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[23]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[23]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[24]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[24]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[24]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[24]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[24]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[25]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[25]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[25]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[25]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[25]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[26]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[26]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[26]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[26]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[26]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[27]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[27]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[27]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[27]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[27]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[28]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[28]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[28]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[28]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[28]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[29]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[29]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[29]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[29]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[29]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[30]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[30]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[30]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[30]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[30]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dq[31]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dq[31]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[31]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dq[31]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dq[31]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "Differential 1.1-V LVSTL" -to "mem_0_dqs_t[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dqs_t[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dqs_t[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "Differential 1.1-V LVSTL" -to "mem_0_dqs_t[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dqs_t[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dqs_t[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "Differential 1.1-V LVSTL" -to "mem_0_dqs_t[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dqs_t[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dqs_t[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "Differential 1.1-V LVSTL" -to "mem_0_dqs_t[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dqs_t[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dqs_t[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "Differential 1.1-V LVSTL" -to "mem_0_dqs_c[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dqs_c[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dqs_c[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "Differential 1.1-V LVSTL" -to "mem_0_dqs_c[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dqs_c[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dqs_c[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "Differential 1.1-V LVSTL" -to "mem_0_dqs_c[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dqs_c[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dqs_c[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "Differential 1.1-V LVSTL" -to "mem_0_dqs_c[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dqs_c[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dqs_c[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dmi[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dmi[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dmi[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dmi[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dmi[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dmi[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dmi[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dmi[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dmi[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dmi[1]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dmi[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dmi[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dmi[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dmi[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dmi[2]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_dmi[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "PARALLEL_50_OHM_WITH_CALIBRATION" -to "mem_0_dmi[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dmi[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_dmi[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_dmi[3]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "Differential 1.1-V LVSTL" -to "mem_0_ck_t[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_ck_t[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_ck_t[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "Differential 1.1-V LVSTL" -to "mem_0_ck_c[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_ck_c[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_ck_c[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1-V LVSTL" -to "mem_0_reset_n[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name OUTPUT_TERMINATION "SERIES_40_OHM_WITH_CALIBRATION" -to "mem_0_reset_n[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_GROUP  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "mem_0_reset_n[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name RZQ_PIN_GROUP_NAME  ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_EMIF_RZQ_GROUP_0_CH0 -to "oct_rzqin_0[0]"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_STANDARD "1.1V True Differential Signaling" -to "ref_clk"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name INPUT_TERMINATION "DIFFERENTIAL" -to "ref_clk"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IO_RELATIVE_LOCATION_ASSIGNMENT IOPLL-A   -to "*arch_0|wrapper_pll|pll"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name PLL_REFCLK_INPUT_TYPE       NOT_BALANCED  -to "*arch_*|wrapper_pll|pll"
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name REQUIRE_PLL_INITIALIZATION_CLOCK ON       -to "*arch_*|wrapper_pll|pll"

set_global_assignment -library "altera_jtag_dc_streaming_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.v"]
set_global_assignment -library "altera_jtag_dc_streaming_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_jtag_dc_streaming.v"]
set_global_assignment -library "altera_jtag_dc_streaming_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_jtag_sld_node.v"]
set_global_assignment -library "altera_jtag_dc_streaming_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_jtag_streaming.v"]
set_global_assignment -library "altera_jtag_dc_streaming_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_avalon_st_clock_crosser.v"]
set_global_assignment -library "altera_jtag_dc_streaming_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_reset_synchronizer.v"]
set_global_assignment -library "altera_jtag_dc_streaming_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_std_synchronizer_nocut.v"]
set_global_assignment -library "altera_jtag_dc_streaming_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_base.v"]
set_global_assignment -library "altera_jtag_dc_streaming_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_remover.v"]
set_global_assignment -library "altera_jtag_dc_streaming_191" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_avalon_st_idle_inserter.v"]
set_global_assignment -library "altera_jtag_dc_streaming_191" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_avalon_st_pipeline_stage.sv"]
set_instance_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc"] -no_sdc_promotion  -no_auto_inst_discovery 
set_global_assignment -library "timing_adapter_1950" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "timing_adapter_1950/synth/ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq.sv"]
set_global_assignment -library "altera_avalon_sc_fifo_1932" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_sc_fifo_1932/synth/ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v"]
set_global_assignment -library "altera_avalon_st_bytes_to_packets_1922" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_st_bytes_to_packets_1922/synth/altera_avalon_st_bytes_to_packets.v"]
set_global_assignment -library "altera_avalon_st_packets_to_bytes_1922" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_st_packets_to_bytes_1922/synth/altera_avalon_st_packets_to_bytes.v"]
set_global_assignment -library "altera_avalon_packets_to_master_1922" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_avalon_packets_to_master_1922/synth/altera_avalon_packets_to_master.v"]
set_global_assignment -library "channel_adapter_1922" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "channel_adapter_1922/synth/ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy.sv"]
set_global_assignment -library "channel_adapter_1922" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "channel_adapter_1922/synth/ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a.sv"]
set_global_assignment -library "altera_reset_controller_1924" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_reset_controller_1924/synth/altera_reset_controller.v"]
set_global_assignment -library "altera_reset_controller_1924" -name VERILOG_FILE [file join $::quartus(qip_path) "altera_reset_controller_1924/synth/altera_reset_synchronizer.v"]
set_instance_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "altera_reset_controller_1924/synth/altera_reset_controller.sdc"] -no_sdc_promotion 
set_global_assignment -library "alt_mem_if_jtag_master_191" -name VERILOG_FILE [file join $::quartus(qip_path) "alt_mem_if_jtag_master_191/synth/ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi.v"]
set_global_assignment -library "emif_io96b_cal_200" -name VERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_fa_c2p_ssm.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_fa_p2c_ssm.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_iossm.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_seq.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SOURCE_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/iossm_cal_boot.hex"]
set_global_assignment -library "emif_io96b_cal_200" -name SOURCE_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/iossm_cal.hex"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_iossm.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_seq.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_fa.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_comp.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name MISC_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/cal_io96b_interface.svh"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/altera_emif_cal_gearbox.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/altera_emif_cal_gearbox_bidir.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_translator_1931_d46vvwa.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_reset_controller.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_avalon_st_bytes_to_packets.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_avalon_packets_to_master.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_master_ni_1962_2kryw2a.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_merlin_reorder_memory.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_7ekoqry.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_traffic_limiter_1921_bk6lvda.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_channel_adapter_1921_fkajlia.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_jy53pgi.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_ctb2miq.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_7b7u3ni.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_252f2xa.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_merlin_arbitrator.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/rd_pri_mux_cwyib4q.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/rd_comp_sel_kt2puei.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_channel_adapter_1921_5wnzrci.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_avalon_st_packets_to_bytes.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/wr_sipo_plus_kt2puei.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/wr_response_mem_kt2puei.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/wr_comp_sel_kt2puei.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/rd_response_mem_kt2puei.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/wr_sipo_plus_cwyib4q.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/wr_comp_sel_cwyib4q.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/rd_sipo_plus_kt2puei.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/rd_sipo_plus_cwyib4q.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vnonqiy.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_alj3kza.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_ysgnmwa.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/compare_eq.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/wr_response_mem_cwyib4q.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/rd_response_mem_cwyib4q.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/rd_pri_mux_kt2puei.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/rd_comp_sel_cwyib4q.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_o34766q.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_kt2puei.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/wr_pri_mux_kt2puei.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/wr_pri_mux_cwyib4q.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_h6wexfa.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_cgpn6xq.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_avalon_sc_fifo_1931_fzgstwy.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_merlin_burst_uncompressor.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_agent_1921_2inlndi.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_rcor4va.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_c2mlp5i.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_merlin_address_alignment.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_sqfzewq.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_glj62si.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_merlin_burst_adapter_uncmpr.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_merlin_burst_adapter_new.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_burst_adapter_1931_hbsisni.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_wrap_burst_converter.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_merlin_burst_adapter_13_1.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_incr_burst_converter.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_default_burst_converter.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_timing_adapter_1940_5ju4ddy.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/intel_axi4lite_injector_dcfifo_s.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/intel_axi4lite_injector_util.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/intel_axi4lite_injector_ph2.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_intel_axi4lite_injector_100_2yowc3a.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_hs_clk_xer_1940_hvja46q.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_hs_clk_xer_1940_4s7hdhy.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_mm_interconnect_1920_jmzr6ly.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_mm_interconnect_1920_5sovoyi.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_std_synchronizer_nocut.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_reset_synchronizer.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_avalon_st_pipeline_base.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/altera_avalon_st_clock_crosser.v"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_router_1921_vbaxzva.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_router_1921_nxsnrbi.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_router_1921_irryw4q.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_router_1921_wqohhgi.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_router_1921_4ytgf2y.sv"]
set_global_assignment -library "emif_io96b_cal_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_cal_200/synth/interconnect/ed_synth_dut_altera_merlin_router_1921_2jqun3q.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name VERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq.v"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/altera_std_synchronizer_nocut.v"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name MISC_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/emif_io96b_interface.svh"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/emif_io96b_lib.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/emif_io96b_clk_div.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_jedec_params.sv"]
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name TCL_ENTITY_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_timing_parameters.tcl"]
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name SDC_ENTITY_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sdc"] -no_sdc_promotion  -no_auto_inst_discovery 
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name TCL_ENTITY_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_timing_pins.tcl"]
set_instance_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name TCL_ENTITY_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_timing_utils.tcl"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_pin_locations.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_byte.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_byte_ctrl.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_cpa.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_c2p_hmc.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_p2c_hmc.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_c2p_lane.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_p2c_lane.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_noc.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_hmc_wide.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_hmc_slim.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_pa.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_pll.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_bufs_mem.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SOURCE_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_mc_wide_seq_pt_synth.hex"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SOURCE_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_mc_wide_seq_pt_synth.txt"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_bufs_mem.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_byte.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_byte_ctrl.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_cpa.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_noc.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_hmc_wide.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_hmc_slim.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_pa.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_pll.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_reftree.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_fbr_axi_adapter_wide.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_fbr_axi_adapter_slim.sv"]
set_global_assignment -library "emif_io96b_lpddr4_200" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "emif_io96b_lpddr4_200/synth/io96b_0/io0_ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv"]
set_global_assignment -library "ed_synth_emif_io96b_lpddr4_0" -name VERILOG_FILE [file join $::quartus(qip_path) "synth/ed_synth_emif_io96b_lpddr4_0.v"]


set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_TOOL_NAME "emif_io96b_lpddr4"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_TOOL_VERSION "2.0.0"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq" -library "emif_io96b_lpddr4_200" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_TOOL_NAME "emif_io96b_cal"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_TOOL_VERSION "2.0.0"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q" -library "emif_io96b_cal_200" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi" -library "alt_mem_if_jtag_master_191" -name IP_TOOL_NAME "alt_mem_if_jtag_master"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi" -library "alt_mem_if_jtag_master_191" -name IP_TOOL_VERSION "19.1"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi" -library "alt_mem_if_jtag_master_191" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_TOOL_NAME "altera_reset_controller"
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_TOOL_VERSION "19.2.4"
set_global_assignment -entity "altera_reset_controller" -library "altera_reset_controller_1924" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_TOOL_NAME "channel_adapter"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_TOOL_VERSION "19.2.2"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a" -library "channel_adapter_1922" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_TOOL_NAME "channel_adapter"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_TOOL_VERSION "19.2.2"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy" -library "channel_adapter_1922" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_TOOL_NAME "altera_avalon_packets_to_master"
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_TOOL_VERSION "19.2.2"
set_global_assignment -entity "altera_avalon_packets_to_master" -library "altera_avalon_packets_to_master_1922" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_TOOL_NAME "altera_avalon_st_packets_to_bytes"
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_TOOL_VERSION "19.2.2"
set_global_assignment -entity "altera_avalon_st_packets_to_bytes" -library "altera_avalon_st_packets_to_bytes_1922" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_TOOL_NAME "altera_avalon_st_bytes_to_packets"
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_TOOL_VERSION "19.2.2"
set_global_assignment -entity "altera_avalon_st_bytes_to_packets" -library "altera_avalon_st_bytes_to_packets_1922" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_TOOL_NAME "altera_avalon_sc_fifo"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_TOOL_VERSION "19.3.2"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq" -library "altera_avalon_sc_fifo_1932" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_TOOL_NAME "timing_adapter"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_TOOL_VERSION "19.5.0"
set_global_assignment -entity "ed_synth_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq" -library "timing_adapter_1950" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name IP_TOOL_NAME "altera_jtag_dc_streaming"
set_global_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name IP_TOOL_VERSION "19.1"
set_global_assignment -entity "altera_avalon_st_jtag_interface" -library "altera_jtag_dc_streaming_191" -name IP_TOOL_ENV "QsysPrimePro"

