 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : fir
Version: R-2020.09-SP5
Date   : Sun Apr 27 23:59:27 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: arready_tmp_reg
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: arready_tmp_reg
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  arready_tmp_reg/CK (DFFRQXL)             0.00       0.50 r
  arready_tmp_reg/Q (DFFRQXL)              0.22       0.72 r
  U4636/Y (NOR2XL)                         0.04       0.76 f
  arready_tmp_reg/D (DFFRQXL)              0.00       0.76 f
  data arrival time                                   0.76

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  arready_tmp_reg/CK (DFFRQXL)             0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: mul_ctrl1_reg
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: mul_ctrl2_reg
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  mul_ctrl1_reg/CK (DFFRQXL)               0.00       0.50 r
  mul_ctrl1_reg/Q (DFFRQXL)                0.25       0.75 f
  mul_ctrl2_reg/D (DFFRQX2)                0.00       0.75 f
  data arrival time                                   0.75

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  mul_ctrl2_reg/CK (DFFRQX2)               0.00       0.60 r
  library hold time                        0.01       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: op_cnter2_reg[5]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: op_cnter3_reg[5]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  op_cnter2_reg[5]/CK (DFFSQXL)            0.00       0.50 r
  op_cnter2_reg[5]/Q (DFFSQXL)             0.22       0.72 f
  op_cnter3_reg[5]/D (DFFSQXL)             0.00       0.72 f
  data arrival time                                   0.72

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  op_cnter3_reg[5]/CK (DFFSQXL)            0.00       0.60 r
  library hold time                       -0.02       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.72
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: op_cnter1_reg[6]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: op_cnter2_reg[6]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  op_cnter1_reg[6]/CK (DFFRQXL)            0.00       0.50 r
  op_cnter1_reg[6]/Q (DFFRQXL)             0.26       0.76 f
  op_cnter2_reg[6]/D (DFFRQXL)             0.00       0.76 f
  data arrival time                                   0.76

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  op_cnter2_reg[6]/CK (DFFRQXL)            0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: op_cnter1_reg[1]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: op_cnter2_reg[1]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  op_cnter1_reg[1]/CK (DFFRQXL)            0.00       0.50 r
  op_cnter1_reg[1]/Q (DFFRQXL)             0.27       0.77 f
  op_cnter2_reg[1]/D (DFFRQXL)             0.00       0.77 f
  data arrival time                                   0.77

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  op_cnter2_reg[1]/CK (DFFRQXL)            0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.77
  -----------------------------------------------------------
  slack (MET)                                         0.14


1
