/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "mediatek,MT6853";
	interrupt-parent = <0x1>;
	model = "MT6853";

	2x1_sub_common@1502f000 {
		clock-names = "scp-isp";
		clocks = <0x48 0x7>;
		compatible = "mediatek,2x1_sub_common", "mediatek,smi_common";
		mediatek,smi-id = <0x1c>;
		reg = <0x0 0x1502f000 0x0 0x1000>;
	};

	__symbols__ {
		accdet = "/accdet";
		adc = "/mt6360_pmu_dts/adc";
		adsp_common = "/adsp_common@10800000";
		adsp_core0 = "/adsp_core0@10820000";
		afe = "/mt6853-afe-pcm@11210000";
		als = "/als";
		apdma = "/dma-controller@10217a80";
		apmixed = "/apmixed@1000c000";
		apu0 = "/apu0@19030000";
		apu1 = "/apu1@19031000";
		apu_conn = "/apu_conn@19020000";
		apu_vcore = "/apu_vcore@19029000";
		apuart0 = "/serial@11002000";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_miso2_off = "/pinctrl/aud_dat_miso2_off";
		aud_dat_miso2_on = "/pinctrl/aud_dat_miso2_on";
		aud_dat_miso_ch34_off = "/pinctrl/aud_dat_miso_ch34_off";
		aud_dat_miso_ch34_on = "/pinctrl/aud_dat_miso_ch34_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_dat_mosi_ch34_off = "/pinctrl/aud_dat_mosi_ch34_off";
		aud_dat_mosi_ch34_on = "/pinctrl/aud_dat_mosi_ch34_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		audio = "/audio@11210000";
		auxadc = "/auxadc@11001000";
		bat_gm30 = "/battery";
		boot_dramboost = "/boot_dramboost";
		btcvsd_snd = "/mtk-btcvsd-snd@18050000";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		camera_af_hw_node = "/camera_af_hw_node";
		camsys = "/camsys@1a000000";
		camsys_a = "/camsys_a@1a04f000";
		camsys_b = "/camsys_b@1a06f000";
		camsys_c = "/camsys_c@1a08f000";
		camsys_main = "/camsys_main@1a000000";
		camsys_rawa = "/camsys_rawa@1a04f000";
		camsys_rawb = "/camsys_rawb@1a06f000";
		charger = "/charger";
		chosen = "/chosen";
		clk13m = "/clocks/clk13m";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		clk_null = "/clocks/clk_null";
		clkitg = "/clkitg";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		consys = "/consys@18002000";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@004";
		cpu5 = "/cpus/cpu@005";
		cpu6 = "/cpus/cpu@100";
		cpu7 = "/cpus/cpu@101";
		cpumssv = "/cpumssv";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpupm_sysram = "/mtk_lpm/cpupm-sysram@0011b000";
		dcm = "/dcm@10001000";
		dfd_cache = "/dfd_cache";
		disp_aal0 = "/disp_aal0@1400c000";
		disp_ccorr0 = "/disp_ccorr0@1400b000";
		disp_ccorr1 = "/disp_ccorr1@1400a000";
		disp_color0 = "/disp_color0@14009000";
		disp_dither0 = "/disp_dither0@1400f000";
		disp_dsc_wrap = "/disp_dsc_wrap@14012000";
		disp_gamma0 = "/disp_gamma0@1400d000";
		disp_mutex0 = "/disp_mutex@14001000";
		disp_ovl0 = "/disp_ovl0@14005000";
		disp_ovl0_2l = "/disp_ovl0_2l@14006000";
		disp_postmask0 = "/disp_postmask0@1400e000";
		disp_pwm = "/disp_pwm0@1100e000";
		disp_rdma0 = "/disp_rdma0@14007000";
		disp_rsz0 = "/disp_rsz0@14008000";
		disp_wdma0 = "/disp_wdma0@14014000";
		dispsys_config = "/dispsys_config@14000000";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		dpmaif = "/dpmaif@10014000";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		dsi0 = "/dsi@14013000";
		dsi_te = "/dsi_te";
		dvfsp = "/dvfsp@0011bc00";
		dvfsrc = "/dvfsrc@10012000";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		eem_fsm = "/eem_fsm@11278000";
		eemgpu_fsm = "/eemgpu_fsm@1100b000";
		eint = "/apirq@1000b000";
		emicen = "/emicen@10219000";
		emichn = "/emichn@10235000";
		ext_spk_amp_off = "/pinctrl/ext_spk_amp_off";
		ext_spk_amp_on = "/pinctrl/ext_spk_amp_on";
		extcon_usb = "/extcon_usb";
		flashlight_core = "/flashlight_core";
		flashlights_aw3642 = "/flashlights_aw3642";
		flashlights_mt6360 = "/flashlights_mt6360";
		fpc_interrupt = "/fpc_interrupt";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_sec = "/gce_mbox_sec@10228000";
		gic = "/interrupt-controller";
		goodix_fp = "/fingerprint";
		gpio = "/gpio@10005000";
		gpio_usage_mapping = "/gpio_usage_mapping";
		gyro = "/gyro";
		hwrng = "/hwrng";
		i2c0 = "/i2c0@11e00000";
		i2c1 = "/i2c1@11d20000";
		i2c10 = "/i2c10@11015000";
		i2c11 = "/i2c11@11017000";
		i2c2 = "/i2c2@11d21000";
		i2c3 = "/i2c3@11cb0000";
		i2c4 = "/i2c4@11d22000";
		i2c5 = "/i2c5@11d00000";
		i2c6 = "/i2c6@11f00000";
		i2c7 = "/i2c7@11d01000";
		i2c8 = "/i2c8@11d02000";
		i2c9 = "/i2c9@11d03000";
		i2c_common = "/i2c_common";
		imgsys1 = "/imgsys1@15020000";
		imgsys2 = "/imgsys2@15820000";
		imgsys2_config = "/imgsys2_config@15820000";
		imgsys_config = "/imgsys_config@15020000";
		imp_iic_wrap_c = "/imp_iic_wrap_c@11007000";
		imp_iic_wrap_e = "/imp_iic_wrap_e@11cb1000";
		imp_iic_wrap_n = "/imp_iic_wrap_n@11f01000";
		imp_iic_wrap_s = "/imp_iic_wrap_s@11d04000";
		imp_iic_wrap_w = "/imp_iic_wrap_w@11e01000";
		imp_iic_wrap_ws = "/imp_iic_wrap_ws@11d23000";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		infracfg_ao = "/infracfg_ao@10001000";
		iocfg_bl = "/iocfg_bl@11d30000";
		iocfg_bm = "/iocfg_bm@11d10000";
		iocfg_br = "/iocfg_br@11d40000";
		iocfg_lm = "/iocfg_lm@11e20000";
		iocfg_rb = "/iocfg_rb@11c30000";
		iocfg_rm = "/iocfg_rm@11c20000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		iocfg_tl = "/iocfg_tl@11f30000";
		iommu0 = "/m4u@14016000";
		iommu0_bank1 = "/m4u@14017000";
		iommu0_bank2 = "/m4u@14018000";
		iommu0_bank3 = "/m4u@14019000";
		iommu0_sec = "/m4u@1401a000";
		iommu1 = "/m4u@19010000";
		iommu1_bank1 = "/m4u@19011000";
		iommu1_bank2 = "/m4u@19012000";
		iommu1_bank3 = "/m4u@19013000";
		iommu1_sec = "/m4u@19014000";
		ion = "/iommu";
		ipesys = "/ipesys@1b000000";
		ipesys_config = "/ipesys_config@1b000000";
		irq_nfc = "/irq_nfc";
		irtx_pwm = "/irtx_pwm";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		keypad = "/kp@10010000";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		level_vpu_core0 = "/mtk_lpm/irq-remain-list/level_vpu_core0";
		level_vpu_core1 = "/mtk_lpm/irq-remain-list/level_vpu_core1";
		lk_charger = "/lk_charger";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		main_pmic = "/pwrap@10026000/mt6359-pmic";
		mali = "/mali@13000000";
		mcucfg = "/mcucfg@0c530000";
		mcucfg1 = "/mcucfg1@0c530000";
		mcusys_ctrl = "/mcusys-ctrl@0c53a000";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		md_auxadc = "/md_auxadc";
		mddriver = "/mddriver";
		mdp_aal0 = "/mdp_aal0@1f005000";
		mdp_aal1 = "/mdp_aal1@1f006000";
		mdp_color0 = "/mdp_color0@1f00e000";
		mdp_hdr0 = "/mdp_hdr0@1f007000";
		mdp_mutex = "/mdp_mutex@1f001000";
		mdp_rdma0 = "/mdp_rdma0@1f003000";
		mdp_rdma1 = "/mdp_rdma1@1f004000";
		mdp_rsz0 = "/mdp_rsz@1f008000";
		mdp_rsz1 = "/mdp_rsz1@1f009000";
		mdp_tdshp0 = "/mdp_tdshp0@1f00c000";
		mdp_tdshp1 = "/mdp_tdshp1@1f00d000";
		mdp_wrot0 = "/mdp_wrot0@1f00a000";
		mdp_wrot1 = "/mdp_wrot1@1f00b000";
		mdpsys_clk = "/syscon@1f000000";
		mdpsys_config = "/mdpsys_config@1f000000";
		memory_ssmr_features = "/memory-ssmr-features";
		mfgcfg = "/mfgcfg@13fbf000";
		mipi_tx_config0 = "/mipi_tx_config@11e50000";
		mmsys_config = "/mmsys_config@14000000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		msdc0 = "/msdc@11230000";
		msdc0_pins_default = "/pinctrl/msdc0@default";
		msdc0_pins_hs200 = "/pinctrl/msdc0@hs200";
		msdc0_pins_hs400 = "/pinctrl/msdc0@hs400";
		msdc0_register_setting_default = "/pinctrl/msdc0@register_default";
		msdc1 = "/msdc@11240000";
		msdc1_ins = "/msdc1_ins";
		msdc1_pins_ddr50 = "/pinctrl/msdc1@ddr50";
		msdc1_pins_default = "/pinctrl/msdc1@default";
		msdc1_pins_hs200 = "/pinctrl/msdc1@hs200";
		msdc1_pins_sdr104 = "/pinctrl/msdc1@sdr104";
		msdc1_pins_sdr50 = "/pinctrl/msdc1@sdr50";
		msdc1_register_setting_default = "/pinctrl/msdc1@register_default";
		mt6315_3 = "/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		mt6359_misc = "/pwrap@10026000/mt6359-pmic/mt6359_misc";
		mt6359_rtc = "/pwrap@10026000/mt6359-pmic/mt6359_rtc";
		mt6359_snd = "/mt6359_snd";
		mt6359regulator = "/pwrap@10026000/mt6359-pmic/mt6359regulator";
		mt635x_ot_debug = "/pwrap@10026000/mt6359-pmic/mt635x-ot-debug";
		mt6360_ldo = "/mt6360_ldo_dts";
		mt6360_pmic = "/mt6360_pmic_dts";
		mt6360_pmu = "/mt6360_pmu_dts";
		mt6360_typec = "/type_c_port0";
		mt_charger = "/mt_charger";
		mt_cpufreq = "/mt_cpufreq";
		mt_pmic_va09_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_va12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_vaud18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vaux18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vcamio_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn13_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_vcore_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vefuse_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vemc_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vfe28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vibr_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vio18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vio28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vm18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
		mt_pmic_vmodem_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpa_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vproc2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vpu_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vrf12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vrfck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vs1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vs2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vsim1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
		mt_pmic_vufs_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vusb_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vxo22_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mtk_composite_v4l2_2 = "/mtk_composite_v4l2_2";
		mtk_lpm = "/mtk_lpm";
		mtkfb = "/mtkfb@0";
		mtu3_0 = "/mtu3_0@11200000";
		nfc = "/nfc";
		odm = "/odm";
		oppo_fp_common = "/oppo_fp_common";
		oppo_secure_common = "/oppo_secure_common";
		pd_adapter = "/pd_adapter";
		pericfg = "/pericfg@10003000";
		phy_tuning = "/phy_tuning";
		pio = "/pinctrl";
		pmic = "/pwrap@10026000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@10026000/mt6359-pmic/mt635x-auxadc";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		pmic_oc_debug = "/pwrap@10026000/mt6359-pmic/pmic-oc-debug";
		ptp3 = "/ptp3";
		pwrap = "/pwrap@10026000";
		pwraph = "/pwraphal@10026000";
		radio_md_cfg = "/radio_md_cfg";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		reserved_memory = "/reserved-memory";
		scp = "/scp_par_top@0x10720000";
		scp_infra = "/scp_infra@10001000";
		scpsys = "/scpsys@10001000";
		sia81xx_L = "/sia81xx@L";
		sia81xx_gpio_L = "/pinctrl/sia81xx_gpio_L";
		silead_fp = "/silead_fp";
		slbc = "/slbc";
		sleep = "/sleep@10006000";
		smart_pa = "/smart_pa";
		smi_larb0 = "/smi_larb0@14003000";
		smi_larb1 = "/smi_larb1@14004000";
		smi_larb11 = "/smi_larb11@1582e000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		smi_larb19 = "/smi_larb19@1b10f000";
		smi_larb2 = "/smi_larb2@1f002000";
		smi_larb20 = "/smi_larb20@1b00f000";
		smi_larb4 = "/smi_larb4@1602e000";
		smi_larb7 = "/smi_larb7@17010000";
		smi_larb9 = "/smi_larb9@1502e000";
		snd_audio_dsp = "/snd_audio_dsp";
		sound = "/sound";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		spmi_bus = "/spmi@10027000";
		spmtwam = "/spmtwam@10006000";
		subpmic_pmu_eint = "/subpmic_pmu_eint";
		swtp = "/swtp";
		swtp_1 = "/swtp_1";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tcpc_pd = "/tcpc_pd";
		timer = "/timer";
		topckgen = "/topckgen@10000000";
		toprgu = "/toprgu@10007000";
		touch = "/touch";
		udi = "/udi@10005000";
		ufshci = "/ufshci@11270000";
		upower = "/upower";
		usb0phy = "/usb0phy@11e40000";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@1602f000";
		venc_gcon = "/venc_gcon@17000000";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vpu_core0 = "/vpu_core0@19030000";
		vpu_core1 = "/vpu_core1@19031000";
		xhci0 = "/usb_xhci@11200000";
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0x10b>;
	};

	adsp_common@10800000 {
		#mbox-cells = <0x1>;
		adsp-rsv-audio = <0x5c0000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-ipidma-a = <0x200000>;
		adsp-rsv-logger-a = <0x80000>;
		clock-names = "scp_sys_adsp", "clk_adsp_ck_cg", "clk_top_adsp_sel", "clk_top_clk26m", "clk_top_adsppll", "clk_top_scp_sel";
		clocks = <0x48 0xe 0x56 0x0 0x3d 0xcb 0x3d 0x56 0x3d 0x36 0x3d 0x9b>;
		compatible = "mediatek,adsp_common";
		interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3";
		interrupts = <0x0 0x1c2 0x4 0x0 0x1c3 0x4 0x0 0x1c4 0x4 0x0 0x1c5 0x4>;
		phandle = <0x57>;
		reg = <0x0 0x1080b000 0x0 0x50 0x0 0x10806000 0x0 0x100 0x0 0x10806100 0x0 0x4 0x0 0x1080610c 0x0 0x4 0x0 0x1080b050 0x0 0x4 0x0 0x10807000 0x0 0x100 0x0 0x10807100 0x0 0x4 0x0 0x1080710c 0x0 0x4 0x0 0x1080b054 0x0 0x4 0x0 0x10808000 0x0 0x100 0x0 0x10808100 0x0 0x4 0x0 0x1080810c 0x0 0x4 0x0 0x1080b058 0x0 0x4 0x0 0x10809000 0x0 0x100 0x0 0x10809100 0x0 0x4 0x0 0x1080910c 0x0 0x4 0x0 0x1080b05c 0x0 0x4>;
		reg-names = "cfg_secure", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init";
	};

	adsp_core0@10820000 {
		compatible = "mediatek,adsp_core_0";
		interrupts = <0x0 0x1bc 0x4 0x0 0x1be 0x4 0x0 0x1c0 0x4>;
		mboxes = <0x57 0x0 0x57 0x1>;
		phandle = <0x11d>;
		reg = <0x0 0x10800000 0x0 0x6000 0x0 0x10840000 0x0 0x9000 0x0 0x10820000 0x0 0x8000>;
		system = <0x0 0x56000000 0x0 0x900000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x0 0x10016000 0x0 0x1000>;
	};

	aliases {
		ccorr0 = "/disp_ccorr0@1400b000";
		ccorr1 = "/disp_ccorr1@1400a000";
		dsi0 = "/dsi@14013000";
		ovl0 = "/disp_ovl0@14005000";
		ovl3 = "/disp_ovl0_2l@14006000";
		rdma0 = "/disp_rdma0@14007000";
	};

	als {
		phandle = <0x107>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x0 0x127 0x1>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		interrupts = <0x0 0xc2 0x4>;
		reg = <0x0 0x10209000 0x0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		interrupts = <0x0 0xc4 0x4>;
		reg = <0x0 0x1020b000 0x0 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		interrupts = <0x0 0xc6 0x4>;
		reg = <0x0 0x1023c000 0x0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		interrupts = <0x0 0xc7 0x4>;
		reg = <0x0 0x1023e000 0x0 0x1000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x0 0x1024c000 0x0 0x1000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0x0 0x1025c000 0x0 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x0 0x10014000 0x0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021b800 0x0 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x0 0x1021bc00 0x0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014800 0x0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x0 0x10014c00 0x0 0x400>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x0 0x1021b400 0x0 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x0 0x10014400 0x0 0x400>;
	};

	apdma@10217000 {
		compatible = "mediatek,apdma";
		reg = <0x0 0x10217000 0x0 0x1000>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		phandle = <0x36>;
		reg = <0x0 0x1000b000 0x0 0x1000>;
	};

	apmixed@1000c000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6853-apmixedsys", "syscon";
		phandle = <0x53>;
		reg = <0x0 0x1000c000 0x0 0xe00>;
	};

	apu0@19030000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu0", "mediatek,mt6853-apu0", "syscon";
		phandle = <0xa0>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x19030000 0x0 0x1000>;
	};

	apu1@19031000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu1", "mediatek,mt6853-apu1", "syscon";
		phandle = <0xa1>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x19031000 0x0 0x1000>;
	};

	apu_conn@19020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu_conn", "mediatek,mt6853-apu_conn", "syscon";
		phandle = <0x99>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x19020000 0x0 0x1000>;
	};

	apu_vcore@19029000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,apu_vcore", "mediatek,mt6853-apu_vcore", "syscon";
		phandle = <0xa2>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x19029000 0x0 0x1000>;
	};

	apusys_mnoc@1906e000 {
		compatible = "mediatek,apusys_mnoc";
		interrupts = <0x0 0x198 0x4>;
		reg = <0x0 0x1906e000 0x0 0x2000 0x0 0x19001000 0x0 0x1000 0x0 0x19020000 0x0 0x1000 0x0 0x10001000 0x0 0x1000 0x0 0x10215000 0x0 0x1000>;
	};

	apusys_power {
		clock-names = "clk_top_dsp_sel", "clk_top_dsp1_sel", "clk_top_dsp1_npupll_sel", "clk_top_dsp2_sel", "clk_top_dsp2_npupll_sel", "clk_top_ipu_if_sel", "clk_apu_core0_jtag_cg", "clk_apu_core0_axi_m_cg", "clk_apu_core0_apu_cg", "clk_apu_core1_jtag_cg", "clk_apu_core1_axi_m_cg", "clk_apu_core1_apu_cg", "clk_apu_conn_ahb_cg", "clk_apu_conn_axi_cg", "clk_apu_conn_isp_cg", "clk_apu_conn_emi_26m_cg", "clk_apu_conn_vpu_udi_cg", "clk_apu_conn_mnoc_cg", "clk_apu_conn_tcm_cg", "clk_apu_conn_md32_cg", "clk_apu_conn_iommu_0_cg", "clk_apu_conn_md32_32k_cg", "clk_apusys_vcore_ahb_cg", "clk_apusys_vcore_axi_cg", "clk_apusys_vcore_adl_cg", "clk_apusys_vcore_qos_cg", "clk_top_clk26m", "clk_top_mainpll_d4_d2", "clk_top_univpll_d4_d2", "clk_top_univpll_d6_d2", "clk_top_mmpll_d6", "clk_top_mmpll_d5", "clk_top_mmpll_d4", "clk_top_univpll_d5", "clk_top_univpll_d6", "clk_top_univpll_d4", "clk_top_univpll_d3", "clk_top_mainpll_d6", "clk_top_mainpll_d4", "clk_top_mainpll_d3", "clk_top_mainpll_d9", "clk_top_tvdpll_ck", "clk_top_npupll_ck", "clk_apmixed_npupll_rate", "mtcmos_scp_sys_vpu";
		clocks = <0x3d 0xa5 0x3d 0xa6 0x3d 0xa7 0x3d 0xa8 0x3d 0xa9 0x3d 0xaa 0xa0 0x2 0xa0 0x1 0xa0 0x0 0xa1 0x2 0xa1 0x1 0xa1 0x0 0x99 0x1 0x99 0x2 0x99 0x3 0x99 0x6 0x99 0x7 0x99 0xc 0x99 0xd 0x99 0xe 0x99 0xf 0x99 0x10 0xa2 0x0 0xa2 0x1 0xa2 0x2 0xa2 0x3 0x3d 0x56 0x3d 0x3 0x3d 0x1e 0x3d 0x27 0x3d 0x3e 0x3d 0x3b 0x3d 0x38 0x3d 0x21 0x3d 0x26 0x3d 0x1d 0x3d 0x1c 0x3d 0xb 0x3d 0x2 0x3d 0x1 0x3d 0x13 0x3d 0x43 0x3d 0x42 0x53 0xd 0x48 0x12>;
		compatible = "mediatek,apusys_power";
		reg = <0x0 0x190f0000 0x0 0x1000 0x0 0x190f1000 0x0 0x1000 0x0 0x19029000 0x0 0x1000>;
		reg-names = "apusys_rpc", "apusys_pcu", "apusys_vcore";
		vcore-supply = <0x3c>;
		vsram_apu-supply = <0x9f>;
		vvpu-supply = <0x4b>;
		vvpu_6315-supply = <0x9e>;
	};

	apusys_reviser@19021000 {
		compatible = "mediatek,apusys_reviser";
		interrupts = <0x0 0x198 0x4>;
		iommus = <0x8c 0x2a2>;
		reg = <0x0 0x19021000 0x0 0x1000 0x0 0x1d800000 0x0 0x200000 0x0 0x1d000000 0x0 0x100000 0x0 0x19001000 0x0 0x1000>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		interrupts = <0x0 0xd3 0x4>;
		reg = <0x0 0x10008000 0x0 0x1000>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
	};

	audio@11210000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,audio", "mediatek,mt6853-audio", "syscon";
		mediatek,btcvsd_snd = <0x59>;
		phandle = <0x5a>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x11210000 0x0 0x2000>;
	};

	audio_sram@11212000 {
		block_size = <0x1000>;
		compatible = "mediatek,audio_sram";
		mode_size = <0x12000 0x18000>;
		prefer_mode = <0x0>;
		reg = <0x0 0x11212000 0x0 0x18000>;
	};

	auxadc@11001000 {
		#io-channel-cells = <0x1>;
		clock-names = "main";
		clocks = <0x2a 0x21>;
		compatible = "mediatek,mt6768-auxadc";
		interrupts = <0x0 0x40 0x1>;
		mediatek,cali-efuse-index = <0x71>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0xa>;
		mediatek,cali-oe-bit = <0x0>;
		phandle = <0x4c>;
		reg = <0x0 0x11001000 0x0 0x1000>;
	};

	battery {
		ACTIVE_TABLE = <0x0>;
		CAR_TUNE_VALUE = <0x63>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x0>;
		DIFFERENCE_FULLOCV_ITH = <0xfa>;
		EMBEDDED_SEL = <0x1>;
		FG_METER_RESISTANCE = <0x64>;
		KEEP_100_PERCENT = <0x2>;
		MULTI_TEMP_GAUGE0 = <0x1>;
		PMIC_MIN_VOL = <0x82dc>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		R_FG_VALUE = <0xa>;
		SHUTDOWN_1_TIME = <0x1e>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0xa>;
		TEMPERATURE_T3 = <0x0>;
		TEMPERATURE_T4 = <0xfffffff6>;
		compatible = "mediatek,bat_gm30";
		enable_tmp_intr_suspend = <0x0>;
		g_FG_PSEUDO100_T0 = <0x62>;
		g_FG_PSEUDO100_T1 = <0x60>;
		g_FG_PSEUDO100_T2 = <0x5f>;
		g_FG_PSEUDO100_T3 = <0x5d>;
		g_FG_PSEUDO100_T4 = <0x5d>;
		io-channel-names = "auxadc6-batt_id_v";
		io-channels = <0x4c 0x6>;
		phandle = <0x10c>;
	};

	boot_dramboost {
		boost_opp = <0x0>;
		compatible = "mediatek,dvfsrc-boost";
		phandle = <0xfa>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x0 0x1021f000 0x0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	btif@1100c000 {
		clock-names = "btifc", "apdmac";
		clocks = <0x2a 0x1a 0x2a 0x72>;
		compatible = "mediatek,btif";
		interrupts = <0x0 0x9e 0x4 0x0 0x98 0x4 0x0 0x99 0x4>;
		reg = <0x0 0x1100c000 0x0 0x1000 0x0 0x10217d80 0x0 0x80 0x0 0x10217e00 0x0 0x80>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		interrupt = <0x0 0xc9 0x4>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		reg = <0x0 0x10208000 0x0 0x1000 0x0 0x10001000 0x0 0x1000>;
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		mediatek,at_id = <0x10 0x30 0x70>;
		mediatek,enabled_tracer = <0x1 0x1 0x1>;
		mediatek,num_tracer = <0x3>;
		reg = <0x0 0xd040000 0x0 0x100 0x0 0xd01a000 0x0 0x1000 0x0 0xd041000 0x0 0x3000 0x0 0xd010000 0x0 0x1000 0x0 0xd040800 0x0 0x100 0x0 0xd040900 0x0 0x100 0x0 0xd040a00 0x0 0x100>;
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		err_level = <0x0>;
		interrupts = <0x0 0x1 0x4 0x0 0x2 0x4 0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4 0x0 0x6 0x4 0x0 0x7 0x4 0x0 0x8 0x4 0x0 0x0 0x4>;
		version = <0x2>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		interrupts = <0x0 0x140 0x4>;
		reg = <0x0 0x1a030000 0x0 0x8000>;
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x0 0x1a038000 0x0 0x8000>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		interrupts = <0x0 0x141 0x4>;
		reg = <0x0 0x1a050000 0x0 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x0 0x1a058000 0x0 0x8000>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		reg = <0x0 0x1a070000 0x0 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x0 0x1a078000 0x0 0x8000>;
	};

	cam_smi_subcom@1a00c000 {
		clock-names = "scp-cam";
		clocks = <0x48 0xf>;
		compatible = "mediatek,cam_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x1a>;
		reg = <0x0 0x1a00c000 0x0 0x1000>;
	};

	cam_smi_subcom@1a00d000 {
		clock-names = "scp-cam";
		clocks = <0x48 0xf>;
		compatible = "mediatek,cam_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x1b>;
		reg = <0x0 0x1a00d000 0x0 0x1000>;
	};

	camera_af_hw_node {
		compatible = "mediatek, camera_af_lens";
		phandle = <0x146>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		interrupts = <0x0 0x147 0x4>;
		reg = <0x0 0x1a092000 0x0 0x1000>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		interrupts = <0x0 0x148 0x4>;
		reg = <0x0 0x1a093000 0x0 0x1000>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		interrupts = <0x0 0x149 0x4>;
		reg = <0x0 0x1a094000 0x0 0x1000>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		interrupts = <0x0 0x14a 0x4>;
		reg = <0x0 0x1a095000 0x0 0x1000>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		interrupts = <0x0 0x14e 0x4>;
		reg = <0x0 0x1a096000 0x0 0x1000>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		interrupts = <0x0 0x14f 0x4>;
		reg = <0x0 0x1a097000 0x0 0x1000>;
	};

	camsys@1a000000 {
		clock-names = "ISP_SCP_SYS_CAM", "ISP_SCP_SYS_RAWA", "ISP_SCP_SYS_RAWB", "CAMSYS_CAM_CGPDN", "CAMSYS_CAMTG_CGPDN", "CAMSYS_CAMSV0_CGPDN", "CAMSYS_CAMSV1_CGPDN", "CAMSYS_CAMSV2_CGPDN", "CAMSYS_LARB13_CGPDN", "CAMSYS_LARB14_CGPDN", "CAMSYS_CCU0_CGPDN", "CAMSYS_SENINF_CGPDN", "CAMSYS_MAIN_CAM2MM_GALS_CGPDN", "CAMSYS_RAWALARB16_CGPDN", "CAMSYS_RAWACAM_CGPDN", "CAMSYS_RAWATG_CGPDN", "CAMSYS_RAWBLARB17_CGPDN", "CAMSYS_RAWBCAM_CGPDN", "CAMSYS_RAWBTG_CGPDN", "TOPCKGEN_TOP_MUX_CCU", "TOPCKGEN_TOP_MUX_CAMTM";
		clocks = <0x48 0xf 0x48 0x10 0x48 0x11 0x7d 0x3 0x7d 0x4 0x7d 0x6 0x7d 0x7 0x7d 0x8 0x7d 0x0 0x7d 0x1 0x7d 0x9 0x7d 0x5 0x7d 0xf 0x88 0x0 0x88 0x1 0x88 0x2 0x89 0x0 0x89 0x1 0x89 0x2 0x3d 0xa4 0x3d 0xcf>;
		compatible = "mediatek,camsys", "syscon";
		phandle = <0x14a>;
		reg = <0x0 0x1a000000 0x0 0x10000>;
	};

	camsys_a@1a04f000 {
		compatible = "mediatek,camsys_a";
		phandle = <0x14b>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	camsys_b@1a06f000 {
		compatible = "mediatek,camsys_b";
		phandle = <0x14c>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	camsys_c@1a08f000 {
		compatible = "mediatek,camsys_c";
		phandle = <0x14d>;
		reg = <0x0 0x1a08f000 0x0 0x1000>;
	};

	camsys_main@1a000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_main", "mediatek,mt6853-camsys_main", "syscon";
		phandle = <0x7d>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x1a000000 0x0 0x1000>;
	};

	camsys_rawa@1a04f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawa", "mediatek,mt6853-camsys_rawa", "syscon";
		phandle = <0x88>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x1a04f000 0x0 0x1000>;
	};

	camsys_rawb@1a06f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,camsys_rawb", "mediatek,mt6853-camsys_rawb", "syscon";
		phandle = <0x89>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x1a06f000 0x0 0x1000>;
	};

	ccu@1a101000 {
		clock-names = "CCU_CLK_CAM_CCU", "CCU_CLK_TOP_MUX", "CAM_PWR";
		clocks = <0x7d 0x9 0x3d 0xa4 0x48 0xf>;
		compatible = "mediatek,ccu";
		interrupts = <0x0 0x14b 0x4>;
		reg = <0x0 0x1a101000 0x0 0x1000>;
	};

	charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x1e8480>;
		algorithm_name = "SwitchCharging2";
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = <0xc3500>;
		battery_cv = <0x426030>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		cable_imp_threshold = <0x2bb>;
		charging_host_charger_current = <0x16e360>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		compatible = "mediatek,charger";
		dual_polling_ieoc = <0xb71b0>;
		enable_dynamic_mivr;
		enable_min_charge_temp;
		enable_type_c;
		high_temp_to_enter_pe40 = <0x27>;
		high_temp_to_leave_pe40 = <0x2e>;
		ibus_err = <0xe>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_below_t0_cv = <0x3da540>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		low_temp_to_enter_pe40 = <0x10>;
		low_temp_to_leave_pe40 = <0xa>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		max_charger_voltage = <0x632ea0>;
		max_dmivr_charger_current = <0x155cc0>;
		min_charge_temp = <0x0>;
		min_charge_temp_plus_x_degree = <0x6>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		non_std_ac_charger_current = <0x7a120>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pe20_ichg_level_threshold = <0xf4240>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_r_cable_1a_lower = <0x229>;
		pe40_r_cable_2a_lower = <0x19f>;
		pe40_r_cable_3a_lower = <0x112>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_stop_battery_soc = <0x50>;
		pe_ichg_level_threshold = <0xf4240>;
		phandle = <0x170>;
		power_path_support;
		slave_mivr_diff = <0x186a0>;
		ta_12v_support;
		ta_9v_support;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_charger_current = <0x2dc6c0>;
		ta_start_battery_soc = <0x0>;
		ta_stop_battery_soc = <0x55>;
		temp_neg_10_thres = <0x0>;
		temp_t0_thres = <0x0>;
		temp_t0_thres_plus_x_degree = <0x0>;
		temp_t1_thres = <0x0>;
		temp_t1_thres_plus_x_degree = <0x6>;
		temp_t2_thres = <0xa>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		usb_charger_current = <0x7a120>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current_suspend = <0x0>;
		usb_charger_current_unconfigured = <0x11170>;
		vbat_cable_imp_threshold = <0x3b8260>;
		vsys_watt = <0x4c4b40>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x0 0x8000000 0x0 0x4 0x0 0x8000004 0x0 0x4 0x0 0x8000008 0x0 0x4 0x0 0x800000c 0x0 0x4>;
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
		kaslr-seed = <0x0 0x0>;
		phandle = <0xbb>;
	};

	clkitg {
		compatible = "simple-bus";
		phandle = <0xc6>;
		status = "okay";

		bring-up {
			clocks = <0x2b>;
			compatible = "mediatek,clk-bring-up";
		};
	};

	clocks {

		clk13m {
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			compatible = "fixed-clock";
			phandle = <0x49>;
		};

		clk26m {
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x2b>;
		};

		clk32k {
			#clock-cells = <0x0>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0xc8>;
		};

		clk_null {
			#clock-cells = <0x0>;
			clock-frequency = <0x0>;
			compatible = "fixed-clock";
			phandle = <0xc7>;
		};
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mboxes = <0x51 0x17 0x0 0x1 0x51 0x16 0xffffffff 0x1 0x51 0xb 0x0 0x1>;
		mediatek,gce = <0x51>;
		mediatek,gce-subsys = <0x63 0x1>;
		mmsys_config = <0x52>;
		token_gpr_set4 = [02 c0];
		token_user0 = [02 89];
	};

	consys@18002000 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		clock-names = "conn", "ccif";
		clocks = <0x48 0x1 0x2a 0x65>;
		compatible = "mediatek,mt6853-consys";
		interrupts = <0x0 0x17a 0x4 0x0 0x4f 0x4 0x0 0x17b 0x4>;
		phandle = <0x122>;
		reg = <0x0 0x18002000 0x0 0x1000 0x0 0x10007000 0x0 0x100 0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x18007000 0x0 0x1000 0x0 0x180b1000 0x0 0x1000 0x0 0x180a3000 0x0 0x1000 0x0 0x180a5000 0x0 0x800 0x0 0x180c1000 0x0 0x1000 0x0 0x18004000 0x0 0x1000 0x0 0x1024c000 0x0 0x40 0x0 0x10003000 0x0 0x1000>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		phandle = <0x116>;
		state = <0x0>;
	};

	cpus {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xa>;
				};

				core1 {
					cpu = <0xb>;
				};

				core2 {
					cpu = <0xc>;
				};

				core3 {
					cpu = <0xd>;
				};

				core4 {
					cpu = <0xe>;
				};

				core5 {
					cpu = <0xf>;
				};

				doe {
					phandle = <0xbc>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x10>;
				};

				core1 {
					cpu = <0x11>;
				};

				doe {
					phandle = <0xbd>;
				};
			};
		};

		cpu@000 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xa>;
			reg = <0x0>;
		};

		cpu@001 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xb>;
			reg = <0x100>;
		};

		cpu@002 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xc>;
			reg = <0x200>;
		};

		cpu@003 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xd>;
			reg = <0x300>;
		};

		cpu@004 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xe>;
			reg = <0x400>;
		};

		cpu@005 {
			clock-frequency = <0x65633340>;
			compatible = "arm,cortex-a55";
			cpu-idle-states = <0x5 0x6 0x7>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0xf>;
			reg = <0x500>;
		};

		cpu@100 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a76";
			cpu-idle-states = <0x8 0x9 0x7>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x10>;
			reg = <0x600>;
		};

		cpu@101 {
			clock-frequency = <0x8166d4c0>;
			compatible = "arm,cortex-a76";
			cpu-idle-states = <0x8 0x9 0x7>;
			device_type = "cpu";
			enable-method = "psci";
			phandle = <0x11>;
			reg = <0x700>;
		};

		idle-states {
			entry-method = "arm,psci";

			clusteroff_b {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x76c>;
				phandle = <0x9>;
			};

			clusteroff_l {
				arm,psci-suspend-param = <0x1010001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				local-timer-stop;
				min-residency-us = <0x834>;
				phandle = <0x6>;
			};

			cpuoff_b {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x578>;
				phandle = <0x8>;
			};

			cpuoff_l {
				arm,psci-suspend-param = <0x10001>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				local-timer-stop;
				min-residency-us = <0x640>;
				phandle = <0x5>;
			};

			mcusysoff {
				arm,psci-suspend-param = <0x1010002>;
				compatible = "mediatek,idle-state";
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				local-timer-stop;
				min-residency-us = <0xa28>;
				phandle = <0x7>;
			};
		};
	};

	cq_dma@10212000 {
		clock-names = "cqdma";
		clocks = <0x2a 0x4b>;
		compatible = "mediatek,mt-cqdma-v1";
		interrupts = <0x0 0x9a 0x4 0x0 0x9b 0x4 0x0 0x9c 0x4 0x0 0x9d 0x4>;
		nr_channel = <0x4>;
		reg = <0x0 0x10212000 0x0 0x80 0x0 0x10212100 0x0 0x80 0x0 0x10212200 0x0 0x80 0x0 0x10212300 0x0 0x80>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0x0 0xd000000 0x0 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x0 0xd020000 0x0 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		interrupts = <0x0 0xae 0x4>;
		reg = <0x0 0xd0a0000 0x0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x0 0xd030000 0x0 0x10000>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x0 0xd0c0000 0x0 0x40000>;
	};

	dbg_tracker2@10218000 {
		compatible = "mediatek,dbg_tracker2";
		reg = <0x0 0x10218000 0x0 0x1000>;
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0x0 0x1000d000 0x0 0x1000>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6853-dcm";
		phandle = <0xca>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10002000 0x0 0x1000 0x0 0x10022000 0x0 0x1000 0x0 0x10219000 0x0 0x1000 0x0 0x10230000 0x0 0x2000 0x0 0x10235000 0x0 0x1000 0x0 0x10238000 0x0 0x1000 0x0 0x10240000 0x0 0x2000 0x0 0x10248000 0x0 0x1000 0x0 0x10400000 0x0 0x1000 0x0 0x11210000 0x0 0x1000 0x0 0xc538000 0x0 0x5000 0x0 0xc53a800 0x0 0x1000>;
		reg-names = "infracfg_ao", "infracfg_ao_mem", "infra_ao_bcrm", "emi", "dramc_ch0_top0", "chn0_emi", "dramc_ch0_top5", "dramc_ch1_top0", "dramc_ch1_top5", "sspm", "audio", "mp_cpusys_top", "cpccfg_reg";
	};

	debug_ao_peri_par@10040000 {
		compatible = "mediatek,debug_ao_peri_par";
		reg = <0x0 0x10040000 0x0 0x1000>;
	};

	depth@1b100000 {
		compatible = "mediatek,depth";
		interrupts = <0x0 0x16a 0x4>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	devapc@10207000 {
		clock-names = "devapc-infra-clock";
		clocks = <0x2a 0x2b>;
		compatible = "mediatek,mt6853-devapc";
		interrupts = <0x0 0xbb 0x4>;
		reg = <0x0 0x10207000 0x0 0x1000 0x0 0x10274000 0x0 0x1000 0x0 0x10275000 0x0 0x1000 0x0 0x11020000 0x0 0x1000 0x0 0x10030000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10033000 0x0 0x1000>;
	};

	devapc_ao_infra@10030000 {
		compatible = "mediatek,devapc_ao_infra";
		reg = <0x0 0x10030000 0x0 0x4000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x1000e000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10022000 0x0 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x0 0x10023000 0x0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x0 0x10019000 0x0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x0 0x1001c000 0x0 0x1000>;
	};

	devapc_ao_peri2@10038000 {
		compatible = "mediatek,devapc_ao_peri2";
		reg = <0x0 0x10038000 0x0 0x4000>;
	};

	devapc_ao_peri@10034000 {
		compatible = "mediatek,devapc_ao_peri";
		reg = <0x0 0x10034000 0x0 0x4000>;
	};

	devapc_ao_peri_par@1003c000 {
		compatible = "mediatek,devapc_ao_peri_par";
		reg = <0x0 0x1003c000 0x0 0x4000>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x0 0x10015000 0x0 0x1000>;
	};

	device_mpu_acp@1030d000 {
		compatible = "mediatek,device_mpu_acp";
		interrupts = <0x0 0xc8 0x4>;
		page-size = <0x200000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x0>;
		reg = <0x0 0x1030d000 0x0 0x1000>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		interrupts = <0x0 0xbc 0x4>;
		page-size = <0x200000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x0>;
		reg = <0x0 0x1021a000 0x0 0x1000>;
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		mediatek,chain_length = <0x9c40>;
		mediatek,enabled = <0x1>;
		mediatek,rg_dfd_timeout = <0xa0>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x0>;
		mediatek,l2c_trigger = <0x0>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0x11e>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		interrupts = <0x0 0x15a 0x4>;
		reg = <0x0 0x15021000 0x0 0xc000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0x0 0x1502b000 0x0 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0x0 0x1502c000 0x0 0x1000>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x0 0x15022000 0x0 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x0 0x15023000 0x0 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x0 0x15024000 0x0 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x0 0x15025000 0x0 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x0 0x15026000 0x0 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x0 0x15027000 0x0 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x0 0x15028000 0x0 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x0 0x15029000 0x0 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x0 0x1502a000 0x0 0x1000>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip_b0";
		interrupts = <0x0 0x161 0x4>;
		reg = <0x0 0x15821000 0x0 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0x0 0x1582b000 0x0 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0x0 0x1582c000 0x0 0x1000>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0x0 0x15822000 0x0 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0x0 0x15823000 0x0 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0x0 0x15824000 0x0 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0x0 0x15825000 0x0 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0x0 0x15826000 0x0 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0x0 0x15827000 0x0 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0x0 0x15828000 0x0 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0x0 0x15829000 0x0 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0x0 0x1582a000 0x0 0x1000>;
	};

	disp_aal0@1400c000 {
		clocks = <0x82 0x8>;
		compatible = "mediatek,disp_aal0", "mediatek,mt6853-disp-aal";
		interrupts = <0x0 0x106 0x4>;
		phandle = <0x131>;
		reg = <0x0 0x1400c000 0x0 0x1000>;
	};

	disp_ccorr0@1400b000 {
		clocks = <0x82 0x9>;
		compatible = "mediatek,disp_ccorr0", "mediatek,mt6853-disp-ccorr";
		interrupts = <0x0 0x104 0x4>;
		phandle = <0x130>;
		reg = <0x0 0x1400b000 0x0 0x1000>;
	};

	disp_ccorr1@1400a000 {
		clocks = <0x82 0x6>;
		compatible = "mediatek,disp_ccorr1", "mediatek,mt6853-disp-ccorr";
		interrupts = <0x0 0x105 0x4>;
		phandle = <0x12f>;
		reg = <0x0 0x1400a000 0x0 0x1000>;
	};

	disp_cm0@14010000 {
		compatible = "mediatek,disp_cm0";
		interrupts = <0x0 0x10a 0x4>;
		reg = <0x0 0x14010000 0x0 0x1000>;
	};

	disp_color0@14009000 {
		clocks = <0x82 0xa>;
		compatible = "mediatek,disp_color0", "mediatek,mt6853-disp-color";
		interrupts = <0x0 0x103 0x4>;
		phandle = <0x12e>;
		reg = <0x0 0x14009000 0x0 0x1000>;
	};

	disp_dither0@1400f000 {
		clocks = <0x82 0x10>;
		compatible = "mediatek,disp_dither0", "mediatek,mt6853-disp-dither";
		interrupts = <0x0 0x109 0x4>;
		phandle = <0x134>;
		reg = <0x0 0x1400f000 0x0 0x1000>;
	};

	disp_dsc_wrap@14012000 {
		clocks = <0x82 0xc>;
		compatible = "mediatek,disp_dsc_wrap", "mediatek,mt6853-disp-dsc";
		interrupts = <0x0 0x10c 0x4>;
		phandle = <0x135>;
		reg = <0x0 0x14012000 0x0 0x1000>;
	};

	disp_gamma0@1400d000 {
		clocks = <0x82 0xd>;
		compatible = "mediatek,disp_gamma0", "mediatek,mt6853-disp-gamma";
		interrupts = <0x0 0x107 0x4>;
		phandle = <0x132>;
		reg = <0x0 0x1400d000 0x0 0x1000>;
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			default-state = "on";
			label = "lcd-backlight";
			led-bits = <0xc>;
			max-brightness = <0xfff>;
			trans-bits = <0xc>;
		};
	};

	disp_mutex@14001000 {
		clocks = <0x82 0x0>;
		compatible = "mediatek,disp_mutex0", "mediatek,mt6853-disp-mutex";
		interrupts = <0x0 0xfd 0x4>;
		phandle = <0x128>;
		reg = <0x0 0x14001000 0x0 0x1000>;
	};

	disp_ovl0@14005000 {
		clocks = <0x82 0x2>;
		compatible = "mediatek,disp_ovl0", "mediatek,mt6853-disp-ovl";
		interrupts = <0x0 0xff 0x4>;
		iommus = <0x83 0x2 0x83 0x1>;
		mediatek,larb = <0x81>;
		mediatek,smi-id = <0x0>;
		phandle = <0x12a>;
		reg = <0x0 0x14005000 0x0 0x1000>;
	};

	disp_ovl0_2l@14006000 {
		clocks = <0x82 0x4>;
		compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6853-disp-ovl";
		interrupts = <0x0 0x100 0x4>;
		iommus = <0x83 0x21 0x83 0x20>;
		mediatek,larb = <0x84>;
		mediatek,smi-id = <0x1>;
		phandle = <0x12b>;
		reg = <0x0 0x14006000 0x0 0x1000>;
	};

	disp_postmask0@1400e000 {
		clocks = <0x82 0xe>;
		compatible = "mediatek,disp_postmask0", "mediatek,mt6853-disp-postmask";
		interrupts = <0x0 0x108 0x4>;
		iommus = <0x83 0x0>;
		mediatek,larb = <0x81>;
		mediatek,smi-id = <0x0>;
		phandle = <0x133>;
		reg = <0x0 0x1400e000 0x0 0x1000>;
	};

	disp_pwm0@1100e000 {
		#pwm-cells = <0x2>;
		clock-names = "main", "mm", "pwm_src";
		clocks = <0x2a 0x35 0x3d 0xbd 0x3d 0x4f>;
		compatible = "mediatek,disp_pwm0", "mediatek,mt6853-disp-pwm";
		interrupts = <0x0 0xab 0x4>;
		phandle = <0x12>;
		pwm_src_fmeter_id = <0x27>;
		pwm_src_frequency = <0xf7f4900>;
		reg = <0x0 0x1100e000 0x0 0x1000>;
	};

	disp_rdma0@14007000 {
		clocks = <0x82 0x3>;
		compatible = "mediatek,disp_rdma0", "mediatek,mt6853-disp-rdma";
		interrupts = <0x0 0x101 0x4>;
		iommus = <0x83 0x22>;
		mediatek,larb = <0x81>;
		mediatek,smi-id = <0x0>;
		phandle = <0x12c>;
		reg = <0x0 0x14007000 0x0 0x1000>;
	};

	disp_rsz0@14008000 {
		clocks = <0x82 0x7>;
		compatible = "mediatek,disp_rsz0", "mediatek,mt6853-disp-rsz";
		interrupts = <0x0 0x102 0x4>;
		phandle = <0x12d>;
		reg = <0x0 0x14008000 0x0 0x1000>;
	};

	disp_smi_2x1_sub_common_u0@1401b000 {
		clock-names = "scp-dis";
		clocks = <0x48 0xc>;
		compatible = "mediatek,disp_smi_2x1_sub_common_u0", "mediatek,smi_common";
		mediatek,smi-id = <0x16>;
		reg = <0x0 0x1401b000 0x0 0x1000>;
	};

	disp_smi_2x1_sub_common_u1@1401c000 {
		clock-names = "scp-dis";
		clocks = <0x48 0xc>;
		compatible = "mediatek,disp_smi_2x1_sub_common_u1", "mediatek,smi_common";
		mediatek,smi-id = <0x17>;
		reg = <0x0 0x1401c000 0x0 0x1000>;
	};

	disp_smi_common@14002000 {
		clock-names = "scp-dis", "mm-comm", "mm-gals", "mm-infra", "mm-iommu";
		clocks = <0x48 0xc 0x82 0x11 0x82 0x16 0x82 0xb 0x82 0x17>;
		compatible = "mediatek,disp_smi_common", "mediatek,smi_common";
		mediatek,smi-cnt = <0x1d>;
		mediatek,smi-id = <0x15>;
		mmsys_config = <0x82>;
		reg = <0x0 0x14002000 0x0 0x1000>;
	};

	disp_spr0@14011000 {
		compatible = "mediatek,disp_spr0";
		interrupts = <0x0 0x10b 0x4>;
		reg = <0x0 0x14011000 0x0 0x1000>;
	};

	disp_wdma0@14014000 {
		clocks = <0x82 0x5>;
		compatible = "mediatek,disp_wdma0", "mediatek,mt6853-disp-wdma";
		interrupts = <0x0 0x10e 0x4>;
		iommus = <0x83 0x23>;
		mediatek,larb = <0x81>;
		mediatek,smi-id = <0x0>;
		phandle = <0x138>;
		reg = <0x0 0x14014000 0x0 0x1000>;
	};

	dispsys {
		clock-names = "MMSYS_MTCMOS", "MMSYS_SMI_COMMON", "MMSYS_SMI_GALS", "MMSYS_SMI_INFRA", "MMSYS_SMI_IOMMU", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_POSTMASK0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0", "MMSYS_DSI0_IF_CK", "MMSYS_26M", "MMSYS_DISP_MUTEX0", "MMSYS_DISP_CONFIG", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_MUX_DISP", "TOP_UNIVPLL2_D4";
		clocks = <0x48 0xc 0x82 0x11 0x82 0x16 0x82 0xb 0x82 0x17 0x82 0x2 0x82 0x4 0x82 0x3 0x82 0x5 0x82 0xa 0x82 0x9 0x82 0x8 0x82 0xd 0x82 0xe 0x82 0x10 0x82 0x13 0x82 0x18 0x82 0x19 0x82 0x0 0x82 0x1 0x82 0x7 0x53 0x11 0x3d 0xd0 0x2a 0x35 0x2b 0x3d 0x9d 0x3d 0x1d>;
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x81>;
	};

	dispsys_config@14000000 {
		#clock-cells = <0x1>;
		clock-num = <0x4>;
		clocks = <0x48 0xc 0x82 0x19 0x82 0x1 0x82 0x0>;
		compatible = "mediatek,dispsys_config", "syscon", "mediatek,mt6853-mmsys";
		fake-engine = <0x81 0x3 0x84 0x24>;
		gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_SODI_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0", "CLIENT_SEC_CFG0";
		gce-event-names = "disp_mutex0_eof", "disp_token_stream_dirty0", "disp_token_sodi0", "disp_wait_dsi0_te", "disp_token_stream_eof0", "disp_dsi0_eof", "disp_token_esd_eof0", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_cabc_eof0", "disp_wdma0_eof2", "disp_dsi0_sof0";
		gce-events = <0x51 0x1b2 0x51 0x280 0x51 0x29f 0x51 0x1c2 0x51 0x281 0x51 0x19a 0x51 0x282 0x51 0x19e 0x51 0x19b 0x51 0x283 0x51 0x284 0x51 0x19b 0x51 0x18e>;
		gce-subsys = <0x51 0x14000000 0x1 0x51 0x14010000 0x2 0x51 0x14020000 0x3>;
		helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER";
		helper-value = <0x0 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x1 0x0 0x1 0x1 0x1 0x1 0x0 0x1 0x1 0x1 0x0 0x1 0x0 0x1 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x1>;
		iommus = <0x83 0x21>;
		mboxes = <0x51 0x0 0x0 0x4 0x51 0x5 0x0 0x4 0x51 0x2 0x0 0x4 0x51 0x3 0xffffffff 0x2 0x51 0x1 0xffffffff 0x6 0x51 0x4 0x0 0x4 0x51 0x6 0x0 0x3 0x85 0x8 0x0 0x3>;
		mediatek,larb = <0x84>;
		mediatek,mailbox-gce = <0x51>;
		phandle = <0x127>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	dma-controller@10217a80 {
		#dma-cells = <0x1>;
		clock-names = "apdma";
		clocks = <0x2a 0x72>;
		compatible = "mediatek,mt6577-uart-dma";
		dma-bits = <0x22>;
		interrupts = <0x0 0x92 0x4 0x0 0x93 0x4 0x0 0x94 0x4 0x0 0x95 0x4>;
		phandle = <0x2c>;
		reg = <0x0 0x10217a80 0x0 0x80 0x0 0x10217b00 0x0 0x80 0x0 0x10217b80 0x0 0x80 0x0 0x10217c00 0x0 0x80>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		interrupts = <0x0 0xd1 0x4>;
		mediatek,dpmaif_capability = <0x6>;
		phandle = <0xfb>;
		reg = <0x0 0x10014000 0x0 0x1000 0x0 0x1022d000 0x0 0x1000 0x0 0x1022c000 0x0 0x1000 0x0 0x1022e000 0x0 0x1000>;
	};

	dramc@10230000 {
		ckdiv4 = <0x874 0x4 0x2 0x874 0x4 0x2>;
		cldiv2 = <0x8b4 0x2 0x1 0x8b4 0x2 0x1>;
		compatible = "mediatek,mt6873-dramc", "mediatek,common-dramc";
		crystal_freq = <0x34>;
		dqopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
		fbksel = <0x70c 0x40 0x6 0x70c 0x40 0x6>;
		fmeter_version = <0x1>;
		mr4_rg = <0x90 0xffff 0x0>;
		mr4_version = <0x1>;
		pll_id = <0x50c 0x100 0x8>;
		pll_md = <0x744 0x100 0x8 0x744 0x100 0x8>;
		posdiv = <0x708 0x7 0x0 0x728 0x7 0x0>;
		prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
		reg = <0x0 0x10230000 0x0 0x2000 0x0 0x10240000 0x0 0x2000 0x0 0x10234000 0x0 0x1000 0x0 0x10244000 0x0 0x1000 0x0 0x10238000 0x0 0x2000 0x0 0x10248000 0x0 0x2000 0x0 0x10236000 0x0 0x1000 0x0 0x10246000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
		sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
		shu_lv = <0x50c 0x30000 0x10>;
		shu_of = <0x700>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10246000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10248000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1024a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10256000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10258000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1025a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10266000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10268000 0x0 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x1026a000 0x0 0x2000>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10900000 0x0 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10940000 0x0 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10a00000 0x0 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x0 0x10a40000 0x0 0xc0000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10240000 0x0 0x2000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10250000 0x0 0x2000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x0 0x10260000 0x0 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10242000 0x0 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10252000 0x0 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x0 0x10262000 0x0 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10244000 0x0 0x1000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10254000 0x0 0x1000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x0 0x10264000 0x0 0x1000>;
	};

	dramc_ch1_top3@10255000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x0 0x10255000 0x0 0x1000>;
	};

	dramc_ch1_top3@10265000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0x0 0x10265000 0x0 0x1000>;
	};

	dsi@14013000 {
		clock-names = "engine", "digital", "hs";
		clocks = <0x82 0x13 0x82 0x18 0x8b>;
		compatible = "mediatek,dsi0", "mediatek,mt6853-dsi";
		interrupts = <0x0 0x10d 0x4>;
		phandle = <0x136>;
		phy-names = "dphy";
		phys = <0x8b>;
		reg = <0x0 0x14013000 0x0 0x1000>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		phandle = <0x137>;
		status = "disabled";
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		cpus = <0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11>;
		interrupts = <0x0 0x12 0x4>;
	};

	dvfsp@0011bc00 {
		B-table = <0x8a2 0x60 0x1 0x1 0x82d 0x5a 0x1 0x1 0x7d0 0x56 0x1 0x1 0x772 0x51 0x1 0x1 0x6fe 0x4c 0x1 0x1 0x6b8 0x48 0x1 0x1 0x672 0x45 0x2 0x1 0x5fe 0x40 0x2 0x1 0x58a 0x3c 0x2 0x1 0x4fa 0x36 0x2 0x1 0x469 0x30 0x2 0x1 0x412 0x2d 0x2 0x1 0x3d9 0x2a 0x2 0x1 0x382 0x27 0x2 0x1 0x348 0x25 0x2 0x1 0x2d5 0x20 0x2 0x1>;
		CCI-table = <0x578 0x60 0x2 0x1 0x54c 0x5d 0x2 0x1 0x4e6 0x55 0x2 0x1 0x480 0x4d 0x2 0x1 0x454 0x49 0x2 0x1 0x41a 0x45 0x2 0x1 0x3cf 0x40 0x2 0x1 0x384 0x3c 0x2 0x1 0x339 0x37 0x2 0x1 0x300 0x34 0x2 0x1 0x2a3 0x2e 0x4 0x1 0x258 0x29 0x4 0x1 0x232 0x27 0x4 0x1 0x20d 0x25 0x4 0x1 0x1e7 0x22 0x4 0x1 0x1c2 0x20 0x4 0x1>;
		L-table = <0x7d0 0x60 0x1 0x1 0x77c 0x5b 0x1 0x1 0x714 0x56 0x1 0x1 0x6d6 0x53 0x1 0x1 0x66d 0x4d 0x2 0x1 0x5dc 0x45 0x2 0x1 0x571 0x40 0x2 0x1 0x507 0x3c 0x2 0x1 0x468 0x35 0x2 0x1 0x418 0x31 0x2 0x1 0x3c8 0x2e 0x2 0x1 0x35e 0x29 0x2 0x1 0x2f4 0x25 0x4 0x1 0x2bf 0x22 0x4 0x1 0x28a 0x20 0x4 0x1 0x1f4 0x20 0x4 0x1>;
		big-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		change_flag = <0x0>;
		compatible = "mediatek,mt6853-dvfsp";
		imax_state = <0x2>;
		little-down-time = <0x2ee>;
		little-rise-time = <0x3e8>;
		phandle = <0x114>;
		reg = <0x0 0x11bc00 0x0 0x1400 0x0 0x11bc00 0x0 0x1400>;
		state = <0x1>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x0 0x10227000 0x0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		interrupts = <0x0 0xf9 0x4>;
		phandle = <0xf9>;
		reg = <0x0 0x10012000 0x0 0x1000 0x0 0x10006000 0x0 0x1000>;
	};

	dvp@1b100800 {
		EVENT_IPE_DVP_DONE = <0xb5>;
		clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_DPE";
		clocks = <0x3d 0xa2 0x8a 0x6>;
		compatible = "mediatek,dvp";
		interrupts = <0x0 0x16b 0x4>;
		iommus = <0x83 0x260>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	dvs@1b100000 {
		EVENT_IPE_DVS_DONE = <0xb4>;
		clock-names = "DPE_TOP_MUX", "DPE_CLK_IPE_DPE";
		clocks = <0x3d 0xa2 0x8a 0x6>;
		compatible = "mediatek,dvs";
		interrupts = <0x0 0x16a 0x4>;
		iommus = <0x83 0x260>;
		mboxes = <0x51 0x10 0x0 0x1>;
		reg = <0x0 0x1b100000 0x0 0x1000>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		interrupts = <0x0 0xd0 0x4>;
		reg = <0x0 0x10210000 0x0 0x1000>;
	};

	eem_fsm@11278000 {
		compatible = "mediatek,eem_fsm";
		eem-clamp-big = <0x0>;
		eem-clamp-cci = <0x0>;
		eem-clamp-gpu = <0x0>;
		eem-clamp-little = <0x0>;
		eem-initmon-big = <0xff>;
		eem-initmon-cci = <0xff>;
		eem-initmon-gpu = <0xff>;
		eem-initmon-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		eem-offset-little = <0xff>;
		eem-status = <0x1>;
		interrupts = <0x0 0xa8 0x4>;
		phandle = <0x100>;
		proc1-supply = <0x4a>;
		proc2-supply = <0x4b>;
		reg = <0x0 0x11278000 0x0 0x1000>;
		sn-status = <0x1>;
	};

	eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		eemg-clamp-gpu = <0x0>;
		eemg-initmon-gpu = <0xf>;
		eemg-offset-gpu = <0xff>;
		eemg-status = <0x1>;
		interrupts = <0x0 0xa7 0x4>;
		phandle = <0x101>;
		reg = <0x0 0x1100b000 0x0 0x1000>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6853-emicen", "mediatek,common-emicen";
		mediatek,emi-reg = <0x4d>;
		phandle = <0x4e>;
		reg = <0x0 0x10219000 0x0 0x1000>;
	};

	emichn@10235000 {
		compatible = "mediatek,mt6853-emichn", "mediatek,common-emichn";
		phandle = <0x4d>;
		reg = <0x0 0x10235000 0x0 0x1000 0x0 0x10245000 0x0 0x1000>;
	};

	emiisu {
		compatible = "mediatek,mt6873-emiisu", "mediatek,common-emiisu";
		ctrl_intf = <0x1>;
	};

	emimpu@10226000 {
		addr_align = <0x10>;
		ap_apc = <0x0 0x5 0x5 0x5 0x0 0x0 0x6 0x5 0x0 0x0 0x5 0x0 0x0 0x0 0x5 0x5>;
		ap_region = <0x1f>;
		clear = <0x160 0xffffffff 0x10 0x200 0x3 0x10 0x1f0 0x80000000 0x1>;
		clear_md = <0x1fc 0x80000000 0x1>;
		compatible = "mediatek,mt6853-emimpu", "mediatek,common-emimpu";
		ctrl_intf = <0x1>;
		domain_cnt = <0x10>;
		dump = <0x1f0 0x1f8 0x1fc>;
		interrupts = <0x0 0xbd 0x4>;
		mediatek,emi-reg = <0x4e>;
		reg = <0x0 0x10226000 0x0 0x1000>;
		region_cnt = <0x20>;
		slverr = <0x0>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		phandle = <0x55>;
	};

	fdvt@1b001000 {
		clock-names = "FD_CLK_IPE_FD";
		clocks = <0x8a 0x3>;
		compatible = "mediatek,fdvt";
		fdvt_frame_done = <0xb1>;
		interrupts = <0x0 0x167 0x4>;
		mboxes = <0x51 0xe 0x0 0x1 0x85 0xb 0x0 0x1>;
		reg = <0x0 0x1b001000 0x0 0x1000>;
	};

	fe@1b002000 {
		compatible = "mediatek,fe";
		interrupts = <0x0 0x169 0x4>;
		reg = <0x0 0x1b002000 0x0 0x1000>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x0 0x1000ce00 0x0 0x200>;
	};

	fingerprint {
		compatible = "goodix,goodix_fp";
		phandle = <0x166>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x143>;
	};

	flashlights_aw3642 {
		compatible = "mediatek,flashlights_aw3642";
		decouple = <0x1>;
		phandle = <0x145>;

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x1>;
		phandle = <0x144>;

		channel@1 {
			ct = <0x0>;
			part = <0x0>;
			type = <0x0>;
		};
	};

	fpc_interrupt {
		compatible = "fpc,fpc_irq";
		phandle = <0x167>;
		status = "ok";
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0x0 0x13fbc000 0x0 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench", "syscon";
		reg = <0x0 0x13fbd000 0x0 0x1000>;
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	gce_mbox@10228000 {
		#gce-event-cells = <0x1>;
		#gce-subsys-cells = <0x2>;
		#mbox-cells = <0x3>;
		clock-names = "gce", "gce-timer";
		clocks = <0x2a 0x7 0x2a 0x18>;
		compatible = "mediatek,mailbox-gce";
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		interrupts = <0x0 0xcb 0x4>;
		phandle = <0x51>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	gce_mbox_sec@10228000 {
		#mbox-cells = <0x3>;
		clock-names = "gce";
		clocks = <0x2a 0x7>;
		compatible = "mediatek,mailbox-gce-sec";
		mboxes = <0x51 0xf 0xffffffff 0x1>;
		phandle = <0x85>;
		reg = <0x0 0x10228000 0x0 0x4000>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x0 0xc000000 0x0 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x0 0xc400000 0x0 0x40000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		phandle = <0x2d>;
		reg = <0x0 0x10005000 0x0 0x1000>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x104>;
	};

	gpufreq {
		_vgpu-supply = <0x7f>;
		_vsram_gpu-supply = <0x80>;
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_bg3d", "mtcmos_mfg0", "mtcmos_mfg1", "mtcmos_mfg2", "mtcmos_mfg3", "mtcmos_mfg5";
		clocks = <0x3d 0xac 0x3d 0x2d 0x3d 0xab 0x7e 0x0 0x48 0x2 0x48 0x3 0x48 0x4 0x48 0x5 0x48 0x6>;
		compatible = "mediatek,gpufreq";
	};

	gyro {
		phandle = <0x106>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		interrupts = <0x0 0xe6 0x4>;
		reg = <0x0 0x1000a000 0x0 0x1000>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xfe>;
	};

	i2c0@11e00000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma", "mux", "p_main", "p_univ";
		clocks = <0xb0 0x0 0x2a 0x72 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11e20000>;
		id = <0x0>;
		interrupts = <0x0 0x70 0x4>;
		mem_len = <0x200>;
		phandle = <0x159>;
		pu_cfg = <0x70>;
		reg = <0x0 0x11e00000 0x0 0x1000 0x0 0x10217080 0x0 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x61>;
		sda-gpio-id = <0x62>;
	};

	i2c10@11015000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "mux", "p_main", "p_univ";
		clocks = <0xb5 0x0 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		id = <0xa>;
		interrupts = <0x0 0x7a 0x4>;
		mediatek,fifo_only;
		phandle = <0x163>;
		reg = <0x0 0x11015000 0x0 0x1000>;
	};

	i2c11@11017000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "mux", "p_main", "p_univ";
		clocks = <0xb5 0x1 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		id = <0xb>;
		interrupts = <0x0 0x7b 0x4>;
		mediatek,fifo_only;
		phandle = <0x164>;
		reg = <0x0 0x11017000 0x0 0x1000>;
	};

	i2c1@11d20000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma", "mux", "p_main", "p_univ";
		clocks = <0xb1 0x0 0x2a 0x72 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x50>;
		gpio_start = <0x11d40000>;
		id = <0x1>;
		interrupts = <0x0 0x71 0x4>;
		mem_len = <0x200>;
		phandle = <0x15a>;
		pu_cfg = <0xc0>;
		reg = <0x0 0x11d20000 0x0 0x1000 0x0 0x10217100 0x0 0x80>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x63>;
		sda-gpio-id = <0x64>;
	};

	i2c2@11d21000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma", "mux", "p_main", "p_univ";
		clocks = <0xb1 0x1 0x2a 0x72 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x2>;
		interrupts = <0x0 0x72 0x4>;
		mem_len = <0x200>;
		phandle = <0x15b>;
		pu_cfg = <0xb0>;
		reg = <0x0 0x11d21000 0x0 0x1000 0x0 0x10217180 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x65>;
		sda-gpio-id = <0x66>;
	};

	i2c3@11cb0000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma", "mux", "p_main", "p_univ";
		clocks = <0xb2 0x0 0x2a 0x72 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11ea0000>;
		id = <0x3>;
		interrupts = <0x0 0x73 0x4>;
		mem_len = <0x200>;
		phandle = <0x15c>;
		pu_cfg = <0x70>;
		reg = <0x0 0x11cb0000 0x0 0x1000 0x0 0x10217300 0x0 0x80>;
		rsel_cfg = <0x90>;
		scl-gpio-id = <0x67>;
		sda-gpio-id = <0x68>;
	};

	i2c4@11d22000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma", "mux", "p_main", "p_univ";
		clocks = <0xb1 0x2 0x2a 0x72 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x4>;
		interrupts = <0x0 0x74 0x4>;
		mem_len = <0x200>;
		phandle = <0x15d>;
		pu_cfg = <0xb0>;
		reg = <0x0 0x11d22000 0x0 0x1000 0x0 0x10217380 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x69>;
		sda-gpio-id = <0x6a>;
	};

	i2c5@11d00000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma", "mux", "p_main", "p_univ";
		clocks = <0xb3 0x0 0x2a 0x72 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x5>;
		interrupts = <0x0 0x75 0x4>;
		mem_len = <0x200>;
		phandle = <0x15e>;
		pu_cfg = <0xb0>;
		reg = <0x0 0x11d00000 0x0 0x1000 0x0 0x10217500 0x0 0x80>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x6b>;
		sda-gpio-id = <0x6c>;
	};

	i2c6@11f00000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma", "mux", "p_main", "p_univ";
		clocks = <0xb4 0x0 0x2a 0x72 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x30>;
		gpio_start = <0x11f30000>;
		id = <0x6>;
		interrupts = <0x0 0x76 0x4>;
		mem_len = <0x200>;
		phandle = <0x15f>;
		pu_cfg = <0x70>;
		reg = <0x0 0x11f00000 0x0 0x1000 0x0 0x10217580 0x0 0x80>;
		rsel_cfg = <0xd0>;
		scl-gpio-id = <0x6d>;
		sda-gpio-id = <0x6e>;
	};

	i2c7@11d01000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma", "mux", "p_main", "p_univ";
		clocks = <0xb3 0x1 0x2a 0x72 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x7>;
		interrupts = <0x0 0x77 0x4>;
		mem_len = <0x200>;
		phandle = <0x160>;
		pu_cfg = <0xc0>;
		reg = <0x0 0x11d01000 0x0 0x1000 0x0 0x10217600 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x6f>;
		sda-gpio-id = <0x70>;
	};

	i2c8@11d02000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma", "mux", "p_main", "p_univ";
		clocks = <0xb3 0x2 0x2a 0x72 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x8>;
		interrupts = <0x0 0x78 0x4>;
		mem_len = <0x200>;
		phandle = <0x161>;
		pu_cfg = <0xb0>;
		reg = <0x0 0x11d02000 0x0 0x1000 0x0 0x10217780 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x71>;
		sda-gpio-id = <0x72>;
	};

	i2c9@11d03000 {
		aed = <0x1a>;
		clock-div = <0x5>;
		clock-names = "main", "dma", "mux", "p_main", "p_univ";
		clocks = <0xb3 0x3 0x2a 0x72 0x3d 0xc0 0x3d 0x5 0x3d 0x23>;
		compatible = "mediatek,i2c";
		eh_cfg = <0x40>;
		gpio_start = <0x11d40000>;
		id = <0x9>;
		interrupts = <0x0 0x79 0x4>;
		mem_len = <0x200>;
		phandle = <0x162>;
		pu_cfg = <0xb0>;
		reg = <0x0 0x11d03000 0x0 0x1000 0x0 0x10217900 0x0 0x180>;
		rsel_cfg = <0xe0>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;
	};

	i2c_common {
		check_max_freq = [01];
		cnt_constraint = [01];
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		dma_ver = [01];
		ext_time_config = [18 01];
		idvfs = [01];
		phandle = <0x158>;
		set_dt_div = [01];
		set_ltiming = [01];
		ver = [02];
	};

	img1_smi_2x1_sub_common@1401e000 {
		clock-names = "scp-dis";
		clocks = <0x48 0xc>;
		compatible = "mediatek,img1_smi_2x1_sub_common", "mediatek,smi_common";
		mediatek,smi-id = <0x18>;
		reg = <0x0 0x1401e000 0x0 0x1000>;
	};

	imgsys1@15020000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6853-imgsys1", "syscon";
		phandle = <0x9a>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imgsys2@15820000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6853-imgsys2", "syscon";
		phandle = <0x9b>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2", "syscon";
		phandle = <0x148>;
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imgsys_config@15020000 {
		clock-names = "DIP_CG_IMG_LARB9", "DIP_CG_IMG_DIP", "DIP_CG_IMG_LARB11", "DIP_CG_IMG_DIP_MSS", "DIP_CG_IMG_MFB_DIP";
		clocks = <0x9a 0x0 0x9a 0x2 0x9b 0x0 0x9b 0x4 0x9b 0x2>;
		compatible = "mediatek,imgsys", "syscon";
		phandle = <0x142>;
		reg = <0x0 0x15020000 0x0 0x1000>;
	};

	imgsys_mfb_b@15820000 {
		compatible = "mediatek,imgsys_mfb_b";
		reg = <0x0 0x15820000 0x0 0x1000>;
	};

	imp_iic_wrap_c@11007000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_c", "mediatek,mt6853-imp_iic_wrap_c", "syscon";
		phandle = <0xb5>;
		pwr-regmap = <0x3d>;
		reg = <0x0 0x11007000 0x0 0x1000>;
	};

	imp_iic_wrap_e@11cb1000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_e", "mediatek,mt6853-imp_iic_wrap_e", "syscon";
		phandle = <0xb2>;
		pwr-regmap = <0x3d>;
		reg = <0x0 0x11cb1000 0x0 0x1000>;
	};

	imp_iic_wrap_n@11f01000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_n", "mediatek,mt6853-imp_iic_wrap_n", "syscon";
		phandle = <0xb4>;
		pwr-regmap = <0x3d>;
		reg = <0x0 0x11f01000 0x0 0x1000>;
	};

	imp_iic_wrap_s@11d04000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_s", "mediatek,mt6853-imp_iic_wrap_s", "syscon";
		phandle = <0xb3>;
		pwr-regmap = <0x3d>;
		reg = <0x0 0x11d04000 0x0 0x1000>;
	};

	imp_iic_wrap_w@11e01000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_w", "mediatek,mt6853-imp_iic_wrap_w", "syscon";
		phandle = <0xb0>;
		pwr-regmap = <0x3d>;
		reg = <0x0 0x11e01000 0x0 0x1000>;
	};

	imp_iic_wrap_ws@11d23000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,imp_iic_wrap_ws", "mediatek,mt6853-imp_iic_wrap_ws", "syscon";
		phandle = <0xb1>;
		pwr-regmap = <0x3d>;
		reg = <0x0 0x11d23000 0x0 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0x0 0x10215000 0x0 0x1000>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021b000 0x0 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x1021e000 0x0 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x0 0x10225000 0x0 0x1000>;
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022c000 0x0 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022d000 0x0 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022e000 0x0 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x0 0x1022f000 0x0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x0 0x1020d000 0x0 0x1000>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x0 0x1021d000 0x0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x0 0x1020e000 0x0 0x1000>;
	};

	infracfg_ao@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,infracfg_ao", "mediatek,mt6853-infracfg_ao", "syscon";
		phandle = <0x2a>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x0 0x10002000 0x0 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x0 0x1021c000 0x0 0x1000>;
	};

	interrupt-controller {
		#address-cells = <0x2>;
		#interrupt-cells = <0x3>;
		#redistributor-regions = <0x1>;
		#size-cells = <0x2>;
		compatible = "arm,gic-v3";
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x1>;
		reg = <0x0 0xc000000 0x0 0x40000 0x0 0xc040000 0x0 0x200000 0x0 0xc53d668 0x0 0x100>;
	};

	iocfg_bl@11d30000 {
		compatible = "mediatek,iocfg_bl";
		phandle = <0x31>;
		reg = <0x0 0x11d30000 0x0 0x1000>;
	};

	iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		phandle = <0x30>;
		reg = <0x0 0x11d10000 0x0 0x1000>;
	};

	iocfg_br@11d40000 {
		compatible = "mediatek,iocfg_br";
		phandle = <0x32>;
		reg = <0x0 0x11d40000 0x0 0x1000>;
	};

	iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		phandle = <0x33>;
		reg = <0x0 0x11e20000 0x0 0x1000>;
	};

	iocfg_rb@11c30000 {
		compatible = "mediatek,iocfg_rb";
		phandle = <0x2e>;
		reg = <0x0 0x11c30000 0x0 0x1000>;
	};

	iocfg_rm@11c20000 {
		compatible = "mediatek,iocfg_rm";
		phandle = <0x2f>;
		reg = <0x0 0x11c20000 0x0 0x1000>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		phandle = <0x34>;
		reg = <0x0 0x11ea0000 0x0 0x1000>;
	};

	iocfg_tl@11f30000 {
		compatible = "mediatek,iocfg_tl";
		phandle = <0x35>;
		reg = <0x0 0x11f30000 0x0 0x1000>;
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0x83 0x3>;
		phandle = <0x139>;
	};

	ipe_smi_subcom@1b00e000 {
		clock-names = "scp-ipe";
		clocks = <0x48 0x9>;
		compatible = "mediatek,ipe_smi_subcom", "mediatek,smi_common";
		mediatek,smi-id = <0x19>;
		reg = <0x0 0x1b00e000 0x0 0x1000>;
	};

	ipesys@1b000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,ipesys", "mediatek,mt6853-ipesys", "syscon";
		phandle = <0x8a>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x1b000000 0x0 0x1000>;
	};

	ipesys_config@1b000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,ipesys_config", "syscon";
		phandle = <0x129>;
		reg = <0x0 0x1b000000 0x0 0x1000>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		phandle = <0x10a>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		phandle = <0x16a>;
		pwm_ch = <0x3>;
		pwm_data_invert = <0x0>;
	};

	jpgenc@17030000 {
		clock-names = "jpgenc";
		clocks = <0x9d 0x2>;
		compatible = "mediatek,jpgenc";
		cshot-spec = <0x170>;
		interrupts = <0x0 0x137 0x4>;
		iommus = <0x83 0xe9>;
		mediatek,larb = <0x8f>;
		port-id = <0xe9 0xea 0xeb 0xec>;
		reg = <0x0 0x17030000 0x0 0x10000>;
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0x125>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		interrupts = <0x0 0x4a 0x1>;
		phandle = <0x24>;
		reg = <0x0 0x10010000 0x0 0x1000>;
	};

	lk_charger {
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x1e8480>;
		charging_host_charger_current = <0x16e360>;
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		fast_charge_voltage = <0x2dc6c0>;
		max_charger_voltage = <0x632ea0>;
		non_std_ac_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		phandle = <0x16f>;
		power_path_support;
		ta_ac_charger_current = <0x2dc6c0>;
		temp_t1_threshold = <0x0>;
		temp_t3_threshold = <0x2d>;
		temp_t4_threshold = <0x32>;
		usb_charger_current = <0x7a120>;
	};

	m4u@10205000 {
		compatible = "mediatek,m4u";
		reg = <0x0 0x10205000 0x0 0x1000>;
	};

	m4u@10220000 {
		compatible = "mediatek,m4u";
		reg = <0x0 0x10220000 0x0 0x1000>;
	};

	m4u@10221000 {
		compatible = "mediatek,m4u";
		reg = <0x0 0x10221000 0x0 0x1000>;
	};

	m4u@10222000 {
		compatible = "mediatek,m4u";
		reg = <0x0 0x10222000 0x0 0x1000>;
	};

	m4u@10223000 {
		compatible = "mediatek,m4u";
		reg = <0x0 0x10223000 0x0 0x1000>;
	};

	m4u@10224000 {
		compatible = "mediatek,m4u";
		reg = <0x0 0x10224000 0x0 0x1000>;
	};

	m4u@14016000 {
		#iommu-cells = <0x1>;
		cell-index = <0x0>;
		clock-names = "disp-iommu-ck", "power";
		clocks = <0x82 0x17 0x48 0xc>;
		compatible = "mediatek,iommu_v0";
		interrupts = <0x0 0x10f 0x4>;
		mediatek,larbs = <0x81 0x84 0x8d 0x8e 0x8f 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x98>;
		phandle = <0x83>;
		reg = <0x0 0x14016000 0x0 0x1000>;
	};

	m4u@14017000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank1_m4u0";
		interrupts = <0x0 0x110 0x4>;
		phandle = <0x13a>;
		reg = <0x0 0x14017000 0x0 0x1000>;
	};

	m4u@14018000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank2_m4u0";
		interrupts = <0x0 0x111 0x4>;
		phandle = <0x13b>;
		reg = <0x0 0x14018000 0x0 0x1000>;
	};

	m4u@14019000 {
		cell-index = <0x0>;
		compatible = "mediatek,bank3_m4u0";
		interrupts = <0x0 0x112 0x4>;
		phandle = <0x13c>;
		reg = <0x0 0x14019000 0x0 0x1000>;
	};

	m4u@1401a000 {
		cell-index = <0x0>;
		compatible = "mediatek,sec_m4u0";
		interrupts = <0x0 0x113 0x4>;
		phandle = <0x13d>;
		reg = <0x0 0x1401a000 0x0 0x1000>;
	};

	m4u@19010000 {
		#iommu-cells = <0x1>;
		cell-index = <0x1>;
		clock-names = "clock", "power";
		clocks = <0x99 0xf 0x48 0x12>;
		compatible = "mediatek,iommu_v0";
		interrupts = <0x0 0x18b 0x4>;
		phandle = <0x8c>;
		reg = <0x0 0x19010000 0x0 0x1000>;
	};

	m4u@19011000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank1_m4u1";
		interrupts = <0x0 0x18c 0x4>;
		phandle = <0x13e>;
		reg = <0x0 0x19011000 0x0 0x1000>;
	};

	m4u@19012000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank2_m4u1";
		interrupts = <0x0 0x18d 0x4>;
		phandle = <0x13f>;
		reg = <0x0 0x19012000 0x0 0x1000>;
	};

	m4u@19013000 {
		cell-index = <0x1>;
		compatible = "mediatek,bank3_m4u1";
		interrupts = <0x0 0x18e 0x4>;
		phandle = <0x140>;
		reg = <0x0 0x19013000 0x0 0x1000>;
	};

	m4u@19014000 {
		cell-index = <0x1>;
		compatible = "mediatek,sec_m4u1";
		interrupts = <0x0 0x18f 0x4>;
		phandle = <0x141>;
		reg = <0x0 0x19014000 0x0 0x1000>;
	};

	mali@13000000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		interrupts = <0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4>;
		phandle = <0x28>;
		reg = <0x0 0x13000000 0x0 0x4000>;
	};

	mali_dvfs_hint@13fbb000 {
		compatible = "mediatek,mali_dvfs_hint", "syscon";
		reg = <0x0 0x13fbb000 0x0 0x1000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x0 0x17060000 0x0 0x10000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x0 0x10013000 0x0 0x1000>;
	};

	mcucfg1@0c530000 {
		compatible = "mediatek,mcucfg-dvfs";
		phandle = <0xfd>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		phandle = <0x29>;
		reg = <0x0 0xc530000 0x0 0x10000>;
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <0x29>;
	};

	mcupm@0c540000 {
		compatible = "mediatek,mcupm";
		interrupt-names = "mbox0", "mbox1", "mbox2", "mbox3", "mbox4", "mbox5", "mbox6", "mbox7";
		interrupts = <0x0 0x21 0x4 0x0 0x22 0x4 0x0 0x23 0x4 0x0 0x24 0x4 0x0 0x25 0x4 0x0 0x26 0x4 0x0 0x27 0x4 0x0 0x28 0x4>;
		reg = <0x0 0xc540000 0x0 0x22000 0x0 0xc55fb00 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fba0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fc40 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fce0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fd80 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fe20 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55fec0 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4 0x0 0xc55ff60 0x0 0xa0 0x0 0xc562004 0x0 0x4 0x0 0xc560074 0x0 0x4 0x0 0xc562000 0x0 0x4 0x0 0xc560078 0x0 0x4>;
		reg-names = "mcupm_base", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_send", "mbox0_recv", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_send", "mbox1_recv", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_send", "mbox2_recv", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_send", "mbox3_recv", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_send", "mbox4_recv", "mbox5_base", "mbox5_set", "mbox5_clr", "mbox5_send", "mbox5_recv", "mbox6_base", "mbox6_set", "mbox6_clr", "mbox6_send", "mbox6_recv", "mbox7_base", "mbox7_set", "mbox7_clr", "mbox7_send", "mbox7_recv";
	};

	mcusys-ctrl@0c53a000 {
		compatible = "mediatek,mcusys-ctrl";
		phandle = <0xc1>;
		reg = <0x0 0xc53a000 0x0 0x1000>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0x111>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0x112>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0x0 0x10211000 0x0 0x1000>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0x0 0x10213000 0x0 0x1000>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channel-names = "md-channel";
		io-channels = <0x4c 0x2>;
		phandle = <0x102>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x0 0x1020a000 0x0 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x0 0x1020c000 0x0 0x1000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x0 0x1023d000 0x0 0x1000>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x0 0x1023f000 0x0 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024d000 0x0 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x0 0x1024e000 0x0 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0x0 0x1025d000 0x0 0x1000>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x0 0x1021c000 0x0 0x400>;
	};

	mddriver {
		clock-names = "scp-sys-md1-main", "infra-dpmaif-clk", "infra-dpmaif-blk-clk", "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md", "infra-ccif4-md";
		clocks = <0x48 0x0 0x2a 0x64 0x2a 0x36 0x2a 0x2c 0x2a 0x2f 0x2a 0x23 0x2a 0x24 0x2a 0x5b 0x2a 0x5c 0x2a 0x66>;
		compatible = "mediatek,mddriver";
		interrupts = <0x0 0x4e 0x1 0x0 0xc2 0x4 0x0 0xc3 0x4>;
		mediatek,cldma_capability = <0x6>;
		mediatek,md_id = <0x0>;
		mediatek,mdhif_type = <0x6>;
		phandle = <0x25>;
		reg = <0x0 0x10209000 0x0 0x1000 0x0 0x1020a000 0x0 0x1000>;
	};

	mdp_aal0@1f005000 {
		clock-names = "MDP_AAL0";
		clocks = <0x86 0xf>;
		compatible = "mediatek,mdp_aal0";
		phandle = <0xac>;
		reg = <0x0 0x1f005000 0x0 0x1000>;
	};

	mdp_aal1@1f006000 {
		clock-names = "MDP_AAL1";
		clocks = <0x86 0x10>;
		compatible = "mediatek,mdp_aal1";
		phandle = <0xad>;
		reg = <0x0 0x1f006000 0x0 0x1000>;
	};

	mdp_color0@1f00e000 {
		clock-names = "MDP_COLOR0";
		clocks = <0x86 0x11>;
		compatible = "mediatek,mdp_color0";
		phandle = <0xae>;
		reg = <0x0 0x1f00e000 0x0 0x1000>;
	};

	mdp_hdr0@1f007000 {
		clock-names = "MDP_HDR0";
		clocks = <0x86 0xa>;
		compatible = "mediatek,mdp_hdr0";
		phandle = <0xaf>;
		reg = <0x0 0x1f007000 0x0 0x1000>;
	};

	mdp_mutex@1f001000 {
		clock-names = "MDP_MUTEX0";
		clocks = <0x86 0xb>;
		compatible = "mediatek,mdp_mutex";
		phandle = <0xa3>;
		reg = <0x0 0x1f001000 0x0 0x1000>;
	};

	mdp_rdma0@1f003000 {
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		clock-names = "MDP_RDMA0", "GCE", "GCE_TIMER";
		clocks = <0x86 0x0 0x2a 0x8 0x2a 0x18>;
		compatible = "mediatek,mdp_rdma0", "mediatek,mdp";
		conn_peri_base = <0x18820000 0x7 0xffff0000>;
		dip2_cq_thread21_frame_done = <0xd6>;
		dip2_cq_thread23_frame_done = <0xd8>;
		dip_cq_thread0_frame_done = <0xe1>;
		dip_cq_thread10_frame_done = <0xeb>;
		dip_cq_thread11_frame_done = <0xec>;
		dip_cq_thread12_frame_done = <0xed>;
		dip_cq_thread13_frame_done = <0xee>;
		dip_cq_thread14_frame_done = <0xef>;
		dip_cq_thread15_frame_done = <0xf0>;
		dip_cq_thread16_frame_done = <0xf1>;
		dip_cq_thread17_frame_done = <0xf2>;
		dip_cq_thread18_frame_done = <0xf3>;
		dip_cq_thread1_frame_done = <0xe2>;
		dip_cq_thread2_frame_done = <0xe3>;
		dip_cq_thread3_frame_done = <0xe4>;
		dip_cq_thread4_frame_done = <0xe5>;
		dip_cq_thread5_frame_done = <0xe6>;
		dip_cq_thread6_frame_done = <0xe7>;
		dip_cq_thread7_frame_done = <0xe8>;
		dip_cq_thread8_frame_done = <0xe9>;
		dip_cq_thread9_frame_done = <0xea>;
		disp_dither_base = <0x14010000 0x2 0xffff0000>;
		g3d_config_base = <0x13000000 0x0 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		gcpu_base = <0x10050000 0xf 0xffff0000>;
		img_dl_relay1_sof = <0x10c>;
		img_dl_relay_sof = <0x10b>;
		imgsys_base = <0x15020000 0x4 0xffff0000>;
		infra_na3_base = <0x10010000 0xb 0xffff0000>;
		infra_na4_base = <0x10020000 0xc 0xffff0000>;
		kp_base = <0x18840000 0x9 0xffff0000>;
		mboxes = <0x85 0xa 0x0 0x1 0x51 0x13 0x0 0x1 0x51 0x14 0x0 0x1 0x51 0x15 0x0 0x1 0x51 0x16 0x0 0x1>;
		mcucfg_base = <0x10040000 0xe 0xffff0000>;
		mdp_aal0 = <0xac>;
		mdp_aal1 = <0xad>;
		mdp_aal1_frame_done = <0x135>;
		mdp_aal1_sof = <0x103>;
		mdp_aal_frame_done = <0x136>;
		mdp_aal_sof = <0x102>;
		mdp_color0 = <0xae>;
		mdp_color_frame_done = <0x132>;
		mdp_color_sof = <0x10d>;
		mdp_hdr0 = <0xaf>;
		mdp_hdr0_frame_done = <0x131>;
		mdp_hdr0_sof = <0x104>;
		mdp_rdma0 = <0xa4>;
		mdp_rdma0_frame_done = <0x12f>;
		mdp_rdma0_sof = <0x100>;
		mdp_rdma1 = <0xa5>;
		mdp_rdma1_frame_done = <0x12e>;
		mdp_rdma1_sof = <0x101>;
		mdp_rsz0 = <0xa6>;
		mdp_rsz0_frame_done = <0x12b>;
		mdp_rsz0_sof = <0x105>;
		mdp_rsz1 = <0xa7>;
		mdp_rsz1_frame_done = <0x12a>;
		mdp_rsz1_sof = <0x106>;
		mdp_tdshp0 = <0xaa>;
		mdp_tdshp1 = <0xab>;
		mdp_tdshp1_frame_done = <0x126>;
		mdp_tdshp1_sof = <0x10a>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_tdshp_sof = <0x109>;
		mdp_wrot0 = <0xa8>;
		mdp_wrot0_sof = <0x107>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_wrot1 = <0xa9>;
		mdp_wrot1_sof = <0x108>;
		mdp_wrot1_write_frame_done = <0x122>;
		mediatek,mailbox-gce = <0x51>;
		mm_mutex = <0xa3>;
		mm_na_base = <0x14020000 0x3 0xffff0000>;
		mmsys_config = <0x52>;
		mmsys_config_base = <0x14000000 0x1 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		phandle = <0xa4>;
		reg = <0x0 0x1f003000 0x0 0x1000>;
		scp_base = <0x10030000 0xd 0xffff0000>;
		scp_sram_base = <0x10000000 0xa 0xffff0000>;
		thread_count = <0x18>;
		topckgen_base = <0x18830000 0x8 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x5 0xffff0000>;
		venc_gcon_base = <0x18810000 0x6 0xffff0000>;
		wpe_b_frame_done = <0xd7>;
	};

	mdp_rdma1@1f004000 {
		clock-names = "MDP_RDMA1";
		clocks = <0x86 0x4>;
		compatible = "mediatek,mdp_rdma1";
		phandle = <0xa5>;
		reg = <0x0 0x1f004000 0x0 0x1000>;
	};

	mdp_rsz1@1f009000 {
		clock-names = "MDP_RSZ1";
		clocks = <0x86 0xd>;
		compatible = "mediatek,mdp_rsz1";
		phandle = <0xa7>;
		reg = <0x0 0x1f009000 0x0 0x1000>;
	};

	mdp_rsz@1f008000 {
		clock-names = "MDP_RSZ0";
		clocks = <0x86 0x9>;
		compatible = "mediatek,mdp_rsz0";
		phandle = <0xa6>;
		reg = <0x0 0x1f008000 0x0 0x1000>;
	};

	mdp_smi_larb0@1f002000 {
		compatible = "mediatek,mdp_smi_larb0";
		reg = <0x0 0x1f002000 0x0 0x1000>;
	};

	mdp_tdshp0@1f00c000 {
		clock-names = "MDP_TDSHP0";
		clocks = <0x86 0x1>;
		compatible = "mediatek,mdp_tdshp0";
		phandle = <0xaa>;
		reg = <0x0 0x1f00c000 0x0 0x1000>;
	};

	mdp_tdshp1@1f00d000 {
		clock-names = "MDP_TDSHP1";
		clocks = <0x86 0x5>;
		compatible = "mediatek,mdp_tdshp1";
		phandle = <0xab>;
		reg = <0x0 0x1f00d000 0x0 0x1000>;
	};

	mdp_wrot0@1f00a000 {
		clock-names = "MDP_WROT0";
		clocks = <0x86 0x8>;
		compatible = "mediatek,mdp_wrot0";
		phandle = <0xa8>;
		reg = <0x0 0x1f00a000 0x0 0x1000>;
	};

	mdp_wrot1@1f00b000 {
		clock-names = "MDP_WROT1";
		clocks = <0x86 0xc>;
		compatible = "mediatek,mdp_wrot1";
		phandle = <0xa9>;
		reg = <0x0 0x1f00b000 0x0 0x1000>;
	};

	mdpsys_config@1f000000 {
		clock-names = "MDP_IMG_DL_ASYNC0", "MDP_IMG_DL_ASYNC1", "MDP_IMG_DL_RELAY0_ASYNC0", "MDP_IMG_DL_RELAY1_ASYNC1", "MDP_APB_BUS";
		clocks = <0x86 0x2 0x86 0x3 0x86 0x12 0x86 0x13 0x86 0x7>;
		compatible = "mediatek,mdpsys_config", "syscon";
		phandle = <0x52>;
		reg = <0x0 0x1f000000 0x0 0x1000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x40000000 0x0 0x3e605000>;
	};

	memory-ssmr-features {
		2d_fr-size = <0x0 0x0>;
		compatible = "mediatek,memory-ssmr-features";
		iris-recognition-size = <0x0 0x10000000>;
		phandle = <0x16c>;
		prot-sharedmem-size = <0x0 0x8000000>;
		sdsp-firmware-size = <0x0 0x1000000>;
		sdsp-tee-sharedmem-size = <0x0 0x1000000>;
		svp-size = <0x0 0x10000000>;
		ta-elf-size = <0x0 0x1000000>;
		ta-stack-heap-size = <0x0 0x6000000>;
		tui-size = <0x0 0x4000000>;
		wfd-size = <0x0 0x4000000>;
	};

	mfb@15010000 {
		compatible = "mediatek,mfb";
		interrupts = <0x0 0x15c 0x4>;
		reg = <0x0 0x15010000 0x0 0x1000>;
	};

	mfb@15012000 {
		compatible = "mediatek,mfb";
		reg = <0x0 0x15012000 0x0 0x1000>;
	};

	mfgcfg@13fbf000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mfgcfg", "mediatek,mt6853-mfgsys", "syscon";
		phandle = <0x7e>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x13fbf000 0x0 0x1000>;
	};

	mipi_tx_config@11e50000 {
		#clock-cells = <0x0>;
		#phy-cells = <0x0>;
		clock-output-names = "mipi_tx0_pll";
		clocks = <0x2b>;
		compatible = "mediatek,mipi_tx_config0", "mediatek,mt6853-mipi-tx";
		phandle = <0x8b>;
		reg = <0x0 0x11e50000 0x0 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x0 0x1025e000 0x0 0x1000>;
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x0 0x10309000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1025f000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030a000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030b000 0x0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x0 0x1030c000 0x0 0x1000>;
	};

	mmdvfs_pmqos {
		cam_freq = "cam_step0", "cam_step1", "cam_step2", "cam_step3";
		cam_larb = <0xd 0xe 0x10 0x11 0x17 0x18>;
		cam_step0 = <0x270 0x1 0x1 0xe>;
		cam_step1 = <0x1f3 0x1 0x1 0xf>;
		cam_step2 = <0x188 0x1 0x1 0x10>;
		cam_step3 = <0x111 0x1 0x1 0x11>;
		ccu_freq = "ccu_step0", "ccu_step1", "ccu_step2", "ccu_step3";
		ccu_step0 = <0x1f3 0x1 0x9 0xf>;
		ccu_step1 = <0x188 0x1 0x9 0x10>;
		ccu_step2 = <0x16c 0x1 0x9 0x15>;
		ccu_step3 = <0xe5 0x1 0x9 0x13>;
		clock-names = "CLK_TOP_DISP_SEL", "CLK_TOP_CAM_SEL", "CLK_TOP_IMG1_SEL", "CLK_TOP_IMG2_SEL", "CLK_TOP_DPE_SEL", "CLK_TOP_IPE_SEL", "CLK_TOP_VENC_SEL", "CLK_TOP_VDEC_SEL", "CLK_TOP_MDP_SEL", "CLK_TOP_CCU_SEL", "CLK_TOP_MAINPLL_D4", "CLK_TOP_UNIVPLL_D6", "CLK_TOP_UNIVPLL_D4_D2", "CLK_TOP_UNIVPLL_D6_D2", "CLK_TOP_UNIVPLL_D4", "CLK_TOP_UNIVPLL_D5", "CLK_TOP_MMPLL_D7", "CLK_TOP_MAINPLL_D4_D2", "CLK_TOP_MMPLL_D4_D2", "CLK_TOP_MMPLL_D5_D2", "CLK_TOP_MMPLL_D6", "CLK_TOP_MAINPLL_D6", "CLK_TOP_UNIVPLL_D5_D2", "CLK_TOP_MAINPLL_D5_D2", "CLK_TOP_TVDPLL", "CLK_TOP_MAINPLL_D5";
		clocks = <0x3d 0x9d 0x3d 0xa3 0x3d 0x9f 0x3d 0xa0 0x3d 0xa2 0x3d 0xa1 0x3d 0xcd 0x3d 0xce 0x3d 0x9e 0x3d 0xa4 0x3d 0x2 0x3d 0x26 0x3d 0x1e 0x3d 0x27 0x3d 0x1d 0x3d 0x21 0x3d 0x40 0x3d 0x3 0x3d 0x39 0x3d 0x3c 0x3d 0x3e 0x3d 0xb 0x3d 0x22 0x3d 0x8 0x3d 0x43 0x3d 0x7>;
		comm_freq = "disp_freq";
		compatible = "mediatek,mmdvfs_pmqos";
		disp_freq = "disp_step0", "disp_step1", "disp_step2", "disp_step3";
		disp_step0 = <0x222 0x1 0x0 0xa>;
		disp_step1 = <0x1a0 0x1 0x0 0xb>;
		disp_step2 = <0x138 0x1 0x0 0xc>;
		disp_step3 = <0xd0 0x1 0x0 0xd>;
		dpe_freq = "dpe_step0", "dpe_step1", "dpe_step2", "dpe_step3";
		dpe_step0 = <0x222 0x1 0x4 0xa>;
		dpe_step1 = <0x1ca 0x1 0x4 0x14>;
		dpe_step2 = <0x16c 0x1 0x4 0x15>;
		dpe_step3 = <0xf9 0x1 0x4 0x16>;
		img2_freq = "img2_step0", "img2_step1", "img2_step2", "img2_step3";
		img2_step0 = <0x270 0x1 0x3 0xe>;
		img2_step1 = <0x1ca 0x1 0x3 0x14>;
		img2_step2 = <0x157 0x1 0x3 0x12>;
		img2_step3 = <0xe5 0x1 0x3 0x13>;
		img_freq = "img_step0", "img_step1", "img_step2", "img_step3";
		img_step0 = <0x270 0x1 0x2 0xe>;
		img_step1 = <0x1ca 0x1 0x2 0x14>;
		img_step2 = <0x157 0x1 0x2 0x12>;
		img_step3 = <0xe5 0x1 0x2 0x13>;
		ipe_freq = "ipe_step0", "ipe_step1", "ipe_step2", "ipe_step3";
		ipe_step0 = <0x222 0x1 0x5 0xa>;
		ipe_step1 = <0x1a0 0x1 0x5 0xb>;
		ipe_step2 = <0x138 0x1 0x5 0xc>;
		ipe_step3 = <0xe5 0x1 0x5 0x13>;
		larb0 = <0x8 0x7 0x8 0x8>;
		larb1 = <0x7 0x8 0x8 0x9 0x8>;
		larb11 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb13 = <0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7 0x8 0x7>;
		larb14 = <0x7 0x8 0x8 0x8 0x7 0x8>;
		larb16 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb17 = <0x8 0x8 0x7 0x7 0x8 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x7>;
		larb19 = <0x7 0x8 0x7 0x8>;
		larb2 = <0x7 0x7 0x8 0x8 0x8>;
		larb20 = <0x7 0x7 0x8 0x8 0x7 0x8>;
		larb4 = <0x6 0x7 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x6 0x7 0x6>;
		larb7 = <0x7 0x8 0x8 0x8 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8>;
		larb9 = <0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7 0x7 0x8 0x9 0x8 0x6 0x6 0x7 0x7 0x7 0x7 0x7 0x7 0x7 0x8 0x8 0x8 0x8 0x7>;
		larb_groups = <0x0 0x1 0x2 0x4 0x7 0x9 0xb 0xd 0xe 0x10 0x11 0x13 0x14>;
		max_ostd = <0x28>;
		max_ostd_larb = <0x0 0x1>;
		mdp_freq = "mdp_step0", "mdp_step1", "mdp_step2", "mdp_step3";
		mdp_step0 = <0x252 0x1 0x8 0x18>;
		mdp_step0_ext = <0x252 0x2 0x9 0x1a713b>;
		mdp_step1 = <0x1b4 0x1 0x8 0x19>;
		mdp_step1_ext = <0x1b4 0x2 0x9 0x1a713b>;
		mdp_step2 = <0x157 0x1 0x8 0x12>;
		mdp_step2_ext = <0x157 0x2 0x9 0x1a713b>;
		mdp_step3 = <0xe5 0x1 0x8 0x13>;
		mdp_step3_ext = <0xe5 0x2 0x9 0x1604ec>;
		vcore-supply = <0x3c>;
		vdec_freq = "vdec_step0", "vdec_step1", "vdec_step2", "vdec_step3";
		vdec_step0 = <0x222 0x1 0x7 0xa>;
		vdec_step1 = <0x1a0 0x1 0x7 0xb>;
		vdec_step2 = <0x138 0x1 0x7 0xc>;
		vdec_step3 = <0xda 0x1 0x7 0x17>;
		venc_freq = "venc_step0", "venc_step1", "venc_step2", "venc_step3";
		venc_step0 = <0x270 0x1 0x6 0xe>;
		venc_step1 = <0x1ca 0x1 0x6 0x14>;
		venc_step2 = <0x16c 0x1 0x6 0x15>;
		venc_step3 = <0xf9 0x1 0x6 0x16>;
		vopp_steps = <0x0 0x1 0x2 0x3>;
	};

	mmsys_config@14000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mmsys_config", "mediatek,mt6853-mmsys_config", "syscon";
		phandle = <0x82>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x14000000 0x0 0x1000>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x0 0x53 0x1>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x0 0x10018000 0x0 0x1000>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		phandle = <0x105>;
		status = "okay";
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x0 0x11f50000 0x0 0x1000>;
	};

	msdc1_ins {
		phandle = <0x110>;
	};

	msdc1_top@11c70000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x0 0x11c70000 0x0 0x1000>;
	};

	msdc@11230000 {
		bootable;
		bus-width = <0x8>;
		cap-mmc-highspeed;
		clk_src = [01];
		clock-names = "msdc0-src-hclock", "msdc0-clock", "msdc0-hclock", "msdc0-aes-clock";
		clocks = <0x3d 0xb4 0x2a 0x1e 0x2a 0x1c 0x2a 0x28>;
		compatible = "mediatek,msdc";
		host_function = [00];
		index = [00];
		interrupts = <0x0 0x63 0x4>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		phandle = <0xcd>;
		pinctl = <0x37>;
		pinctl_hs200 = <0x39>;
		pinctl_hs400 = <0x38>;
		reg = <0x0 0x11230000 0x0 0x10000>;
		register_setting = <0x3a>;
		status = "disable";
		vcore-supply = <0x3c>;
		vmmc-supply = <0x3b>;
	};

	msdc@11240000 {
		bus-width = <0x4>;
		cap-mmc-highspeed;
		cap-sd-highspeed;
		cd-gpios = <0x2 0xf 0x0>;
		cd_level = [01];
		clk_src = [02];
		clock-names = "msdc1-clock", "msdc1-hclock";
		clocks = <0x2a 0x27 0x2a 0x1d>;
		compatible = "mediatek,msdc";
		host_function = [01];
		index = [01];
		interrupts = <0x0 0x67 0x4>;
		max-frequency = <0xbebc200>;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		no-sdio;
		phandle = <0xce>;
		pinctl = <0x3e>;
		pinctl_ddr50 = <0x41>;
		pinctl_hs200 = <0x42>;
		pinctl_sdr104 = <0x3f>;
		pinctl_sdr50 = <0x40>;
		reg = <0x0 0x11240000 0x0 0x1000>;
		register_setting = <0x43>;
		sd-uhs-ddr50;
		sd-uhs-sdr104;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		status = "okay";
		vmmc-supply = <0x44>;
		vqmmc-supply = <0x45>;
	};

	msf_b@15810000 {
		clock-names = "MFB_CG_IMG2_LARB11", "MFB_CG_IMG2_MSS", "MFB_CG_IMG2_MFB", "MFB_CG_IMG1_GALS";
		clocks = <0x9b 0x0 0x9b 0x4 0x9b 0x2 0x48 0x7>;
		compatible = "mediatek,msf_b";
		interrupts = <0x0 0x1f4 0x4>;
		mboxes = <0x51 0x12 0x0 0x1>;
		msf_frame_done = [00 d6];
		msf_token = [02 9a];
		reg = <0x0 0x15810000 0x0 0x1000>;
	};

	msfdl@15810000 {
		compatible = "mediatek,msfdl";
		interrupts = <0x0 0x1f4 0x4>;
		reg = <0x0 0x15810000 0x0 0x1000>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		interrupts = <0x0 0x1f5 0x4>;
		mboxes = <0x51 0x11 0x0 0x1>;
		mss_frame_done = [00 d8];
		mss_token = [02 99];
		reg = <0x0 0x15812000 0x0 0x1000>;
	};

	mssdl@15812000 {
		compatible = "mediatek,mssdl";
		interrupts = <0x0 0x1f5 0x4>;
		reg = <0x0 0x15812000 0x0 0x1000>;
	};

	mt6359_gauge {
		alias_name = "MT6359";
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x47>;
		phandle = <0x7a>;
	};

	mt6360_ldo_dts {
		interrupt-names = "ldo1_oc_evt", "ldo2_oc_evt", "ldo3_oc_evt", "ldo5_oc_evt", "ldo1_pgb_evt", "ldo2_pgb_evt", "ldo3_pgb_evt", "ldo5_pgb_evt";
		interrupt-parent = <0x3>;
		interrupts = <0x71 0x0 0x72 0x0 0x73 0x0 0x75 0x0 0x79 0x0 0x7a 0x0 0x7b 0x0 0x7d 0x0>;
		phandle = <0xb7>;
		status = "ok";

		ldo1 {
			phandle = <0xb8>;
			regulator-compatible = "LDO1";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VFP";
		};

		ldo2 {
			phandle = <0xb9>;
			regulator-compatible = "LDO2";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VTP";
		};

		ldo3 {
			phandle = <0x45>;
			regulator-compatible = "LDO3";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VMC";
		};

		ldo5 {
			phandle = <0x44>;
			regulator-compatible = "LDO5";
			regulator-max-microvolt = <0x36ee80>;
			regulator-min-microvolt = <0x124f80>;
			regulator-name = "VMCH";
		};
	};

	mt6360_pmic_dts {
		interrupt-names = "buck1_pgb_evt", "buck1_oc_evt", "buck1_ov_evt", "buck1_uv_evt", "buck2_pgb_evt", "buck2_oc_evt", "buck2_ov_evt", "buck2_uv_evt", "ldo6_oc_evt", "ldo7_oc_evt", "ldo6_pgb_evt", "ldo7_pgb_evt";
		interrupt-parent = <0x3>;
		interrupts = <0x60 0x0 0x64 0x0 0x65 0x0 0x66 0x0 0x68 0x0 0x6c 0x0 0x6d 0x0 0x6e 0x0 0x76 0x0 0x77 0x0 0x7e 0x0 0x7f 0x0>;
		phandle = <0xb6>;
		pwr_off_seq = <0x6040002>;
		status = "ok";

		buck1 {
			regulator-always-on;
			regulator-compatible = "BUCK1";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VMDLA";
		};

		buck2 {
			regulator-compatible = "BUCK2";
			regulator-max-microvolt = <0x13d620>;
			regulator-min-microvolt = <0x493e0>;
			regulator-name = "VDRAM1";
		};

		ldo6 {
			regulator-always-on;
			regulator-compatible = "LDO6";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VMDDR";
		};

		ldo7 {
			regulator-always-on;
			regulator-compatible = "LDO7";
			regulator-max-microvolt = <0x200b20>;
			regulator-min-microvolt = <0x7a120>;
			regulator-name = "VDRAM2";
		};
	};

	mt6360_pmu_dts {
		#interrupt-cells = <0x2>;
		interrupt-controller;
		mt6360,intr_gpio = <0x2 0x3 0x0>;
		mt6360,intr_gpio_num = <0x3>;
		phandle = <0x3>;
		status = "ok";

		adc {
			#io-channel-cells = <0x1>;
			compatible = "mediatek,mt6360_pmu_adc";
			interrupt-names = "bat_ovp_adc_evt", "adc_wakeup_evt", "adc_donei";
			interrupt-parent = <0x3>;
			interrupts = <0x29 0x0 0x2b 0x0 0x2c 0x0>;
			phandle = <0x4>;
		};

		chg {
			aicc_once = <0x1>;
			aicr = <0x7a120>;
			batoc_notify = <0x0>;
			chg_name = "primary_chg";
			compatible = "mediatek,mt6360_pmu_chg";
			cv = <0x426030>;
			en_te = <0x1>;
			en_wdt = <0x1>;
			ichg = <0x1e8480>;
			ieoc = <0x249f0>;
			interrupt-names = "chg_treg_evt", "chg_mivr_evt", "pwr_rdy_evt", "chg_batsysuv_evt", "chg_vsysuv_evt", "chg_vsysov_evt", "chg_vbatov_evt", "chg_vbusov_evt", "chg_tmri", "chg_adpbadi", "chg_aiccmeasl", "wdtmri", "pumpx_donei", "attachi", "chrdet_ext_evt";
			interrupt-parent = <0x3>;
			interrupts = <0x4 0x0 0x6 0x0 0x7 0x0 0x9 0x0 0xc 0x0 0xd 0x0 0xe 0x0 0xf 0x0 0x1b 0x0 0x1d 0x0 0x20 0x0 0x23 0x0 0x28 0x0 0x30 0x0 0x3c 0x0>;
			io-channel-names = "USBID", "VBUSDIV5", "VSYS", "VBAT", "IBUS", "IBAT", "TEMP_JC", "TS";
			io-channels = <0x4 0x0 0x4 0x1 0x4 0x3 0x4 0x4 0x4 0x5 0x4 0x6 0x4 0x8 0x4 0xa>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			mivr = <0x432380>;
			post_aicc = <0x1>;
			safety_timer = <0xc>;
		};

		core {
			apwdtrst_en = <0x1>;
			cc_open_sel = <0x3>;
			compatible = "mediatek,mt6360_pmu_core";
			i2c_cc_open_tsel = <0x1>;
			interrupt-names = "ap_wdtrst_evt", "en_evt", "qonb_rst_evt", "mrstb_evt", "otp_evt", "vddaov_evt", "sysuv_evt";
			interrupt-parent = <0x3>;
			interrupts = <0x41 0x0 0x42 0x0 0x43 0x0 0x44 0x0 0x45 0x0 0x46 0x0 0x47 0x0>;
			ldo5_otp_en = <0x0>;
			mren = <0x1>;
		};

		fled {
			compatible = "mediatek,mt6360_pmu_fled";
			fled1_strb_cur = <0xb71b0>;
			fled1_tor_cur = <0x927c>;
			fled2_strb_cur = <0xc3500>;
			fled2_tor_cur = <0x927c>;
			fled_strb_tout = <0x4e0>;
			fled_vmid_track = <0x0>;
			interrupt-names = "fled_chg_vinovp_evt", "fled_tx_evt", "fled_lvf_evt", "fled2_short_evt", "fled1_short_evt";
			interrupt-parent = <0x3>;
			interrupts = <0xb 0x0 0x4a 0x0 0x4b 0x0 0x4e 0x0 0x4f 0x0>;
		};

		rgbled {
			compatible = "mediatek,mt6360_pmu_rgbled";
			mt,led_default_trigger = "cc_mode", "cc_mode", "cc_mode", "none";
			mt,led_name = "mt6360_pmu_led1", "mt6360_pmu_led2", "mt6360_pmu_led3", "mt6360_pmu_led4";
		};
	};

	mt6853-afe-pcm@11210000 {
		apmixed = <0x53>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_adda6_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_apll2_tuner_clk", "aud_tdm_clk", "aud_tml_clk", "aud_nle", "aud_dac_hires_clk", "aud_adc_hires_clk", "aud_adc_hires_tml", "aud_adda6_adc_hires_clk", "aud_3rd_dac_clk", "aud_3rd_dac_predis_clk", "aud_3rd_dac_tml", "aud_3rd_dac_hires_clk", "scp_sys_audio", "aud_infra_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_mainpll_d4_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_2", "top_apll2_ck", "top_mux_aud_eng1", "top_apll1_d4", "top_mux_aud_eng2", "top_apll2_d4", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_i2s4_m_sel", "top_i2s5_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "top_apll12_div4", "top_apll12_divb", "top_apll12_div5", "top_mux_audio_h", "top_clk26m_clk";
		clocks = <0x5a 0x0 0x5a 0x7 0x5a 0x8 0x5a 0x6 0x5a 0x15 0x5a 0x1 0x5a 0x2 0x5a 0x4 0x5a 0x3 0x5a 0x5 0x5a 0x9 0x5a 0xa 0x5a 0x12 0x5a 0x13 0x5a 0x14 0x5a 0x16 0x5a 0x17 0x5a 0x18 0x5a 0x19 0x5a 0x1a 0x48 0xd 0x2a 0x2e 0x2a 0x37 0x3d 0xb7 0x3d 0xb8 0x3d 0x4 0x3d 0xc9 0x3d 0x2e 0x3d 0xca 0x3d 0x32 0x3d 0xc5 0x3d 0x30 0x3d 0xc6 0x3d 0x34 0x3d 0xd7 0x3d 0xd8 0x3d 0xd9 0x3d 0xda 0x3d 0xdb 0x3d 0xdc 0x3d 0xe1 0x3d 0xe2 0x3d 0xe3 0x3d 0xe4 0x3d 0xe5 0x3d 0xe6 0x3d 0xe7 0x3d 0xd1 0x3d 0x56>;
		compatible = "mediatek,mt6853-sound";
		infracfg_ao = <0x2a>;
		interrupts = <0x0 0xca 0x4>;
		phandle = <0x7b>;
		pinctrl-0 = <0x5b>;
		pinctrl-1 = <0x5c>;
		pinctrl-10 = <0x65>;
		pinctrl-11 = <0x66>;
		pinctrl-12 = <0x67>;
		pinctrl-13 = <0x68>;
		pinctrl-14 = <0x69>;
		pinctrl-15 = <0x6a>;
		pinctrl-16 = <0x6b>;
		pinctrl-17 = <0x6c>;
		pinctrl-18 = <0x6d>;
		pinctrl-19 = <0x6e>;
		pinctrl-2 = <0x5d>;
		pinctrl-20 = <0x6f>;
		pinctrl-21 = <0x70>;
		pinctrl-22 = <0x71>;
		pinctrl-23 = <0x72>;
		pinctrl-24 = <0x73>;
		pinctrl-25 = <0x74>;
		pinctrl-26 = <0x75>;
		pinctrl-27 = <0x76>;
		pinctrl-28 = <0x77>;
		pinctrl-29 = <0x78>;
		pinctrl-3 = <0x5e>;
		pinctrl-4 = <0x5f>;
		pinctrl-5 = <0x60>;
		pinctrl-6 = <0x61>;
		pinctrl-7 = <0x62>;
		pinctrl-8 = <0x63>;
		pinctrl-9 = <0x64>;
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on", "aud_nle_mosi_off", "aud_nle_mosi_on", "aud_dat_miso2_off", "aud_dat_miso2_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "aud_gpio_i2s5_off", "aud_gpio_i2s5_on", "aud_dat_mosi_ch34_off", "aud_dat_mosi_ch34_on", "aud_dat_miso_ch34_off", "aud_dat_miso_ch34_on", "ext_spk_amp_off", "ext_spk_amp_on";
		reg = <0x0 0x11210000 0x0 0x2000>;
		topckgen = <0x3d>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x16e>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0x115>;
		proc1-supply = <0x4a>;
		proc2-supply = <0x4b>;
		sram_proc1-supply = <0x4f>;
		sram_proc2-supply = <0x50>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		interrupts = <0x0 0x177 0x4>;
		mediatek,infracfg = <0x2a>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		phandle = <0x59>;
		reg = <0x0 0x18050000 0x0 0x1000 0x0 0x18080000 0x0 0x14000>;
	};

	mtk_composite_v4l2_2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
		phandle = <0x147>;
	};

	mtk_lpm {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mediatek,mtk-lpm";
		constraints = <0x21 0x22 0x23>;
		cpupm-method = "mcu";
		irq-remain = <0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
		phandle = <0xbe>;
		ranges;
		resource-ctrl = <0x1c 0x1d 0x1e 0x1f 0x20>;
		suspend-method = "system";

		constraint-list {

			rc_bus26m {
				id = <0x0>;
				phandle = <0x21>;
				value = <0x1>;
			};

			rc_dram {
				id = <0x2>;
				phandle = <0x23>;
				value = <0x1>;
			};

			rc_syspll {
				id = <0x1>;
				phandle = <0x22>;
				value = <0x1>;
			};
		};

		cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			phandle = <0xbf>;
			reg = <0x0 0x11b000 0x0 0x500>;
		};

		irq-remain-list {

			edge_keypad {
				phandle = <0x13>;
				target = <0x24>;
				value = <0x1 0x0 0x0 0x4>;
			};

			edge_mdwdt {
				phandle = <0x14>;
				target = <0x25>;
				value = <0x1 0x0 0x80000000 0x2000000>;
			};

			level_mali0 {
				phandle = <0x17>;
				target = <0x28>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_mali1 {
				phandle = <0x18>;
				target = <0x28>;
				value = <0x0 0x1 0x0 0x0>;
			};

			level_mali2 {
				phandle = <0x19>;
				target = <0x28>;
				value = <0x0 0x2 0x0 0x0>;
			};

			level_mali3 {
				phandle = <0x1a>;
				target = <0x28>;
				value = <0x0 0x3 0x0 0x0>;
			};

			level_mali4 {
				phandle = <0x1b>;
				target = <0x28>;
				value = <0x0 0x4 0x0 0x0>;
			};

			level_vpu_core0 {
				phandle = <0x15>;
				target = <0x26>;
				value = <0x0 0x0 0x0 0x0>;
			};

			level_vpu_core1 {
				phandle = <0x16>;
				target = <0x27>;
				value = <0x0 0x0 0x0 0x0>;
			};
		};

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			phandle = <0xc0>;
			reg = <0x0 0x11b500 0x0 0x300>;
		};

		resource-ctrl-list {

			bus26m {
				id = <0x0>;
				phandle = <0x1c>;
				value = <0x0>;
			};

			dram_s0 {
				id = <0x3>;
				phandle = <0x1f>;
				value = <0x0>;
			};

			dram_s1 {
				id = <0x4>;
				phandle = <0x20>;
				value = <0x0>;
			};

			infra {
				id = <0x1>;
				phandle = <0x1d>;
				value = <0x0>;
			};

			syspll {
				id = <0x2>;
				phandle = <0x1e>;
				value = <0x0>;
			};
		};
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x126>;
	};

	mtu3_0@11200000 {
		apmixed = <0x53>;
		clock-names = "sys_ck", "rel_clk", "dma_ck", "host_ck";
		clocks = <0x2a 0x34 0x53 0xe 0x2a 0x72 0x2a 0x4f>;
		compatible = "mediatek,mt6853-mtu3";
		dr_mode = "otg";
		extcon = <0x55>;
		infra_ao = <0x2a>;
		interrupt-names = "ssusb_mac";
		interrupts = <0x0 0x60 0x4>;
		phandle = <0x117>;
		phy-cells = <0x1>;
		phy-names = "port0_phy";
		phys = <0x54 0x0>;
		reg = <0x0 0x11201000 0x0 0x3000 0x0 0x11203e00 0x0 0x100>;
		reg-names = "mac", "ippc";
	};

	nebula {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,nebula-smc-v1";
		ranges;
		tee-id = <0x1>;
		tee-name = "nebula";

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};
	};

	nfc {
		compatible = "mediatek,nfc";
		gpio-irq = <0x5>;
		gpio-irq-std = <0x2 0x5 0x0>;
		gpio-rst = <0xb>;
		gpio-rst-std = <0x2 0xb 0x0>;
		phandle = <0x109>;
	};

	nfc_chipset {
		chipset-20680 = "ST21H";
		compatible = "oppo-nfc-chipset";
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x16b>;
	};

	oppo_fp_common {
		compatible = "oppo,fp_common";
		phandle = <0x165>;
	};

	oppo_secure_common {
		compatible = "oppo,secure_common";
		phandle = <0x169>;
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		phandle = <0x172>;
	};

	pericfg@10003000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,pericfg", "mediatek,mt6853-pericfg", "syscon";
		phandle = <0xcb>;
		reg = <0x0 0x10003000 0x0 0x1000>;
	};

	phy_tuning {
		compatible = "mediatek,phy_tuning";
		host_u2_enhance = <0x2>;
		host_u2_term_ref = <0x6>;
		host_u2_vrt_ref = <0x6>;
		phandle = <0x171>;
		u2_enhance = <0x2>;
		u2_term_ref = <0x6>;
		u2_vrt_ref = <0x6>;
	};

	pinctrl {
		#gpio-cells = <0x2>;
		#interrupt-cells = <0x2>;
		compatible = "mediatek,mt6853-pinctrl";
		gpio-controller;
		gpio-ranges = <0x2 0x0 0x0 0xcb>;
		interrupt-controller;
		interrupt-parent = <0x1>;
		interrupts = <0x0 0xd4 0x4>;
		phandle = <0x2>;
		pins-are-numbered;
		reg_base_eint = <0x36>;
		reg_bases = <0x2d 0x2e 0x2f 0x30 0x31 0x32 0x33 0x34 0x35>;

		aud_clk_mosi_off {
			phandle = <0x5b>;

			pins_cmd0_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9800>;
			};

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9900>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x5c>;

			pins_cmd0_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9801>;
			};

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9901>;
			};
		};

		aud_dat_miso2_off {
			phandle = <0x67>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xa100>;
			};
		};

		aud_dat_miso2_on {
			phandle = <0x68>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa101>;
			};
		};

		aud_dat_miso_ch34_off {
			phandle = <0x75>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xa100>;
			};
		};

		aud_dat_miso_ch34_on {
			phandle = <0x76>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa101>;
			};
		};

		aud_dat_miso_off {
			phandle = <0x5f>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9f00>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-enable;
				pinmux = <0xa000>;
			};
		};

		aud_dat_miso_on {
			phandle = <0x60>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9f01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa001>;
			};
		};

		aud_dat_mosi_ch34_off {
			phandle = <0x73>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9c00>;
			};
		};

		aud_dat_mosi_ch34_on {
			phandle = <0x74>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9c01>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x5d>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9a00>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9b00>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x5e>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9a01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9b01>;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x69>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2300>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x6a>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2301>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x6b>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x6c>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x6d>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x6e>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x6f>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2100>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2200>;
			};

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x2400>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x70>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2101>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2201>;
			};

			pins_cmd3_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x2401>;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0x71>;
		};

		aud_gpio_i2s5_on {
			phandle = <0x72>;
		};

		aud_nle_mosi_off {
			phandle = <0x65>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9e00>;
			};

			pins_cmd2_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9d00>;
			};
		};

		aud_nle_mosi_on {
			phandle = <0x66>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9e01>;
			};

			pins_cmd2_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9d01>;
			};
		};

		ext_spk_amp_off {
			phandle = <0x77>;

			pins_cmd1_dat {
				output-low;
				pinmux = <0x8b00>;
				slew-rate = <0x1>;
			};
		};

		ext_spk_amp_on {
			phandle = <0x78>;

			pins_cmd1_dat {
				output-high;
				pinmux = <0x8b00>;
				slew-rate = <0x1>;
			};
		};

		msdc0@default {
			phandle = <0x37>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0x39>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0x38>;

			pins_clk {
				drive-strength = [04];
			};

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			phandle = <0x3a>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@ddr50 {
			phandle = <0x41>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@default {
			phandle = <0x3e>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@hs200 {
			phandle = <0x42>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			phandle = <0x43>;
			rdata_edge = [00];
			wdata_edge = [00];
		};

		msdc1@sdr104 {
			phandle = <0x3f>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x40>;

			pins_clk {
				drive-strength = [03];
			};

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		sia81xx_gpio_L {
			phandle = <0x79>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x8b00>;
				slew-rate = <0x1>;
			};
		};

		vow_clk_miso_off {
			phandle = <0x63>;

			pins_cmd3_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0xa000>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x64>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0xa002>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x61>;

			pins_cmd1_dat {
				bias-pull-down;
				input-enable;
				pinmux = <0x9f00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x62>;

			pins_cmd1_dat {
				bias-disable;
				input-schmitt-enable;
				pinmux = <0x9f02>;
			};
		};
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-config = <0x2 0x1 0x1 0x2 0x0 0x0 0x1>;
		mediatek,clkbuf-controls-for-desense = <0x0 0x4 0x0 0x4 0x0 0x0 0x0>;
		mediatek,clkbuf-output_impedance = <0x6 0x4 0x4 0x4 0x0 0x0 0x4>;
		mediatek,clkbuf-quantity = <0x7>;
		phandle = <0x103>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0x7 0x4>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0x83 0x3>;
	};

	pseudo_m4u-ccu0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x1a9 0x83 0x1aa 0x83 0x2c0>;
		mediatek,larbid = <0x16>;
	};

	pseudo_m4u-ccu1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x1c4 0x83 0x1c5 0x83 0x2e0>;
		mediatek,larbid = <0x17>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x0 0x83 0x1 0x83 0x2 0x83 0x3>;
		mediatek,larbid = <0x0>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x20 0x83 0x21 0x83 0x22 0x83 0x23 0x83 0x24>;
		mediatek,larbid = <0x1>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x160 0x83 0x161 0x83 0x162 0x83 0x163 0x83 0x164 0x83 0x165 0x83 0x166 0x83 0x167 0x83 0x168 0x83 0x169 0x83 0x16a 0x83 0x16b 0x83 0x16c 0x83 0x16d 0x83 0x16e 0x83 0x16f 0x83 0x170 0x83 0x171 0x83 0x172 0x83 0x173 0x83 0x174 0x83 0x175 0x83 0x176 0x83 0x177 0x83 0x178 0x83 0x179 0x83 0x17a 0x83 0x17b 0x83 0x17c>;
		mediatek,larbid = <0xb>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x1a0 0x83 0x1a1 0x83 0x1a2 0x83 0x1a3 0x83 0x1a4 0x83 0x1a5 0x83 0x1a6 0x83 0x1a7 0x83 0x1a8 0x83 0x1a9 0x83 0x1aa 0x83 0x1ab>;
		mediatek,larbid = <0xd>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x1c0 0x83 0x1c1 0x83 0x1c2 0x83 0x1c3 0x83 0x1c4 0x83 0x1c5>;
		mediatek,larbid = <0xe>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x200 0x83 0x201 0x83 0x202 0x83 0x203 0x83 0x204 0x83 0x205 0x83 0x206 0x83 0x207 0x83 0x208 0x83 0x209 0x83 0x20a 0x83 0x20b 0x83 0x20c 0x83 0x20d 0x83 0x20e 0x83 0x20f 0x83 0x210>;
		mediatek,larbid = <0x10>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x220 0x83 0x221 0x83 0x222 0x83 0x223 0x83 0x224 0x83 0x225 0x83 0x226 0x83 0x227 0x83 0x228 0x83 0x229 0x83 0x22a 0x83 0x22b 0x83 0x22c 0x83 0x22d 0x83 0x22e 0x83 0x22f 0x83 0x230>;
		mediatek,larbid = <0x11>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x240 0x83 0x241 0x83 0x242 0x83 0x243 0x83 0x244 0x83 0x245 0x83 0x246 0x83 0x247 0x83 0x248 0x83 0x249 0x83 0x24a 0x83 0x24b 0x83 0x24c 0x83 0x24d 0x83 0x24e 0x83 0x24f 0x83 0x250>;
		mediatek,larbid = <0x12>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x260 0x83 0x261 0x83 0x262 0x83 0x263>;
		mediatek,larbid = <0x13>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x40 0x83 0x41 0x83 0x42 0x83 0x43 0x83 0x44>;
		mediatek,larbid = <0x2>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x280 0x83 0x281 0x83 0x282 0x83 0x283 0x83 0x284 0x83 0x285>;
		mediatek,larbid = <0x14>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x80 0x83 0x81 0x83 0x82 0x83 0x83 0x83 0x84 0x83 0x85 0x83 0x86 0x83 0x87 0x83 0x88 0x83 0x89 0x83 0x8a 0x83 0x8a>;
		mediatek,larbid = <0x4>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0xe0 0x83 0xe1 0x83 0xe2 0x83 0xe3 0x83 0xe4 0x83 0xe5 0x83 0xe6 0x83 0xe7 0x83 0xe8 0x83 0xe9 0x83 0xea 0x83 0xeb 0x83 0xec>;
		mediatek,larbid = <0x7>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x120 0x83 0x121 0x83 0x122 0x83 0x123 0x83 0x124 0x83 0x125 0x83 0x126 0x83 0x127 0x83 0x128 0x83 0x129 0x83 0x12a 0x83 0x12b 0x83 0x12c 0x83 0x12d 0x83 0x12e 0x83 0x12f 0x83 0x130 0x83 0x131 0x83 0x132 0x83 0x133 0x83 0x134 0x83 0x135 0x83 0x136 0x83 0x137 0x83 0x138 0x83 0x139 0x83 0x13a 0x83 0x13b 0x83 0x13c>;
		mediatek,larbid = <0x9>;
	};

	pseudo_m4u-misc {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x83 0x3>;
		mediatek,larbid = <0x18>;
	};

	pseudo_m4u-vpu-code {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8c 0x2a0>;
		mediatek,larbid = <0x19>;
	};

	pseudo_m4u-vpu-data {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8c 0x2a1>;
		mediatek,larbid = <0x1a>;
	};

	pseudo_m4u-vpu-vlm {
		compatible = "mediatek,mt-pseudo_m4u-port";
		iommus = <0x8c 0x2a2>;
		mediatek,larbid = <0x1b>;
	};

	ptp3 {
		cinst_doe_const_mode = <0x100>;
		cinst_doe_enable = <0x10000>;
		cinst_doe_ls_credit = <0x20>;
		cinst_doe_ls_idx_sel = <0x100>;
		cinst_doe_ls_low_freq_enable = <0x2>;
		cinst_doe_ls_low_freq_period = <0x8>;
		cinst_doe_ls_period = <0x8>;
		cinst_doe_vx_credit = <0x20>;
		cinst_doe_vx_low_freq_enable = <0x2>;
		cinst_doe_vx_low_freq_period = <0x8>;
		cinst_doe_vx_period = <0x8>;
		compatible = "mediatek,ptp3";
		drcc0_Code = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Code = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Code = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Code = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Code = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Code = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Code = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Code = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc7_Vref = <0xff>;
		drcc_state = <0x0>;
		fll_doe_bren = <0x100>;
		fll_doe_fll05 = <0x0>;
		fll_doe_fll06 = <0x0>;
		fll_doe_fll07 = <0x0>;
		fll_doe_fll08 = <0x0>;
		fll_doe_fll09 = <0x0>;
		fll_doe_pllclken = <0x100>;
		phandle = <0x149>;
	};

	pwm@10048000 {
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM-HCLK-main", "PWM-main";
		clocks = <0x2a 0xf 0x2a 0x10 0x2a 0x11 0x2a 0x12 0x2a 0xe 0x2a 0x13>;
		compatible = "mediatek,pwm";
		interrupts = <0x0 0xd2 0x4>;
		reg = <0x0 0x10048000 0x0 0x1000>;
	};

	pwmleds {
		compatible = "mediatek,pwm-leds";

		backlight {
			label = "lcd-backlight";
			led-bits = <0x8>;
			max-brightness = <0xff>;
			pwm-names = "lcd-backlight";
			pwms = <0x12 0x0 0x99d9>;
		};
	};

	pwrap@10026000 {
		clock-names = "spi", "wrap", "ulposc", "ulposc_osc";
		clocks = <0x2a 0x2 0x2a 0x1 0x3d 0xb9 0x3d 0x52>;
		compatible = "mediatek,mt6853-pwrap";
		interrupts = <0x0 0xdc 0x4>;
		phandle = <0x47>;
		reg = <0x0 0x10026000 0x0 0x1000>;
		reg-names = "pwrap";

		mt6359-pmic {
			#interrupt-cells = <0x2>;
			compatible = "mediatek,mt6359-pmic";
			interrupt-controller;
			interrupt-names = "vpu_oc", "vcore_oc", "vgpu11_oc", "vgpu12_oc", "vmodem_oc", "vproc1_oc", "vproc2_oc", "vs1_oc", "vs2_oc", "vpa_oc", "vfe28_oc", "vxo22_oc", "vrf18_oc", "vrf12_oc", "vefuse_oc", "vcn33_1_oc", "vcn33_2_oc", "vcn13_oc", "vcn18_oc", "va09_oc", "vcamio_oc", "va12_oc", "vaux18_oc", "vaud18_oc", "vio18_oc", "vsram_proc1_oc", "vsram_proc2_oc", "vsram_others_oc", "vsram_md_oc", "vemc_oc", "vsim1_oc", "vsim2_oc", "vusb_oc", "vrfck_oc", "vbbck_oc", "vbif28_oc", "vibr_oc", "vio28_oc", "vm18_oc", "vufs_oc", "pwrkey", "homekey", "pwrkey_r", "homekey_r", "ni_lbat_int", "chrdet_edge", "rtc", "fg_bat_h", "fg_bat_l", "fg_cur_h", "fg_cur_l", "fg_zcv", "fg_n_charge_l", "fg_iavg_h", "fg_iavg_l", "fg_discharge", "fg_charge", "baton_lv", "baton_bat_in", "baton_bat_out", "bif", "bat_h", "bat_l", "bat2_h", "bat2_l", "bat_temp_h", "bat_temp_l", "thr_h", "thr_l", "auxadc_imp", "nag_c_dltv", "audio", "accdet", "accdet_eint0", "accdet_eint1", "spi_cmd_alert";
			interrupt-parent = <0x2>;
			interrupts = <0x76 0x4 0x76 0x0>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x0 0x0 0x1 0x0 0x2 0x0 0x3 0x0 0x4 0x0 0x5 0x0 0x6 0x0 0x7 0x0 0x8 0x0 0x9 0x0 0x10 0x1 0x11 0x1 0x12 0x1 0x13 0x1 0x14 0x1 0x15 0x1 0x16 0x1 0x17 0x1 0x18 0x1 0x19 0x1 0x1a 0x1 0x1b 0x1 0x1c 0x1 0x1d 0x1 0x1e 0x1 0x1f 0x1 0x20 0x1 0x21 0x1 0x22 0x1 0x23 0x1 0x24 0x1 0x25 0x1 0x26 0x1 0x27 0x1 0x28 0x1 0x29 0x1 0x2a 0x1 0x2b 0x1 0x2c 0x1 0x2d 0x1 0x30 0x2 0x31 0x2 0x32 0x2 0x33 0x2 0x34 0x2 0x35 0x2 0x40 0x3 0x50 0x4 0x51 0x4 0x52 0x4 0x53 0x4 0x54 0x4 0x57 0x4 0x58 0x4 0x59 0x4 0x5b 0x4 0x5c 0x4 0x60 0x4 0x62 0x4 0x63 0x4 0x64 0x4 0x70 0x5 0x71 0x5 0x72 0x5 0x73 0x5 0x74 0x5 0x75 0x5 0x76 0x5 0x77 0x5 0x78 0x5 0x79 0x5 0x80 0x6 0x85 0x6 0x86 0x6 0x87 0x6 0x90 0x7>;
			phandle = <0xd0>;
			status = "okay";

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupt-names = "pwrkey", "pwrkey_r", "homekey", "homekey_r", "bat_h", "bat_l", "fg_cur_h", "fg_cur_l";
				interrupts = <0x30 0x4 0x32 0x4 0x31 0x4 0x33 0x4 0x70 0x4 0x71 0x4 0x52 0x4 0x53 0x4>;
				phandle = <0xd3>;
			};

			mt6359_misc {
				base = <0x580>;
				compatible = "mediatek,mt6359p-misc";
				phandle = <0xf7>;
			};

			mt6359_rtc {
				base = <0x580>;
				compatible = "mediatek,mt6359-rtc";
				interrupt-names = "rtc";
				interrupts = <0x40 0x0>;
				phandle = <0xf6>;
			};

			mt6359regulator {
				compatible = "mediatek,mt6359p-regulator";
				interrupt-names = "VPU", "VCORE", "VGPU11", "VMODEM", "VPROC1", "VPROC2", "VS1", "VS2", "VPA", "VFE28", "VXO22", "VRF18", "VRF12", "VEFUSE", "VCN33_1_BT", "VCN33_2_BT", "VCN13", "VCN18", "VA09", "VA12", "VAUX18", "VAUD18", "VIO18", "VSRAM_PROC1", "VSRAM_PROC2", "VSRAM_OTHERS", "VSRAM_MD", "VEMC", "VUSB", "VRFCK", "VBIF28", "VIO28", "VM18", "VUFS";
				interrupts = <0x0 0x4 0x1 0x4 0x2 0x4 0x4 0x4 0x5 0x4 0x6 0x4 0x7 0x4 0x8 0x4 0x9 0x4 0x10 0x4 0x11 0x4 0x12 0x4 0x13 0x4 0x14 0x4 0x15 0x4 0x16 0x4 0x17 0x4 0x18 0x4 0x19 0x4 0x1b 0x4 0x1c 0x4 0x1d 0x4 0x1e 0x4 0x1f 0x4 0x20 0x4 0x21 0x4 0x22 0x4 0x23 0x4 0x26 0x4 0x27 0x4 0x29 0x4 0x2b 0x4 0x2c 0x4 0x2d 0x4>;
				phandle = <0xd5>;

				buck_vcore {
					phandle = <0x3c>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x7b98a>;
					regulator-name = "vcore";
				};

				buck_vgpu11 {
					phandle = <0x4a>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vgpu11";
				};

				buck_vmodem {
					phandle = <0xd7>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vmodem";
				};

				buck_vpa {
					phandle = <0xda>;
					regulator-enable-ramp-delay = <0x12c>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
				};

				buck_vproc1 {
					phandle = <0x7f>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc1";
				};

				buck_vproc2 {
					phandle = <0x4b>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vproc2";
				};

				buck_vpu {
					phandle = <0xd8>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x61a80>;
					regulator-name = "vpu";
				};

				buck_vs1 {
					phandle = <0xd6>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs1";
				};

				buck_vs2 {
					phandle = <0xd9>;
					regulator-enable-ramp-delay = <0x0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "vs2";
				};

				ldo_va09 {
					phandle = <0xf0>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0xc3500>;
					regulator-name = "va09";
				};

				ldo_va12 {
					phandle = <0xef>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
				};

				ldo_vaud18 {
					compatible = "regulator-fixed";
					phandle = <0xdb>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaud18";
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					phandle = <0xe7>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
				};

				ldo_vbbck {
					phandle = <0xf4>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vbbck";
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					phandle = <0xeb>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
				};

				ldo_vcamio {
					phandle = <0xe1>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vcamio";
				};

				ldo_vcn13 {
					phandle = <0xe4>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcn13";
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					phandle = <0xe2>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
				};

				ldo_vcn33_1_bt {
					phandle = <0xe5>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_bt";
				};

				ldo_vcn33_1_wifi {
					phandle = <0xe6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_1_wifi";
				};

				ldo_vcn33_2_bt {
					phandle = <0xed>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_bt";
				};

				ldo_vcn33_2_wifi {
					phandle = <0xee>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn33_2_wifi";
				};

				ldo_vefuse {
					phandle = <0xe8>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
				};

				ldo_vemc {
					phandle = <0x3b>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2625a0>;
					regulator-name = "vemc";
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					phandle = <0xe3>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
				};

				ldo_vibr {
					phandle = <0xdd>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
				};

				ldo_vio18 {
					phandle = <0xe0>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vio18";
				};

				ldo_vio28 {
					phandle = <0xec>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
				};

				ldo_vm18 {
					phandle = <0xf3>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vm18";
				};

				ldo_vrf12 {
					phandle = <0xde>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-min-microvolt = <0x10c8e0>;
					regulator-name = "vrf12";
				};

				ldo_vrf18 {
					phandle = <0xf1>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vrf18";
				};

				ldo_vrfck {
					phandle = <0xea>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-min-microvolt = <0x12ebc0>;
					regulator-name = "vrfck";
				};

				ldo_vsim1 {
					phandle = <0xdc>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
				};

				ldo_vsim2 {
					phandle = <0xf5>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
				};

				ldo_vsram_md {
					phandle = <0x80>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_md";
				};

				ldo_vsram_others {
					phandle = <0x9f>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
				};

				ldo_vsram_proc1 {
					phandle = <0x4f>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc1";
				};

				ldo_vsram_proc2 {
					phandle = <0x50>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc2";
				};

				ldo_vufs {
					phandle = <0xf2>;
					regulator-enable-ramp-delay = <0x780>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vufs";
				};

				ldo_vusb {
					compatible = "regulator-fixed";
					phandle = <0xdf>;
					regulator-enable-ramp-delay = <0x3c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
				};

				ldo_vxo22 {
					phandle = <0xe9>;
					regulator-enable-ramp-delay = <0x1e0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vxo22";
				};
			};

			mt635x-auxadc {
				#io-channel-cells = <0x1>;
				compatible = "mediatek,mt6359-auxadc";
				phandle = <0xd4>;

				accdet {
					channel = <0x9>;
				};

				bat_temp {
					channel = <0x3>;
					resistance-ratio = <0x5 0x2>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x0>;
					resistance-ratio = <0x7 0x2>;
				};

				chip_temp {
					channel = <0x5>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0xd>;
				};

				dcxo_volt {
					channel = <0xa>;
					resistance-ratio = <0x3 0x2>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0xc>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0xb>;
				};

				vbif {
					channel = <0xe>;
					resistance-ratio = <0x5 0x2>;
				};

				vcore_temp {
					channel = <0x6>;
				};

				vgpu_temp {
					channel = <0x8>;
				};

				vproc_temp {
					channel = <0x7>;
				};
			};

			mt635x-ot-debug {
				compatible = "mediatek,mt635x-ot-debug";
				interrupts-extended = <0x46 0x5 0x1>;
				phandle = <0xd1>;
			};

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0xd2>;
			};
		};
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x0 0x10026000 0x0 0x1000>;
	};

	pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x47>;
		phandle = <0xf8>;
	};

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0x0 0x11bb00 0x0 0x100>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xfc>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0xc2>;
		ranges;

		consys-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x0 0x400000>;
		};

		ion-carveout-heap {
			alignment = <0x0 0x1000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x0 0xc000>;
		};

		reserve-memory-adsp_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x0 0x1000000>;
		};

		reserve-memory-mcupm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			size = <0x0 0x610000>;
			status = "okay";
		};

		reserve-memory-scp_share {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x50000000 0x0 0x40000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x0 0x300000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x0 0x10000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			size = <0x0 0x510000>;
			status = "okay";
		};

		wifi-reserve-memory {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0x40000000 0x0 0x80000000>;
			compatible = "mediatek,wifi-reserve-memory";
			no-map;
			size = <0x0 0x600000>;
		};

		zmc-default {
			alignment = <0x0 0x1000000>;
			alloc-ranges = <0x0 0xc0000000 0x4 0x0>;
			compatible = "mediatek,zone_movable_cma";
			size = <0x0 0x2d000000>;
		};
	};

	reserved@14015000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x14015000 0x0 0x1000>;
	};

	reserved@1401d000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1401d000 0x0 0x1000>;
	};

	reserved@1401f000 {
		compatible = "mediatek,reserved";
		reg = <0x0 0x1401f000 0x0 0xe1000>;
	};

	rsc@1b003000 {
		clock-names = "RSC_CLK_IPE_RSC";
		clocks = <0x8a 0x5>;
		compatible = "mediatek,rsc";
		gce-event-names = "rsc_eof";
		gce-events = <0x51 0xb3>;
		interrupts = <0x0 0x168 0x4>;
		mboxes = <0x51 0xd 0x0 0x1>;
		mediatek,larb = <0x98>;
		reg = <0x0 0x1b003000 0x0 0x1000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		core_0 = "enable";
		interrupt-names = "ipc0", "ipc1", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0x1b2 0x4 0x0 0x1b3 0x4 0x0 0x1b4 0x4 0x0 0x1b5 0x4 0x0 0x1b6 0x4 0x0 0x1b7 0x4 0x0 0x1b8 0x4>;
		reg = <0x0 0x10500000 0x0 0xc0000 0x0 0x10724000 0x0 0x1000 0x0 0x10721000 0x0 0x1000 0x0 0x10730000 0x0 0x1000 0x0 0x10740000 0x0 0x1000 0x0 0x10752000 0x0 0x1000 0x0 0x10760000 0x0 0x40000 0x0 0x107a5000 0x0 0x4 0x0 0x107fb000 0x0 0x100 0x0 0x107fb100 0x0 0x4 0x0 0x107fb10c 0x0 0x4 0x0 0x107a5020 0x0 0x4 0x0 0x107fc000 0x0 0x100 0x0 0x107fc100 0x0 0x4 0x0 0x107fc10c 0x0 0x4 0x0 0x107a5024 0x0 0x4 0x0 0x107fd000 0x0 0x100 0x0 0x107fd100 0x0 0x4 0x0 0x107fd10c 0x0 0x4 0x0 0x107a5028 0x0 0x4 0x0 0x107fe000 0x0 0x100 0x0 0x107fe100 0x0 0x4 0x0 0x107fe10c 0x0 0x4 0x0 0x107a502c 0x0 0x4 0x0 0x107ff000 0x0 0x100 0x0 0x107ff100 0x0 0x4 0x0 0x107ff10c 0x0 0x4 0x0 0x107a5030 0x0 0x4>;
		reg-names = "scp_sram_base", "scp_cfgreg", "scp_clkreg", "scp_cfgreg_core0", "scp_cfgreg_core1", "scp_bus_tracker", "scp_l1creg", "scp_cfgreg_sec", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox0_init", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox1_init", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox2_init", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox3_init", "mbox4_base", "mbox4_set", "mbox4_clr", "mbox4_init";
		scp_sramSize = <0xc0000>;
		status = "okay";
	};

	scp_dvfs {
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6", "clk_pll_7";
		clocks = <0x3d 0x9b 0x3d 0x56 0x3d 0x1d 0x3d 0x36 0x3d 0xb 0x3d 0x26 0x3d 0x3 0x3d 0x2 0x3d 0xf>;
		compatible = "mediatek,scp_dvfs";
	};

	scp_infra@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scp_infra", "syscon";
		phandle = <0xc9>;
		reg = <0x0 0x10001000 0x0 0x1000>;
	};

	scp_par_top@0x10720000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6853-scp", "syscon";
		phandle = <0x56>;
		reg = <0x0 0x10720000 0x0 0x1000>;
	};

	scpsys@10001000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,scpsys", "mediatek,mt6853-scpsys", "syscon";
		phandle = <0x48>;
		reg = <0x0 0x10001000 0x0 0x1000 0x0 0x10006000 0x0 0x1000 0x0 0x1020e000 0x0 0x1000 0x0 0x10215000 0x0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x0 0x1001a000 0x0 0x1000>;
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x0 0x1a005000 0x0 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x0 0x1a006000 0x0 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x0 0x1a007000 0x0 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x0 0x1a008000 0x0 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x0 0x1a009000 0x0 0x1000>;
	};

	seninf_top@1a004000 {
		clock-names = "SCP_SYS_CAM", "CAMSYS_SENINF_CGPDN", "TOP_MUX_SENINF", "TOP_MUX_SENINF1", "TOP_MUX_SENINF2", "TOP_MUX_CAMTG", "TOP_MUX_CAMTG2", "TOP_MUX_CAMTG3", "TOP_MUX_CAMTG4", "TOP_MUX_CAMTG5", "TOP_CLK26M", "TOP_UNIVP_192M_D8", "TOP_UNIVPLL_D6_D8", "TOP_UNIVP_192M_D4", "TOP_F26M_CK_D2", "TOP_UNIVP_192M_D16", "TOP_UNIVP_192M_D32", "TOP_UNIVP_D4_D2", "TOP_MAINP_D5";
		clocks = <0x48 0xf 0x7d 0x5 0x3d 0xc1 0x3d 0xc2 0x3d 0xc3 0x3d 0xad 0x3d 0xae 0x3d 0xaf 0x3d 0xb0 0x3d 0xb1 0x3d 0x56 0x3d 0x17 0x3d 0x29 0x3d 0x16 0x3d 0x57 0x3d 0x18 0x3d 0x19 0x3d 0x3 0x3d 0x21>;
		compatible = "mediatek,seninf_top";
		reg = <0x0 0x1a004000 0x0 0x1000>;
	};

	serial@11002000 {
		clock-names = "baud", "bus";
		clocks = <0x2b 0x2a 0x14>;
		compatible = "mediatek,mt6577-uart";
		dma-names = "tx", "rx";
		dmas = <0x2c 0x0 0x2c 0x1>;
		interrupts = <0x0 0x6d 0x4>;
		phandle = <0xc5>;
		reg = <0x0 0x11002000 0x0 0x1000>;
	};

	shell_back {
		compatible = "oppo,shell-temp";
	};

	shell_frame {
		compatible = "oppo,shell-temp";
	};

	shell_front {
		compatible = "oppo,shell-temp";
	};

	sia81xx@L {
		channel_num = <0x0>;
		compatible = "si,sia81xx";
		dynamic_updata_vdd_port = <0x2>;
		en_dynamic_updata_vdd = <0x0>;
		en_x_filter = <0x0>;
		owi_mode = <0xa>;
		phandle = <0x7c>;
		pinctrl-0 = <0x79>;
		pinctrl-names = "sia81xx_gpio";
		si,sia81xx_disable_pin = <0x0>;
		si,sia81xx_owi = <0x2 0x8b 0x0>;
		si,sia81xx_reset = <0x2 0x8b 0x0>;
		si,sia81xx_type = "sia8109";
		timer_task_hdl = <0x0>;
	};

	silead_fp {
		compatible = "sil,silead_fp-pins";
		phandle = <0x168>;
	};

	slbc {
		compatible = "mediatek,slbc";
		phandle = <0x16d>;
		status = "enable";
	};

	sleep@10006000 {
		compatible = "mediatek,sleep", "syscon";
		interrupts = <0x0 0xde 0x4>;
		phandle = <0x58>;
		reg = <0x0 0x10006000 0x0 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x1001e000 0x0 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x1001f000 0x0 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x10020000 0x0 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x0 0x10021000 0x0 0x1000>;
	};

	smart_pa {
		phandle = <0x10f>;
	};

	smi_larb0@14003000 {
		clock-names = "scp-dis";
		clocks = <0x48 0xc>;
		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
		interrupts = <0x0 0x115 0x4>;
		mediatek,larb-id = <0x0>;
		mediatek,smi-id = <0x0>;
		phandle = <0x81>;
		reg = <0x0 0x14003000 0x0 0x1000>;
	};

	smi_larb10@15030000 {
		clock-names = "scp-isp";
		clocks = <0x48 0x7>;
		compatible = "mediatek,smi_larb10", "mediatek,smi_larb";
		mediatek,larb-id = <0xa>;
		mediatek,smi-id = <0xa>;
		reg = <0x0 0x15030000 0x0 0x1000>;
	};

	smi_larb11@1582e000 {
		clock-names = "scp-isp2", "img2-larb9";
		clocks = <0x48 0x8 0x9b 0x0>;
		compatible = "mediatek,smi_larb11", "mediatek,smi_larb";
		interrupts = <0x0 0x160 0x4>;
		mediatek,larb-id = <0xb>;
		mediatek,smi-id = <0xb>;
		phandle = <0x91>;
		reg = <0x0 0x1582e000 0x0 0x1000>;
	};

	smi_larb12@15830000 {
		clock-names = "scp-isp2";
		clocks = <0x48 0x8>;
		compatible = "mediatek,smi_larb12", "mediatek,smi_larb";
		interrupts = <0x0 0x162 0x4>;
		mediatek,larb-id = <0xc>;
		mediatek,smi-id = <0xc>;
		reg = <0x0 0x15830000 0x0 0x1000>;
	};

	smi_larb13@1a001000 {
		clock-names = "scp-cam", "cam-larb13";
		clocks = <0x48 0xf 0x7d 0x0>;
		compatible = "mediatek,smi_larb13", "mediatek,smi_larb";
		mediatek,larb-id = <0xd>;
		mediatek,smi-id = <0xd>;
		phandle = <0x92>;
		reg = <0x0 0x1a001000 0x0 0x1000>;
	};

	smi_larb14@1a002000 {
		clock-names = "scp-cam", "cam-larb14";
		clocks = <0x48 0xf 0x7d 0x1>;
		compatible = "mediatek,smi_larb14", "mediatek,smi_larb";
		mediatek,larb-id = <0xe>;
		mediatek,smi-id = <0xe>;
		phandle = <0x93>;
		reg = <0x0 0x1a002000 0x0 0x1000>;
	};

	smi_larb15@1a003000 {
		clock-names = "scp-cam";
		clocks = <0x48 0xf>;
		compatible = "mediatek,smi_larb15", "mediatek,smi_larb";
		mediatek,larb-id = <0xf>;
		mediatek,smi-id = <0xf>;
		reg = <0x0 0x1a003000 0x0 0x1000>;
	};

	smi_larb16@1a00f000 {
		clock-names = "scp-cam-rawa", "cam-rawa-larbx";
		clocks = <0x48 0x10 0x88 0x0>;
		compatible = "mediatek,smi_larb16", "mediatek,smi_larb";
		mediatek,larb-id = <0x10>;
		mediatek,smi-id = <0x10>;
		phandle = <0x94>;
		reg = <0x0 0x1a00f000 0x0 0x1000>;
	};

	smi_larb17@1a010000 {
		clock-names = "scp-cam-rawb", "cam-rawb-larbx";
		clocks = <0x48 0x11 0x89 0x0>;
		compatible = "mediatek,smi_larb17", "mediatek,smi_larb";
		mediatek,larb-id = <0x11>;
		mediatek,smi-id = <0x11>;
		phandle = <0x95>;
		reg = <0x0 0x1a010000 0x0 0x1000>;
	};

	smi_larb18@1a011000 {
		clock-names = "scp-cam-rawb";
		clocks = <0x48 0x11>;
		compatible = "mediatek,smi_larb18", "mediatek,smi_larb";
		mediatek,larb-id = <0x12>;
		mediatek,smi-id = <0x12>;
		phandle = <0x96>;
		reg = <0x0 0x1a011000 0x0 0x1000>;
	};

	smi_larb19@1b10f000 {
		clock-names = "scp-ipe", "ipe-larb19";
		clocks = <0x48 0x9 0x8a 0x0>;
		compatible = "mediatek,smi_larb19", "mediatek,smi_larb";
		mediatek,larb-id = <0x13>;
		mediatek,smi-id = <0x13>;
		phandle = <0x97>;
		reg = <0x0 0x1b10f000 0x0 0x1000>;
	};

	smi_larb1@14004000 {
		clock-names = "scp-dis";
		clocks = <0x48 0xc>;
		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
		interrupts = <0x0 0x114 0x4>;
		mediatek,larb-id = <0x1>;
		mediatek,smi-id = <0x1>;
		phandle = <0x84>;
		reg = <0x0 0x14004000 0x0 0x1000>;
	};

	smi_larb20@1b00f000 {
		clock-names = "scp-ipe", "ipe-larb20";
		clocks = <0x48 0x9 0x8a 0x1>;
		compatible = "mediatek,smi_larb20", "mediatek,smi_larb";
		mediatek,larb-id = <0x14>;
		mediatek,smi-id = <0x14>;
		phandle = <0x98>;
		reg = <0x0 0x1b00f000 0x0 0x1000>;
	};

	smi_larb2@1f002000 {
		clock-names = "scp-dis", "mdp-smi";
		clocks = <0x48 0xc 0x86 0x6>;
		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
		mediatek,larb-id = <0x2>;
		mediatek,smi-id = <0x2>;
		phandle = <0x8d>;
		reg = <0x0 0x1f002000 0x0 0x1000>;
	};

	smi_larb3@1f00f000 {
		clock-names = "scp-dis", "mdp-smi";
		clocks = <0x48 0xc 0x86 0x6>;
		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
		mediatek,larb-id = <0x3>;
		mediatek,smi-id = <0x3>;
		reg = <0x0 0x1f00f000 0x0 0x1000>;
	};

	smi_larb4@1602e000 {
		clock-names = "scp-vdec", "vdec-larb";
		clocks = <0x48 0xa 0x87 0x1>;
		compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
		mediatek,larb-id = <0x4>;
		mediatek,smi-id = <0x4>;
		phandle = <0x8e>;
		reg = <0x0 0x1602e000 0x0 0x1000>;
	};

	smi_larb5@16030000 {
		clock-names = "scp-vdec";
		clocks = <0x48 0xa>;
		compatible = "mediatek,smi_larb5", "mediatek,smi_larb";
		mediatek,larb-id = <0x5>;
		mediatek,smi-id = <0x5>;
		reg = <0x0 0x16030000 0x0 0x1000>;
	};

	smi_larb6@16031000 {
		clock-names = "scp-vdec";
		clocks = <0x48 0xa>;
		compatible = "mediatek,smi_larb6", "mediatek,smi_larb";
		mediatek,larb-id = <0x6>;
		mediatek,smi-id = <0x6>;
		reg = <0x0 0x16031000 0x0 0x1000>;
	};

	smi_larb7@17010000 {
		clock-names = "scp-venc", "venc-set1", "venc-set2";
		clocks = <0x48 0xb 0x9d 0x1 0x9d 0x2>;
		compatible = "mediatek,smi_larb7", "mediatek,smi_larb";
		interrupts = <0x0 0x135 0x4>;
		mediatek,larb-id = <0x7>;
		mediatek,smi-id = <0x7>;
		phandle = <0x8f>;
		reg = <0x0 0x17010000 0x0 0x1000>;
	};

	smi_larb8@17011000 {
		clock-names = "scp-venc";
		clocks = <0x48 0xb>;
		compatible = "mediatek,smi_larb8", "mediatek,smi_larb";
		mediatek,larb-id = <0x8>;
		mediatek,smi-id = <0x8>;
		reg = <0x0 0x17011000 0x0 0x1000>;
	};

	smi_larb9@1502e000 {
		clock-names = "scp-isp", "img1-larb9";
		clocks = <0x48 0x7 0x9a 0x0>;
		compatible = "mediatek,smi_larb9", "mediatek,smi_larb";
		interrupts = <0x0 0x159 0x4>;
		mediatek,larb-id = <0x9>;
		mediatek,smi-id = <0x9>;
		phandle = <0x90>;
		reg = <0x0 0x1502e000 0x0 0x1000>;
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_a2dp = <0x0 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_call_final = <0x1 0x4 0x10 0x14 0x18000>;
		mtk_dsp_capture1 = <0x1 0xffffffff 0xd 0x13 0x20000>;
		mtk_dsp_dataprovider = <0x0 0xffffffff 0xf 0xffffffff 0x30000>;
		mtk_dsp_deep = <0x5 0x3 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_fast = <0x5 0x2 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x1 0x8 0x12 0xffffffff 0x10000>;
		mtk_dsp_mem_afe = <0x1 0x40000>;
		mtk_dsp_music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk_dsp_offload = <0x1d 0x6 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_playback = <0x1 0x4 0x10 0x14 0x30000>;
		mtk_dsp_primary = <0x1f 0x0 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_ver = <0x1>;
		mtk_dsp_voip = <0x1f 0x1 0xffffffff 0xffffffff 0x30000>;
		phandle = <0x124>;
		swdsp_smartpa_process_enable = <0x1>;
	};

	sound {
		compatible = "mediatek,mt6853-mt6359-sound";
		mediatek,audio-codec = <0x7a>;
		mediatek,platform = <0x7b>;
		mtk_spk_i2s_in = <0x0>;
		mtk_spk_i2s_out = <0x3>;
		phandle = <0x123>;
		si,sia81xx-aux-devs = <0x7c>;
		si,sia81xx-aux-devs-prefix = "SpkrLeft";
		si,sia81xx-max-num = <0x1>;
	};

	spi0@1100a000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3d 0x9 0x3d 0xb3 0x2a 0x1b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0x9f 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x14e>;
		reg = <0x0 0x1100a000 0x0 0x100>;
	};

	spi1@11010000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3d 0x9 0x3d 0xb3 0x2a 0x39>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa0 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x14f>;
		reg = <0x0 0x11010000 0x0 0x100>;
	};

	spi2@11012000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3d 0x9 0x3d 0xb3 0x2a 0x3b>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa1 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x150>;
		reg = <0x0 0x11012000 0x0 0x100>;
	};

	spi3@11013000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3d 0x9 0x3d 0xb3 0x2a 0x3c>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa2 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x151>;
		reg = <0x0 0x11013000 0x0 0x100>;
	};

	spi4@11018000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3d 0x9 0x3d 0xb3 0x2a 0x49>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa3 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x152>;
		reg = <0x0 0x11018000 0x0 0x100>;
	};

	spi5@11019000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3d 0x9 0x3d 0xb3 0x2a 0x4a>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa4 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x153>;
		reg = <0x0 0x11019000 0x0 0x100>;
	};

	spi6@1101d000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3d 0x9 0x3d 0xb3 0x2a 0x67>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa5 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x154>;
		reg = <0x0 0x1101d000 0x0 0x100>;
	};

	spi7@1101e000 {
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		clocks = <0x3d 0x9 0x3d 0xb3 0x2a 0x68>;
		compatible = "mediatek,mt6765-spi";
		interrupts = <0x0 0xa6 0x4>;
		mediatek,pad-select = <0x0>;
		phandle = <0x155>;
		reg = <0x0 0x1101e000 0x0 0x100>;
	};

	spmi@10027000 {
		#address-cells = <0x2>;
		#size-cells = <0x0>;
		ap_swinf_no = <0x2>;
		clock-names = "pmif_sys_ck", "pmif_tmr_ck", "pmif_clk_mux", "pmif_clk_osc_d10", "pmif_clk26m", "spmimst_clk_mux", "spmimst_clk26m", "spmimst_clk_osc_d10";
		clocks = <0x2a 0x2 0x2a 0x1 0x3d 0xb9 0x3d 0x52 0x3d 0x56 0x3d 0xd2 0x3d 0x56 0x3d 0x52>;
		compatible = "mediatek,mt6853-pmif-m";
		grpid = <0xb>;
		interrupt-names = "pmif_irq";
		interrupts = <0x0 0xdd 0x4>;
		irq_event_en = <0x0 0x0 0x80000000 0x180000 0x0>;
		phandle = <0x119>;
		reg = <0x0 0x10027000 0x0 0xd00 0x0 0x10027e00 0x0 0x1ff 0x0 0x10029000 0x0 0x100>;
		reg-names = "pmif", "pmifmpu", "spmimst";
		swinf_ch_start = <0x4>;

		mt6315@3 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "mediatek,mt6315", "mtk,spmi-pmic";
			phandle = <0x11a>;
			reg = <0x3 0x0 0xb 0x1>;

			mt6315_3_regulator {
				#interrupt-cells = <0x2>;
				compatible = "mediatek,mt6315_3-regulator";
				interrupt-controller;
				interrupt-parent = <0x2>;
				interrupts = <0x0 0x4 0x0 0x0>;
				phandle = <0x46>;

				3_vbuck1 {
					phandle = <0x11b>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck1";
				};

				3_vbuck3 {
					phandle = <0x9e>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck3";
				};

				3_vbuck4 {
					phandle = <0x11c>;
					regulator-enable-ramp-delay = <0x100>;
					regulator-max-microvolt = <0x123716>;
					regulator-min-microvolt = <0x493e0>;
					regulator-name = "3_vbuck4";
				};
			};
		};
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		interrupts = <0x0 0xde 0x4>;
		phandle = <0xc3>;
		reg = <0x0 0x10006000 0x0 0x1000>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_con = <0x990>;
		spm_twam_idle_sel = <0x998>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		spm_twam_window_len = <0x994>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x0 0x10214000 0x0 0x1000>;
	};

	srclken@1000f800 {
		compatible = "mediatek,srclken";
		reg = <0x0 0x1000f800 0x0 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		interrupts = <0x0 0xf1 0x4 0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4>;
		reg = <0x0 0x10400000 0x0 0x28000 0x0 0x10440000 0x0 0x10000 0x0 0x10450000 0x0 0x100 0x0 0x10451000 0x0 0x4 0x0 0x10451004 0x0 0x4 0x0 0x10460000 0x0 0x100 0x0 0x10461000 0x0 0x4 0x0 0x10461004 0x0 0x4 0x0 0x10470000 0x0 0x100 0x0 0x10471000 0x0 0x4 0x0 0x10471004 0x0 0x4 0x0 0x10480000 0x0 0x100 0x0 0x10481000 0x0 0x4 0x0 0x10481004 0x0 0x4 0x0 0x10490000 0x0 0x100 0x0 0x10491000 0x0 0x4 0x0 0x10491004 0x0 0x4>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_set", "mbox0_clr", "mbox1_base", "mbox1_set", "mbox1_clr", "mbox2_base", "mbox2_set", "mbox2_clr", "mbox3_base", "mbox3_set", "mbox3_clr", "mbox4_base", "mbox4_set", "mbox4_clr";
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0x0 0x10216000 0x0 0x1000>;
	};

	subpmic_pmu_eint {
		phandle = <0x10d>;
	};

	swtp {
		phandle = <0x156>;
	};

	swtp_1 {
		phandle = <0x157>;
	};

	sys_timer@10017000 {
		clocks = <0x49>;
		compatible = "mediatek,sys_timer";
		interrupts = <0x0 0xe9 0x4>;
		reg = <0x0 0x10017000 0x0 0x1000>;
		reg-names = "sys_timer_base";
	};

	syscon@1f000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,mt6853-mdpsys_config", "syscon";
		phandle = <0x86>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x1f000000 0x0 0x1000>;
	};

	tcpc_pd {
		phandle = <0x10e>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x0 0x54 0x1>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		clocks = <0x2a 0x9>;
		compatible = "mediatek,therm_ctrl";
		interrupts = <0x0 0xa9 0x4 0x0 0xaa 0x4>;
		reg = <0x0 0x1100b000 0x0 0x26e200>;
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channel-names = "thermistor-ch0";
		io-channels = <0x4c 0x0>;
		phandle = <0x11f>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channel-names = "thermistor-ch1";
		io-channels = <0x4c 0x1>;
		phandle = <0x120>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channel-names = "thermistor-ch2";
		io-channels = <0x4c 0x2>;
		phandle = <0x121>;
	};

	timer {
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x1>;
		interrupts = <0x1 0xd 0x4 0x1 0xe 0x4 0x1 0xb 0x4 0x1 0xa 0x4>;
		phandle = <0xc4>;
	};

	topckgen@10000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,topckgen", "mediatek,mt6853-topckgen", "syscon";
		phandle = <0x3d>;
		reg = <0x0 0x10000000 0x0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x0 0x1001b000 0x0 0x1000>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x0 0x10011000 0x0 0x1000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		interrupts = <0x0 0x1b1 0x4>;
		phandle = <0xcf>;
		reg = <0x0 0x10007000 0x0 0x1000>;
	};

	touch {
		compatible = "goodix,touch";
		phandle = <0x108>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		interrupts = <0x0 0xcf 0x4>;
		reg = <0x0 0x1020f000 0x0 0x1000>;
	};

	trusty {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "android,trusty-smc-v1";
		ranges;
		tee-id = <0x0>;
		tee-name = "trusty";

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x1>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};
	};

	type_c_port0 {
		interrupt-names = "usbid_evt";
		interrupt-parent = <0x3>;
		interrupts = <0x40 0x0>;
		mt-dual,supported_modes = <0x0>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,notifier_supply_num = <0x3>;
		mt-tcpc,role_def = <0x0>;
		mt-tcpc,rp_level = <0x0>;
		mt-tcpc,vconn_supply = <0x1>;
		mt6360pd,intr_gpio = <0x2 0x18 0x0>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x2 0x10 0x0>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x0>;
		phandle = <0xba>;

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;
			usbr20_not_used;

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
				pin_assignment,mode_f;
			};

			ufp_d {
			};
		};

		dpm_caps {
			attemp_discover_cable;
			attemp_discover_id;
			attemp_discover_svid;
			attemp_enter_dp_mode;
			dr_check = <0x0>;
			local_dr_data;
			local_dr_power;
			local_no_suspend;
			local_usb_comm;
			local_vconn_supply;
			pr_check = <0x0>;
		};

		pd-data {
			pd,charging_policy = <0x21>;
			pd,id-vdo-data = <0xd00029cf 0x0 0x10000>;
			pd,id-vdo-size = <0x3>;
			pd,sink-pdo-data = <0x190c8 0x1912c>;
			pd,sink-pdo-size = <0x2>;
			pd,source-pdo-data = <0x19032>;
			pd,source-pdo-size = <0x1>;
		};
	};

	udi@10005000 {
		compatible = "mediatek,udi";
		ecc_debug = <0x1>;
		phandle = <0xcc>;
		reg = <0x0 0x10005000 0x0 0x1000>;
		udi_offset1 = <0x3f0>;
		udi_offset2 = <0x400>;
		udi_value1 = <0x44400000>;
		udi_value2 = <0x44>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x0 0x11fa0000 0x0 0xc000>;
	};

	ufshci@11270000 {
		clock-names = "ufs-clk", "ufs-unipro-clk", "ufs-mp-clk", "ufs-crypto-clk", "ufs-vendor-crypto-clk-mux", "ufs-vendor-crypto-normal-parent-clk", "ufs-vendor-crypto-perf-parent-clk";
		clocks = <0x2a 0x4c 0x2a 0x3d 0x2a 0x3f 0x2a 0x4d 0x3d 0xc7 0x3d 0x26 0x3d 0x2>;
		compatible = "mediatek,ufshci";
		freq-table-hz = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		interrupts = <0x0 0x69 0x4>;
		lanes-per-direction = <0x2>;
		mediatek,auto-hibern8-timer = <0xa>;
		mediatek,perf-crypto-vcore = <0x2>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-enable = <0x1>;
		mediatek,rpm-level = <0x3>;
		mediatek,spm-level = <0x3>;
		phandle = <0xff>;
		reg = <0x0 0x11270000 0x0 0x2300>;
		vcc-fixed-regulator;
		vcc-supply = <0x3b>;
	};

	upower {
		compatible = "mediatek,mt6853-upower";
		phandle = <0x113>;
	};

	usb0phy@11e40000 {
		#phy-cells = <0x1>;
		compatible = "mediatek,mt6853-phy";
		phandle = <0x54>;
		reg = <0x0 0x11e40000 0x0 0x10000 0x0 0x11203e00 0x0 0x100>;
		reg-names = "sif_base", "ippc";
	};

	usb_boost_manager {
		boost_period = <0x1e>;
		compatible = "mediatek,usb_boost";
	};

	usb_xhci@11200000 {
		clock-names = "sys_ck";
		clocks = <0x2a 0x4f>;
		compatible = "mediatek,mt67xx-xhci";
		interrupt-names = "xhci";
		interrupts = <0x0 0x61 0x4>;
		phandle = <0x118>;
		phy-names = "port0_phy";
		phys = <0x54 0x0>;
		reg = <0x0 0x11200000 0x0 0x1000>;
		reg-names = "mac";
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x0 0x128 0x1 0x0 0x129 0x1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_sps_done", "venc_pps_done", "venc_128B_cnt_done", "vdec_pic_start", "vdec_decode_done", "vdec_pause", "vdec_dec_error", "vdec_mc_busy_overflow_timeout", "vdec_all_dram_req_done", "vdec_ini_fetch_rdy", "vdec_process_flag", "vdec_search_start_code_done", "vdec_ref_reorder_done", "vdec_wp_tble_done", "vdec_count_sram_clr_done", "vdec_gce_cnt_op_threshold";
		gce-events = <0x51 0x81 0x51 0x82 0x51 0x84 0x51 0x89 0x51 0x88 0x51 0x85 0x51 0xa0 0x51 0xa1 0x51 0xa2 0x51 0xa3 0x51 0xa4 0x51 0xa5 0x51 0xa6 0x51 0xa7 0x51 0xa8 0x51 0xa9 0x51 0xaa 0x51 0xab 0x51 0xaf>;
		gce-gpr = <0xa 0xb>;
		iommus = <0x83 0x80>;
		mboxes = <0x51 0x7 0x0 0x1 0x51 0xc 0x0 0x1 0x85 0xc 0x0 0x1>;
		mediatek,dec_gce_th_num = <0x1>;
		mediatek,enc_gce_th_num = <0x1>;
		mediatek,mailbox-gce = <0x51>;
		mediatek,vcuid = <0x0>;
		mediatek,vcuname = "vcu";
		phandle = <0x9c>;
		reg = <0x0 0x16000000 0x0 0x40000 0x0 0x17020000 0x0 0x10000 0x0 0x17820000 0x0 0x10000>;
	};

	vdec@16000000 {
		clock-names = "MT_CG_VDEC";
		clocks = <0x87 0x1>;
		compatible = "mediatek,mt6853-vcodec-dec";
		interrupts = <0x0 0x1aa 0x4>;
		iommus = <0x83 0x80>;
		mediatek,larb = <0x8e>;
		mediatek,vcu = <0x9c>;
		reg = <0x0 0x1602f000 0x0 0x1000 0x0 0x16020000 0x0 0x400 0x0 0x16025000 0x0 0x1000>;
	};

	vdec_gcon@1602f000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,vdec_gcon", "mediatek,mt6853-vdec_gcon", "syscon";
		phandle = <0x87>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x1602f000 0x0 0x1000>;
	};

	venc@17000000 {
		clock-names = "MT_CG_VENC";
		clocks = <0x9d 0x1>;
		compatible = "mediatek,mt6853-vcodec-enc";
		interrupts = <0x0 0x136 0x4>;
		iommus = <0x83 0xe4>;
		mediatek,larb = <0x8f>;
		mediatek,vcu = <0x9c>;
		reg = <0x0 0x17020000 0x0 0x2000>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		interrupts = <0x0 0x136 0x4>;
		reg = <0x0 0x17020000 0x0 0x10000>;
	};

	venc_gcon@17000000 {
		#clock-cells = <0x1>;
		compatible = "mediatek,venc_gcon", "mediatek,mt6853-venc_gcon", "syscon";
		phandle = <0x9d>;
		pwr-regmap = <0x58>;
		reg = <0x0 0x17000000 0x0 0x10000>;
	};

	vpu_core0@19030000 {
		compatible = "mediatek,vpu_core0";
		id = <0x0>;
		interrupts = <0x0 0x1a5 0x4>;
		iommus = <0x8c 0x2a0>;
		kernel-lib = <0x7de00000 0x500000 0xffffffff>;
		main-prog = <0x7db00000 0x300000 0x100000>;
		phandle = <0x26>;
		reg = <0x0 0x19030000 0x0 0x1000 0x0 0x1d100000 0x0 0x40000 0x0 0x1d140000 0x0 0x30000 0x0 0xd190000 0x0 0x4000>;
		reset-vector = <0x7da00000 0x100000 0x0>;
		work-buf = <0x0 0x12000 0xffffffff>;
	};

	vpu_core1@19031000 {
		compatible = "mediatek,vpu_core1";
		id = <0x1>;
		interrupts = <0x0 0x1a6 0x4>;
		iommus = <0x8c 0x2a0>;
		kernel-lib = <0x7e700000 0x500000 0xffffffff>;
		main-prog = <0x7e400000 0x300000 0x500000>;
		phandle = <0x27>;
		reg = <0x0 0x19031000 0x0 0x1000 0x0 0x1d200000 0x0 0x40000 0x0 0x1d240000 0x0 0x30000 0x0 0xd194000 0x0 0x4000>;
		reset-vector = <0x7e300000 0x100000 0x400000>;
		work-buf = <0x0 0x12000 0xffffffff>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		interrupts = <0x0 0x179 0x4>;
		reg = <0x0 0x18000000 0x0 0x100000>;
	};

	wpe_a@15811000 {
		clock-names = "WPE_CLK_IMG_LARB9", "WPE_CLK_IMG_WPE_A", "WPE_CLK_IMG";
		clocks = <0x9b 0x0 0x9b 0x3 0x48 0x7>;
		compatible = "mediatek,wpe_a";
		interrupts = <0x0 0x15d 0x4>;
		reg = <0x0 0x15811000 0x0 0x1000>;
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0x0 0x15811000 0x0 0x1000>;
	};
};
