# RISC-V-SOC-Tapeout-Week-1
Week 1 covers environment setup, open-source EDA tool installation, and Verilog RTL basics. Participants learn Linux commands, simulation flow, and simple testbenches, building a solid foundation for RTL design and upcoming synthesis tasks.
