Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 21 12:47:19 2025
| Host         : PC-PORTABLE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file micro_timing_summary_routed.rpt -pb micro_timing_summary_routed.pb -rpx micro_timing_summary_routed.rpx -warn_on_violation
| Design       : micro
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2401)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6937)
5. checking no_input_delay (1)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2401)
---------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: clk_external (HIGH)

 There are 2357 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6937)
---------------------------------------------------
 There are 6937 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 6960          inf        0.000                      0                 6960           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6960 Endpoints
Min Delay          6960 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.813ns  (logic 9.133ns (38.354%)  route 14.680ns (61.646%))
  Logic Levels:           33  (CARRY4=19 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.904     3.422    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.546 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.470     4.015    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.139 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          0.732     4.871    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.995 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.641     5.635    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.161 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.161    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.432 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.054     7.487    alu_inst/data3[6]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.860 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.860    alu_inst/i___211_carry_i_48_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.410 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.410    alu_inst/i___211_carry_i_38_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.524    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.681 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.199     9.879    alu_inst/data3[5]
    SLICE_X60Y22         LUT3 (Prop_lut3_I0_O)        0.329    10.208 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.208    alu_inst/i___211_carry_i_45_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.741 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.741    alu_inst/i___211_carry_i_30_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.858    alu_inst/i___211_carry_i_27_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.231    12.247    alu_inst/data3[4]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.332    12.579 r  alu_inst/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.579    alu_inst/i___211_carry_i_35_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.955 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.955    alu_inst/i___211_carry_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.072    alu_inst/i___211_carry_i_16_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.170    14.398    alu_inst/data3[3]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.332    14.730 r  alu_inst/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    14.730    alu_inst/i___211_carry_i_22_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.280 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.280    alu_inst/i___211_carry_i_8_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.437 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.342    16.779    alu_inst/data3[2]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    17.108 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.108    alu_inst/i___211_carry_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.658 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.658    alu_inst/i___211_carry_i_2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.772 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.772    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.929 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.189    19.119    alu_inst/data3[1]
    SLICE_X58Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.448 r  alu_inst/i___211_carry_i_4/O
                         net (fo=1, routed)           0.000    19.448    alu_inst/i___211_carry_i_4_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.846 r  alu_inst/tmp0_inferred__2/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    19.846    alu_inst/tmp0_inferred__2/i___211_carry_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alu_inst/tmp0_inferred__2/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.960    alu_inst/tmp0_inferred__2/i___211_carry__0_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.231 r  alu_inst/tmp0_inferred__2/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.628    20.858    alu_inst/data3[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.373    21.231 r  alu_inst/mem_in_b[0]_i_5/O
                         net (fo=1, routed)           0.585    21.816    alu_inst/mem_in_b[0]_i_5_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.940 r  alu_inst/mem_in_b[0]_i_4/O
                         net (fo=1, routed)           0.667    22.607    alu_inst/mem_in_b[0]_i_4_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.731 r  alu_inst/mem_in_b[0]_i_2/O
                         net (fo=1, routed)           0.000    22.731    alu_inst/mem_in_b[0]_i_2_n_0
    SLICE_X55Y20         MUXF7 (Prop_muxf7_I0_O)      0.212    22.943 r  alu_inst/mem_in_b_reg[0]_i_1/O
                         net (fo=3, routed)           0.870    23.813    alu_inst_n_7
    SLICE_X49Y19         FDRE                                         r  mem_in_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[0]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.793ns  (logic 9.133ns (38.386%)  route 14.660ns (61.614%))
  Logic Levels:           33  (CARRY4=19 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.904     3.422    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.546 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.470     4.015    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.139 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          0.732     4.871    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.995 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.641     5.635    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.161 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.161    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.432 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.054     7.487    alu_inst/data3[6]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.860 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.860    alu_inst/i___211_carry_i_48_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.410 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.410    alu_inst/i___211_carry_i_38_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.524    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.681 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.199     9.879    alu_inst/data3[5]
    SLICE_X60Y22         LUT3 (Prop_lut3_I0_O)        0.329    10.208 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.208    alu_inst/i___211_carry_i_45_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.741 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.741    alu_inst/i___211_carry_i_30_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.858    alu_inst/i___211_carry_i_27_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.231    12.247    alu_inst/data3[4]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.332    12.579 r  alu_inst/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.579    alu_inst/i___211_carry_i_35_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.955 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.955    alu_inst/i___211_carry_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.072    alu_inst/i___211_carry_i_16_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.170    14.398    alu_inst/data3[3]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.332    14.730 r  alu_inst/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    14.730    alu_inst/i___211_carry_i_22_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.280 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.280    alu_inst/i___211_carry_i_8_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.437 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.342    16.779    alu_inst/data3[2]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    17.108 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.108    alu_inst/i___211_carry_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.658 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.658    alu_inst/i___211_carry_i_2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.772 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.772    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.929 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.189    19.119    alu_inst/data3[1]
    SLICE_X58Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.448 r  alu_inst/i___211_carry_i_4/O
                         net (fo=1, routed)           0.000    19.448    alu_inst/i___211_carry_i_4_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.846 r  alu_inst/tmp0_inferred__2/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    19.846    alu_inst/tmp0_inferred__2/i___211_carry_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alu_inst/tmp0_inferred__2/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.960    alu_inst/tmp0_inferred__2/i___211_carry__0_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.231 r  alu_inst/tmp0_inferred__2/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.628    20.858    alu_inst/data3[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.373    21.231 r  alu_inst/mem_in_b[0]_i_5/O
                         net (fo=1, routed)           0.585    21.816    alu_inst/mem_in_b[0]_i_5_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.940 r  alu_inst/mem_in_b[0]_i_4/O
                         net (fo=1, routed)           0.667    22.607    alu_inst/mem_in_b[0]_i_4_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.731 r  alu_inst/mem_in_b[0]_i_2/O
                         net (fo=1, routed)           0.000    22.731    alu_inst/mem_in_b[0]_i_2_n_0
    SLICE_X55Y20         MUXF7 (Prop_muxf7_I0_O)      0.212    22.943 r  alu_inst/mem_in_b_reg[0]_i_1/O
                         net (fo=3, routed)           0.850    23.793    alu_inst_n_7
    SLICE_X54Y19         FDRE                                         r  mem_in_b_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[0]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.623ns  (logic 9.133ns (38.661%)  route 14.490ns (61.339%))
  Logic Levels:           33  (CARRY4=19 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.904     3.422    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.546 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.470     4.015    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.139 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          0.732     4.871    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.995 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.641     5.635    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.161 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.161    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.432 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.054     7.487    alu_inst/data3[6]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.860 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.860    alu_inst/i___211_carry_i_48_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.410 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.410    alu_inst/i___211_carry_i_38_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.524    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.681 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.199     9.879    alu_inst/data3[5]
    SLICE_X60Y22         LUT3 (Prop_lut3_I0_O)        0.329    10.208 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.208    alu_inst/i___211_carry_i_45_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.741 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.741    alu_inst/i___211_carry_i_30_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.858    alu_inst/i___211_carry_i_27_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.231    12.247    alu_inst/data3[4]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.332    12.579 r  alu_inst/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.579    alu_inst/i___211_carry_i_35_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.955 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.955    alu_inst/i___211_carry_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.072    alu_inst/i___211_carry_i_16_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.170    14.398    alu_inst/data3[3]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.332    14.730 r  alu_inst/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    14.730    alu_inst/i___211_carry_i_22_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.280 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.280    alu_inst/i___211_carry_i_8_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.437 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.342    16.779    alu_inst/data3[2]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    17.108 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.108    alu_inst/i___211_carry_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.658 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.658    alu_inst/i___211_carry_i_2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.772 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.772    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.929 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.189    19.119    alu_inst/data3[1]
    SLICE_X58Y15         LUT3 (Prop_lut3_I0_O)        0.329    19.448 r  alu_inst/i___211_carry_i_4/O
                         net (fo=1, routed)           0.000    19.448    alu_inst/i___211_carry_i_4_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.846 r  alu_inst/tmp0_inferred__2/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    19.846    alu_inst/tmp0_inferred__2/i___211_carry_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.960 r  alu_inst/tmp0_inferred__2/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.960    alu_inst/tmp0_inferred__2/i___211_carry__0_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.231 r  alu_inst/tmp0_inferred__2/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.628    20.858    alu_inst/data3[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.373    21.231 r  alu_inst/mem_in_b[0]_i_5/O
                         net (fo=1, routed)           0.585    21.816    alu_inst/mem_in_b[0]_i_5_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    21.940 r  alu_inst/mem_in_b[0]_i_4/O
                         net (fo=1, routed)           0.667    22.607    alu_inst/mem_in_b[0]_i_4_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.731 r  alu_inst/mem_in_b[0]_i_2/O
                         net (fo=1, routed)           0.000    22.731    alu_inst/mem_in_b[0]_i_2_n_0
    SLICE_X55Y20         MUXF7 (Prop_muxf7_I0_O)      0.212    22.943 r  alu_inst/mem_in_b_reg[0]_i_1/O
                         net (fo=3, routed)           0.680    23.623    alu_inst_n_7
    SLICE_X49Y19         FDRE                                         r  mem_in_b_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.683ns  (logic 7.850ns (37.954%)  route 12.833ns (62.046%))
  Logic Levels:           28  (CARRY4=16 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.904     3.422    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.546 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.470     4.015    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.139 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          0.732     4.871    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.995 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.641     5.635    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.161 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.161    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.432 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.054     7.487    alu_inst/data3[6]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.860 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.860    alu_inst/i___211_carry_i_48_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.410 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.410    alu_inst/i___211_carry_i_38_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.524    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.681 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.199     9.879    alu_inst/data3[5]
    SLICE_X60Y22         LUT3 (Prop_lut3_I0_O)        0.329    10.208 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.208    alu_inst/i___211_carry_i_45_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.741 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.741    alu_inst/i___211_carry_i_30_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.858    alu_inst/i___211_carry_i_27_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.231    12.247    alu_inst/data3[4]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.332    12.579 r  alu_inst/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.579    alu_inst/i___211_carry_i_35_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.955 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.955    alu_inst/i___211_carry_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.072    alu_inst/i___211_carry_i_16_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.170    14.398    alu_inst/data3[3]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.332    14.730 r  alu_inst/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    14.730    alu_inst/i___211_carry_i_22_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.280 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.280    alu_inst/i___211_carry_i_8_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.437 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.342    16.779    alu_inst/data3[2]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    17.108 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.108    alu_inst/i___211_carry_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.658 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.658    alu_inst/i___211_carry_i_2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.772 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.772    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.929 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.841    18.770    alu_inst/data3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.329    19.099 f  alu_inst/mem_in_b[1]_i_4/O
                         net (fo=1, routed)           0.589    19.688    alu_inst/mem_in_b[1]_i_4_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I4_O)        0.124    19.812 r  alu_inst/mem_in_b[1]_i_2/O
                         net (fo=1, routed)           0.000    19.812    alu_inst/mem_in_b[1]_i_2_n_0
    SLICE_X54Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    20.021 r  alu_inst/mem_in_b_reg[1]_i_1/O
                         net (fo=3, routed)           0.662    20.683    alu_inst_n_6
    SLICE_X50Y19         FDRE                                         r  mem_in_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[1]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.540ns  (logic 7.850ns (38.218%)  route 12.690ns (61.782%))
  Logic Levels:           28  (CARRY4=16 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.904     3.422    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.546 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.470     4.015    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.139 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          0.732     4.871    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.995 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.641     5.635    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.161 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.161    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.432 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.054     7.487    alu_inst/data3[6]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.860 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.860    alu_inst/i___211_carry_i_48_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.410 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.410    alu_inst/i___211_carry_i_38_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.524    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.681 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.199     9.879    alu_inst/data3[5]
    SLICE_X60Y22         LUT3 (Prop_lut3_I0_O)        0.329    10.208 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.208    alu_inst/i___211_carry_i_45_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.741 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.741    alu_inst/i___211_carry_i_30_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.858    alu_inst/i___211_carry_i_27_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.231    12.247    alu_inst/data3[4]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.332    12.579 r  alu_inst/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.579    alu_inst/i___211_carry_i_35_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.955 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.955    alu_inst/i___211_carry_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.072    alu_inst/i___211_carry_i_16_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.170    14.398    alu_inst/data3[3]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.332    14.730 r  alu_inst/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    14.730    alu_inst/i___211_carry_i_22_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.280 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.280    alu_inst/i___211_carry_i_8_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.437 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.342    16.779    alu_inst/data3[2]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    17.108 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.108    alu_inst/i___211_carry_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.658 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.658    alu_inst/i___211_carry_i_2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.772 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.772    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.929 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.841    18.770    alu_inst/data3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.329    19.099 f  alu_inst/mem_in_b[1]_i_4/O
                         net (fo=1, routed)           0.589    19.688    alu_inst/mem_in_b[1]_i_4_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I4_O)        0.124    19.812 r  alu_inst/mem_in_b[1]_i_2/O
                         net (fo=1, routed)           0.000    19.812    alu_inst/mem_in_b[1]_i_2_n_0
    SLICE_X54Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    20.021 r  alu_inst/mem_in_b_reg[1]_i_1/O
                         net (fo=3, routed)           0.519    20.540    alu_inst_n_6
    SLICE_X50Y19         FDRE                                         r  mem_in_b_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[1]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.419ns  (logic 7.850ns (38.444%)  route 12.569ns (61.556%))
  Logic Levels:           28  (CARRY4=16 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X60Y15         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.904     3.422    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124     3.546 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.470     4.015    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     4.139 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          0.732     4.871    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X64Y23         LUT2 (Prop_lut2_I1_O)        0.124     4.995 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.641     5.635    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     6.161 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.161    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.432 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.054     7.487    alu_inst/data3[6]
    SLICE_X62Y22         LUT3 (Prop_lut3_I0_O)        0.373     7.860 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.860    alu_inst/i___211_carry_i_48_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.410 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.410    alu_inst/i___211_carry_i_38_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.524    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.681 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.199     9.879    alu_inst/data3[5]
    SLICE_X60Y22         LUT3 (Prop_lut3_I0_O)        0.329    10.208 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.208    alu_inst/i___211_carry_i_45_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.741 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.741    alu_inst/i___211_carry_i_30_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.858 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.858    alu_inst/i___211_carry_i_27_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.015 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.231    12.247    alu_inst/data3[4]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.332    12.579 r  alu_inst/i___211_carry_i_35/O
                         net (fo=1, routed)           0.000    12.579    alu_inst/i___211_carry_i_35_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.955 r  alu_inst/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.955    alu_inst/i___211_carry_i_19_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.072 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.072    alu_inst/i___211_carry_i_16_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.229 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.170    14.398    alu_inst/data3[3]
    SLICE_X61Y18         LUT3 (Prop_lut3_I0_O)        0.332    14.730 r  alu_inst/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    14.730    alu_inst/i___211_carry_i_22_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.280 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.280    alu_inst/i___211_carry_i_8_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.437 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.342    16.779    alu_inst/data3[2]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.329    17.108 r  alu_inst/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    17.108    alu_inst/i___211_carry_i_14_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.658 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.658    alu_inst/i___211_carry_i_2_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.772 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.772    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.929 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.841    18.770    alu_inst/data3[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.329    19.099 f  alu_inst/mem_in_b[1]_i_4/O
                         net (fo=1, routed)           0.589    19.688    alu_inst/mem_in_b[1]_i_4_n_0
    SLICE_X54Y19         LUT6 (Prop_lut6_I4_O)        0.124    19.812 r  alu_inst/mem_in_b[1]_i_2/O
                         net (fo=1, routed)           0.000    19.812    alu_inst/mem_in_b[1]_i_2_n_0
    SLICE_X54Y19         MUXF7 (Prop_muxf7_I0_O)      0.209    20.021 r  alu_inst/mem_in_b_reg[1]_i_1/O
                         net (fo=3, routed)           0.398    20.419    alu_inst_n_6
    SLICE_X54Y19         FDRE                                         r  mem_in_b_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram_inst/regs_reg[117][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.832ns  (logic 1.580ns (7.968%)  route 18.252ns (92.032%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=20, routed)          2.632     4.089    ram_inst/rst_IBUF
    SLICE_X52Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.213 r  ram_inst/regs[0][7]_i_1/O
                         net (fo=2200, routed)       15.619    19.832    ram_inst/SR[0]
    SLICE_X62Y11         FDRE                                         r  ram_inst/regs_reg[117][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram_inst/regs_reg[117][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.832ns  (logic 1.580ns (7.968%)  route 18.252ns (92.032%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=20, routed)          2.632     4.089    ram_inst/rst_IBUF
    SLICE_X52Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.213 r  ram_inst/regs[0][7]_i_1/O
                         net (fo=2200, routed)       15.619    19.832    ram_inst/SR[0]
    SLICE_X62Y11         FDRE                                         r  ram_inst/regs_reg[117][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram_inst/regs_reg[117][4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.832ns  (logic 1.580ns (7.968%)  route 18.252ns (92.032%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=20, routed)          2.632     4.089    ram_inst/rst_IBUF
    SLICE_X52Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.213 r  ram_inst/regs[0][7]_i_1/O
                         net (fo=2200, routed)       15.619    19.832    ram_inst/SR[0]
    SLICE_X62Y11         FDRE                                         r  ram_inst/regs_reg[117][4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram_inst/regs_reg[117][7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.832ns  (logic 1.580ns (7.968%)  route 18.252ns (92.032%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  rst_IBUF_inst/O
                         net (fo=20, routed)          2.632     4.089    ram_inst/rst_IBUF
    SLICE_X52Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.213 r  ram_inst/regs[0][7]_i_1/O
                         net (fo=2200, routed)       15.619    19.832    ram_inst/SR[0]
    SLICE_X62Y11         FDRE                                         r  ram_inst/regs_reg[117][7]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 di_in_a_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_a_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y24         FDRE                         0.000     0.000 r  di_in_a_reg[3]/C
    SLICE_X53Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  di_in_a_reg[3]/Q
                         net (fo=1, routed)           0.110     0.251    di_in_a[3]
    SLICE_X53Y23         FDRE                                         r  ex_in_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 di_in_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_a_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE                         0.000     0.000 r  di_in_a_reg[0]/C
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  di_in_a_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    di_in_a[0]
    SLICE_X56Y22         FDRE                                         r  ex_in_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 di_in_a_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_a_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDRE                         0.000     0.000 r  di_in_a_reg[5]/C
    SLICE_X57Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  di_in_a_reg[5]/Q
                         net (fo=1, routed)           0.117     0.258    di_in_a[5]
    SLICE_X54Y26         FDRE                                         r  ex_in_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_fetched_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE                         0.000     0.000 r  rom_inst/dout_reg[17]/C
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/dout_reg[17]/Q
                         net (fo=2, routed)           0.120     0.261    rom_inst_n_14
    SLICE_X53Y25         FDRE                                         r  rom_fetched_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_fetched_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.567%)  route 0.122ns (46.433%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE                         0.000     0.000 r  rom_inst/dout_reg[16]/C
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/dout_reg[16]/Q
                         net (fo=2, routed)           0.122     0.263    rom_inst_n_15
    SLICE_X57Y25         FDRE                                         r  rom_fetched_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_fetched_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE                         0.000     0.000 r  rom_inst/dout_reg[18]/C
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/dout_reg[18]/Q
                         net (fo=2, routed)           0.124     0.265    rom_inst_n_13
    SLICE_X54Y27         FDRE                                         r  rom_fetched_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_b_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.694%)  route 0.132ns (48.306%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE                         0.000     0.000 r  ex_in_b_reg[4]/C
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ex_in_b_reg[4]/Q
                         net (fo=23, routed)          0.132     0.273    ex_in_b[4]
    SLICE_X61Y23         FDRE                                         r  seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_inst/regs_reg[2][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_c_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.186ns (66.849%)  route 0.092ns (33.151%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE                         0.000     0.000 r  registers_inst/regs_reg[2][3]/C
    SLICE_X61Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  registers_inst/regs_reg[2][3]/Q
                         net (fo=2, routed)           0.092     0.233    registers_inst/regs_reg[2][3]
    SLICE_X60Y15         LUT5 (Prop_lut5_I2_O)        0.045     0.278 r  registers_inst/ex_in_c[3]_i_1/O
                         net (fo=1, routed)           0.000     0.278    register_b[3]
    SLICE_X60Y15         FDRE                                         r  ex_in_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_fetched_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            di_in_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE                         0.000     0.000 r  rom_fetched_reg[25]/C
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_fetched_reg[25]/Q
                         net (fo=1, routed)           0.097     0.238    rom_inst/Q[12]
    SLICE_X58Y26         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  rom_inst/di_in_op[1]_i_1/O
                         net (fo=1, routed)           0.000     0.283    rom_inst_n_3
    SLICE_X58Y26         FDRE                                         r  di_in_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_fetched_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  rom_inst/dout_reg[24]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rom_inst/dout_reg[24]/Q
                         net (fo=2, routed)           0.121     0.285    rom_inst_n_9
    SLICE_X57Y25         FDRE                                         r  rom_fetched_reg[24]/D
  -------------------------------------------------------------------    -------------------





