// Seed: 1402162313
module module_0 (
    input  supply0 id_0,
    input  supply0 id_1,
    input  uwire   id_2,
    input  supply1 id_3,
    output supply0 id_4
);
  wire id_6;
  or primCall (id_4, id_3, id_2, id_6, id_0, id_1);
  module_2 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4,
      id_3,
      id_4,
      id_2,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_0,
      id_4
  );
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    output wand id_2,
    input wand id_3,
    output tri id_4,
    input tri1 id_5,
    output wor id_6,
    input tri id_7,
    output supply1 id_8
    , id_11,
    output tri id_9
);
  module_0 modCall_1 (
      id_3,
      id_7,
      id_1,
      id_7,
      id_9
  );
endmodule
module module_2 #(
    parameter id_24 = 32'd92,
    parameter id_25 = 32'd21
) (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    output uwire id_5
    , id_19,
    input tri id_6,
    output wor id_7,
    input wand id_8,
    input supply1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    output wor id_12,
    output wor id_13,
    input supply1 id_14,
    output supply1 id_15
    , id_20,
    input tri id_16,
    output supply1 id_17
    , id_21
);
  wire id_22;
  id_23(
      .id_0(id_4),
      .id_1(1 == 1),
      .id_2(id_22),
      .id_3(1),
      .id_4(id_10),
      .id_5(1),
      .id_6(id_2),
      .id_7(1),
      .id_8(),
      .id_9(1 - id_8),
      .id_10(1),
      .id_11(1'b0),
      .id_12(1)
  ); defparam id_24.id_25 = ~1;
  wire id_26;
  wire id_27;
  wire id_28;
endmodule
