{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708993235795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708993235795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 17:20:35 2024 " "Processing started: Mon Feb 26 17:20:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708993235795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708993235795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Computer -c DE10_Standard_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Computer -c DE10_Standard_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708993235795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708993236146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708993236146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7segment-Behavioral " "Found design unit 1: bcd_7segment-Behavioral" {  } { { "bcd_7segment.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/450s/SWE450/fpga/bcd_7segment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708993243658 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7segment " "Found entity 1: bcd_7segment" {  } { { "bcd_7segment.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/450s/SWE450/fpga/bcd_7segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708993243658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708993243658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_Computer " "Found entity 1: DE10_Standard_Computer" {  } { { "DE10_Standard_Computer.v" "" { Text "C:/Users/Brian/Documents/GitHub/450s/SWE450/fpga/DE10_Standard_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708993243660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708993243660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Standard_Computer " "Elaborating entity \"DE10_Standard_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708993243689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7segment bcd_7segment:decoder_1 " "Elaborating entity \"bcd_7segment\" for hierarchy \"bcd_7segment:decoder_1\"" {  } { { "DE10_Standard_Computer.v" "decoder_1" { Text "C:/Users/Brian/Documents/GitHub/450s/SWE450/fpga/DE10_Standard_Computer.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708993243701 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "A bcd_7segment.vhd(14) " "VHDL Variable Declaration warning at bcd_7segment.vhd(14): used initial value expression for variable \"A\" because variable was never assigned a value" {  } { { "bcd_7segment.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/450s/SWE450/fpga/bcd_7segment.vhd" 14 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1708993243702 "|DE10_Standard_Computer|bcd_7segment:decoder_1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "B bcd_7segment.vhd(15) " "VHDL Variable Declaration warning at bcd_7segment.vhd(15): used initial value expression for variable \"B\" because variable was never assigned a value" {  } { { "bcd_7segment.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/450s/SWE450/fpga/bcd_7segment.vhd" 15 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1708993243702 "|DE10_Standard_Computer|bcd_7segment:decoder_1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "C bcd_7segment.vhd(16) " "VHDL Variable Declaration warning at bcd_7segment.vhd(16): used initial value expression for variable \"C\" because variable was never assigned a value" {  } { { "bcd_7segment.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/450s/SWE450/fpga/bcd_7segment.vhd" 16 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1708993243702 "|DE10_Standard_Computer|bcd_7segment:decoder_1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "D bcd_7segment.vhd(17) " "VHDL Variable Declaration warning at bcd_7segment.vhd(17): used initial value expression for variable \"D\" because variable was never assigned a value" {  } { { "bcd_7segment.vhd" "" { Text "C:/Users/Brian/Documents/GitHub/450s/SWE450/fpga/bcd_7segment.vhd" 17 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1708993243702 "|DE10_Standard_Computer|bcd_7segment:decoder_1"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "The_System Computer_System " "Node instance \"The_System\" instantiates undefined entity \"Computer_System\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "DE10_Standard_Computer.v" "The_System" { Text "C:/Users/Brian/Documents/GitHub/450s/SWE450/fpga/DE10_Standard_Computer.v" 408 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1708993243703 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708993243783 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 26 17:20:43 2024 " "Processing ended: Mon Feb 26 17:20:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708993243783 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708993243783 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708993243783 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708993243783 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708993244380 ""}
