// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_convolution1_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        out_r_address0,
        out_r_ce0,
        out_r_we0,
        out_r_d0,
        out_r_address1,
        out_r_ce1,
        out_r_we1,
        out_r_d1,
        grp_fu_801_p_din0,
        grp_fu_801_p_din1,
        grp_fu_801_p_opcode,
        grp_fu_801_p_dout0,
        grp_fu_801_p_ce,
        grp_fu_805_p_din0,
        grp_fu_805_p_din1,
        grp_fu_805_p_opcode,
        grp_fu_805_p_dout0,
        grp_fu_805_p_ce,
        grp_fu_809_p_din0,
        grp_fu_809_p_din1,
        grp_fu_809_p_opcode,
        grp_fu_809_p_dout0,
        grp_fu_809_p_ce,
        grp_fu_813_p_din0,
        grp_fu_813_p_din1,
        grp_fu_813_p_dout0,
        grp_fu_813_p_ce,
        grp_fu_817_p_din0,
        grp_fu_817_p_din1,
        grp_fu_817_p_dout0,
        grp_fu_817_p_ce,
        grp_fu_414_p_din0,
        grp_fu_414_p_din1,
        grp_fu_414_p_opcode,
        grp_fu_414_p_dout0,
        grp_fu_414_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 6'd1;
parameter    ap_ST_fsm_pp0_stage1 = 6'd2;
parameter    ap_ST_fsm_pp0_stage2 = 6'd4;
parameter    ap_ST_fsm_pp0_stage3 = 6'd8;
parameter    ap_ST_fsm_pp0_stage4 = 6'd16;
parameter    ap_ST_fsm_pp0_stage5 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [8:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [11:0] out_r_address0;
output   out_r_ce0;
output   out_r_we0;
output  [31:0] out_r_d0;
output  [11:0] out_r_address1;
output   out_r_ce1;
output   out_r_we1;
output  [31:0] out_r_d1;
output  [31:0] grp_fu_801_p_din0;
output  [31:0] grp_fu_801_p_din1;
output  [1:0] grp_fu_801_p_opcode;
input  [31:0] grp_fu_801_p_dout0;
output   grp_fu_801_p_ce;
output  [31:0] grp_fu_805_p_din0;
output  [31:0] grp_fu_805_p_din1;
output  [1:0] grp_fu_805_p_opcode;
input  [31:0] grp_fu_805_p_dout0;
output   grp_fu_805_p_ce;
output  [31:0] grp_fu_809_p_din0;
output  [31:0] grp_fu_809_p_din1;
output  [1:0] grp_fu_809_p_opcode;
input  [31:0] grp_fu_809_p_dout0;
output   grp_fu_809_p_ce;
output  [31:0] grp_fu_813_p_din0;
output  [31:0] grp_fu_813_p_din1;
input  [31:0] grp_fu_813_p_dout0;
output   grp_fu_813_p_ce;
output  [31:0] grp_fu_817_p_din0;
output  [31:0] grp_fu_817_p_din1;
input  [31:0] grp_fu_817_p_dout0;
output   grp_fu_817_p_ce;
output  [31:0] grp_fu_414_p_din0;
output  [31:0] grp_fu_414_p_din1;
output  [4:0] grp_fu_414_p_opcode;
input  [0:0] grp_fu_414_p_dout0;
output   grp_fu_414_p_ce;

reg ap_idle;
reg[8:0] input_r_address0;
reg input_r_ce0;
reg[8:0] input_r_address1;
reg input_r_ce1;
reg[11:0] out_r_address0;
reg out_r_ce0;
reg out_r_we0;
reg[31:0] out_r_d0;
reg[11:0] out_r_address1;
reg out_r_ce1;
reg out_r_we1;
reg[31:0] out_r_d1;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state12_pp0_stage5_iter1;
wire    ap_block_state18_pp0_stage5_iter2;
wire    ap_block_state24_pp0_stage5_iter3;
wire    ap_block_state30_pp0_stage5_iter4;
wire    ap_block_state36_pp0_stage5_iter5;
wire    ap_block_pp0_stage5_subdone;
reg   [0:0] icmp_ln9_reg_1792;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [6:0] firstKernel_address0;
reg    firstKernel_ce0;
wire   [31:0] firstKernel_q0;
reg   [6:0] firstKernel_address1;
reg    firstKernel_ce1;
wire   [31:0] firstKernel_q1;
wire   [2:0] firstBias_address0;
reg    firstBias_ce0;
wire   [31:0] firstBias_q0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state9_pp0_stage2_iter1;
wire    ap_block_state15_pp0_stage2_iter2;
wire    ap_block_state21_pp0_stage2_iter3;
wire    ap_block_state27_pp0_stage2_iter4;
wire    ap_block_state33_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state11_pp0_stage4_iter1;
wire    ap_block_state17_pp0_stage4_iter2;
wire    ap_block_state23_pp0_stage4_iter3;
wire    ap_block_state29_pp0_stage4_iter4;
wire    ap_block_state35_pp0_stage4_iter5;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state13_pp0_stage0_iter2;
wire    ap_block_state19_pp0_stage0_iter3;
wire    ap_block_state25_pp0_stage0_iter4;
wire    ap_block_state31_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_580;
reg   [0:0] cmp17_mid2_reg_1859;
reg   [0:0] icmp_ln17_reg_1893;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state10_pp0_stage3_iter1;
wire    ap_block_state16_pp0_stage3_iter2;
wire    ap_block_state22_pp0_stage3_iter3;
wire    ap_block_state28_pp0_stage3_iter4;
wire    ap_block_state34_pp0_stage3_iter5;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] icmp_ln21_reg_1942;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] cmp136_mid2_reg_2000;
reg   [0:0] cmp230_mid2_reg_2017;
reg   [0:0] icmp_ln30_reg_2086;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state8_pp0_stage1_iter1;
wire    ap_block_state14_pp0_stage1_iter2;
wire    ap_block_state20_pp0_stage1_iter3;
wire    ap_block_state26_pp0_stage1_iter4;
wire    ap_block_state32_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_596;
reg   [31:0] reg_602;
reg   [0:0] icmp_ln18_reg_1971;
reg   [31:0] reg_602_pp0_iter2_reg;
reg   [31:0] reg_608;
reg   [31:0] reg_608_pp0_iter2_reg;
reg   [31:0] reg_608_pp0_iter3_reg;
reg   [31:0] reg_614;
reg   [0:0] icmp_ln9_reg_1792_pp0_iter1_reg;
reg   [0:0] icmp_ln17_reg_1893_pp0_iter1_reg;
reg   [31:0] reg_614_pp0_iter2_reg;
reg   [31:0] reg_614_pp0_iter3_reg;
reg   [31:0] reg_620;
reg   [31:0] reg_620_pp0_iter2_reg;
reg   [31:0] reg_620_pp0_iter3_reg;
reg   [31:0] reg_620_pp0_iter4_reg;
reg   [0:0] icmp_ln26_reg_2115;
reg   [31:0] reg_626;
reg   [0:0] cmp17_mid2_reg_1859_pp0_iter1_reg;
reg   [0:0] icmp_ln9_reg_1792_pp0_iter2_reg;
reg   [0:0] cmp17_mid2_reg_1859_pp0_iter2_reg;
reg   [0:0] icmp_ln17_reg_1893_pp0_iter2_reg;
reg   [0:0] icmp_ln21_reg_1942_pp0_iter2_reg;
reg   [31:0] reg_639;
reg   [0:0] icmp_ln9_reg_1792_pp0_iter3_reg;
reg   [0:0] cmp136_mid2_reg_2000_pp0_iter3_reg;
reg   [0:0] cmp230_mid2_reg_2017_pp0_iter3_reg;
reg   [0:0] icmp_ln9_reg_1792_pp0_iter4_reg;
reg   [0:0] icmp_ln17_reg_1893_pp0_iter4_reg;
reg   [31:0] reg_652;
reg   [0:0] icmp_ln9_reg_1792_pp0_iter5_reg;
reg   [0:0] cmp136_mid2_reg_2000_pp0_iter4_reg;
reg   [0:0] cmp230_mid2_reg_2017_pp0_iter4_reg;
reg   [0:0] icmp_ln30_reg_2086_pp0_iter4_reg;
reg   [0:0] icmp_ln26_reg_2115_pp0_iter4_reg;
reg   [7:0] i_2_reg_1786;
wire   [0:0] icmp_ln9_fu_783_p2;
wire   [0:0] exitcond_flatten39_fu_807_p2;
reg   [0:0] exitcond_flatten39_reg_1796;
wire   [7:0] select_ln9_fu_813_p3;
reg   [7:0] select_ln9_reg_1804;
wire   [6:0] select_ln9_2_fu_863_p3;
reg   [6:0] select_ln9_2_reg_1810;
wire   [0:0] and_ln9_fu_940_p2;
reg   [0:0] and_ln9_reg_1839;
wire   [1:0] j_mid2_fu_958_p3;
reg   [1:0] j_mid2_reg_1847;
wire   [8:0] p_mid2_fu_989_p3;
reg   [8:0] p_mid2_reg_1852;
wire   [0:0] cmp17_mid2_fu_1038_p3;
reg   [0:0] cmp17_mid2_reg_1859_pp0_iter3_reg;
wire   [8:0] p_mid210_fu_1052_p3;
reg   [8:0] p_mid210_reg_1863;
wire   [8:0] j_cast_fu_1068_p1;
reg   [8:0] j_cast_reg_1869;
wire   [11:0] add_ln13_2_fu_1101_p2;
reg   [11:0] add_ln13_2_reg_1880;
reg   [11:0] add_ln13_2_reg_1880_pp0_iter1_reg;
wire  signed [8:0] sext_ln17_fu_1113_p1;
reg  signed [8:0] sext_ln17_reg_1885;
wire   [0:0] icmp_ln17_fu_1118_p2;
reg   [0:0] icmp_ln17_reg_1893_pp0_iter3_reg;
reg   [31:0] firstBias_load_reg_1907;
wire   [31:0] bitcast_ln13_fu_1196_p1;
wire   [31:0] bitcast_ln16_fu_1201_p1;
wire   [0:0] grp_fu_555_p2;
reg   [0:0] icmp_ln21_reg_1942_pp0_iter1_reg;
wire   [31:0] bitcast_ln17_fu_1254_p1;
wire   [31:0] bitcast_ln17_1_fu_1259_p1;
reg   [0:0] icmp_ln18_reg_1971_pp0_iter1_reg;
reg   [0:0] icmp_ln18_reg_1971_pp0_iter2_reg;
wire   [31:0] bitcast_ln20_fu_1288_p1;
wire   [0:0] cmp136_mid2_fu_1442_p3;
reg   [0:0] cmp136_mid2_reg_2000_pp0_iter1_reg;
reg   [0:0] cmp136_mid2_reg_2000_pp0_iter2_reg;
wire   [8:0] p_mid214_fu_1476_p3;
reg   [8:0] p_mid214_reg_2004;
wire   [8:0] p_mid216_fu_1503_p3;
reg   [8:0] p_mid216_reg_2011;
wire   [0:0] cmp230_mid2_fu_1524_p3;
reg   [0:0] cmp230_mid2_reg_2017_pp0_iter1_reg;
reg   [0:0] cmp230_mid2_reg_2017_pp0_iter2_reg;
reg   [31:0] mul_reg_2021;
reg   [31:0] mul5_reg_2026;
wire   [31:0] bitcast_ln18_fu_1531_p1;
wire   [31:0] bitcast_ln18_1_fu_1536_p1;
wire   [31:0] bitcast_ln21_fu_1541_p1;
reg   [31:0] mul7_reg_2076;
wire   [31:0] bitcast_ln28_fu_1591_p1;
reg   [0:0] icmp_ln30_reg_2086_pp0_iter1_reg;
reg   [0:0] icmp_ln30_reg_2086_pp0_iter2_reg;
reg   [0:0] icmp_ln30_reg_2086_pp0_iter3_reg;
wire   [31:0] bitcast_ln24_fu_1610_p1;
wire   [31:0] bitcast_ln24_1_fu_1615_p1;
reg   [0:0] icmp_ln26_reg_2115_pp0_iter1_reg;
reg   [0:0] icmp_ln26_reg_2115_pp0_iter2_reg;
reg   [0:0] icmp_ln26_reg_2115_pp0_iter3_reg;
wire   [8:0] add_ln26_1_fu_1638_p2;
reg   [8:0] add_ln26_1_reg_2119;
wire   [8:0] add_ln26_2_fu_1643_p2;
reg   [8:0] add_ln26_2_reg_2124;
reg   [31:0] mul1_reg_2139;
wire   [31:0] bitcast_ln29_fu_1668_p1;
wire   [31:0] bitcast_ln25_fu_1673_p1;
wire   [31:0] bitcast_ln25_1_fu_1678_p1;
wire   [31:0] bitcast_ln30_fu_1691_p1;
reg   [31:0] mul4_reg_2174;
wire   [31:0] bitcast_ln26_fu_1696_p1;
wire   [31:0] bitcast_ln26_1_fu_1701_p1;
reg   [31:0] add_reg_2189;
reg   [11:0] out_addr_reg_2195;
reg   [11:0] out_addr_reg_2195_pp0_iter2_reg;
reg   [11:0] out_addr_reg_2195_pp0_iter3_reg;
reg   [11:0] out_addr_reg_2195_pp0_iter4_reg;
reg   [11:0] out_addr_reg_2195_pp0_iter5_reg;
reg   [31:0] mul11_reg_2201;
reg   [31:0] add6_reg_2206;
reg   [31:0] mul14_reg_2211;
reg   [31:0] add9_reg_2216;
reg   [31:0] add9_reg_2216_pp0_iter2_reg;
reg   [31:0] add3_reg_2221;
reg   [31:0] add3_reg_2221_pp0_iter2_reg;
reg   [31:0] add10_reg_2226;
reg   [31:0] add10_reg_2226_pp0_iter3_reg;
reg   [31:0] add10_reg_2226_pp0_iter4_reg;
reg   [31:0] add13_reg_2231;
reg   [31:0] add13_reg_2231_pp0_iter3_reg;
reg   [31:0] add13_reg_2231_pp0_iter4_reg;
wire   [0:0] icmp_ln33_fu_1728_p2;
reg   [0:0] icmp_ln33_reg_2241;
wire   [0:0] icmp_ln33_1_fu_1734_p2;
reg   [0:0] icmp_ln33_1_reg_2246;
wire   [0:0] and_ln33_fu_1744_p2;
reg   [0:0] and_ln33_reg_2251;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_50_reg_433;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_50_reg_433;
reg   [31:0] ap_phi_reg_pp0_iter2_empty_50_reg_433;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_49_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_49_reg_443;
reg   [31:0] ap_phi_reg_pp0_iter2_empty_49_reg_443;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_51_reg_453;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_51_reg_453;
reg   [31:0] ap_phi_reg_pp0_iter2_empty_51_reg_453;
reg   [31:0] ap_phi_reg_pp0_iter3_empty_51_reg_453;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_53_reg_469;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_53_reg_469;
reg   [31:0] ap_phi_reg_pp0_iter2_empty_53_reg_469;
reg   [31:0] ap_phi_reg_pp0_iter3_empty_53_reg_469;
reg   [31:0] ap_phi_reg_pp0_iter4_empty_53_reg_469;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_52_reg_479;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_52_reg_479;
reg   [31:0] ap_phi_reg_pp0_iter2_empty_52_reg_479;
reg   [31:0] ap_phi_reg_pp0_iter3_empty_52_reg_479;
reg   [31:0] ap_phi_reg_pp0_iter4_empty_52_reg_479;
wire   [31:0] ap_phi_reg_pp0_iter0_empty_54_reg_489;
reg   [31:0] ap_phi_reg_pp0_iter1_empty_54_reg_489;
reg   [31:0] ap_phi_reg_pp0_iter2_empty_54_reg_489;
reg   [31:0] ap_phi_reg_pp0_iter3_empty_54_reg_489;
reg   [31:0] ap_phi_reg_pp0_iter4_empty_54_reg_489;
reg   [31:0] ap_phi_reg_pp0_iter5_empty_54_reg_489;
wire   [63:0] zext_ln9_1_fu_877_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln9_2_fu_882_p1;
wire   [63:0] zext_ln9_3_fu_893_p1;
wire   [63:0] zext_ln13_fu_1078_p1;
wire   [63:0] zext_ln16_fu_1130_p1;
wire   [63:0] zext_ln20_fu_1135_p1;
wire   [63:0] zext_ln9_4_fu_1182_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln9_5_fu_1191_p1;
wire   [63:0] zext_ln17_fu_1210_p1;
wire   [63:0] zext_ln17_1_fu_1215_p1;
wire   [63:0] zext_ln21_1_fu_1229_p1;
wire   [63:0] zext_ln9_6_fu_1239_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln9_7_fu_1249_p1;
wire   [63:0] zext_ln18_1_fu_1273_p1;
wire   [63:0] zext_ln18_2_fu_1283_p1;
wire   [63:0] zext_ln9_8_fu_1380_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln9_9_fu_1390_p1;
wire   [63:0] zext_ln28_fu_1546_p1;
wire   [63:0] zext_ln29_fu_1551_p1;
wire   [63:0] zext_ln24_fu_1556_p1;
wire   [63:0] zext_ln24_1_fu_1566_p1;
wire   [63:0] zext_ln9_10_fu_1576_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln9_11_fu_1586_p1;
wire   [63:0] zext_ln30_1_fu_1605_p1;
wire   [63:0] zext_ln25_fu_1620_p1;
wire   [63:0] zext_ln25_1_fu_1629_p1;
wire   [63:0] zext_ln9_12_fu_1653_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln9_13_fu_1663_p1;
wire   [63:0] zext_ln26_1_fu_1683_p1;
wire   [63:0] zext_ln26_2_fu_1687_p1;
wire   [63:0] zext_ln13_2_fu_1706_p1;
reg   [1:0] j_fu_132;
wire   [1:0] grp_fu_550_p2;
wire    ap_loop_init;
reg   [7:0] i_fu_136;
wire   [7:0] i_mid2_fu_1060_p3;
reg   [9:0] indvar_flatten_fu_140;
wire   [9:0] indvar_flatten_next_fu_1149_p3;
reg   [3:0] d_fu_144;
wire   [3:0] select_ln9_1_fu_821_p3;
reg   [11:0] indvar_flatten84_fu_148;
wire   [11:0] add_ln9_9_fu_789_p2;
reg   [31:0] grp_fu_508_p0;
reg   [31:0] grp_fu_508_p1;
reg   [31:0] grp_fu_513_p0;
reg   [31:0] grp_fu_513_p1;
reg   [31:0] grp_fu_520_p0;
reg   [31:0] grp_fu_520_p1;
reg   [31:0] grp_fu_529_p0;
reg   [31:0] grp_fu_529_p1;
reg   [31:0] grp_fu_534_p0;
reg  signed [8:0] grp_fu_546_p0;
reg   [8:0] grp_fu_546_p1;
reg   [1:0] grp_fu_550_p0;
reg   [8:0] grp_fu_565_p1;
wire   [2:0] empty_fu_693_p1;
wire   [4:0] p_shl4_fu_705_p3;
wire   [6:0] p_shl_fu_697_p3;
wire   [6:0] p_shl4_cast_fu_713_p1;
wire   [6:0] empty_40_fu_727_p1;
wire   [8:0] p_shl9_fu_731_p3;
wire   [8:0] i_cast_fu_723_p1;
wire   [9:0] p_shl8_fu_753_p3;
wire   [11:0] p_shl7_fu_745_p3;
wire   [11:0] p_shl8_cast_fu_761_p1;
wire   [8:0] empty_41_fu_739_p2;
wire   [3:0] add_ln9_fu_801_p2;
wire   [2:0] empty_56_fu_833_p1;
wire   [4:0] p_shl4_mid1_fu_845_p3;
wire   [6:0] p_shl_mid1_fu_837_p3;
wire   [6:0] p_shl4_cast_mid1_fu_853_p1;
wire   [6:0] p_mid138_fu_857_p2;
wire   [6:0] empty_39_fu_717_p2;
wire   [6:0] add_ln9_1_fu_871_p2;
wire   [6:0] or_ln9_fu_887_p2;
wire   [11:0] empty_42_fu_765_p2;
wire   [0:0] cmp17_fu_771_p2;
wire   [8:0] empty_43_fu_777_p2;
wire   [0:0] icmp_ln11_fu_934_p2;
wire   [0:0] xor_ln9_fu_928_p2;
wire   [0:0] empty_57_fu_952_p2;
wire   [7:0] indvars_iv_next112_dup_fu_946_p2;
wire   [6:0] empty_58_fu_971_p1;
wire   [8:0] p_shl9_mid1_fu_975_p3;
wire   [8:0] i_cast_mid1_fu_967_p1;
wire   [8:0] p_mid1_fu_983_p2;
wire   [8:0] select_ln9_3_fu_898_p3;
wire   [9:0] p_shl8_mid1_fu_1006_p3;
wire   [11:0] p_shl7_mid1_fu_998_p3;
wire   [11:0] p_shl8_cast_mid1_fu_1014_p1;
wire   [11:0] p_mid17_fu_1018_p2;
wire   [11:0] select_ln9_4_fu_906_p3;
wire   [0:0] cmp17_mid1_fu_1032_p2;
wire   [0:0] or_ln9_3_fu_914_p2;
wire   [8:0] p_mid19_fu_1046_p2;
wire   [8:0] select_ln9_5_fu_920_p3;
wire   [8:0] add_ln13_fu_1072_p2;
wire   [4:0] zext_ln9_fu_829_p1;
wire   [4:0] shl_ln_fu_1083_p3;
wire   [4:0] add_ln13_1_fu_1091_p2;
wire   [11:0] zext_ln13_1_fu_1097_p1;
wire   [11:0] p_mid28_fu_1024_p3;
wire   [1:0] add_ln17_fu_1107_p2;
wire   [8:0] add_ln16_fu_1124_p2;
wire   [8:0] grp_fu_546_p2;
wire   [9:0] indvar_flatten_op_fu_1143_p2;
wire   [6:0] or_ln9_1_fu_1186_p2;
wire   [8:0] add_ln17_1_fu_1206_p2;
wire   [8:0] zext_ln21_fu_1220_p1;
wire   [8:0] add_ln21_1_fu_1224_p2;
wire   [6:0] or_ln9_2_fu_1234_p2;
wire   [6:0] add_ln9_2_fu_1244_p2;
wire   [8:0] zext_ln18_fu_1264_p1;
wire   [8:0] add_ln18_1_fu_1268_p2;
wire   [8:0] add_ln18_2_fu_1278_p2;
wire   [7:0] empty_44_fu_1293_p2;
wire   [0:0] tmp_11_fu_1302_p3;
wire   [7:0] indvars_iv_next112_fu_1316_p2;
wire   [6:0] empty_45_fu_1325_p1;
wire   [8:0] p_shl6_fu_1329_p3;
wire   [8:0] indvars_iv_next112_cast_fu_1321_p1;
wire   [6:0] empty_47_fu_1343_p1;
wire   [8:0] p_shl5_fu_1347_p3;
wire   [8:0] p_cast_fu_1298_p1;
wire   [0:0] tmp_12_fu_1361_p3;
wire   [6:0] add_ln9_3_fu_1375_p2;
wire   [6:0] add_ln9_4_fu_1385_p2;
wire   [0:0] rev_fu_1310_p2;
wire   [8:0] empty_46_fu_1337_p2;
wire   [8:0] empty_48_fu_1355_p2;
wire   [0:0] rev54_fu_1369_p2;
wire   [7:0] p_mid111_fu_1419_p2;
wire   [0:0] tmp_13_fu_1428_p3;
wire   [0:0] rev57_fu_1436_p2;
wire   [0:0] or_ln9_4_fu_1395_p2;
wire   [7:0] indvars_iv_next112_mid1_fu_1449_p2;
wire   [6:0] empty_59_fu_1458_p1;
wire   [8:0] p_shl6_mid1_fu_1462_p3;
wire   [8:0] indvars_iv_next112_cast_mid1_fu_1454_p1;
wire   [8:0] p_mid113_fu_1470_p2;
wire   [8:0] select_ln9_6_fu_1400_p3;
wire   [6:0] empty_60_fu_1485_p1;
wire   [8:0] p_shl5_mid1_fu_1489_p3;
wire   [8:0] p_cast_mid1_fu_1424_p1;
wire   [8:0] p_mid115_fu_1497_p2;
wire   [8:0] select_ln9_7_fu_1407_p3;
wire   [0:0] tmp_14_fu_1510_p3;
wire   [0:0] rev60_fu_1518_p2;
wire   [0:0] or_ln9_5_fu_1414_p2;
wire   [8:0] grp_fu_561_p2;
wire   [8:0] grp_fu_565_p2;
wire   [8:0] add_ln24_1_fu_1561_p2;
wire   [6:0] add_ln9_5_fu_1571_p2;
wire   [6:0] add_ln9_6_fu_1581_p2;
wire   [8:0] zext_ln30_fu_1596_p1;
wire   [8:0] add_ln30_1_fu_1600_p2;
wire   [8:0] add_ln25_1_fu_1625_p2;
wire   [8:0] zext_ln26_fu_1634_p1;
wire   [6:0] add_ln9_7_fu_1648_p2;
wire   [6:0] add_ln9_8_fu_1658_p2;
wire   [31:0] bitcast_ln33_fu_1710_p1;
wire   [7:0] tmp_fu_1714_p4;
wire   [22:0] trunc_ln33_fu_1724_p1;
wire   [0:0] or_ln33_fu_1740_p2;
wire    ap_block_pp0_stage3_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [5:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_convolution1_1_firstKernel #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
firstKernel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstKernel_address0),
    .ce0(firstKernel_ce0),
    .q0(firstKernel_q0),
    .address1(firstKernel_address1),
    .ce1(firstKernel_ce1),
    .q1(firstKernel_q1)
);

master_convolution1_1_firstBias #(
    .DataWidth( 32 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
firstBias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstBias_address0),
    .ce0(firstBias_ce0),
    .q0(firstBias_q0)
);

master_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter1_empty_50_reg_433 <= grp_fu_801_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter1_empty_50_reg_433 <= ap_phi_reg_pp0_iter0_empty_50_reg_433;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_empty_49_reg_443 <= grp_fu_801_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln17_reg_1893_pp0_iter2_reg == 1'd1) & (cmp17_mid2_reg_1859_pp0_iter2_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_empty_49_reg_443 <= grp_fu_805_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter2_empty_49_reg_443 <= ap_phi_reg_pp0_iter1_empty_49_reg_443;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_empty_50_reg_433 <= grp_fu_801_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter2_empty_50_reg_433 <= ap_phi_reg_pp0_iter1_empty_50_reg_433;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln21_reg_1942_pp0_iter1_reg == 1'd1) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_empty_51_reg_453 <= ap_phi_reg_pp0_iter2_empty_50_reg_433;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln21_reg_1942_pp0_iter2_reg == 1'd0) & (cmp17_mid2_reg_1859_pp0_iter2_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_phi_reg_pp0_iter2_empty_51_reg_453 <= grp_fu_805_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter2_empty_51_reg_453 <= ap_phi_reg_pp0_iter1_empty_51_reg_453;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln18_reg_1971_pp0_iter2_reg == 1'd1) & (cmp17_mid2_reg_1859_pp0_iter2_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter3_empty_51_reg_453 <= ap_phi_reg_pp0_iter2_empty_49_reg_443;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln18_reg_1971_pp0_iter2_reg == 1'd0) & (cmp17_mid2_reg_1859_pp0_iter3_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter3_empty_51_reg_453 <= grp_fu_805_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter3_empty_51_reg_453 <= ap_phi_reg_pp0_iter2_empty_51_reg_453;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (cmp230_mid2_reg_2017_pp0_iter2_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter2_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter3_empty_54_reg_489 <= ap_phi_reg_pp0_iter3_empty_51_reg_453;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter3_empty_54_reg_489 <= ap_phi_reg_pp0_iter2_empty_54_reg_489;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln17_reg_1893_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln17_reg_1893_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        ap_phi_reg_pp0_iter4_empty_52_reg_479 <= grp_fu_809_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter4_empty_52_reg_479 <= ap_phi_reg_pp0_iter3_empty_52_reg_479;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln17_reg_1893_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln17_reg_1893_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        ap_phi_reg_pp0_iter4_empty_53_reg_469 <= grp_fu_809_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter4_empty_53_reg_469 <= ap_phi_reg_pp0_iter3_empty_53_reg_469;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln30_reg_2086_pp0_iter3_reg == 1'd1) & (cmp230_mid2_reg_2017_pp0_iter4_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter5_empty_54_reg_489 <= ap_phi_reg_pp0_iter4_empty_53_reg_469;
    end else if (((icmp_ln26_reg_2115_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter5_empty_54_reg_489 <= ap_phi_reg_pp0_iter4_empty_52_reg_479;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln26_reg_2115_pp0_iter4_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln30_reg_2086_pp0_iter4_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter4_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        ap_phi_reg_pp0_iter5_empty_54_reg_489 <= grp_fu_809_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter5_empty_54_reg_489 <= ap_phi_reg_pp0_iter4_empty_54_reg_489;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_fu_144 <= 4'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln9_fu_783_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_fu_144 <= select_ln9_1_fu_821_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_136 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln9_fu_783_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_136 <= i_mid2_fu_1060_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten84_fu_148 <= 12'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln9_fu_783_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten84_fu_148 <= add_ln9_9_fu_789_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_fu_140 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln9_fu_783_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten_fu_140 <= indvar_flatten_next_fu_1149_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_132 <= 2'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln9_fu_783_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        j_fu_132 <= grp_fu_550_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln21_reg_1942 == 1'd0) & (cmp17_mid2_reg_1859 == 1'd1))) begin
        reg_580 <= input_r_q1;
    end else if ((((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln17_reg_1893 == 1'd1)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln30_reg_2086 == 1'd0) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln17_reg_1893 == 1'd1) & (cmp17_mid2_reg_1859 == 1'd1)))) begin
        reg_580 <= input_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp136_mid2_reg_2000_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add10_reg_2226 <= grp_fu_805_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add10_reg_2226_pp0_iter3_reg <= add10_reg_2226;
        add10_reg_2226_pp0_iter4_reg <= add10_reg_2226_pp0_iter3_reg;
        reg_602_pp0_iter2_reg <= reg_602;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln26_reg_2115_pp0_iter1_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add13_reg_2231 <= grp_fu_801_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add13_reg_2231_pp0_iter3_reg <= add13_reg_2231;
        add13_reg_2231_pp0_iter4_reg <= add13_reg_2231_pp0_iter3_reg;
        add_ln13_2_reg_1880_pp0_iter1_reg <= add_ln13_2_reg_1880;
        cmp17_mid2_reg_1859_pp0_iter1_reg <= cmp17_mid2_reg_1859;
        cmp17_mid2_reg_1859_pp0_iter2_reg <= cmp17_mid2_reg_1859_pp0_iter1_reg;
        cmp17_mid2_reg_1859_pp0_iter3_reg <= cmp17_mid2_reg_1859_pp0_iter2_reg;
        i_2_reg_1786 <= i_fu_136;
        icmp_ln17_reg_1893_pp0_iter1_reg <= icmp_ln17_reg_1893;
        icmp_ln17_reg_1893_pp0_iter2_reg <= icmp_ln17_reg_1893_pp0_iter1_reg;
        icmp_ln17_reg_1893_pp0_iter3_reg <= icmp_ln17_reg_1893_pp0_iter2_reg;
        icmp_ln17_reg_1893_pp0_iter4_reg <= icmp_ln17_reg_1893_pp0_iter3_reg;
        icmp_ln9_reg_1792 <= icmp_ln9_fu_783_p2;
        icmp_ln9_reg_1792_pp0_iter1_reg <= icmp_ln9_reg_1792;
        icmp_ln9_reg_1792_pp0_iter2_reg <= icmp_ln9_reg_1792_pp0_iter1_reg;
        icmp_ln9_reg_1792_pp0_iter3_reg <= icmp_ln9_reg_1792_pp0_iter2_reg;
        icmp_ln9_reg_1792_pp0_iter4_reg <= icmp_ln9_reg_1792_pp0_iter3_reg;
        icmp_ln9_reg_1792_pp0_iter5_reg <= icmp_ln9_reg_1792_pp0_iter4_reg;
        reg_608_pp0_iter2_reg <= reg_608;
        reg_608_pp0_iter3_reg <= reg_608_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (cmp136_mid2_reg_2000_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add3_reg_2221 <= grp_fu_801_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add3_reg_2221_pp0_iter2_reg <= add3_reg_2221;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln26_reg_2115_pp0_iter1_reg <= icmp_ln26_reg_2115;
        icmp_ln26_reg_2115_pp0_iter2_reg <= icmp_ln26_reg_2115_pp0_iter1_reg;
        icmp_ln26_reg_2115_pp0_iter3_reg <= icmp_ln26_reg_2115_pp0_iter2_reg;
        icmp_ln26_reg_2115_pp0_iter4_reg <= icmp_ln26_reg_2115_pp0_iter3_reg;
        icmp_ln30_reg_2086_pp0_iter1_reg <= icmp_ln30_reg_2086;
        icmp_ln30_reg_2086_pp0_iter2_reg <= icmp_ln30_reg_2086_pp0_iter1_reg;
        icmp_ln30_reg_2086_pp0_iter3_reg <= icmp_ln30_reg_2086_pp0_iter2_reg;
        icmp_ln30_reg_2086_pp0_iter4_reg <= icmp_ln30_reg_2086_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add6_reg_2206 <= grp_fu_801_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln18_reg_1971_pp0_iter1_reg == 1'd0) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add9_reg_2216 <= grp_fu_801_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add9_reg_2216_pp0_iter2_reg <= add9_reg_2216;
        and_ln33_reg_2251 <= and_ln33_fu_1744_p2;
        cmp136_mid2_reg_2000_pp0_iter1_reg <= cmp136_mid2_reg_2000;
        cmp136_mid2_reg_2000_pp0_iter2_reg <= cmp136_mid2_reg_2000_pp0_iter1_reg;
        cmp136_mid2_reg_2000_pp0_iter3_reg <= cmp136_mid2_reg_2000_pp0_iter2_reg;
        cmp136_mid2_reg_2000_pp0_iter4_reg <= cmp136_mid2_reg_2000_pp0_iter3_reg;
        cmp230_mid2_reg_2017_pp0_iter1_reg <= cmp230_mid2_reg_2017;
        cmp230_mid2_reg_2017_pp0_iter2_reg <= cmp230_mid2_reg_2017_pp0_iter1_reg;
        cmp230_mid2_reg_2017_pp0_iter3_reg <= cmp230_mid2_reg_2017_pp0_iter2_reg;
        cmp230_mid2_reg_2017_pp0_iter4_reg <= cmp230_mid2_reg_2017_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln9_fu_783_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln13_2_reg_1880 <= add_ln13_2_fu_1101_p2;
        and_ln9_reg_1839 <= and_ln9_fu_940_p2;
        cmp17_mid2_reg_1859 <= cmp17_mid2_fu_1038_p3;
        exitcond_flatten39_reg_1796 <= exitcond_flatten39_fu_807_p2;
        icmp_ln17_reg_1893 <= icmp_ln17_fu_1118_p2;
        j_cast_reg_1869[1 : 0] <= j_cast_fu_1068_p1[1 : 0];
        j_mid2_reg_1847 <= j_mid2_fu_958_p3;
        p_mid210_reg_1863 <= p_mid210_fu_1052_p3;
        p_mid2_reg_1852 <= p_mid2_fu_989_p3;
        select_ln9_2_reg_1810[6 : 2] <= select_ln9_2_fu_863_p3[6 : 2];
        select_ln9_reg_1804 <= select_ln9_fu_813_p3;
        sext_ln17_reg_1885 <= sext_ln17_fu_1113_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (grp_fu_555_p2 == 1'd0) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln26_1_reg_2119 <= add_ln26_1_fu_1638_p2;
        add_ln26_2_reg_2124 <= add_ln26_2_fu_1643_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_reg_2189 <= grp_fu_801_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter1_empty_49_reg_443 <= ap_phi_reg_pp0_iter0_empty_49_reg_443;
        ap_phi_reg_pp0_iter1_empty_51_reg_453 <= ap_phi_reg_pp0_iter0_empty_51_reg_453;
        ap_phi_reg_pp0_iter1_empty_52_reg_479 <= ap_phi_reg_pp0_iter0_empty_52_reg_479;
        ap_phi_reg_pp0_iter1_empty_53_reg_469 <= ap_phi_reg_pp0_iter0_empty_53_reg_469;
        ap_phi_reg_pp0_iter1_empty_54_reg_489 <= ap_phi_reg_pp0_iter0_empty_54_reg_489;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter2_empty_52_reg_479 <= ap_phi_reg_pp0_iter1_empty_52_reg_479;
        ap_phi_reg_pp0_iter2_empty_53_reg_469 <= ap_phi_reg_pp0_iter1_empty_53_reg_469;
        ap_phi_reg_pp0_iter2_empty_54_reg_489 <= ap_phi_reg_pp0_iter1_empty_54_reg_489;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter3_empty_52_reg_479 <= ap_phi_reg_pp0_iter2_empty_52_reg_479;
        ap_phi_reg_pp0_iter3_empty_53_reg_469 <= ap_phi_reg_pp0_iter2_empty_53_reg_469;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_phi_reg_pp0_iter4_empty_54_reg_489 <= ap_phi_reg_pp0_iter3_empty_54_reg_489;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        cmp136_mid2_reg_2000 <= cmp136_mid2_fu_1442_p3;
        cmp230_mid2_reg_2017 <= cmp230_mid2_fu_1524_p3;
        p_mid214_reg_2004 <= p_mid214_fu_1476_p3;
        p_mid216_reg_2011 <= p_mid216_fu_1503_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        firstBias_load_reg_1907 <= firstBias_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (cmp17_mid2_reg_1859 == 1'd0))) begin
        icmp_ln18_reg_1971 <= grp_fu_555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln18_reg_1971_pp0_iter1_reg <= icmp_ln18_reg_1971;
        icmp_ln18_reg_1971_pp0_iter2_reg <= icmp_ln18_reg_1971_pp0_iter1_reg;
        icmp_ln33_1_reg_2246 <= icmp_ln33_1_fu_1734_p2;
        icmp_ln33_reg_2241 <= icmp_ln33_fu_1728_p2;
        reg_620_pp0_iter2_reg <= reg_620;
        reg_620_pp0_iter3_reg <= reg_620_pp0_iter2_reg;
        reg_620_pp0_iter4_reg <= reg_620_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (cmp17_mid2_reg_1859 == 1'd1))) begin
        icmp_ln21_reg_1942 <= grp_fu_555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln21_reg_1942_pp0_iter1_reg <= icmp_ln21_reg_1942;
        icmp_ln21_reg_1942_pp0_iter2_reg <= icmp_ln21_reg_1942_pp0_iter1_reg;
        out_addr_reg_2195_pp0_iter2_reg <= out_addr_reg_2195;
        out_addr_reg_2195_pp0_iter3_reg <= out_addr_reg_2195_pp0_iter2_reg;
        out_addr_reg_2195_pp0_iter4_reg <= out_addr_reg_2195_pp0_iter3_reg;
        out_addr_reg_2195_pp0_iter5_reg <= out_addr_reg_2195_pp0_iter4_reg;
        reg_614_pp0_iter2_reg <= reg_614;
        reg_614_pp0_iter3_reg <= reg_614_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln26_reg_2115 <= grp_fu_555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln30_reg_2086 <= grp_fu_555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul11_reg_2201 <= grp_fu_817_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln26_reg_2115 == 1'd0) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul14_reg_2211 <= grp_fu_817_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln18_reg_1971 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (cmp17_mid2_reg_1859 == 1'd0))) begin
        mul1_reg_2139 <= grp_fu_817_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul4_reg_2174 <= grp_fu_817_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (cmp17_mid2_reg_1859 == 1'd0))) begin
        mul5_reg_2026 <= grp_fu_817_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln17_reg_1893 == 1'd1) & (cmp17_mid2_reg_1859 == 1'd0))) begin
        mul7_reg_2076 <= grp_fu_817_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_reg_2021 <= grp_fu_813_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_addr_reg_2195 <= zext_ln13_2_fu_1706_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln17_reg_1893 == 1'd1) & (cmp17_mid2_reg_1859 == 1'd0)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln17_reg_1893 == 1'd1) & (cmp17_mid2_reg_1859 == 1'd1)))) begin
        reg_596 <= grp_fu_813_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln18_reg_1971 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (cmp17_mid2_reg_1859 == 1'd0)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln21_reg_1942 == 1'd0) & (cmp17_mid2_reg_1859 == 1'd1)))) begin
        reg_602 <= grp_fu_813_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_608 <= grp_fu_813_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_614 <= grp_fu_813_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln26_reg_2115 == 1'd0) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln30_reg_2086 == 1'd0) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_620 <= grp_fu_813_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_626 <= grp_fu_801_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_639 <= grp_fu_809_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln26_reg_2115_pp0_iter4_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln30_reg_2086_pp0_iter4_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter4_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_652 <= grp_fu_809_p_dout0;
    end
end

always @ (*) begin
    if (((icmp_ln9_reg_1792 == 1'd1) & (1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        firstBias_ce0 = 1'b1;
    end else begin
        firstBias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstKernel_address0 = zext_ln9_13_fu_1663_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        firstKernel_address0 = zext_ln9_11_fu_1586_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        firstKernel_address0 = zext_ln9_9_fu_1390_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        firstKernel_address0 = zext_ln9_7_fu_1249_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        firstKernel_address0 = zext_ln9_5_fu_1191_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        firstKernel_address0 = zext_ln9_3_fu_893_p1;
    end else begin
        firstKernel_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstKernel_address1 = zext_ln9_12_fu_1653_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        firstKernel_address1 = zext_ln9_10_fu_1576_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        firstKernel_address1 = zext_ln9_8_fu_1380_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        firstKernel_address1 = zext_ln9_6_fu_1239_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        firstKernel_address1 = zext_ln9_4_fu_1182_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        firstKernel_address1 = zext_ln9_1_fu_877_p1;
    end else begin
        firstKernel_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        firstKernel_ce0 = 1'b1;
    end else begin
        firstKernel_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        firstKernel_ce1 = 1'b1;
    end else begin
        firstKernel_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_508_p0 = reg_620;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_508_p0 = add_reg_2189;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_508_p0 = reg_608;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_508_p0 = reg_602;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_508_p0 = reg_596;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_508_p0 = mul_reg_2021;
    end else begin
        grp_fu_508_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_508_p1 = mul14_reg_2211;
    end else if (((1'b0 == ap_block_pp0_stage3) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_508_p1 = reg_596;
    end else if (((1'b0 == ap_block_pp0_stage3) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_508_p1 = mul5_reg_2026;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_508_p1 = mul4_reg_2174;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_508_p1 = mul1_reg_2139;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_508_p1 = mul7_reg_2076;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_508_p1 = firstBias_load_reg_1907;
    end else begin
        grp_fu_508_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_513_p0 = ap_phi_reg_pp0_iter2_empty_49_reg_443;
    end else if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln21_reg_1942_pp0_iter1_reg == 1'd0) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_513_p0 = ap_phi_reg_pp0_iter2_empty_50_reg_433;
    end else if (((1'b0 == ap_block_pp0_stage1) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_513_p0 = reg_626;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_513_p0 = reg_614;
    end else begin
        grp_fu_513_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_513_p1 = add9_reg_2216_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln21_reg_1942_pp0_iter1_reg == 1'd0) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_513_p1 = reg_602_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_513_p1 = add6_reg_2206;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_513_p1 = mul11_reg_2201;
    end else begin
        grp_fu_513_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_2115_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_520_p0 = ap_phi_reg_pp0_iter4_empty_52_reg_479;
    end else if (((1'b0 == ap_block_pp0_stage5) & (icmp_ln30_reg_2086_pp0_iter3_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter4_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_520_p0 = ap_phi_reg_pp0_iter4_empty_53_reg_469;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (icmp_ln17_reg_1893_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (icmp_ln17_reg_1893_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_520_p0 = reg_639;
    end else if ((((1'b0 == ap_block_pp0_stage3) & (cmp136_mid2_reg_2000_pp0_iter2_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3) & (cmp230_mid2_reg_2017_pp0_iter2_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter2_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_520_p0 = ap_phi_reg_pp0_iter3_empty_51_reg_453;
    end else begin
        grp_fu_520_p0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln26_reg_2115_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_520_p1 = add13_reg_2231_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (icmp_ln30_reg_2086_pp0_iter3_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter4_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_520_p1 = reg_620_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln17_reg_1893_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_520_p1 = add10_reg_2226_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln17_reg_1893_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_520_p1 = reg_614_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (cmp136_mid2_reg_2000_pp0_iter2_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_520_p1 = add3_reg_2221_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (cmp230_mid2_reg_2017_pp0_iter2_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter2_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_520_p1 = reg_608_pp0_iter3_reg;
    end else begin
        grp_fu_520_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln26_reg_2115 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_529_p0 = bitcast_ln26_fu_1696_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln30_reg_2086 == 1'd0) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_529_p0 = bitcast_ln30_fu_1691_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln17_reg_1893 == 1'd1))) begin
        grp_fu_529_p0 = bitcast_ln25_fu_1673_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln17_reg_1893 == 1'd1))) begin
        grp_fu_529_p0 = bitcast_ln29_fu_1668_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_529_p0 = bitcast_ln24_fu_1610_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_529_p0 = bitcast_ln28_fu_1591_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln21_reg_1942 == 1'd0) & (cmp17_mid2_reg_1859 == 1'd1))) begin
        grp_fu_529_p0 = bitcast_ln21_fu_1541_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln18_reg_1971 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (cmp17_mid2_reg_1859 == 1'd0))) begin
        grp_fu_529_p0 = bitcast_ln18_fu_1531_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln17_reg_1893 == 1'd1) & (cmp17_mid2_reg_1859 == 1'd1))) begin
        grp_fu_529_p0 = bitcast_ln20_fu_1288_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln17_reg_1893 == 1'd1) & (cmp17_mid2_reg_1859 == 1'd0))) begin
        grp_fu_529_p0 = bitcast_ln17_fu_1254_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_529_p0 = bitcast_ln13_fu_1196_p1;
    end else begin
        grp_fu_529_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln21_reg_1942 == 1'd0) & (cmp17_mid2_reg_1859 == 1'd1)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln17_reg_1893 == 1'd1) & (cmp17_mid2_reg_1859 == 1'd1)))) begin
        grp_fu_529_p1 = firstKernel_q0;
    end else if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln17_reg_1893 == 1'd1)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln17_reg_1893 == 1'd1)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln18_reg_1971 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (cmp17_mid2_reg_1859 == 1'd0)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln17_reg_1893 == 1'd1) & (cmp17_mid2_reg_1859 == 1'd0)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln26_reg_2115 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln30_reg_2086 == 1'd0) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_529_p1 = firstKernel_q1;
    end else begin
        grp_fu_529_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_534_p0 = bitcast_ln26_1_fu_1701_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_534_p0 = bitcast_ln25_1_fu_1678_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_534_p0 = bitcast_ln24_1_fu_1615_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_534_p0 = bitcast_ln18_1_fu_1536_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_534_p0 = bitcast_ln17_1_fu_1259_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_534_p0 = bitcast_ln16_fu_1201_p1;
    end else begin
        grp_fu_534_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_546_p0 = sext_ln17_reg_1885;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_546_p0 = sext_ln17_fu_1113_p1;
        end else begin
            grp_fu_546_p0 = 'bx;
        end
    end else begin
        grp_fu_546_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_546_p1 = p_mid2_reg_1852;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_546_p1 = p_mid2_fu_989_p3;
        end else begin
            grp_fu_546_p1 = 'bx;
        end
    end else begin
        grp_fu_546_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_550_p0 = j_mid2_reg_1847;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_550_p0 = j_mid2_fu_958_p3;
    end else begin
        grp_fu_550_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            grp_fu_565_p1 = p_mid214_reg_2004;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_565_p1 = p_mid214_fu_1476_p3;
        end else begin
            grp_fu_565_p1 = 'bx;
        end
    end else begin
        grp_fu_565_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address0 = zext_ln26_2_fu_1687_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln17_reg_1893 == 1'd1))) begin
        input_r_address0 = zext_ln25_1_fu_1629_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (grp_fu_555_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        input_r_address0 = zext_ln30_1_fu_1605_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (cmp136_mid2_fu_1442_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        input_r_address0 = zext_ln24_1_fu_1566_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (cmp230_mid2_fu_1524_p3 == 1'd1) & (cmp136_mid2_fu_1442_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln17_reg_1893 == 1'd1))) begin
        input_r_address0 = zext_ln29_fu_1551_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        input_r_address0 = zext_ln18_2_fu_1283_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        input_r_address0 = zext_ln17_fu_1210_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln17_fu_1118_p2 == 1'd1) & (cmp17_mid2_fu_1038_p3 == 1'd1) & (icmp_ln9_fu_783_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address0 = zext_ln20_fu_1135_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (cmp17_mid2_fu_1038_p3 == 1'd0) & (icmp_ln9_fu_783_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address0 = zext_ln16_fu_1130_p1;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_r_address1 = zext_ln26_1_fu_1683_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        input_r_address1 = zext_ln25_fu_1620_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (cmp136_mid2_fu_1442_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        input_r_address1 = zext_ln24_fu_1556_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (cmp230_mid2_fu_1524_p3 == 1'd1) & (cmp136_mid2_fu_1442_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        input_r_address1 = zext_ln28_fu_1546_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        input_r_address1 = zext_ln18_1_fu_1273_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (grp_fu_555_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (cmp17_mid2_reg_1859 == 1'd1))) begin
        input_r_address1 = zext_ln21_1_fu_1229_p1;
    end else if (((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln17_reg_1893 == 1'd1) & (cmp17_mid2_reg_1859 == 1'd0))) begin
        input_r_address1 = zext_ln17_1_fu_1215_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_r_address1 = zext_ln13_fu_1078_p1;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln17_fu_1118_p2 == 1'd1) & (cmp17_mid2_fu_1038_p3 == 1'd1) & (icmp_ln9_fu_783_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (cmp17_mid2_fu_1038_p3 == 1'd0) & (icmp_ln9_fu_783_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp136_mid2_reg_2000 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln17_reg_1893 == 1'd1)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (grp_fu_555_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (cmp230_mid2_reg_2017 == 1'd1) & (cmp136_mid2_reg_2000 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (cmp136_mid2_fu_1442_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (cmp230_mid2_fu_1524_p3 == 1'd1) & (cmp136_mid2_fu_1442_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln17_reg_1893 == 1'd1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (cmp136_mid2_fu_1442_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (cmp230_mid2_fu_1524_p3 == 1'd1) & (cmp136_mid2_fu_1442_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln17_reg_1893 == 1'd1) & (cmp17_mid2_reg_1859 == 1'd0)) | ((icmp_ln9_reg_1792 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (grp_fu_555_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (cmp17_mid2_reg_1859 == 1'd1)))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln26_reg_2115_pp0_iter4_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln30_reg_2086_pp0_iter4_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter4_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_address0 = out_addr_reg_2195_pp0_iter5_reg;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_address0 = out_addr_reg_2195_pp0_iter3_reg;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (icmp_ln21_reg_1942_pp0_iter2_reg == 1'd0) & (cmp17_mid2_reg_1859_pp0_iter2_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln17_reg_1893_pp0_iter2_reg == 1'd1) & (cmp17_mid2_reg_1859_pp0_iter2_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_r_address0 = out_addr_reg_2195_pp0_iter2_reg;
    end else begin
        out_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        out_r_address1 = out_addr_reg_2195_pp0_iter5_reg;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (icmp_ln17_reg_1893_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln17_reg_1893_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        out_r_address1 = out_addr_reg_2195_pp0_iter4_reg;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_address1 = out_addr_reg_2195;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        out_r_address1 = zext_ln13_2_fu_1706_p1;
    end else begin
        out_r_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln26_reg_2115_pp0_iter4_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln30_reg_2086_pp0_iter4_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter4_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln21_reg_1942_pp0_iter2_reg == 1'd0) & (cmp17_mid2_reg_1859_pp0_iter2_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln17_reg_1893_pp0_iter2_reg == 1'd1) & (cmp17_mid2_reg_1859_pp0_iter2_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_r_ce0 = 1'b1;
    end else begin
        out_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln17_reg_1893_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln17_reg_1893_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_r_ce1 = 1'b1;
    end else begin
        out_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln26_reg_2115_pp0_iter4_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln30_reg_2086_pp0_iter4_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter4_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        out_r_d0 = reg_652;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_d0 = grp_fu_809_p_dout0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (icmp_ln21_reg_1942_pp0_iter2_reg == 1'd0) & (cmp17_mid2_reg_1859_pp0_iter2_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln17_reg_1893_pp0_iter2_reg == 1'd1) & (cmp17_mid2_reg_1859_pp0_iter2_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_r_d0 = grp_fu_805_p_dout0;
    end else begin
        out_r_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        out_r_d1 = 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (icmp_ln17_reg_1893_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4) & (icmp_ln17_reg_1893_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        out_r_d1 = grp_fu_809_p_dout0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_r_d1 = grp_fu_801_p_dout0;
    end else begin
        out_r_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln26_reg_2115_pp0_iter4_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln30_reg_2086_pp0_iter4_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter4_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter4_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln21_reg_1942_pp0_iter2_reg == 1'd0) & (cmp17_mid2_reg_1859_pp0_iter2_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln17_reg_1893_pp0_iter2_reg == 1'd1) & (cmp17_mid2_reg_1859_pp0_iter2_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln18_reg_1971_pp0_iter2_reg == 1'd0) & (cmp17_mid2_reg_1859_pp0_iter3_reg == 1'd0) & (icmp_ln9_reg_1792_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_r_we0 = 1'b1;
    end else begin
        out_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln33_reg_2251) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln17_reg_1893_pp0_iter1_reg == 1'd1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (cmp17_mid2_reg_1859_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln17_reg_1893_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln17_reg_1893_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln9_reg_1792_pp0_iter4_reg == 1'd0) & (cmp230_mid2_reg_2017_pp0_iter3_reg == 1'd1) & (cmp136_mid2_reg_2000_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln9_reg_1792_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        out_r_we1 = 1'b1;
    end else begin
        out_r_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln13_1_fu_1091_p2 = (zext_ln9_fu_829_p1 + shl_ln_fu_1083_p3);

assign add_ln13_2_fu_1101_p2 = (zext_ln13_1_fu_1097_p1 + p_mid28_fu_1024_p3);

assign add_ln13_fu_1072_p2 = (j_cast_fu_1068_p1 + p_mid2_fu_989_p3);

assign add_ln16_fu_1124_p2 = (j_cast_fu_1068_p1 + p_mid210_fu_1052_p3);

assign add_ln17_1_fu_1206_p2 = ($signed(sext_ln17_reg_1885) + $signed(p_mid210_reg_1863));

assign add_ln17_fu_1107_p2 = ($signed(j_mid2_fu_958_p3) + $signed(2'd3));

assign add_ln18_1_fu_1268_p2 = (zext_ln18_fu_1264_p1 + p_mid210_reg_1863);

assign add_ln18_2_fu_1278_p2 = (zext_ln18_fu_1264_p1 + p_mid2_reg_1852);

assign add_ln21_1_fu_1224_p2 = (zext_ln21_fu_1220_p1 + p_mid2_reg_1852);

assign add_ln24_1_fu_1561_p2 = (j_cast_reg_1869 + p_mid216_fu_1503_p3);

assign add_ln25_1_fu_1625_p2 = ($signed(sext_ln17_reg_1885) + $signed(p_mid216_reg_2011));

assign add_ln26_1_fu_1638_p2 = (zext_ln26_fu_1634_p1 + p_mid214_reg_2004);

assign add_ln26_2_fu_1643_p2 = (zext_ln26_fu_1634_p1 + p_mid216_reg_2011);

assign add_ln30_1_fu_1600_p2 = (zext_ln30_fu_1596_p1 + p_mid214_reg_2004);

assign add_ln9_1_fu_871_p2 = (select_ln9_2_fu_863_p3 + 7'd4);

assign add_ln9_2_fu_1244_p2 = (select_ln9_2_reg_1810 + 7'd5);

assign add_ln9_3_fu_1375_p2 = (select_ln9_2_reg_1810 + 7'd7);

assign add_ln9_4_fu_1385_p2 = (select_ln9_2_reg_1810 + 7'd10);

assign add_ln9_5_fu_1571_p2 = (select_ln9_2_reg_1810 + 7'd6);

assign add_ln9_6_fu_1581_p2 = (select_ln9_2_reg_1810 + 7'd9);

assign add_ln9_7_fu_1648_p2 = (select_ln9_2_reg_1810 + 7'd8);

assign add_ln9_8_fu_1658_p2 = (select_ln9_2_reg_1810 + 7'd11);

assign add_ln9_9_fu_789_p2 = (indvar_flatten84_fu_148 + 12'd1);

assign add_ln9_fu_801_p2 = (d_fu_144 + 4'd1);

assign and_ln33_fu_1744_p2 = (or_ln33_fu_1740_p2 & grp_fu_414_p_dout0);

assign and_ln9_fu_940_p2 = (xor_ln9_fu_928_p2 & icmp_ln11_fu_934_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign ap_phi_reg_pp0_iter0_empty_49_reg_443 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_50_reg_433 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_51_reg_453 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_52_reg_479 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_53_reg_469 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_54_reg_489 = 'bx;

assign bitcast_ln13_fu_1196_p1 = input_r_q1;

assign bitcast_ln16_fu_1201_p1 = input_r_q0;

assign bitcast_ln17_1_fu_1259_p1 = input_r_q1;

assign bitcast_ln17_fu_1254_p1 = input_r_q0;

assign bitcast_ln18_1_fu_1536_p1 = input_r_q0;

assign bitcast_ln18_fu_1531_p1 = input_r_q1;

assign bitcast_ln20_fu_1288_p1 = reg_580;

assign bitcast_ln21_fu_1541_p1 = reg_580;

assign bitcast_ln24_1_fu_1615_p1 = input_r_q0;

assign bitcast_ln24_fu_1610_p1 = input_r_q1;

assign bitcast_ln25_1_fu_1678_p1 = input_r_q0;

assign bitcast_ln25_fu_1673_p1 = input_r_q1;

assign bitcast_ln26_1_fu_1701_p1 = input_r_q0;

assign bitcast_ln26_fu_1696_p1 = input_r_q1;

assign bitcast_ln28_fu_1591_p1 = input_r_q1;

assign bitcast_ln29_fu_1668_p1 = reg_580;

assign bitcast_ln30_fu_1691_p1 = reg_580;

assign bitcast_ln33_fu_1710_p1 = ap_phi_reg_pp0_iter5_empty_54_reg_489;

assign cmp136_mid2_fu_1442_p3 = ((and_ln9_reg_1839[0:0] == 1'b1) ? rev57_fu_1436_p2 : or_ln9_4_fu_1395_p2);

assign cmp17_fu_771_p2 = ((i_fu_136 == 8'd0) ? 1'b1 : 1'b0);

assign cmp17_mid1_fu_1032_p2 = ((indvars_iv_next112_dup_fu_946_p2 == 8'd0) ? 1'b1 : 1'b0);

assign cmp17_mid2_fu_1038_p3 = ((and_ln9_fu_940_p2[0:0] == 1'b1) ? cmp17_mid1_fu_1032_p2 : or_ln9_3_fu_914_p2);

assign cmp230_mid2_fu_1524_p3 = ((and_ln9_reg_1839[0:0] == 1'b1) ? rev60_fu_1518_p2 : or_ln9_5_fu_1414_p2);

assign empty_39_fu_717_p2 = (p_shl_fu_697_p3 - p_shl4_cast_fu_713_p1);

assign empty_40_fu_727_p1 = i_fu_136[6:0];

assign empty_41_fu_739_p2 = (p_shl9_fu_731_p3 - i_cast_fu_723_p1);

assign empty_42_fu_765_p2 = (p_shl7_fu_745_p3 - p_shl8_cast_fu_761_p1);

assign empty_43_fu_777_p2 = ($signed(empty_41_fu_739_p2) + $signed(9'd509));

assign empty_44_fu_1293_p2 = (i_2_reg_1786 + 8'd2);

assign empty_45_fu_1325_p1 = indvars_iv_next112_fu_1316_p2[6:0];

assign empty_46_fu_1337_p2 = (p_shl6_fu_1329_p3 - indvars_iv_next112_cast_fu_1321_p1);

assign empty_47_fu_1343_p1 = empty_44_fu_1293_p2[6:0];

assign empty_48_fu_1355_p2 = (p_shl5_fu_1347_p3 - p_cast_fu_1298_p1);

assign empty_56_fu_833_p1 = add_ln9_fu_801_p2[2:0];

assign empty_57_fu_952_p2 = (exitcond_flatten39_fu_807_p2 | and_ln9_fu_940_p2);

assign empty_58_fu_971_p1 = indvars_iv_next112_dup_fu_946_p2[6:0];

assign empty_59_fu_1458_p1 = indvars_iv_next112_mid1_fu_1449_p2[6:0];

assign empty_60_fu_1485_p1 = p_mid111_fu_1419_p2[6:0];

assign empty_fu_693_p1 = d_fu_144[2:0];

assign exitcond_flatten39_fu_807_p2 = ((indvar_flatten_fu_140 == 10'd384) ? 1'b1 : 1'b0);

assign firstBias_address0 = zext_ln9_2_fu_882_p1;

assign grp_fu_414_p_ce = 1'b1;

assign grp_fu_414_p_din0 = ap_phi_reg_pp0_iter5_empty_54_reg_489;

assign grp_fu_414_p_din1 = 32'd0;

assign grp_fu_414_p_opcode = 5'd4;

assign grp_fu_546_p2 = ($signed(grp_fu_546_p0) + $signed(grp_fu_546_p1));

assign grp_fu_550_p2 = (grp_fu_550_p0 + 2'd1);

assign grp_fu_555_p2 = ((grp_fu_550_p2 == 2'd3) ? 1'b1 : 1'b0);

assign grp_fu_561_p2 = (j_cast_reg_1869 + p_mid214_fu_1476_p3);

assign grp_fu_565_p2 = ($signed(sext_ln17_reg_1885) + $signed(grp_fu_565_p1));

assign grp_fu_801_p_ce = 1'b1;

assign grp_fu_801_p_din0 = grp_fu_508_p0;

assign grp_fu_801_p_din1 = grp_fu_508_p1;

assign grp_fu_801_p_opcode = 2'd0;

assign grp_fu_805_p_ce = 1'b1;

assign grp_fu_805_p_din0 = grp_fu_513_p0;

assign grp_fu_805_p_din1 = grp_fu_513_p1;

assign grp_fu_805_p_opcode = 2'd0;

assign grp_fu_809_p_ce = 1'b1;

assign grp_fu_809_p_din0 = grp_fu_520_p0;

assign grp_fu_809_p_din1 = grp_fu_520_p1;

assign grp_fu_809_p_opcode = 2'd0;

assign grp_fu_813_p_ce = 1'b1;

assign grp_fu_813_p_din0 = grp_fu_529_p0;

assign grp_fu_813_p_din1 = grp_fu_529_p1;

assign grp_fu_817_p_ce = 1'b1;

assign grp_fu_817_p_din0 = grp_fu_534_p0;

assign grp_fu_817_p_din1 = firstKernel_q0;

assign i_cast_fu_723_p1 = i_fu_136;

assign i_cast_mid1_fu_967_p1 = indvars_iv_next112_dup_fu_946_p2;

assign i_mid2_fu_1060_p3 = ((and_ln9_fu_940_p2[0:0] == 1'b1) ? indvars_iv_next112_dup_fu_946_p2 : select_ln9_fu_813_p3);

assign icmp_ln11_fu_934_p2 = ((j_fu_132 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_1118_p2 = ((j_mid2_fu_958_p3 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln33_1_fu_1734_p2 = ((trunc_ln33_fu_1724_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1728_p2 = ((tmp_fu_1714_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_783_p2 = ((indvar_flatten84_fu_148 == 12'd3072) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_1149_p3 = ((exitcond_flatten39_fu_807_p2[0:0] == 1'b1) ? 10'd1 : indvar_flatten_op_fu_1143_p2);

assign indvar_flatten_op_fu_1143_p2 = (indvar_flatten_fu_140 + 10'd1);

assign indvars_iv_next112_cast_fu_1321_p1 = indvars_iv_next112_fu_1316_p2;

assign indvars_iv_next112_cast_mid1_fu_1454_p1 = indvars_iv_next112_mid1_fu_1449_p2;

assign indvars_iv_next112_dup_fu_946_p2 = (select_ln9_fu_813_p3 + 8'd1);

assign indvars_iv_next112_fu_1316_p2 = (i_2_reg_1786 + 8'd1);

assign indvars_iv_next112_mid1_fu_1449_p2 = (select_ln9_reg_1804 + 8'd2);

assign j_cast_fu_1068_p1 = j_mid2_fu_958_p3;

assign j_mid2_fu_958_p3 = ((empty_57_fu_952_p2[0:0] == 1'b1) ? 2'd0 : j_fu_132);

assign or_ln33_fu_1740_p2 = (icmp_ln33_reg_2241 | icmp_ln33_1_reg_2246);

assign or_ln9_1_fu_1186_p2 = (select_ln9_2_reg_1810 | 7'd3);

assign or_ln9_2_fu_1234_p2 = (select_ln9_2_reg_1810 | 7'd2);

assign or_ln9_3_fu_914_p2 = (exitcond_flatten39_fu_807_p2 | cmp17_fu_771_p2);

assign or_ln9_4_fu_1395_p2 = (rev_fu_1310_p2 | exitcond_flatten39_reg_1796);

assign or_ln9_5_fu_1414_p2 = (rev54_fu_1369_p2 | exitcond_flatten39_reg_1796);

assign or_ln9_fu_887_p2 = (select_ln9_2_fu_863_p3 | 7'd1);

assign p_cast_fu_1298_p1 = empty_44_fu_1293_p2;

assign p_cast_mid1_fu_1424_p1 = p_mid111_fu_1419_p2;

assign p_mid111_fu_1419_p2 = (select_ln9_reg_1804 + 8'd3);

assign p_mid113_fu_1470_p2 = (p_shl6_mid1_fu_1462_p3 - indvars_iv_next112_cast_mid1_fu_1454_p1);

assign p_mid115_fu_1497_p2 = (p_shl5_mid1_fu_1489_p3 - p_cast_mid1_fu_1424_p1);

assign p_mid138_fu_857_p2 = (p_shl_mid1_fu_837_p3 - p_shl4_cast_mid1_fu_853_p1);

assign p_mid17_fu_1018_p2 = (p_shl7_mid1_fu_998_p3 - p_shl8_cast_mid1_fu_1014_p1);

assign p_mid19_fu_1046_p2 = ($signed(p_mid1_fu_983_p2) + $signed(9'd509));

assign p_mid1_fu_983_p2 = (p_shl9_mid1_fu_975_p3 - i_cast_mid1_fu_967_p1);

assign p_mid210_fu_1052_p3 = ((and_ln9_fu_940_p2[0:0] == 1'b1) ? p_mid19_fu_1046_p2 : select_ln9_5_fu_920_p3);

assign p_mid214_fu_1476_p3 = ((and_ln9_reg_1839[0:0] == 1'b1) ? p_mid113_fu_1470_p2 : select_ln9_6_fu_1400_p3);

assign p_mid216_fu_1503_p3 = ((and_ln9_reg_1839[0:0] == 1'b1) ? p_mid115_fu_1497_p2 : select_ln9_7_fu_1407_p3);

assign p_mid28_fu_1024_p3 = ((and_ln9_fu_940_p2[0:0] == 1'b1) ? p_mid17_fu_1018_p2 : select_ln9_4_fu_906_p3);

assign p_mid2_fu_989_p3 = ((and_ln9_fu_940_p2[0:0] == 1'b1) ? p_mid1_fu_983_p2 : select_ln9_3_fu_898_p3);

assign p_shl4_cast_fu_713_p1 = p_shl4_fu_705_p3;

assign p_shl4_cast_mid1_fu_853_p1 = p_shl4_mid1_fu_845_p3;

assign p_shl4_fu_705_p3 = {{empty_fu_693_p1}, {2'd0}};

assign p_shl4_mid1_fu_845_p3 = {{empty_56_fu_833_p1}, {2'd0}};

assign p_shl5_fu_1347_p3 = {{empty_47_fu_1343_p1}, {2'd0}};

assign p_shl5_mid1_fu_1489_p3 = {{empty_60_fu_1485_p1}, {2'd0}};

assign p_shl6_fu_1329_p3 = {{empty_45_fu_1325_p1}, {2'd0}};

assign p_shl6_mid1_fu_1462_p3 = {{empty_59_fu_1458_p1}, {2'd0}};

assign p_shl7_fu_745_p3 = {{empty_40_fu_727_p1}, {5'd0}};

assign p_shl7_mid1_fu_998_p3 = {{empty_58_fu_971_p1}, {5'd0}};

assign p_shl8_cast_fu_761_p1 = p_shl8_fu_753_p3;

assign p_shl8_cast_mid1_fu_1014_p1 = p_shl8_mid1_fu_1006_p3;

assign p_shl8_fu_753_p3 = {{empty_40_fu_727_p1}, {3'd0}};

assign p_shl8_mid1_fu_1006_p3 = {{empty_58_fu_971_p1}, {3'd0}};

assign p_shl9_fu_731_p3 = {{empty_40_fu_727_p1}, {2'd0}};

assign p_shl9_mid1_fu_975_p3 = {{empty_58_fu_971_p1}, {2'd0}};

assign p_shl_fu_697_p3 = {{empty_fu_693_p1}, {4'd0}};

assign p_shl_mid1_fu_837_p3 = {{empty_56_fu_833_p1}, {4'd0}};

assign rev54_fu_1369_p2 = (tmp_12_fu_1361_p3 ^ 1'd1);

assign rev57_fu_1436_p2 = (tmp_13_fu_1428_p3 ^ 1'd1);

assign rev60_fu_1518_p2 = (tmp_14_fu_1510_p3 ^ 1'd1);

assign rev_fu_1310_p2 = (tmp_11_fu_1302_p3 ^ 1'd1);

assign select_ln9_1_fu_821_p3 = ((exitcond_flatten39_fu_807_p2[0:0] == 1'b1) ? add_ln9_fu_801_p2 : d_fu_144);

assign select_ln9_2_fu_863_p3 = ((exitcond_flatten39_fu_807_p2[0:0] == 1'b1) ? p_mid138_fu_857_p2 : empty_39_fu_717_p2);

assign select_ln9_3_fu_898_p3 = ((exitcond_flatten39_fu_807_p2[0:0] == 1'b1) ? 9'd0 : empty_41_fu_739_p2);

assign select_ln9_4_fu_906_p3 = ((exitcond_flatten39_fu_807_p2[0:0] == 1'b1) ? 12'd0 : empty_42_fu_765_p2);

assign select_ln9_5_fu_920_p3 = ((exitcond_flatten39_fu_807_p2[0:0] == 1'b1) ? 9'd509 : empty_43_fu_777_p2);

assign select_ln9_6_fu_1400_p3 = ((exitcond_flatten39_reg_1796[0:0] == 1'b1) ? 9'd3 : empty_46_fu_1337_p2);

assign select_ln9_7_fu_1407_p3 = ((exitcond_flatten39_reg_1796[0:0] == 1'b1) ? 9'd6 : empty_48_fu_1355_p2);

assign select_ln9_fu_813_p3 = ((exitcond_flatten39_fu_807_p2[0:0] == 1'b1) ? 8'd0 : i_fu_136);

assign sext_ln17_fu_1113_p1 = $signed(add_ln17_fu_1107_p2);

assign shl_ln_fu_1083_p3 = {{j_mid2_fu_958_p3}, {3'd0}};

assign tmp_11_fu_1302_p3 = empty_44_fu_1293_p2[32'd7];

assign tmp_12_fu_1361_p3 = indvars_iv_next112_fu_1316_p2[32'd7];

assign tmp_13_fu_1428_p3 = p_mid111_fu_1419_p2[32'd7];

assign tmp_14_fu_1510_p3 = indvars_iv_next112_mid1_fu_1449_p2[32'd7];

assign tmp_fu_1714_p4 = {{bitcast_ln33_fu_1710_p1[30:23]}};

assign trunc_ln33_fu_1724_p1 = bitcast_ln33_fu_1710_p1[22:0];

assign xor_ln9_fu_928_p2 = (exitcond_flatten39_fu_807_p2 ^ 1'd1);

assign zext_ln13_1_fu_1097_p1 = add_ln13_1_fu_1091_p2;

assign zext_ln13_2_fu_1706_p1 = add_ln13_2_reg_1880_pp0_iter1_reg;

assign zext_ln13_fu_1078_p1 = add_ln13_fu_1072_p2;

assign zext_ln16_fu_1130_p1 = add_ln16_fu_1124_p2;

assign zext_ln17_1_fu_1215_p1 = grp_fu_546_p2;

assign zext_ln17_fu_1210_p1 = add_ln17_1_fu_1206_p2;

assign zext_ln18_1_fu_1273_p1 = add_ln18_1_fu_1268_p2;

assign zext_ln18_2_fu_1283_p1 = add_ln18_2_fu_1278_p2;

assign zext_ln18_fu_1264_p1 = grp_fu_550_p2;

assign zext_ln20_fu_1135_p1 = grp_fu_546_p2;

assign zext_ln21_1_fu_1229_p1 = add_ln21_1_fu_1224_p2;

assign zext_ln21_fu_1220_p1 = grp_fu_550_p2;

assign zext_ln24_1_fu_1566_p1 = add_ln24_1_fu_1561_p2;

assign zext_ln24_fu_1556_p1 = grp_fu_561_p2;

assign zext_ln25_1_fu_1629_p1 = add_ln25_1_fu_1625_p2;

assign zext_ln25_fu_1620_p1 = grp_fu_565_p2;

assign zext_ln26_1_fu_1683_p1 = add_ln26_1_reg_2119;

assign zext_ln26_2_fu_1687_p1 = add_ln26_2_reg_2124;

assign zext_ln26_fu_1634_p1 = grp_fu_550_p2;

assign zext_ln28_fu_1546_p1 = grp_fu_561_p2;

assign zext_ln29_fu_1551_p1 = grp_fu_565_p2;

assign zext_ln30_1_fu_1605_p1 = add_ln30_1_fu_1600_p2;

assign zext_ln30_fu_1596_p1 = grp_fu_550_p2;

assign zext_ln9_10_fu_1576_p1 = add_ln9_5_fu_1571_p2;

assign zext_ln9_11_fu_1586_p1 = add_ln9_6_fu_1581_p2;

assign zext_ln9_12_fu_1653_p1 = add_ln9_7_fu_1648_p2;

assign zext_ln9_13_fu_1663_p1 = add_ln9_8_fu_1658_p2;

assign zext_ln9_1_fu_877_p1 = add_ln9_1_fu_871_p2;

assign zext_ln9_2_fu_882_p1 = select_ln9_1_fu_821_p3;

assign zext_ln9_3_fu_893_p1 = or_ln9_fu_887_p2;

assign zext_ln9_4_fu_1182_p1 = select_ln9_2_reg_1810;

assign zext_ln9_5_fu_1191_p1 = or_ln9_1_fu_1186_p2;

assign zext_ln9_6_fu_1239_p1 = or_ln9_2_fu_1234_p2;

assign zext_ln9_7_fu_1249_p1 = add_ln9_2_fu_1244_p2;

assign zext_ln9_8_fu_1380_p1 = add_ln9_3_fu_1375_p2;

assign zext_ln9_9_fu_1390_p1 = add_ln9_4_fu_1385_p2;

assign zext_ln9_fu_829_p1 = select_ln9_1_fu_821_p3;

always @ (posedge ap_clk) begin
    select_ln9_2_reg_1810[1:0] <= 2'b00;
    j_cast_reg_1869[8:2] <= 7'b0000000;
end

endmodule //master_convolution1_1
