0-prep 0h0m0s446ms
1-yosys 0h0m0s909ms
2-opensta 0h0m1s242ms
3-verilog2def_openroad 0h0m1s507ms
4-ioPlacer 0h0m1s176ms
5-tapcell 0h0m1s173ms
6-klayout_scrot 0h0m4s266ms
7-pdn 0h0m1s531ms
8-replace 0h0m0s250ms
8-resizer 0h0m1s773ms
9-write_verilog 0h0m1s171ms
10-opensta_post_resizer 0h0m1s244ms
11-opendp 0h0m1s212ms
12-klayout_scrot 0h0m4s339ms
13-resizer_timing 0h0m1s505ms
14-write_verilog 0h0m1s200ms
15-opensta_post_resizer_timing 0h0m1s245ms
16-fastroute 0h0m2s757ms
17-addspacers 0h0m1s184ms
18-write_verilog 0h0m1s194ms
19-tritonRoute 0h0m1s907ms
20-klayout_scrot 0h0m4s319ms
21-spef_extraction 0h0m0s371ms
22-opensta_spef 0h0m1s261ms
24-write_verilog 0h0m1s191ms
26-klayout_scrot 0h0m4s215ms
29-magic_gen 0h0m5s113ms
30-klayout 0h0m4s72ms
31-klayout_scrot 0h0m4s372ms
33-klayout_scrot 0h0m4s234ms
34-klayout_xor 0h0m9s277ms
35-magic_ext_spice 0h0m0s354ms
36-lvs 0h0m0s86ms
37-magic_drc 0h0m0s912ms
39-or_antenna 0h0m1s208ms
40-cvc 0h0m0s137ms