# Day 36 â€“ 4-bit Johnson (Twisted Ring) Counter

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-36_Johnson_Counter  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral

---

## âœ… Description

A **Johnson Counter** is a twisted ring counter built using a shift register:
- Feedback is taken as the **inverted LSB** and fed into the MSB.
- Produces `2n` unique states with `n` flip-flops.
- Ideal for sequence generators and timing circuits.

### 4-bit Sequence:
0000 â†’ 1000 â†’ 1100 â†’ 1110 â†’ 1111 â†’ 0111 â†’ 0011 â†’ 0001 â†’ 0000 â†’ ...

## ğŸ§ª Simulation

- Clock period = 10ns
- Reset initializes to `0000`
- Simulated for 10 cycles to show full 8-state sequence

---

## ğŸ“‚ Files Included

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
