# Reading D:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do cpu_top_run_msim_rtl_verilog.do
# if ![file isdirectory cpu_top_iputf_libs] {
# 	file mkdir cpu_top_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog "D:/Desktop/FPGA/cputop_student/PLL_sim/PLL.vo"
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 09:25:15 on Dec 03,2022
# vlog -reportprogress 300 D:/Desktop/FPGA/cputop_student/PLL_sim/PLL.vo 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 09:25:15 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Desktop/FPGA/cputop_student {D:/Desktop/FPGA/cputop_student/ProgramCounter.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 09:25:15 on Dec 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Desktop/FPGA/cputop_student" D:/Desktop/FPGA/cputop_student/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 09:25:16 on Dec 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Desktop/FPGA/cputop_student {D:/Desktop/FPGA/cputop_student/AddressLogic.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 09:25:16 on Dec 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Desktop/FPGA/cputop_student" D:/Desktop/FPGA/cputop_student/AddressLogic.v 
# -- Compiling module AddressLogic
# 
# Top level modules:
# 	AddressLogic
# End time: 09:25:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Desktop/FPGA/cputop_student {D:/Desktop/FPGA/cputop_student/AddressingUnit.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 09:25:16 on Dec 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Desktop/FPGA/cputop_student" D:/Desktop/FPGA/cputop_student/AddressingUnit.v 
# -- Compiling module AddressingUnit
# 
# Top level modules:
# 	AddressingUnit
# End time: 09:25:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Desktop/FPGA/cputop_student/simulation/modelsim {D:/Desktop/FPGA/cputop_student/simulation/modelsim/AddressingUnit.vt}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 09:25:16 on Dec 03,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Desktop/FPGA/cputop_student/simulation/modelsim" D:/Desktop/FPGA/cputop_student/simulation/modelsim/AddressingUnit.vt 
# -- Compiling module AddressingUnit_vlg_tst
# 
# Top level modules:
# 	AddressingUnit_vlg_tst
# End time: 09:25:16 on Dec 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  AddressingUnit_vlg_tst
# vsim -gui "+altera" -l msim_transcript -do "cpu_top_run_msim_rtl_verilog.do" 
# Start time: 09:25:16 on Dec 03,2022
# Loading work.AddressingUnit_vlg_tst
# Loading work.AddressingUnit
# Loading work.ProgramCounter
# Loading work.AddressLogic
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/Desktop/FPGA/cputop_student/simulation/modelsim/AddressingUnit.vt(75)
#    Time: 55 ps  Iteration: 0  Instance: /AddressingUnit_vlg_tst
# Break in Module AddressingUnit_vlg_tst at D:/Desktop/FPGA/cputop_student/simulation/modelsim/AddressingUnit.vt line 75
# Simulation Breakpoint: Break in Module AddressingUnit_vlg_tst at D:/Desktop/FPGA/cputop_student/simulation/modelsim/AddressingUnit.vt line 75
# MACRO ./cpu_top_run_msim_rtl_verilog.do PAUSED at line 30
# End time: 09:32:55 on Dec 03,2022, Elapsed time: 0:07:39
# Errors: 0, Warnings: 0
