Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/bruno/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipeline_uart_test_behav xil_defaultlib.pipeline_uart_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_m_counter(M=326)
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.fifo(W=5)
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart(DBIT=8,DVSR=326,FIFO_W=5)
Compiling module xil_defaultlib.uart_interface
Compiling module xil_defaultlib.debbugger_top
Compiling module xil_defaultlib.mpx_2to1
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.register_mem
Compiling module xil_defaultlib.MainControlUnit
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.ID_EX_reg
Compiling module xil_defaultlib.mpx_2to1(N=5)
Compiling module xil_defaultlib.mpx_3to1
Compiling module xil_defaultlib.AluControl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM_reg
Compiling module xil_defaultlib.data_mem_default
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB_reg
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.fifo(W=10)
Compiling module xil_defaultlib.uart(DBIT=8,DVSR=326,FIFO_W=10)
Compiling module xil_defaultlib.pipeline_uart_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_uart_test_behav
