$date
	Fri Feb 21 12:53:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module wallace_tree_sum_tb $end
$var wire 1 ! valid_out $end
$var wire 32 " sum_out [31:0] $end
$var reg 1 # clk $end
$var reg 256 $ data_in [255:0] $end
$var reg 1 % rst_n $end
$var reg 1 & valid_in $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 256 ' data_in [255:0] $end
$var wire 1 % rst_n $end
$var wire 1 & valid_in $end
$var reg 32 ( final_sum [31:0] $end
$var reg 32 ) sum_out [31:0] $end
$var reg 1 * v_final $end
$var reg 1 + v_stage1 $end
$var reg 1 , v_stage2 $end
$var reg 1 ! valid_out $end
$upscope $end
$upscope $end
$scope module wallace_tree_sum_tb $end
$scope module uut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
bx )
b0 (
b0 '
0&
0%
b0 $
0#
bx "
x!
$end
#5000
b0 "
b0 )
0!
1#
#10000
0#
1%
#15000
1#
#20000
0#
b100000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000101000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000001000 $
b100000000000000000000000000000010000000000000000000000000000000110000000000000000000000000000010000000000000000000000000000000101000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000001000 '
1&
#25000
1+
1#
#30000
0#
0&
#35000
0+
1,
1#
#40000
0#
#45000
1*
b100100 (
0,
1#
#50000
0#
#55000
b100100 "
b100100 )
1!
0*
1#
#60000
0#
#65000
0!
1#
#70000
0#
#75000
1#
#80000
0#
