Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : dadda_var_bw_mul_bad
Version: K-2015.06-SP4
Date   : Sun Apr 16 14:49:19 2017
****************************************


Library(s) Used:

    saed32rvt_tt1p05v25c (File: /usr/local/packages/synopsys_2015/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db)


Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
dadda_var_bw_mul_bad   8000              saed32rvt_tt1p05v25c
dadda_fix_bw_mul       8000              saed32rvt_tt1p05v25c
dadda_8_bit_mul_1      8000              saed32rvt_tt1p05v25c
dadda_8_bit_mul_0      8000              saed32rvt_tt1p05v25c


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
dadda_var_bw_mul_bad                    249.225  833.675 2.56e+08 1.34e+03 100.0
  mul_08_lo_i (dadda_8_bit_mul_0)        34.990  105.377 4.23e+07  182.708  13.6
  mul_08_hi_i (dadda_8_bit_mul_1)        34.685  104.375 4.23e+07  181.326  13.5
  mul_16_i (dadda_fix_bw_mul)           179.514  590.094 1.66e+08  935.612  69.9
1
