Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/susica/work9/MyALU/ALU_ALU_sch_tb_isim_beh.exe -prj D:/susica/work9/MyALU/ALU_ALU_sch_tb_beh.prj work.ALU_ALU_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/susica/work9/MyALU/Adder1b.vf" into library work
Analyzing Verilog file "D:/susica/work9/MyALU/AddSub1b.vf" into library work
Analyzing Verilog file "D:/susica/work9/MyALU/myOr2b4.vf" into library work
Analyzing Verilog file "D:/susica/work9/MyALU/myAnd2b4.vf" into library work
Analyzing Verilog file "D:/susica/work9/MyALU/Mux4to1b4.vf" into library work
Analyzing Verilog file "D:/susica/work9/MyALU/Mux4to1.vf" into library work
Analyzing Verilog file "D:/susica/work9/MyALU/AddSub4b.vf" into library work
Analyzing Verilog file "D:/susica/work9/MyALU/ALU.vf" into library work
Analyzing Verilog file "D:/susica/work9/MyALU/alu_tes.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module XOR2
Compiling module AND2
Compiling module OR3
Compiling module Adder1b
Compiling module AddSub1b_MUSER_ALU
Compiling module AddSub4b_MUSER_ALU
Compiling module myAnd2b4_MUSER_ALU
Compiling module OR2
Compiling module myOr2b4_MUSER_ALU
Compiling module INV
Compiling module OR4
Compiling module Mux4to1b4
Compiling module Mux4to1
Compiling module GND
Compiling module ALU
Compiling module ALU_ALU_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable D:/susica/work9/MyALU/ALU_ALU_sch_tb_isim_beh.exe
Fuse Memory Usage: 27576 KB
Fuse CPU Usage: 484 ms
