Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Sep 25 13:26:52 2023
| Host         : workstation running 64-bit unknown
| Command      : report_utilization -file bsp_sis8300ku_top_utilization_placed.rpt -pb bsp_sis8300ku_top_utilization_placed.pb
| Design       : bsp_sis8300ku_top
| Device       : xcku040ffva1156-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 49293 |     0 |    242400 | 20.34 |
|   LUT as Logic             | 40978 |     0 |    242400 | 16.91 |
|   LUT as Memory            |  8315 |     0 |    112800 |  7.37 |
|     LUT as Distributed RAM |  7257 |     0 |           |       |
|     LUT as Shift Register  |  1058 |     0 |           |       |
| CLB Registers              | 71497 |     2 |    484800 | 14.75 |
|   Register as Flip Flop    | 71336 |     2 |    484800 | 14.71 |
|   Register as Latch        |   160 |     0 |    484800 |  0.03 |
|   Register as AND/OR       |     1 |     0 |    484800 | <0.01 |
| CARRY8                     |   793 |     0 |     30300 |  2.62 |
| F7 Muxes                   |   542 |     0 |    121200 |  0.45 |
| F8 Muxes                   |    15 |     0 |     60600 |  0.02 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 81    |          Yes |           - |          Set |
| 586   |          Yes |           - |        Reset |
| 1805  |          Yes |         Set |            - |
| 69024 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        | 10590 |     0 |     30300 | 34.95 |
|   CLBL                                     |  5205 |     0 |           |       |
|   CLBM                                     |  5385 |     0 |           |       |
| LUT as Logic                               | 40978 |     0 |    242400 | 16.91 |
|   using O5 output only                     |  1201 |       |           |       |
|   using O6 output only                     | 24696 |       |           |       |
|   using O5 and O6                          | 15081 |       |           |       |
| LUT as Memory                              |  8315 |     0 |    112800 |  7.37 |
|   LUT as Distributed RAM                   |  7257 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    33 |       |           |       |
|     using O5 and O6                        |  7224 |       |           |       |
|   LUT as Shift Register                    |  1058 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  1023 |       |           |       |
|     using O5 and O6                        |    35 |       |           |       |
| CLB Registers                              | 71497 |     0 |    484800 | 14.75 |
|   Register driven from within the CLB      | 43218 |       |           |       |
|   Register driven from outside the CLB     | 28279 |       |           |       |
|     LUT in front of the register is unused | 21943 |       |           |       |
|     LUT in front of the register is used   |  6336 |       |           |       |
| Unique Control Sets                        |  2614 |       |     60600 |  4.31 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   58 |     0 |       600 |  9.67 |
|   RAMB36/FIFO*    |   48 |     2 |       600 |  8.00 |
|     FIFO36E2 only |    4 |       |           |       |
|     RAMB36E2 only |   44 |       |           |       |
|   RAMB18          |   20 |     8 |      1200 |  1.67 |
|     FIFO18E2 only |    1 |       |           |       |
|     RAMB18E2 only |   19 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |      1920 |  0.47 |
|   DSP48E2 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  394 |   394 |       520 | 75.77 |
| HPIOB            |  302 |   302 |       416 | 72.60 |
|   INPUT          |  130 |       |           |       |
|   OUTPUT         |   79 |       |           |       |
|   BIDIR          |   93 |       |           |       |
| HRIO             |   92 |    92 |       104 | 88.46 |
|   INPUT          |   55 |       |           |       |
|   OUTPUT         |   36 |       |           |       |
|   BIDIR          |    1 |       |           |       |
| HPIOBDIFFINBUF   |   74 |    74 |       192 | 38.54 |
|   DIFFINBUF      |   74 |    74 |           |       |
| HPIOBDIFFOUTBUF  |   21 |    21 |       192 | 10.94 |
|   OBUFDS         |   21 |    21 |           |       |
| HRIODIFFINBUF    |   23 |    23 |        48 | 47.92 |
|   DIFFINBUF      |   23 |    23 |           |       |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |   24 |     0 |        80 | 30.00 |
| BITSLICE_RX_TX   |  208 |   208 |       520 | 40.00 |
|   RXTX_BITSLICE  |  105 |   105 |           |       |
|   ISERDES        |   85 |    85 |           |       |
|   OSERDES        |   18 |    18 |           |       |
| BITSLICE_TX      |   22 |     0 |        80 | 27.50 |
| RIU_OR           |   11 |     0 |        40 | 27.50 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   17 |     0 |       480 |  3.54 |
|   BUFGCE             |   12 |     0 |       240 |  5.00 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    5 |     0 |       120 |  4.17 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    3 |     0 |        20 | 15.00 |
| MMCME3_ADV           |    3 |     1 |        10 | 30.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    4 |     4 |        20 | 20.00 |
| GTHE3_COMMON    |    1 |     0 |         5 | 20.00 |
| IBUFDS_GTE3     |    1 |     1 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    1 |     1 |         3 | 33.33 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |   0.00 |
| ICAPE3      |    1 |     0 |         2 |  50.00 |
| MASTER_JTAG |    0 |     0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 69024 |            Register |
| LUT3             | 17864 |                 CLB |
| LUT6             | 14283 |                 CLB |
| RAMD32           | 12468 |                 CLB |
| LUT4             |  9025 |                 CLB |
| LUT5             |  8100 |                 CLB |
| LUT2             |  5480 |                 CLB |
| RAMS32           |  2004 |                 CLB |
| FDSE             |  1805 |            Register |
| LUT1             |  1307 |                 CLB |
| SRLC32E          |   902 |                 CLB |
| CARRY8           |   793 |                 CLB |
| MUXF7            |   542 |                 CLB |
| FDCE             |   426 |            Register |
| SRL16E           |   191 |                 CLB |
| IBUFCTRL         |   182 |              Others |
| LDCE             |   160 |            Register |
| RXTX_BITSLICE    |   105 |                 I/O |
| DIFFINBUF        |    97 |                 I/O |
| ISERDESE3        |    85 |                 I/O |
| INBUF            |    85 |                 I/O |
| IDELAYE3         |    85 |                 I/O |
| FDPE             |    81 |            Register |
| OBUF             |    73 |                 I/O |
| OBUFT_DCIEN      |    72 |                 I/O |
| RAMB36E2         |    44 |           Block Ram |
| TX_BITSLICE_TRI  |    22 |                 I/O |
| BITSLICE_CONTROL |    22 |                 I/O |
| OBUFDS           |    21 |                 I/O |
| OBUFT            |    20 |                 I/O |
| RAMB18E2         |    19 |           Block Ram |
| OSERDESE3        |    18 |                 I/O |
| ODELAYE3         |    18 |                 I/O |
| MUXF8            |    15 |                 CLB |
| BUFGCE           |    12 |               Clock |
| RIU_OR           |    11 |                 I/O |
| RAMS64E          |     9 |                 CLB |
| INV              |     9 |                 CLB |
| DSP48E2          |     9 |          Arithmetic |
| HPIO_VREF        |     8 |                 I/O |
| BUFG_GT          |     5 |               Clock |
| GTHE3_CHANNEL    |     4 |            Advanced |
| FIFO36E2         |     4 |           Block Ram |
| PLLE3_ADV        |     3 |               Clock |
| MMCME3_ADV       |     3 |               Clock |
| IDELAYCTRL       |     2 |                 I/O |
| BUFG_GT_SYNC     |     2 |               Clock |
| STARTUPE3        |     1 |       Configuration |
| PCIE_3_1         |     1 |            Advanced |
| ICAPE3           |     1 |       Configuration |
| IBUFDS_GTE3      |     1 |            Advanced |
| GTHE3_COMMON     |     1 |            Advanced |
| FIFO18E2         |     1 |           Block Ram |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------------+------+
|                   Ref Name                  | Used |
+---------------------------------------------+------+
| sis8300ku_bsp_system_xdma_0_0               |    1 |
| sis8300ku_bsp_system_sys_reset_0_0          |    1 |
| sis8300ku_bsp_system_ddr4_0_0_phy           |    1 |
| sis8300ku_bsp_system_ddr4_0_0               |    1 |
| sis8300ku_bsp_system_axi_interconnect_reg_0 |    1 |
| sis8300ku_bsp_system_axi_interconnect_dma_0 |    1 |
| sis8300ku_bsp_system_axi_interconnect_ddr_0 |    1 |
| dbg_hub                                     |    1 |
+---------------------------------------------+------+


