Timing Analyzer report for matmultop
Mon Feb 04 09:06:01 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; matmultop                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE75F29C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.8%      ;
;     Processor 3            ;  10.4%      ;
;     Processor 4            ;   9.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 54.32 MHz ; 54.32 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clock ; -17.408 ; -6371.349         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.446 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -4.000 ; -2951.386                        ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                                                 ;
+---------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -17.408 ; matmul:matmul_inst|y[1][4]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.360      ; 18.816     ;
; -17.404 ; matmul:matmul_inst|y[0][2]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.321      ; 18.773     ;
; -17.377 ; matmul:matmul_inst|y[1][5]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.360      ; 18.785     ;
; -17.375 ; matmul:matmul_inst|y[1][7]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.787     ;
; -17.371 ; matmul:matmul_inst|y[2][13] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.754     ;
; -17.362 ; matmul:matmul_inst|y[0][0]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.321      ; 18.731     ;
; -17.341 ; matmul:matmul_inst|y[1][24] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.753     ;
; -17.324 ; matmul:matmul_inst|y[0][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.336      ; 18.708     ;
; -17.314 ; matmul:matmul_inst|y[3][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 18.657     ;
; -17.256 ; matmul:matmul_inst|y[3][18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.300      ; 18.604     ;
; -17.170 ; matmul:matmul_inst|y[1][9]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.582     ;
; -17.170 ; matmul:matmul_inst|y[1][3]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.582     ;
; -17.164 ; matmul:matmul_inst|y[1][26] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.576     ;
; -17.162 ; matmul:matmul_inst|y[1][8]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.574     ;
; -17.161 ; matmul:matmul_inst|y[1][16] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.573     ;
; -17.161 ; matmul:matmul_inst|y[2][3]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.544     ;
; -17.160 ; matmul:matmul_inst|y[1][0]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.360      ; 18.568     ;
; -17.155 ; matmul:matmul_inst|y[2][1]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.538     ;
; -17.154 ; matmul:matmul_inst|y[1][12] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.566     ;
; -17.152 ; matmul:matmul_inst|y[1][13] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.564     ;
; -17.151 ; matmul:matmul_inst|y[1][17] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.563     ;
; -17.151 ; matmul:matmul_inst|y[2][16] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.534     ;
; -17.146 ; matmul:matmul_inst|y[2][15] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.529     ;
; -17.146 ; matmul:matmul_inst|y[2][0]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.331      ; 18.525     ;
; -17.143 ; matmul:matmul_inst|y[1][6]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.555     ;
; -17.142 ; matmul:matmul_inst|y[2][11] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.525     ;
; -17.141 ; matmul:matmul_inst|y[2][8]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.524     ;
; -17.140 ; matmul:matmul_inst|y[1][23] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.552     ;
; -17.138 ; matmul:matmul_inst|y[1][28] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.550     ;
; -17.137 ; matmul:matmul_inst|y[1][15] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.549     ;
; -17.137 ; matmul:matmul_inst|y[1][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.549     ;
; -17.135 ; matmul:matmul_inst|y[1][2]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.547     ;
; -17.133 ; matmul:matmul_inst|y[1][10] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.545     ;
; -17.130 ; matmul:matmul_inst|y[1][14] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.542     ;
; -17.130 ; matmul:matmul_inst|y[1][20] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.542     ;
; -17.128 ; matmul:matmul_inst|y[1][11] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.540     ;
; -17.128 ; matmul:matmul_inst|y[2][6]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.511     ;
; -17.126 ; matmul:matmul_inst|y[2][5]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.331      ; 18.505     ;
; -17.125 ; matmul:matmul_inst|y[1][21] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.537     ;
; -17.124 ; matmul:matmul_inst|y[1][18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.536     ;
; -17.119 ; matmul:matmul_inst|y[1][1]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.531     ;
; -17.111 ; matmul:matmul_inst|y[2][12] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.494     ;
; -17.109 ; matmul:matmul_inst|y[2][9]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.492     ;
; -17.107 ; matmul:matmul_inst|y[1][29] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.519     ;
; -17.106 ; matmul:matmul_inst|y[1][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.518     ;
; -17.105 ; matmul:matmul_inst|y[1][30] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.517     ;
; -17.101 ; matmul:matmul_inst|y[2][7]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.484     ;
; -17.101 ; matmul:matmul_inst|y[2][2]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.484     ;
; -17.100 ; matmul:matmul_inst|y[2][4]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.331      ; 18.479     ;
; -17.100 ; matmul:matmul_inst|y[2][17] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.483     ;
; -17.099 ; matmul:matmul_inst|y[2][10] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.482     ;
; -17.097 ; matmul:matmul_inst|y[2][14] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.335      ; 18.480     ;
; -17.094 ; matmul:matmul_inst|y[1][25] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.506     ;
; -17.092 ; matmul:matmul_inst|y[1][22] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.504     ;
; -17.089 ; matmul:matmul_inst|y[1][31] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.364      ; 18.501     ;
; -17.075 ; matmul:matmul_inst|y[0][15] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.321      ; 18.444     ;
; -17.073 ; matmul:matmul_inst|y[0][14] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.321      ; 18.442     ;
; -17.073 ; matmul:matmul_inst|y[0][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.336      ; 18.457     ;
; -17.070 ; matmul:matmul_inst|y[0][18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.336      ; 18.454     ;
; -17.064 ; matmul:matmul_inst|y[0][6]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.321      ; 18.433     ;
; -17.063 ; matmul:matmul_inst|y[3][29] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 18.406     ;
; -17.060 ; matmul:matmul_inst|y[0][21] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.336      ; 18.444     ;
; -17.054 ; matmul:matmul_inst|y[2][26] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.431     ;
; -17.051 ; matmul:matmul_inst|y[0][4]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.321      ; 18.420     ;
; -17.051 ; matmul:matmul_inst|y[0][17] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.321      ; 18.420     ;
; -17.047 ; matmul:matmul_inst|y[0][8]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.321      ; 18.416     ;
; -17.047 ; matmul:matmul_inst|y[2][25] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.424     ;
; -17.043 ; matmul:matmul_inst|y[0][26] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.336      ; 18.427     ;
; -17.043 ; matmul:matmul_inst|y[2][29] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.420     ;
; -17.042 ; matmul:matmul_inst|y[2][24] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.419     ;
; -17.038 ; matmul:matmul_inst|y[3][1]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.297      ; 18.383     ;
; -17.033 ; matmul:matmul_inst|y[2][28] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.325      ; 18.406     ;
; -17.032 ; matmul:matmul_inst|y[3][30] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 18.375     ;
; -17.031 ; matmul:matmul_inst|y[3][31] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 18.374     ;
; -17.031 ; matmul:matmul_inst|y[0][7]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.321      ; 18.400     ;
; -17.031 ; matmul:matmul_inst|y[2][30] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.408     ;
; -17.027 ; matmul:matmul_inst|y[3][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 18.370     ;
; -17.027 ; matmul:matmul_inst|y[2][22] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.404     ;
; -17.025 ; matmul:matmul_inst|y[3][25] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 18.368     ;
; -17.023 ; matmul:matmul_inst|y[2][20] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.400     ;
; -17.021 ; matmul:matmul_inst|y[2][23] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.398     ;
; -17.019 ; matmul:matmul_inst|y[3][24] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 18.362     ;
; -17.014 ; matmul:matmul_inst|y[3][26] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 18.357     ;
; -17.012 ; matmul:matmul_inst|y[3][23] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.300      ; 18.360     ;
; -17.008 ; matmul:matmul_inst|y[2][18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.385     ;
; -17.005 ; matmul:matmul_inst|y[3][28] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 18.348     ;
; -17.004 ; matmul:matmul_inst|y[3][20] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 18.347     ;
; -16.999 ; matmul:matmul_inst|y[3][21] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.300      ; 18.347     ;
; -16.999 ; matmul:matmul_inst|y[3][22] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 18.342     ;
; -16.999 ; matmul:matmul_inst|y[2][31] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.376     ;
; -16.997 ; matmul:matmul_inst|y[2][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.374     ;
; -16.996 ; matmul:matmul_inst|y[2][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.373     ;
; -16.994 ; matmul:matmul_inst|y[2][21] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.329      ; 18.371     ;
; -16.959 ; matmul:matmul_inst|y[0][5]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.321      ; 18.328     ;
; -16.945 ; matmul:matmul_inst|y[1][4]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18]                                                               ; clock        ; clock       ; 1.000        ; 0.435      ; 18.381     ;
; -16.941 ; matmul:matmul_inst|y[0][2]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18]                                                               ; clock        ; clock       ; 1.000        ; 0.396      ; 18.338     ;
; -16.933 ; matmul:matmul_inst|y[0][10] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.340      ; 18.321     ;
; -16.933 ; matmul:matmul_inst|y[0][13] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.332      ; 18.313     ;
; -16.923 ; matmul:matmul_inst|y[1][4]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[20]                                                               ; clock        ; clock       ; 1.000        ; 0.435      ; 18.359     ;
; -16.919 ; matmul:matmul_inst|y[0][2]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[20]                                                               ; clock        ; clock       ; 1.000        ; 0.396      ; 18.316     ;
+---------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.446 ; matmul:matmul_inst|j[2]                                                  ; matmul:matmul_inst|j[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; matmul:matmul_inst|j[1]                                                  ; matmul:matmul_inst|j[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.088      ; 0.746      ;
; 0.447 ; matmul:matmul_inst|y_state                                               ; matmul:matmul_inst|y_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; matmul:matmul_inst|done_y                                                ; matmul:matmul_inst|done_y                                                                                                               ; clock        ; clock       ; 0.000        ; 0.087      ; 0.746      ;
; 0.447 ; matmul:matmul_inst|j[0]                                                  ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.087      ; 0.746      ;
; 0.448 ; matmul:matmul_inst|done_o                                                ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; matmul:matmul_inst|yk[1]                                                 ; matmul:matmul_inst|yk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; matmul:matmul_inst|yk[2]                                                 ; matmul:matmul_inst|yk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|i[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; matmul:matmul_inst|i[2]                                                  ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|i[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; matmul:matmul_inst|done_x                                                ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|x_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.086      ; 0.746      ;
; 0.460 ; matmul:matmul_inst|yk[0]                                                 ; matmul:matmul_inst|yk[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 0.758      ;
; 0.460 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|xk[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 0.758      ;
; 0.501 ; matmul:matmul_inst|yk[1]                                                 ; matmul:matmul_inst|yk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 0.799      ;
; 0.502 ; matmul:matmul_inst|j[1]                                                  ; matmul:matmul_inst|j[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.088      ; 0.802      ;
; 0.519 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|i[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.086      ; 0.817      ;
; 0.521 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.086      ; 0.819      ;
; 0.526 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.087      ; 0.825      ;
; 0.584 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.086      ; 0.882      ;
; 0.586 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|xk[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 0.884      ;
; 0.691 ; matmul:matmul_inst|yk[0]                                                 ; matmul:matmul_inst|yk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 0.989      ;
; 0.752 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|y_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.087      ; 1.051      ;
; 0.768 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.086      ; 1.066      ;
; 0.771 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|done_y                                                                                                               ; clock        ; clock       ; 0.000        ; 0.087      ; 1.070      ;
; 0.784 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|i[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.086      ; 1.082      ;
; 0.785 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.086      ; 1.083      ;
; 0.849 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[15] ; matmul:matmul_inst|y[0][2]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.088      ; 1.149      ;
; 0.850 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[13] ; matmul:matmul_inst|y[0][0]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.088      ; 1.150      ;
; 0.851 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[19] ; matmul:matmul_inst|y[0][6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.088      ; 1.151      ;
; 0.851 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[20] ; matmul:matmul_inst|y[0][7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.088      ; 1.151      ;
; 0.874 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|i[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.086      ; 1.172      ;
; 0.874 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.086      ; 1.172      ;
; 0.944 ; matmul:matmul_inst|yk[2]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.409      ; 1.607      ;
; 0.946 ; matmul:matmul_inst|yk[1]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.409      ; 1.609      ;
; 0.946 ; matmul:matmul_inst|yk[0]                                                 ; matmul:matmul_inst|yk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.244      ;
; 0.967 ; matmul:matmul_inst|y_state                                               ; matmul:matmul_inst|done_y                                                                                                               ; clock        ; clock       ; 0.000        ; 0.087      ; 1.266      ;
; 1.009 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.307      ;
; 1.015 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|xk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.313      ;
; 1.024 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[17] ; matmul:matmul_inst|y[0][4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.088      ; 1.324      ;
; 1.026 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[18] ; matmul:matmul_inst|y[0][5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.088      ; 1.326      ;
; 1.039 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[13] ; matmul:matmul_inst|y[2][0]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 1.329      ;
; 1.053 ; matmul:matmul_inst|j[2]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.341      ;
; 1.058 ; matmul:matmul_inst|j[0]                                                  ; matmul:matmul_inst|j[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.099      ; 1.369      ;
; 1.062 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.360      ;
; 1.078 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.086      ; 1.376      ;
; 1.083 ; matmul:matmul_inst|yk[2]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[12]                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.381      ;
; 1.083 ; matmul:matmul_inst|yk[0]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[8]                                                                 ; clock        ; clock       ; 0.000        ; 0.086      ; 1.381      ;
; 1.101 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.399      ;
; 1.102 ; matmul:matmul_inst|done_y                                                ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.087      ; 1.401      ;
; 1.112 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|xk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.410      ;
; 1.131 ; matmul:matmul_inst|done_y                                                ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.087      ; 1.430      ;
; 1.133 ; matmul:matmul_inst|done_y                                                ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.087      ; 1.432      ;
; 1.136 ; matmul:matmul_inst|yk[1]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[12]                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.434      ;
; 1.153 ; matmul:matmul_inst|i[2]                                                  ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.451      ;
; 1.169 ; matmul:matmul_inst|i[2]                                                  ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.086      ; 1.467      ;
; 1.172 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.470      ;
; 1.188 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.086      ; 1.486      ;
; 1.189 ; matmul:matmul_inst|yk[0]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.409      ; 1.852      ;
; 1.211 ; matmul:matmul_inst|xk[2]                                                 ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.086      ; 1.509      ;
; 1.227 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.087      ; 1.526      ;
; 1.230 ; matmul:matmul_inst|start_y                                               ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.087      ; 1.529      ;
; 1.231 ; matmul:matmul_inst|xk[2]                                                 ; matmul:matmul_inst|x_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.086      ; 1.529      ;
; 1.231 ; matmul:matmul_inst|xk[2]                                                 ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.529      ;
; 1.232 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.087      ; 1.531      ;
; 1.237 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|xk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.535      ;
; 1.261 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.086      ; 1.559      ;
; 1.265 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.492      ; 2.011      ;
; 1.266 ; matmul:matmul_inst|i[2]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[11]                                                                ; clock        ; clock       ; 0.000        ; 0.112      ; 1.590      ;
; 1.287 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.107      ; 1.606      ;
; 1.288 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.107      ; 1.607      ;
; 1.289 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.112      ; 1.613      ;
; 1.291 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.107      ; 1.610      ;
; 1.320 ; matmul:matmul_inst|j[0]                                                  ; matmul:matmul_inst|j[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.099      ; 1.631      ;
; 1.346 ; matmul:matmul_inst|i[1]                                                  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.431      ; 2.031      ;
; 1.348 ; matmul:matmul_inst|i[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.107      ; 1.667      ;
; 1.352 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.086      ; 1.650      ;
; 1.372 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|x_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.086      ; 1.670      ;
; 1.385 ; matmul:matmul_inst|done_y                                                ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.087      ; 1.684      ;
; 1.387 ; matmul:matmul_inst|done_y                                                ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.087      ; 1.686      ;
; 1.394 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.107      ; 1.713      ;
; 1.396 ; matmul:matmul_inst|i[1]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.112      ; 1.720      ;
; 1.397 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[17] ; matmul:matmul_inst|y[2][4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 1.687      ;
; 1.416 ; matmul:matmul_inst|start_x                                               ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.091      ; 1.719      ;
; 1.419 ; matmul:matmul_inst|start_x                                               ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.091      ; 1.722      ;
; 1.421 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.107      ; 1.740      ;
; 1.421 ; matmul:matmul_inst|start_x                                               ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.091      ; 1.724      ;
; 1.429 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[11]                                                                ; clock        ; clock       ; 0.000        ; 0.112      ; 1.753      ;
; 1.444 ; matmul:matmul_inst|yk[2]                                                 ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.404      ; 2.102      ;
; 1.461 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[14] ; matmul:matmul_inst|y[0][25]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.091      ; 1.764      ;
; 1.463 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.086      ; 1.761      ;
; 1.467 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|j[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.119      ; 1.798      ;
; 1.467 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|j[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.119      ; 1.798      ;
; 1.483 ; matmul:matmul_inst|j[1]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[3]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.771      ;
; 1.483 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|x_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.086      ; 1.781      ;
; 1.497 ; matmul:matmul_inst|yk[1]                                                 ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.404      ; 2.155      ;
; 1.500 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.089      ; 1.801      ;
; 1.500 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.089      ; 1.801      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 58.48 MHz ; 58.48 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clock ; -16.099 ; -5909.321        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.395 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -4.000 ; -2951.372                       ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                  ;
+---------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -16.099 ; matmul:matmul_inst|y[1][4]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.322      ; 17.460     ;
; -16.071 ; matmul:matmul_inst|y[1][7]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.436     ;
; -16.065 ; matmul:matmul_inst|y[1][5]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.322      ; 17.426     ;
; -16.038 ; matmul:matmul_inst|y[0][2]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.287      ; 17.364     ;
; -16.010 ; matmul:matmul_inst|y[2][13] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.345     ;
; -15.995 ; matmul:matmul_inst|y[1][24] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.360     ;
; -15.992 ; matmul:matmul_inst|y[0][0]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.287      ; 17.318     ;
; -15.989 ; matmul:matmul_inst|y[0][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.299      ; 17.327     ;
; -15.904 ; matmul:matmul_inst|y[3][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.264      ; 17.207     ;
; -15.852 ; matmul:matmul_inst|y[3][18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.269      ; 17.160     ;
; -15.840 ; matmul:matmul_inst|y[1][8]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.205     ;
; -15.840 ; matmul:matmul_inst|y[1][16] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.205     ;
; -15.840 ; matmul:matmul_inst|y[1][3]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.205     ;
; -15.839 ; matmul:matmul_inst|y[1][9]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.204     ;
; -15.832 ; matmul:matmul_inst|y[1][0]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.322      ; 17.193     ;
; -15.828 ; matmul:matmul_inst|y[1][13] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.193     ;
; -15.828 ; matmul:matmul_inst|y[1][17] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.193     ;
; -15.826 ; matmul:matmul_inst|y[1][12] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.191     ;
; -15.817 ; matmul:matmul_inst|y[1][6]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.182     ;
; -15.814 ; matmul:matmul_inst|y[1][2]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.179     ;
; -15.813 ; matmul:matmul_inst|y[1][10] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.178     ;
; -15.812 ; matmul:matmul_inst|y[1][14] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.177     ;
; -15.808 ; matmul:matmul_inst|y[1][11] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.173     ;
; -15.805 ; matmul:matmul_inst|y[1][15] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.170     ;
; -15.792 ; matmul:matmul_inst|y[1][1]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.157     ;
; -15.791 ; matmul:matmul_inst|y[1][26] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.156     ;
; -15.780 ; matmul:matmul_inst|y[2][3]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.115     ;
; -15.776 ; matmul:matmul_inst|y[1][28] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.141     ;
; -15.775 ; matmul:matmul_inst|y[2][1]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.110     ;
; -15.772 ; matmul:matmul_inst|y[1][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.137     ;
; -15.771 ; matmul:matmul_inst|y[2][16] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.106     ;
; -15.769 ; matmul:matmul_inst|y[2][11] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.104     ;
; -15.765 ; matmul:matmul_inst|y[2][8]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.100     ;
; -15.765 ; matmul:matmul_inst|y[1][23] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.130     ;
; -15.762 ; matmul:matmul_inst|y[2][15] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.097     ;
; -15.761 ; matmul:matmul_inst|y[2][0]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.292      ; 17.092     ;
; -15.759 ; matmul:matmul_inst|y[1][18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.124     ;
; -15.757 ; matmul:matmul_inst|y[1][21] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.122     ;
; -15.755 ; matmul:matmul_inst|y[1][20] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.120     ;
; -15.749 ; matmul:matmul_inst|y[2][5]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.292      ; 17.080     ;
; -15.749 ; matmul:matmul_inst|y[2][6]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.084     ;
; -15.744 ; matmul:matmul_inst|y[1][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.109     ;
; -15.744 ; matmul:matmul_inst|y[0][18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.299      ; 17.082     ;
; -15.744 ; matmul:matmul_inst|y[0][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.299      ; 17.082     ;
; -15.741 ; matmul:matmul_inst|y[1][30] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.106     ;
; -15.736 ; matmul:matmul_inst|y[1][29] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.101     ;
; -15.735 ; matmul:matmul_inst|y[0][21] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.299      ; 17.073     ;
; -15.729 ; matmul:matmul_inst|y[2][12] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.064     ;
; -15.726 ; matmul:matmul_inst|y[1][31] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.091     ;
; -15.725 ; matmul:matmul_inst|y[2][9]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.060     ;
; -15.725 ; matmul:matmul_inst|y[1][25] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.090     ;
; -15.724 ; matmul:matmul_inst|y[1][22] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.326      ; 17.089     ;
; -15.722 ; matmul:matmul_inst|y[0][14] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.287      ; 17.048     ;
; -15.721 ; matmul:matmul_inst|y[2][10] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.056     ;
; -15.720 ; matmul:matmul_inst|y[2][7]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.055     ;
; -15.720 ; matmul:matmul_inst|y[2][14] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.055     ;
; -15.720 ; matmul:matmul_inst|y[2][2]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.055     ;
; -15.719 ; matmul:matmul_inst|y[0][15] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.287      ; 17.045     ;
; -15.719 ; matmul:matmul_inst|y[2][17] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.296      ; 17.054     ;
; -15.718 ; matmul:matmul_inst|y[2][4]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.292      ; 17.049     ;
; -15.715 ; matmul:matmul_inst|y[0][26] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.299      ; 17.053     ;
; -15.711 ; matmul:matmul_inst|y[0][6]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.287      ; 17.037     ;
; -15.699 ; matmul:matmul_inst|y[0][17] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.287      ; 17.025     ;
; -15.697 ; matmul:matmul_inst|y[0][4]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.287      ; 17.023     ;
; -15.693 ; matmul:matmul_inst|y[0][8]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.287      ; 17.019     ;
; -15.671 ; matmul:matmul_inst|y[0][7]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.287      ; 16.997     ;
; -15.667 ; matmul:matmul_inst|y[2][26] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.996     ;
; -15.664 ; matmul:matmul_inst|y[3][1]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.267      ; 16.970     ;
; -15.659 ; matmul:matmul_inst|y[2][24] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.988     ;
; -15.658 ; matmul:matmul_inst|y[2][25] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.987     ;
; -15.654 ; matmul:matmul_inst|y[2][28] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.286      ; 16.979     ;
; -15.653 ; matmul:matmul_inst|y[2][29] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.982     ;
; -15.643 ; matmul:matmul_inst|y[2][22] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.972     ;
; -15.641 ; matmul:matmul_inst|y[2][30] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.970     ;
; -15.636 ; matmul:matmul_inst|y[3][29] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.264      ; 16.939     ;
; -15.633 ; matmul:matmul_inst|y[2][20] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.962     ;
; -15.632 ; matmul:matmul_inst|y[2][23] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.961     ;
; -15.624 ; matmul:matmul_inst|y[2][18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.953     ;
; -15.613 ; matmul:matmul_inst|y[1][4]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18]                                                               ; clock        ; clock       ; 1.000        ; 0.415      ; 17.030     ;
; -15.612 ; matmul:matmul_inst|y[2][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.941     ;
; -15.610 ; matmul:matmul_inst|y[2][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.939     ;
; -15.610 ; matmul:matmul_inst|y[2][21] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.939     ;
; -15.610 ; matmul:matmul_inst|y[2][31] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.290      ; 16.939     ;
; -15.608 ; matmul:matmul_inst|y[3][31] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.264      ; 16.911     ;
; -15.607 ; matmul:matmul_inst|y[0][5]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.287      ; 16.933     ;
; -15.605 ; matmul:matmul_inst|y[3][25] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.264      ; 16.908     ;
; -15.605 ; matmul:matmul_inst|y[3][30] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.264      ; 16.908     ;
; -15.603 ; matmul:matmul_inst|y[3][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.264      ; 16.906     ;
; -15.596 ; matmul:matmul_inst|y[3][26] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.264      ; 16.899     ;
; -15.595 ; matmul:matmul_inst|y[0][13] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.295      ; 16.929     ;
; -15.594 ; matmul:matmul_inst|y[3][24] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.264      ; 16.897     ;
; -15.589 ; matmul:matmul_inst|y[3][28] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.264      ; 16.892     ;
; -15.586 ; matmul:matmul_inst|y[0][10] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.301      ; 16.926     ;
; -15.585 ; matmul:matmul_inst|y[3][20] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.264      ; 16.888     ;
; -15.585 ; matmul:matmul_inst|y[1][7]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18]                                                               ; clock        ; clock       ; 1.000        ; 0.419      ; 17.006     ;
; -15.582 ; matmul:matmul_inst|y[3][23] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.269      ; 16.890     ;
; -15.579 ; matmul:matmul_inst|y[1][5]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18]                                                               ; clock        ; clock       ; 1.000        ; 0.415      ; 16.996     ;
; -15.576 ; matmul:matmul_inst|y[1][4]  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[20]                                                               ; clock        ; clock       ; 1.000        ; 0.415      ; 16.993     ;
; -15.574 ; matmul:matmul_inst|y[3][21] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.269      ; 16.882     ;
; -15.573 ; matmul:matmul_inst|y[3][22] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.264      ; 16.876     ;
+---------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.395 ; matmul:matmul_inst|y_state                                               ; matmul:matmul_inst|y_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; matmul:matmul_inst|done_y                                                ; matmul:matmul_inst|done_y                                                                                                               ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; matmul:matmul_inst|j[0]                                                  ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.079      ; 0.669      ;
; 0.396 ; matmul:matmul_inst|j[2]                                                  ; matmul:matmul_inst|j[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; matmul:matmul_inst|j[1]                                                  ; matmul:matmul_inst|j[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; matmul:matmul_inst|done_x                                                ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|x_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 0.669      ;
; 0.397 ; matmul:matmul_inst|done_o                                                ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; matmul:matmul_inst|yk[1]                                                 ; matmul:matmul_inst|yk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; matmul:matmul_inst|yk[2]                                                 ; matmul:matmul_inst|yk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|i[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; matmul:matmul_inst|i[2]                                                  ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|i[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.669      ;
; 0.411 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|xk[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.078      ; 0.684      ;
; 0.412 ; matmul:matmul_inst|yk[0]                                                 ; matmul:matmul_inst|yk[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 0.684      ;
; 0.462 ; matmul:matmul_inst|yk[1]                                                 ; matmul:matmul_inst|yk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 0.734      ;
; 0.464 ; matmul:matmul_inst|j[1]                                                  ; matmul:matmul_inst|j[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.078      ; 0.737      ;
; 0.479 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|i[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.751      ;
; 0.481 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.753      ;
; 0.492 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.079      ; 0.766      ;
; 0.542 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.078      ; 0.815      ;
; 0.544 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|xk[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.078      ; 0.817      ;
; 0.626 ; matmul:matmul_inst|yk[0]                                                 ; matmul:matmul_inst|yk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 0.898      ;
; 0.701 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|y_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.079      ; 0.975      ;
; 0.713 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 0.985      ;
; 0.724 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|done_y                                                                                                               ; clock        ; clock       ; 0.000        ; 0.079      ; 0.998      ;
; 0.728 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|i[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.000      ;
; 0.729 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.077      ; 1.001      ;
; 0.759 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[15] ; matmul:matmul_inst|y[0][2]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 1.032      ;
; 0.760 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[13] ; matmul:matmul_inst|y[0][0]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 1.033      ;
; 0.760 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[19] ; matmul:matmul_inst|y[0][6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 1.033      ;
; 0.760 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[20] ; matmul:matmul_inst|y[0][7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 1.033      ;
; 0.835 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|i[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.107      ;
; 0.835 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.107      ;
; 0.864 ; matmul:matmul_inst|yk[1]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.360      ; 1.454      ;
; 0.866 ; matmul:matmul_inst|y_state                                               ; matmul:matmul_inst|done_y                                                                                                               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.140      ;
; 0.867 ; matmul:matmul_inst|yk[2]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.360      ; 1.457      ;
; 0.889 ; matmul:matmul_inst|yk[0]                                                 ; matmul:matmul_inst|yk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 1.161      ;
; 0.919 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[13] ; matmul:matmul_inst|y[2][0]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 1.187      ;
; 0.921 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[17] ; matmul:matmul_inst|y[0][4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 1.194      ;
; 0.923 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[18] ; matmul:matmul_inst|y[0][5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 1.196      ;
; 0.939 ; matmul:matmul_inst|j[2]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.070      ; 1.204      ;
; 0.944 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.078      ; 1.217      ;
; 0.945 ; matmul:matmul_inst|j[0]                                                  ; matmul:matmul_inst|j[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.087      ; 1.227      ;
; 0.949 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|xk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.078      ; 1.222      ;
; 0.987 ; matmul:matmul_inst|yk[2]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[12]                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 1.259      ;
; 0.989 ; matmul:matmul_inst|yk[0]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[8]                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.261      ;
; 0.991 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 1.263      ;
; 1.003 ; matmul:matmul_inst|done_y                                                ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.079      ; 1.277      ;
; 1.012 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.077      ; 1.284      ;
; 1.016 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.078      ; 1.289      ;
; 1.028 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|xk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.078      ; 1.301      ;
; 1.034 ; matmul:matmul_inst|done_y                                                ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.079      ; 1.308      ;
; 1.036 ; matmul:matmul_inst|done_y                                                ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.079      ; 1.310      ;
; 1.052 ; matmul:matmul_inst|yk[1]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[12]                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 1.324      ;
; 1.071 ; matmul:matmul_inst|i[2]                                                  ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 1.343      ;
; 1.090 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 1.362      ;
; 1.092 ; matmul:matmul_inst|i[2]                                                  ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.077      ; 1.364      ;
; 1.093 ; matmul:matmul_inst|yk[0]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.360      ; 1.683      ;
; 1.111 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.077      ; 1.383      ;
; 1.129 ; matmul:matmul_inst|i[2]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[11]                                                                ; clock        ; clock       ; 0.000        ; 0.102      ; 1.426      ;
; 1.151 ; matmul:matmul_inst|xk[2]                                                 ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.078      ; 1.424      ;
; 1.152 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.079      ; 1.426      ;
; 1.155 ; matmul:matmul_inst|start_y                                               ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.079      ; 1.429      ;
; 1.158 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.437      ; 1.825      ;
; 1.158 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|xk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.078      ; 1.431      ;
; 1.158 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.079      ; 1.432      ;
; 1.159 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.456      ;
; 1.163 ; matmul:matmul_inst|xk[2]                                                 ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.078      ; 1.436      ;
; 1.175 ; matmul:matmul_inst|xk[2]                                                 ; matmul:matmul_inst|x_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 1.448      ;
; 1.179 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.078      ; 1.452      ;
; 1.184 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.098      ; 1.477      ;
; 1.185 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.098      ; 1.478      ;
; 1.186 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.098      ; 1.479      ;
; 1.187 ; matmul:matmul_inst|j[0]                                                  ; matmul:matmul_inst|j[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.087      ; 1.469      ;
; 1.201 ; matmul:matmul_inst|i[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.098      ; 1.494      ;
; 1.232 ; matmul:matmul_inst|i[1]                                                  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.383      ; 1.845      ;
; 1.238 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[17] ; matmul:matmul_inst|y[2][4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.073      ; 1.506      ;
; 1.248 ; matmul:matmul_inst|i[1]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.102      ; 1.545      ;
; 1.254 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.098      ; 1.547      ;
; 1.259 ; matmul:matmul_inst|done_y                                                ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.079      ; 1.533      ;
; 1.261 ; matmul:matmul_inst|done_y                                                ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.079      ; 1.535      ;
; 1.270 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.078      ; 1.543      ;
; 1.278 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[11]                                                                ; clock        ; clock       ; 0.000        ; 0.102      ; 1.575      ;
; 1.280 ; matmul:matmul_inst|start_x                                               ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.083      ; 1.558      ;
; 1.285 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.098      ; 1.578      ;
; 1.294 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|x_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.078      ; 1.567      ;
; 1.311 ; matmul:matmul_inst|start_x                                               ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.083      ; 1.589      ;
; 1.313 ; matmul:matmul_inst|start_x                                               ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.083      ; 1.591      ;
; 1.315 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[14] ; matmul:matmul_inst|y[0][25]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.082      ; 1.592      ;
; 1.324 ; matmul:matmul_inst|yk[2]                                                 ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.355      ; 1.909      ;
; 1.324 ; matmul:matmul_inst|j[1]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[3]                                                                 ; clock        ; clock       ; 0.000        ; 0.070      ; 1.589      ;
; 1.340 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.082      ; 1.617      ;
; 1.340 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.082      ; 1.617      ;
; 1.342 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.082      ; 1.619      ;
; 1.373 ; matmul:matmul_inst|yk[1]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[10]                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 1.645      ;
; 1.375 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[13] ; matmul:matmul_inst|y[0][24]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.082      ; 1.652      ;
; 1.375 ; matmul:matmul_inst|i[2]                                                  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.383      ; 1.988      ;
; 1.378 ; matmul:matmul_inst|yk[1]                                                 ; bram_block:y_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.355      ; 1.963      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -6.923 ; -2186.018         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.183 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1153.533                       ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                                                 ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.923 ; matmul:matmul_inst|y[2][13] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 8.089      ;
; -6.921 ; matmul:matmul_inst|y[3][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.137      ; 8.067      ;
; -6.894 ; matmul:matmul_inst|y[3][18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.142      ; 8.045      ;
; -6.892 ; matmul:matmul_inst|y[1][24] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 8.087      ;
; -6.867 ; matmul:matmul_inst|y[1][7]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 8.062      ;
; -6.864 ; matmul:matmul_inst|y[1][4]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.182      ; 8.055      ;
; -6.863 ; matmul:matmul_inst|y[0][2]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.149      ; 8.021      ;
; -6.857 ; matmul:matmul_inst|y[1][5]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.182      ; 8.048      ;
; -6.846 ; matmul:matmul_inst|y[0][0]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.149      ; 8.004      ;
; -6.829 ; matmul:matmul_inst|y[2][3]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.995      ;
; -6.827 ; matmul:matmul_inst|y[2][1]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.993      ;
; -6.826 ; matmul:matmul_inst|y[2][0]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.153      ; 7.988      ;
; -6.825 ; matmul:matmul_inst|y[2][16] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.991      ;
; -6.824 ; matmul:matmul_inst|y[2][15] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.990      ;
; -6.820 ; matmul:matmul_inst|y[2][11] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.986      ;
; -6.819 ; matmul:matmul_inst|y[2][8]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.985      ;
; -6.817 ; matmul:matmul_inst|y[2][5]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.153      ; 7.979      ;
; -6.815 ; matmul:matmul_inst|y[3][29] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.137      ; 7.961      ;
; -6.814 ; matmul:matmul_inst|y[2][6]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.980      ;
; -6.809 ; matmul:matmul_inst|y[1][26] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 8.004      ;
; -6.808 ; matmul:matmul_inst|y[2][12] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.974      ;
; -6.807 ; matmul:matmul_inst|y[2][9]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.973      ;
; -6.805 ; matmul:matmul_inst|y[2][4]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.153      ; 7.967      ;
; -6.804 ; matmul:matmul_inst|y[2][7]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.970      ;
; -6.804 ; matmul:matmul_inst|y[2][2]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.970      ;
; -6.803 ; matmul:matmul_inst|y[3][31] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.137      ; 7.949      ;
; -6.803 ; matmul:matmul_inst|y[2][17] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.969      ;
; -6.803 ; matmul:matmul_inst|y[0][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.162      ; 7.974      ;
; -6.802 ; matmul:matmul_inst|y[3][30] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.137      ; 7.948      ;
; -6.802 ; matmul:matmul_inst|y[2][10] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.968      ;
; -6.801 ; matmul:matmul_inst|y[2][14] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.157      ; 7.967      ;
; -6.800 ; matmul:matmul_inst|y[3][25] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.137      ; 7.946      ;
; -6.800 ; matmul:matmul_inst|y[3][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.137      ; 7.946      ;
; -6.799 ; matmul:matmul_inst|y[1][23] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.994      ;
; -6.797 ; matmul:matmul_inst|y[1][28] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.992      ;
; -6.796 ; matmul:matmul_inst|y[1][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.991      ;
; -6.795 ; matmul:matmul_inst|y[3][24] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.137      ; 7.941      ;
; -6.794 ; matmul:matmul_inst|y[1][20] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.989      ;
; -6.793 ; matmul:matmul_inst|y[1][18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.988      ;
; -6.793 ; matmul:matmul_inst|y[1][21] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.988      ;
; -6.791 ; matmul:matmul_inst|y[3][23] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.142      ; 7.942      ;
; -6.791 ; matmul:matmul_inst|y[3][26] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.137      ; 7.937      ;
; -6.790 ; matmul:matmul_inst|y[3][1]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.139      ; 7.938      ;
; -6.789 ; matmul:matmul_inst|y[3][20] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.137      ; 7.935      ;
; -6.788 ; matmul:matmul_inst|y[3][22] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.137      ; 7.934      ;
; -6.788 ; matmul:matmul_inst|y[3][28] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.137      ; 7.934      ;
; -6.785 ; matmul:matmul_inst|y[3][21] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.142      ; 7.936      ;
; -6.785 ; matmul:matmul_inst|y[1][29] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.980      ;
; -6.782 ; matmul:matmul_inst|y[1][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.977      ;
; -6.782 ; matmul:matmul_inst|y[1][30] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.977      ;
; -6.779 ; matmul:matmul_inst|y[1][25] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.974      ;
; -6.778 ; matmul:matmul_inst|y[1][22] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.973      ;
; -6.777 ; matmul:matmul_inst|y[1][31] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.972      ;
; -6.775 ; matmul:matmul_inst|y[2][26] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.935      ;
; -6.772 ; matmul:matmul_inst|y[1][9]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.967      ;
; -6.772 ; matmul:matmul_inst|y[1][3]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.967      ;
; -6.772 ; matmul:matmul_inst|y[2][29] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.932      ;
; -6.771 ; matmul:matmul_inst|y[2][25] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.931      ;
; -6.769 ; matmul:matmul_inst|y[2][24] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.929      ;
; -6.768 ; matmul:matmul_inst|y[1][0]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.182      ; 7.959      ;
; -6.767 ; matmul:matmul_inst|y[2][30] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.927      ;
; -6.766 ; matmul:matmul_inst|y[2][28] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.148      ; 7.923      ;
; -6.765 ; matmul:matmul_inst|y[1][8]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.960      ;
; -6.765 ; matmul:matmul_inst|y[1][16] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.960      ;
; -6.765 ; matmul:matmul_inst|y[2][22] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.925      ;
; -6.763 ; matmul:matmul_inst|y[1][13] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.958      ;
; -6.763 ; matmul:matmul_inst|y[1][17] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.958      ;
; -6.762 ; matmul:matmul_inst|y[1][12] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.957      ;
; -6.760 ; matmul:matmul_inst|y[2][20] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.920      ;
; -6.759 ; matmul:matmul_inst|y[2][23] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.919      ;
; -6.756 ; matmul:matmul_inst|y[1][6]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.951      ;
; -6.756 ; matmul:matmul_inst|y[1][15] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.951      ;
; -6.754 ; matmul:matmul_inst|y[2][18] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.914      ;
; -6.753 ; matmul:matmul_inst|y[1][2]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.948      ;
; -6.752 ; matmul:matmul_inst|y[1][10] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.947      ;
; -6.752 ; matmul:matmul_inst|y[2][31] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.912      ;
; -6.751 ; matmul:matmul_inst|y[1][14] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.946      ;
; -6.751 ; matmul:matmul_inst|y[2][27] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.911      ;
; -6.750 ; matmul:matmul_inst|y[1][11] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.945      ;
; -6.750 ; matmul:matmul_inst|y[2][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.910      ;
; -6.750 ; matmul:matmul_inst|y[2][21] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.151      ; 7.910      ;
; -6.748 ; matmul:matmul_inst|y[1][1]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.186      ; 7.943      ;
; -6.746 ; matmul:matmul_inst|y[2][13] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18]                                                               ; clock        ; clock       ; 1.000        ; 0.172      ; 7.905      ;
; -6.744 ; matmul:matmul_inst|y[3][19] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18]                                                               ; clock        ; clock       ; 1.000        ; 0.152      ; 7.883      ;
; -6.734 ; matmul:matmul_inst|y[2][13] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[19]                                                               ; clock        ; clock       ; 1.000        ; 0.172      ; 7.893      ;
; -6.732 ; matmul:matmul_inst|y[3][19] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[19]                                                               ; clock        ; clock       ; 1.000        ; 0.152      ; 7.871      ;
; -6.730 ; matmul:matmul_inst|y[2][13] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[20]                                                               ; clock        ; clock       ; 1.000        ; 0.172      ; 7.889      ;
; -6.730 ; matmul:matmul_inst|y[0][14] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.149      ; 7.888      ;
; -6.728 ; matmul:matmul_inst|y[3][19] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[20]                                                               ; clock        ; clock       ; 1.000        ; 0.152      ; 7.867      ;
; -6.727 ; matmul:matmul_inst|y[0][15] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.149      ; 7.885      ;
; -6.723 ; matmul:matmul_inst|y[0][17] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.149      ; 7.881      ;
; -6.721 ; matmul:matmul_inst|y[0][6]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.149      ; 7.879      ;
; -6.717 ; matmul:matmul_inst|y[3][18] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18]                                                               ; clock        ; clock       ; 1.000        ; 0.157      ; 7.861      ;
; -6.716 ; matmul:matmul_inst|y[1][24] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[19]                                                               ; clock        ; clock       ; 1.000        ; 0.201      ; 7.904      ;
; -6.714 ; matmul:matmul_inst|y[0][4]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.149      ; 7.872      ;
; -6.712 ; matmul:matmul_inst|y[1][24] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[18]                                                               ; clock        ; clock       ; 1.000        ; 0.201      ; 7.900      ;
; -6.707 ; matmul:matmul_inst|y[0][8]  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.149      ; 7.865      ;
; -6.705 ; matmul:matmul_inst|y[3][18] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[19]                                                               ; clock        ; clock       ; 1.000        ; 0.157      ; 7.849      ;
; -6.702 ; matmul:matmul_inst|y[0][19] ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock        ; clock       ; 1.000        ; 0.162      ; 7.873      ;
; -6.701 ; matmul:matmul_inst|y[3][18] ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[20]                                                               ; clock        ; clock       ; 1.000        ; 0.157      ; 7.845      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; matmul:matmul_inst|y_state                                               ; matmul:matmul_inst|y_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; matmul:matmul_inst|done_y                                                ; matmul:matmul_inst|done_y                                                                                                               ; clock        ; clock       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; matmul:matmul_inst|j[2]                                                  ; matmul:matmul_inst|j[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; matmul:matmul_inst|j[1]                                                  ; matmul:matmul_inst|j[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; matmul:matmul_inst|j[0]                                                  ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; matmul:matmul_inst|done_o                                                ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|i[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; matmul:matmul_inst|i[2]                                                  ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|i[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; matmul:matmul_inst|done_x                                                ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|x_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; matmul:matmul_inst|yk[1]                                                 ; matmul:matmul_inst|yk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; matmul:matmul_inst|yk[2]                                                 ; matmul:matmul_inst|yk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.307      ;
; 0.191 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|xk[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; matmul:matmul_inst|yk[0]                                                 ; matmul:matmul_inst|yk[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.314      ;
; 0.201 ; matmul:matmul_inst|j[1]                                                  ; matmul:matmul_inst|j[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; matmul:matmul_inst|yk[1]                                                 ; matmul:matmul_inst|yk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.324      ;
; 0.205 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.329      ;
; 0.210 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|i[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.039      ; 0.333      ;
; 0.212 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.039      ; 0.335      ;
; 0.231 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.039      ; 0.354      ;
; 0.235 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|xk[0]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.358      ;
; 0.268 ; matmul:matmul_inst|yk[0]                                                 ; matmul:matmul_inst|yk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.390      ;
; 0.304 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|y_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.040      ; 0.428      ;
; 0.308 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.039      ; 0.431      ;
; 0.314 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|done_y                                                                                                               ; clock        ; clock       ; 0.000        ; 0.040      ; 0.438      ;
; 0.317 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|i[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.039      ; 0.440      ;
; 0.318 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.039      ; 0.441      ;
; 0.342 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|i[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.039      ; 0.465      ;
; 0.342 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|i[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.039      ; 0.465      ;
; 0.347 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[15] ; matmul:matmul_inst|y[0][2]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.040      ; 0.471      ;
; 0.348 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[13] ; matmul:matmul_inst|y[0][0]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.040      ; 0.472      ;
; 0.348 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[19] ; matmul:matmul_inst|y[0][6]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.040      ; 0.472      ;
; 0.348 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[20] ; matmul:matmul_inst|y[0][7]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.040      ; 0.472      ;
; 0.368 ; matmul:matmul_inst|yk[0]                                                 ; matmul:matmul_inst|yk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.490      ;
; 0.371 ; matmul:matmul_inst|y_state                                               ; matmul:matmul_inst|done_y                                                                                                               ; clock        ; clock       ; 0.000        ; 0.040      ; 0.495      ;
; 0.395 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.518      ;
; 0.400 ; matmul:matmul_inst|yk[2]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.188      ; 0.692      ;
; 0.402 ; matmul:matmul_inst|yk[1]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.188      ; 0.694      ;
; 0.403 ; matmul:matmul_inst|x_state                                               ; matmul:matmul_inst|xk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.526      ;
; 0.406 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[17] ; matmul:matmul_inst|y[0][4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.040      ; 0.530      ;
; 0.407 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[18] ; matmul:matmul_inst|y[0][5]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.040      ; 0.531      ;
; 0.422 ; matmul:matmul_inst|j[0]                                                  ; matmul:matmul_inst|j[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.049      ; 0.555      ;
; 0.424 ; matmul:matmul_inst|yk[2]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[12]                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.546      ;
; 0.425 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.039      ; 0.548      ;
; 0.428 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[13] ; matmul:matmul_inst|y[2][0]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; matmul:matmul_inst|yk[0]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[8]                                                                 ; clock        ; clock       ; 0.000        ; 0.038      ; 0.552      ;
; 0.430 ; matmul:matmul_inst|j[2]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.031      ; 0.545      ;
; 0.430 ; matmul:matmul_inst|i[1]                                                  ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.553      ;
; 0.441 ; matmul:matmul_inst|yk[1]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[12]                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.563      ;
; 0.459 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.582      ;
; 0.460 ; matmul:matmul_inst|i[2]                                                  ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.039      ; 0.583      ;
; 0.464 ; matmul:matmul_inst|done_y                                                ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.588      ;
; 0.465 ; matmul:matmul_inst|i[2]                                                  ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.588      ;
; 0.468 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|xk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.591      ;
; 0.470 ; matmul:matmul_inst|done_y                                                ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.594      ;
; 0.471 ; matmul:matmul_inst|done_y                                                ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.040      ; 0.595      ;
; 0.472 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|done_o                                                                                                               ; clock        ; clock       ; 0.000        ; 0.039      ; 0.595      ;
; 0.477 ; matmul:matmul_inst|i[0]                                                  ; matmul:matmul_inst|state                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.600      ;
; 0.485 ; matmul:matmul_inst|i[2]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[11]                                                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.631      ;
; 0.485 ; matmul:matmul_inst|yk[0]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.188      ; 0.777      ;
; 0.492 ; matmul:matmul_inst|xk[2]                                                 ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.039      ; 0.615      ;
; 0.494 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.237      ; 0.835      ;
; 0.499 ; matmul:matmul_inst|xk[2]                                                 ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.622      ;
; 0.502 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|xk[1]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.625      ;
; 0.503 ; matmul:matmul_inst|xk[2]                                                 ; matmul:matmul_inst|x_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.039      ; 0.626      ;
; 0.503 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.627      ;
; 0.506 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.062      ; 0.652      ;
; 0.510 ; matmul:matmul_inst|start_y                                               ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.634      ;
; 0.511 ; matmul:matmul_inst|start_y                                               ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.040      ; 0.635      ;
; 0.512 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|xk[2]                                                                                                                ; clock        ; clock       ; 0.000        ; 0.039      ; 0.635      ;
; 0.514 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.655      ;
; 0.516 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.657      ;
; 0.517 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.658      ;
; 0.521 ; matmul:matmul_inst|j[0]                                                  ; matmul:matmul_inst|j[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.049      ; 0.654      ;
; 0.535 ; matmul:matmul_inst|i[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.676      ;
; 0.548 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.039      ; 0.671      ;
; 0.550 ; matmul:matmul_inst|i[1]                                                  ; bram_block:x_inst|bram:\bram_blocks:2:bram_instance|altsyncram:mem_rtl_0|altsyncram_8ac1:auto_generated|ram_block1a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.211      ; 0.865      ;
; 0.554 ; matmul:matmul_inst|i[1]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.062      ; 0.700      ;
; 0.559 ; matmul:matmul_inst|xk[1]                                                 ; matmul:matmul_inst|x_state                                                                                                              ; clock        ; clock       ; 0.000        ; 0.039      ; 0.682      ;
; 0.560 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.057      ; 0.701      ;
; 0.560 ; matmul:matmul_inst|start_x                                               ; matmul:matmul_inst|j[0]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.045      ; 0.689      ;
; 0.564 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|j[2]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.066      ; 0.714      ;
; 0.564 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|j[1]                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.066      ; 0.714      ;
; 0.567 ; matmul:matmul_inst|start_x                                               ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.045      ; 0.696      ;
; 0.568 ; matmul:matmul_inst|start_x                                               ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.045      ; 0.697      ;
; 0.568 ; matmul:matmul_inst|state                                                 ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[11]                                                                ; clock        ; clock       ; 0.000        ; 0.062      ; 0.714      ;
; 0.576 ; matmul:matmul_inst|state                                                 ; matmul:matmul_inst|start_y                                                                                                              ; clock        ; clock       ; 0.000        ; 0.057      ; 0.717      ;
; 0.581 ; bram_block:y_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[17] ; matmul:matmul_inst|y[2][4]                                                                                                              ; clock        ; clock       ; 0.000        ; 0.036      ; 0.701      ;
; 0.583 ; matmul:matmul_inst|done_y                                                ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.707      ;
; 0.584 ; matmul:matmul_inst|done_y                                                ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.040      ; 0.708      ;
; 0.590 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[14] ; matmul:matmul_inst|y[0][25]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.044      ; 0.718      ;
; 0.601 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:0:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.046      ; 0.731      ;
; 0.601 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:1:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.046      ; 0.731      ;
; 0.601 ; matmul:matmul_inst|xk[0]                                                 ; matmul:matmul_inst|done_x                                                                                                               ; clock        ; clock       ; 0.000        ; 0.039      ; 0.724      ;
; 0.602 ; matmul:matmul_inst|j[0]                                                  ; bram_block:z_inst|bram:\bram_blocks:2:bram_instance|mem_rtl_0_bypass[1]                                                                 ; clock        ; clock       ; 0.000        ; 0.046      ; 0.732      ;
; 0.605 ; matmul:matmul_inst|j[1]                                                  ; bram_block:z_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[3]                                                                 ; clock        ; clock       ; 0.000        ; 0.031      ; 0.720      ;
; 0.607 ; matmul:matmul_inst|yk[0]                                                 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[12]                                                                ; clock        ; clock       ; 0.000        ; 0.038      ; 0.729      ;
; 0.611 ; bram_block:y_inst|bram:\bram_blocks:3:bram_instance|mem_rtl_0_bypass[13] ; matmul:matmul_inst|y[0][24]                                                                                                             ; clock        ; clock       ; 0.000        ; 0.044      ; 0.739      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -17.408   ; 0.183 ; N/A      ; N/A     ; -4.000              ;
;  clock           ; -17.408   ; 0.183 ; N/A      ; N/A     ; -4.000              ;
; Design-wide TNS  ; -6371.349 ; 0.0   ; 0.0      ; 0.0     ; -2951.386           ;
;  clock           ; -6371.349 ; 0.000 ; N/A      ; N/A     ; -2951.386           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; done          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[16]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[17]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[18]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[19]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[20]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[21]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[22]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[23]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[24]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[25]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[26]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[27]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[28]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[29]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[30]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; z_dout[31]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z_rd_addr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z_rd_addr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z_rd_addr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z_rd_addr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z_rd_addr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; z_rd_addr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_wr_en[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_wr_addr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_wr_addr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_wr_addr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_wr_addr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_wr_addr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_wr_addr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_wr_en[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[16]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_wr_en[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[17]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_wr_en[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_wr_addr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_wr_addr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_wr_addr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_wr_addr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_wr_addr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_wr_addr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_wr_en[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[16]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_wr_en[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[17]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[18]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[19]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[20]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[21]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[22]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[23]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[24]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_wr_en[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[25]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[26]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[27]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[28]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[29]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[30]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; y_din[31]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[18]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[19]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[20]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[21]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[22]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[23]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[24]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_wr_en[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[25]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[26]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[27]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[28]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[29]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[30]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; x_din[31]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; z_dout[20]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[21]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[22]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[23]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[24]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[25]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[26]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[27]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[28]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[29]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[30]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[31]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; z_dout[20]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[21]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[22]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[23]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[24]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[25]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[26]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[27]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[28]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[29]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[30]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[31]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z_dout[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z_dout[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z_dout[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z_dout[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z_dout[16]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[17]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[18]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z_dout[19]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; z_dout[20]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z_dout[21]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[22]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[23]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; z_dout[24]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[25]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[26]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[27]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[28]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[29]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[30]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; z_dout[31]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 173248863 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 173248863 ; 0        ; 0        ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 92    ; 92   ;
; Unconstrained Input Port Paths  ; 1078  ; 1078 ;
; Unconstrained Output Ports      ; 33    ; 33   ;
; Unconstrained Output Port Paths ; 481   ; 481  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_en[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_en[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_en[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_en[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_en[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_en[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_en[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_en[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[16]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[17]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[18]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[19]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[20]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[21]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[22]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[23]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[24]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[25]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[26]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[27]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[28]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[29]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[30]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[31]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_din[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_addr[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_en[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_en[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_en[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; x_wr_en[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[16]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[17]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[18]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[19]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[20]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[21]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[22]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[23]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[24]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[25]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[26]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[27]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[28]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[29]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[30]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_din[31]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_addr[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_en[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_en[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_en[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; y_wr_en[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_rd_addr[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; done        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[16]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[17]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[18]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[19]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[20]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[21]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[22]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[23]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[24]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[25]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[26]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[27]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[28]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[29]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[30]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; z_dout[31]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Feb 04 09:05:57 2019
Info: Command: quartus_sta matmultop -c matmultop
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'matmultop.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -17.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.408           -6371.349 clock 
Info (332146): Worst-case hold slack is 0.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.446               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2951.386 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -16.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.099           -5909.321 clock 
Info (332146): Worst-case hold slack is 0.395
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.395               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2951.372 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.923
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.923           -2186.018 clock 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.183               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1153.533 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Mon Feb 04 09:06:01 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


