# namedportassociationconverter
converts Verilog module instantiations without named port association into Verilog module instantiations with named port association 

Instructions:
1. Put your module instantiation in a data.txt file in the same directory as the source code
2. Run the source code
3. The result should be in the data.txt

See python file for examples
