Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Sep  4 21:08:22 2022
| Host         : DESKTOP-J766HPL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file inverter_wrapper_timing_summary_routed.rpt -pb inverter_wrapper_timing_summary_routed.pb -rpx inverter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : inverter_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      9           
PDRC-190   Warning           Suboptimally placed synchronized register chain  1           
TIMING-16  Warning           Large setup violation                            51          
TIMING-18  Warning           Missing input or output delay                    7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.801     -260.499                     76                13061        0.013        0.000                      0                13061        3.750        0.000                       0                  4942  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -5.801     -260.499                     76                13049        0.013        0.000                      0                13049        3.750        0.000                       0                  4942  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.636        0.000                      0                   12        1.688        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           76  Failing Endpoints,  Worst Slack       -5.801ns,  Total Violation     -260.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.801ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.170ns  (logic 8.398ns (69.007%)  route 3.772ns (30.993%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.779     3.073    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X93Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.419     3.492 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.568     4.060    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/m_axis_data_tdata[11]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.016     8.076 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result/P[0]
                         net (fo=1, routed)           0.623     8.700    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result[0]
    SLICE_X93Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.824 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.354     9.178    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.758 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     9.758    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     9.872    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.986    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.299 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_17__0/O[3]
                         net (fo=3, routed)           0.443    10.742    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result_0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I1_O)        0.306    11.048 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.359    11.407    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/p_1_out[0]
    SLICE_X92Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.002 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.002    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.119 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.119    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.442 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_5__0/O[1]
                         net (fo=1, routed)           0.466    12.909    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_shifted0[10]
    SLICE_X93Y65         LUT3 (Prop_lut3_I0_O)        0.306    13.215 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    13.215    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_3__0_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.765 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.765    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.987 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__2/O[0]
                         net (fo=1, routed)           0.439    14.425    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_1_DCOUT[12]
    SLICE_X93Y68         LUT3 (Prop_lut3_I1_O)        0.299    14.724 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_3__0/O
                         net (fo=1, routed)           0.518    15.243    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0_0[13]
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.685    12.864    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/CLK
                         clock pessimism              0.267    13.132    
                         clock uncertainty           -0.154    12.977    
    DSP48_X3Y27          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -3.536     9.441    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                         -15.243    
  -------------------------------------------------------------------
                         slack                                 -5.801    

Slack (VIOLATED) :        -5.787ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.155ns  (logic 8.397ns (69.083%)  route 3.758ns (30.917%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.779     3.073    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X93Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.419     3.492 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.568     4.060    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/m_axis_data_tdata[11]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.016     8.076 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result/P[0]
                         net (fo=1, routed)           0.623     8.700    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result[0]
    SLICE_X93Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.824 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.354     9.178    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.758 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     9.758    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     9.872    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.986    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.299 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_17__0/O[3]
                         net (fo=3, routed)           0.443    10.742    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result_0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I1_O)        0.306    11.048 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.359    11.407    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/p_1_out[0]
    SLICE_X92Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.002 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.002    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.325 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.466    12.792    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_shifted0[6]
    SLICE_X93Y64         LUT3 (Prop_lut3_I0_O)        0.306    13.098 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    13.098    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_3__0_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.648 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.648    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.982 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1/O[1]
                         net (fo=1, routed)           0.551    14.533    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_1_DCOUT[9]
    SLICE_X93Y68         LUT3 (Prop_lut3_I1_O)        0.303    14.836 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_6__0/O
                         net (fo=1, routed)           0.392    15.228    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0_0[10]
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.685    12.864    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/CLK
                         clock pessimism              0.267    13.132    
                         clock uncertainty           -0.154    12.977    
    DSP48_X3Y27          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.536     9.441    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                         -15.228    
  -------------------------------------------------------------------
                         slack                                 -5.787    

Slack (VIOLATED) :        -5.763ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.131ns  (logic 8.156ns (67.231%)  route 3.975ns (32.769%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.779     3.073    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X93Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.419     3.492 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.568     4.060    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/m_axis_data_tdata[11]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.016     8.076 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result/P[0]
                         net (fo=1, routed)           0.623     8.700    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result[0]
    SLICE_X93Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.824 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.354     9.178    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.758 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     9.758    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     9.872    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.986    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.299 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_17__0/O[3]
                         net (fo=3, routed)           0.443    10.742    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result_0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I1_O)        0.306    11.048 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.359    11.407    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/p_1_out[0]
    SLICE_X92Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.002 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.002    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.325 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.466    12.792    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_shifted0[6]
    SLICE_X93Y64         LUT3 (Prop_lut3_I0_O)        0.306    13.098 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    13.098    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_3__0_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.738 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0/O[3]
                         net (fo=1, routed)           0.643    14.381    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_1_DCOUT[7]
    SLICE_X93Y69         LUT3 (Prop_lut3_I1_O)        0.306    14.687 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_8__0/O
                         net (fo=1, routed)           0.518    15.204    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0_0[8]
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.685    12.864    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/CLK
                         clock pessimism              0.267    13.132    
                         clock uncertainty           -0.154    12.977    
    DSP48_X3Y27          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536     9.441    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                         -15.204    
  -------------------------------------------------------------------
                         slack                                 -5.763    

Slack (VIOLATED) :        -5.745ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.113ns  (logic 8.514ns (70.287%)  route 3.599ns (29.713%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.779     3.073    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X93Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.419     3.492 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.568     4.060    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/m_axis_data_tdata[11]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.016     8.076 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result/P[0]
                         net (fo=1, routed)           0.623     8.700    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result[0]
    SLICE_X93Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.824 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.354     9.178    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.758 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     9.758    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     9.872    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.986    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.299 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_17__0/O[3]
                         net (fo=3, routed)           0.443    10.742    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result_0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I1_O)        0.306    11.048 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.359    11.407    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/p_1_out[0]
    SLICE_X92Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.002 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.002    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.119 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.119    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.442 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_5__0/O[1]
                         net (fo=1, routed)           0.466    12.909    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_shifted0[10]
    SLICE_X93Y65         LUT3 (Prop_lut3_I0_O)        0.306    13.215 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    13.215    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_3__0_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.765 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.765    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.099 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__2/O[1]
                         net (fo=1, routed)           0.407    14.506    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_1_DCOUT[13]
    SLICE_X93Y67         LUT3 (Prop_lut3_I1_O)        0.303    14.809 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_2__0/O
                         net (fo=1, routed)           0.378    15.186    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0_0[14]
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.685    12.864    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/CLK
                         clock pessimism              0.267    13.132    
                         clock uncertainty           -0.154    12.977    
    DSP48_X3Y27          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.536     9.441    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                         -15.186    
  -------------------------------------------------------------------
                         slack                                 -5.745    

Slack (VIOLATED) :        -5.724ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.092ns  (logic 8.418ns (69.614%)  route 3.674ns (30.386%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.779     3.073    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X93Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.419     3.492 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.568     4.060    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/m_axis_data_tdata[11]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.016     8.076 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result/P[0]
                         net (fo=1, routed)           0.623     8.700    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result[0]
    SLICE_X93Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.824 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.354     9.178    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.758 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     9.758    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     9.872    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.986    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.299 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_17__0/O[3]
                         net (fo=3, routed)           0.443    10.742    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result_0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I1_O)        0.306    11.048 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.359    11.407    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/p_1_out[0]
    SLICE_X92Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.002 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.002    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.119 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    12.119    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0_n_0
    SLICE_X92Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.442 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_5__0/O[1]
                         net (fo=1, routed)           0.466    12.909    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_shifted0[10]
    SLICE_X93Y65         LUT3 (Prop_lut3_I0_O)        0.306    13.215 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000    13.215    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_i_3__0_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.765 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.765    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.004 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__2/O[2]
                         net (fo=1, routed)           0.484    14.488    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_1_DCOUT[14]
    SLICE_X93Y67         LUT3 (Prop_lut3_I1_O)        0.302    14.790 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_1__0/O
                         net (fo=1, routed)           0.376    15.165    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0_0[15]
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.685    12.864    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/CLK
                         clock pessimism              0.267    13.132    
                         clock uncertainty           -0.154    12.977    
    DSP48_X3Y27          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.536     9.441    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                         -15.165    
  -------------------------------------------------------------------
                         slack                                 -5.724    

Slack (VIOLATED) :        -5.701ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.028ns  (logic 8.567ns (71.228%)  route 3.461ns (28.772%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.781     3.075    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X94Y61         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y61         FDRE (Prop_fdre_C_Q)         0.478     3.553 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.547     4.100    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/m_axis_data_tdata[9]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.018     8.118 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_result/P[0]
                         net (fo=1, routed)           0.479     8.598    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_result[0]
    SLICE_X93Y60         LUT1 (Prop_lut1_I0_O)        0.124     8.722 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.353     9.075    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_33_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.670 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.670    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_28_n_0
    SLICE_X90Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.787    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_23_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.904    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_18_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.219 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_17/O[3]
                         net (fo=3, routed)           0.374    10.593    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/O[0]
    SLICE_X91Y64         LUT3 (Prop_lut3_I1_O)        0.307    10.900 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.330    11.229    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/p_1_out[0]
    SLICE_X91Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.809 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.809    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_6_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.143 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.439    12.582    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_shifted0[6]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.303    12.885 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.885    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_3_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.418 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.418    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_n_0
    SLICE_X92Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.535 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.535    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__1_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.858 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__2/O[1]
                         net (fo=1, routed)           0.410    14.269    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_0_DCOUT[13]
    SLICE_X93Y71         LUT3 (Prop_lut3_I1_O)        0.306    14.575 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_2/O
                         net (fo=1, routed)           0.528    15.103    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/B[14]
    DSP48_X3Y28          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.683    12.862    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    DSP48_X3Y28          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/CLK
                         clock pessimism              0.229    13.092    
                         clock uncertainty           -0.154    12.937    
    DSP48_X3Y28          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -3.536     9.401    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                         -15.103    
  -------------------------------------------------------------------
                         slack                                 -5.701    

Slack (VIOLATED) :        -5.687ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.055ns  (logic 8.301ns (68.857%)  route 3.754ns (31.143%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.779     3.073    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X93Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.419     3.492 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.568     4.060    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/m_axis_data_tdata[11]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.016     8.076 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result/P[0]
                         net (fo=1, routed)           0.623     8.700    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result[0]
    SLICE_X93Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.824 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.354     9.178    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.758 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     9.758    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     9.872    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.986    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.299 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_17__0/O[3]
                         net (fo=3, routed)           0.443    10.742    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result_0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I1_O)        0.306    11.048 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.359    11.407    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/p_1_out[0]
    SLICE_X92Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.002 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.002    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.325 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.466    12.792    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_shifted0[6]
    SLICE_X93Y64         LUT3 (Prop_lut3_I0_O)        0.306    13.098 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    13.098    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_3__0_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.648 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.648    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.887 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1/O[2]
                         net (fo=1, routed)           0.549    14.435    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_1_DCOUT[10]
    SLICE_X93Y68         LUT3 (Prop_lut3_I1_O)        0.302    14.737 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_5__0/O
                         net (fo=1, routed)           0.391    15.128    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0_0[11]
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.685    12.864    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/CLK
                         clock pessimism              0.267    13.132    
                         clock uncertainty           -0.154    12.977    
    DSP48_X3Y27          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -3.536     9.441    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                         -15.128    
  -------------------------------------------------------------------
                         slack                                 -5.687    

Slack (VIOLATED) :        -5.671ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.015ns  (logic 8.417ns (70.053%)  route 3.598ns (29.947%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 12.870 - 10.000 ) 
    Source Clock Delay      (SCD):    3.065ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.771     3.065    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X93Y69         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y69         FDRE (Prop_fdre_C_Q)         0.419     3.484 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.672     4.156    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/m_axis_data_tdata[11]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.016     8.172 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result/P[0]
                         net (fo=1, routed)           0.652     8.825    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result[0]
    SLICE_X97Y64         LUT1 (Prop_lut1_I0_O)        0.124     8.949 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.336     9.285    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_33_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.880 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1/CO[3]
                         net (fo=1, routed)           0.000     9.880    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_28__1_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.997 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1/CO[3]
                         net (fo=1, routed)           0.000     9.997    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_23__1_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.114 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1/CO[3]
                         net (fo=1, routed)           0.000    10.114    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_18__1_n_0
    SLICE_X94Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.429 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/dc_scaled_0_i_17__1/O[3]
                         net (fo=3, routed)           0.306    10.735    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_result_0[0]
    SLICE_X97Y66         LUT3 (Prop_lut3_I1_O)        0.307    11.042 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.323    11.365    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/p_1_out[0]
    SLICE_X95Y66         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.945 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    11.945    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry_i_6__1_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.279 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_5__1/O[1]
                         net (fo=1, routed)           0.440    12.718    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/scale_shifted0[6]
    SLICE_X96Y66         LUT3 (Prop_lut3_I0_O)        0.303    13.021 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    13.021    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_i_3__1_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.554 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.554    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__0_n_0
    SLICE_X96Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.671 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.671    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__1_n_0
    SLICE_X96Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.910 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_2/U0/u_dc_offset_carry__2/O[2]
                         net (fo=1, routed)           0.299    14.209    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_2_DCOUT[14]
    SLICE_X97Y68         LUT3 (Prop_lut3_I1_O)        0.301    14.510 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_1__1/O
                         net (fo=1, routed)           0.570    15.080    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0_0[15]
    DSP48_X4Y26          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.691    12.870    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    DSP48_X4Y26          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0/CLK
                         clock pessimism              0.229    13.100    
                         clock uncertainty           -0.154    12.945    
    DSP48_X4Y26          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.536     9.409    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.409    
                         arrival time                         -15.080    
  -------------------------------------------------------------------
                         slack                                 -5.671    

Slack (VIOLATED) :        -5.641ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.968ns  (logic 8.478ns (70.842%)  route 3.490ns (29.158%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 12.862 - 10.000 ) 
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.781     3.075    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X94Y61         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y61         FDRE (Prop_fdre_C_Q)         0.478     3.553 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.547     4.100    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/m_axis_data_tdata[9]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      4.018     8.118 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_result/P[0]
                         net (fo=1, routed)           0.479     8.598    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_result[0]
    SLICE_X93Y60         LUT1 (Prop_lut1_I0_O)        0.124     8.722 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.353     9.075    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_33_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     9.670 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.670    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_28_n_0
    SLICE_X90Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.787 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.787    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_23_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.904 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.904    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_18_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.219 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/dc_scaled_0_i_17/O[3]
                         net (fo=3, routed)           0.374    10.593    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/O[0]
    SLICE_X91Y64         LUT3 (Prop_lut3_I1_O)        0.307    10.900 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.330    11.229    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/p_1_out[0]
    SLICE_X91Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.809 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.809    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry_i_6_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.143 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.439    12.582    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/scale_shifted0[6]
    SLICE_X92Y67         LUT3 (Prop_lut3_I0_O)        0.303    12.885 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.885    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_i_3_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.418 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.418    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__0_n_0
    SLICE_X92Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.535 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.535    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__1_n_0
    SLICE_X92Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.774 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_0/U0/u_dc_offset_carry__2/O[2]
                         net (fo=1, routed)           0.438    14.212    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_0_DCOUT[14]
    SLICE_X93Y71         LUT3 (Prop_lut3_I1_O)        0.301    14.513 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_1/O
                         net (fo=1, routed)           0.530    15.043    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/B[15]
    DSP48_X3Y28          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.683    12.862    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    DSP48_X3Y28          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0/CLK
                         clock pessimism              0.229    13.092    
                         clock uncertainty           -0.154    12.937    
    DSP48_X3Y28          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.536     9.401    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.401    
                         arrival time                         -15.043    
  -------------------------------------------------------------------
                         slack                                 -5.641    

Slack (VIOLATED) :        -5.624ns  (required time - arrival time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.992ns  (logic 8.379ns (69.870%)  route 3.613ns (30.130%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=1 LUT1=1 LUT3=3)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 12.864 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.779     3.073    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/aclk
    SLICE_X93Y62         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.419     3.492 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.568     4.060    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/m_axis_data_tdata[11]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.016     8.076 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result/P[0]
                         net (fo=1, routed)           0.623     8.700    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result[0]
    SLICE_X93Y58         LUT1 (Prop_lut1_I0_O)        0.124     8.824 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33/O
                         net (fo=1, routed)           0.354     9.178    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_33_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.758 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0/CO[3]
                         net (fo=1, routed)           0.000     9.758    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_28__0_n_0
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     9.872    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_23__0_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     9.986    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_18__0_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.299 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/dc_scaled_0_i_17__0/O[3]
                         net (fo=3, routed)           0.443    10.742    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_result_0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I1_O)        0.306    11.048 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_7/O
                         net (fo=1, routed)           0.359    11.407    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/p_1_out[0]
    SLICE_X92Y62         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.002 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    12.002    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry_i_6__0_n_0
    SLICE_X92Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.325 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_5__0/O[1]
                         net (fo=1, routed)           0.466    12.792    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/scale_shifted0[6]
    SLICE_X93Y64         LUT3 (Prop_lut3_I0_O)        0.306    13.098 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    13.098    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_i_3__0_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.648 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.648    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__0_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.961 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_scaler_1/U0/u_dc_offset_carry__1/O[3]
                         net (fo=1, routed)           0.411    14.371    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaler_1_DCOUT[11]
    SLICE_X93Y67         LUT3 (Prop_lut3_I1_O)        0.306    14.677 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dc_mux_0/U0/dc_scaled_0_i_4__0/O
                         net (fo=1, routed)           0.388    15.065    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0_0[12]
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.685    12.864    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    DSP48_X3Y27          DSP48E1                                      r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0/CLK
                         clock pessimism              0.267    13.132    
                         clock uncertainty           -0.154    12.977    
    DSP48_X3Y27          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -3.536     9.441    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/dc_scaled_0
  -------------------------------------------------------------------
                         required time                          9.441    
                         arrival time                         -15.065    
  -------------------------------------------------------------------
                         slack                                 -5.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.138%)  route 0.202ns (58.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.546     0.882    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/s_axi_aclk
    SLICE_X52Y67         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.202     1.224    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[7]
    SLICE_X48Y69         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.814     1.180    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y69         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.066     1.211    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.313%)  route 0.218ns (60.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.550     0.886    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y60         FDRE                                         r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/Q
                         net (fo=2, routed)           0.218     1.244    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[23]
    SLICE_X49Y58         FDRE                                         r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.823     1.189    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X49Y58         FDRE                                         r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[23]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y58         FDRE (Hold_fdre_C_D)         0.070     1.224    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.357%)  route 0.217ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.546     0.882    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/s_axi_aclk
    SLICE_X53Y67         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[21]/Q
                         net (fo=1, routed)           0.217     1.240    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[10]
    SLICE_X49Y69         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.814     1.180    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X49Y69         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.070     1.215    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.291%)  route 0.207ns (49.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.551     0.887    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X50Y58         FDRE                                         r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[0]/Q
                         net (fo=2, routed)           0.207     1.257    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[63]_0[0]
    SLICE_X46Y57         LUT3 (Prop_lut3_I1_O)        0.045     1.302 r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.302    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_mux_out[0]
    SLICE_X46Y57         FDRE                                         r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.823     1.189    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/s_axi_lite_aclk
    SLICE_X46Y57         FDRE                                         r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y57         FDRE (Hold_fdre_C_D)         0.121     1.275    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.148ns (37.606%)  route 0.246ns (62.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.577     0.913    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.246     1.306    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[19]
    SLICE_X29Y101        FDRE                                         r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.931     1.297    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y101        FDRE (Hold_fdre_C_D)         0.013     1.275    inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.481%)  route 0.206ns (52.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.550     0.886    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y60         FDRE                                         r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[24]/Q
                         net (fo=2, routed)           0.206     1.232    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[23]
    SLICE_X48Y58         LUT3 (Prop_lut3_I0_O)        0.045     1.277 r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[23]_i_1/O
                         net (fo=1, routed)           0.000     1.277    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_mux_out[23]
    SLICE_X48Y58         FDRE                                         r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.823     1.189    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X48Y58         FDRE                                         r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[23]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y58         FDRE (Hold_fdre_C_D)         0.092     1.246    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.001%)  route 0.230ns (61.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.546     0.882    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/s_axi_aclk
    SLICE_X52Y67         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.230     1.253    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[9]
    SLICE_X48Y69         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.814     1.180    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y69         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.072     1.217    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.201%)  route 0.228ns (61.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.546     0.882    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/s_axi_aclk
    SLICE_X52Y67         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.228     1.251    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X48Y69         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.814     1.180    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y69         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X48Y69         FDRE (Hold_fdre_C_D)         0.070     1.215    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.307%)  route 0.198ns (60.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.550     0.886    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X51Y60         FDRE                                         r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[25]/Q
                         net (fo=2, routed)           0.198     1.211    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[24]
    SLICE_X49Y57         FDRE                                         r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.823     1.189    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axi_lite_aclk
    SLICE_X49Y57         FDRE                                         r  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[24]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.016     1.170    inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.246ns (58.458%)  route 0.175ns (41.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.555     0.891    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X46Y58         FDRE                                         r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.175     1.213    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTA_SHFT_REG[4]
    SLICE_X50Y57         LUT2 (Prop_lut2_I1_O)        0.098     1.311 r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_i_1/O
                         net (fo=1, routed)           0.000     1.311    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_A0
    SLICE_X50Y57         FDRE                                         r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.819     1.185    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clka
    SLICE_X50Y57         FDRE                                         r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.120     1.270    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y9   inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9   inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y10  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8   inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y68  inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.688ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.642ns (13.149%)  route 4.240ns (86.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          3.208     7.815    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y124        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.702    12.881    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y124        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y124        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.882ns  (logic 0.642ns (13.149%)  route 4.240ns (86.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          3.208     7.815    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y124        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.702    12.881    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y124        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y124        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.642ns (13.477%)  route 4.122ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          3.090     7.697    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.704    12.883    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X80Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.453    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.642ns (13.477%)  route 4.122ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          3.090     7.697    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.704    12.883    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X80Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.453    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.642ns (13.477%)  route 4.122ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          3.090     7.697    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.704    12.883    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X80Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.453    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.642ns (13.477%)  route 4.122ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          3.090     7.697    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.704    12.883    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X80Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.453    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.642ns (13.477%)  route 4.122ns (86.523%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          3.090     7.697    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.704    12.883    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X80Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.453    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.761ns  (required time - arrival time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 0.642ns (13.489%)  route 4.117ns (86.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          3.085     7.692    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.704    12.883    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X81Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X81Y126        FDCE (Recov_fdce_C_CLR)     -0.405    12.453    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  4.761    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.642ns (13.976%)  route 3.952ns (86.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          2.920     7.527    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y125        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.702    12.881    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y125        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.642ns (13.976%)  route 3.952ns (86.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 12.881 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          2.920     7.527    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y125        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.702    12.881    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y125        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.129    13.010    
                         clock uncertainty           -0.154    12.856    
    SLICE_X80Y125        FDCE (Recov_fdce_C_CLR)     -0.405    12.451    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -7.527    
  -------------------------------------------------------------------
                         slack                                  4.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.688ns  (arrival time - required time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.209ns (10.632%)  route 1.757ns (89.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.447     1.495    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.310     2.849    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y125        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.922     1.288    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y125        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.035     1.253    
    SLICE_X80Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.161    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.688ns  (arrival time - required time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.209ns (10.632%)  route 1.757ns (89.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.447     1.495    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.310     2.849    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y125        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.922     1.288    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y125        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.035     1.253    
    SLICE_X80Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.161    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.688ns  (arrival time - required time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.209ns (10.632%)  route 1.757ns (89.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.447     1.495    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.310     2.849    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y125        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.922     1.288    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y125        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.035     1.253    
    SLICE_X80Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.161    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.688ns  (arrival time - required time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.209ns (10.632%)  route 1.757ns (89.368%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.447     1.495    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.310     2.849    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y125        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.922     1.288    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y125        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.035     1.253    
    SLICE_X80Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.161    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.688    

Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.209ns (10.213%)  route 1.837ns (89.787%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.447     1.495    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.390     2.930    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X81Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.923     1.289    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X81Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]/C
                         clock pessimism             -0.035     1.254    
    SLICE_X81Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.162    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.209ns (10.191%)  route 1.842ns (89.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.447     1.495    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.395     2.934    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.923     1.289    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/C
                         clock pessimism             -0.035     1.254    
    SLICE_X80Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.162    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.209ns (10.191%)  route 1.842ns (89.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.447     1.495    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.395     2.934    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.923     1.289    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/C
                         clock pessimism             -0.035     1.254    
    SLICE_X80Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.162    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.209ns (10.191%)  route 1.842ns (89.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.447     1.495    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.395     2.934    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.923     1.289    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/C
                         clock pessimism             -0.035     1.254    
    SLICE_X80Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.162    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.209ns (10.191%)  route 1.842ns (89.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.447     1.495    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.395     2.934    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.923     1.289    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]/C
                         clock pessimism             -0.035     1.254    
    SLICE_X80Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.162    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.772ns  (arrival time - required time)
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.209ns (10.191%)  route 1.842ns (89.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.447     1.495    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.045     1.540 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.395     2.934    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X80Y126        FDCE                                         f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.923     1.289    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    SLICE_X80Y126        FDCE                                         r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/C
                         clock pessimism             -0.035     1.254    
    SLICE_X80Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.162    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.772    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.765ns  (logic 0.124ns (7.025%)  route 1.641ns (92.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  inverter_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.641     1.641    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.124     1.765 r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.765    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y93         FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.478     2.657    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y93         FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.045ns (6.428%)  route 0.655ns (93.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  inverter_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.655     0.655    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X45Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.700 r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.700    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y93         FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.824     1.190    inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y93         FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.918ns  (logic 0.610ns (15.569%)  route 3.308ns (84.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.651     2.945    inverter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y95         FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  inverter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.572     5.973    inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X45Y68         LUT1 (Prop_lut1_I0_O)        0.154     6.127 r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.736     6.863    inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X44Y62         FDRE                                         r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.474     2.653    inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X44Y62         FDRE                                         r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.215ns  (logic 0.642ns (19.966%)  route 2.573ns (80.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.541     6.148    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    RAMB18_X3Y38         FIFO18E1                                     f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.573     2.752    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y38         FIFO18E1                                     r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_tid/RDCLK

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.114ns  (logic 0.642ns (20.616%)  route 2.472ns (79.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.893     5.344    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X49Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.468 r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.579     6.047    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X50Y61         FDRE                                         r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.463     2.642    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X50Y61         FDRE                                         r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.779ns  (logic 0.642ns (23.102%)  route 2.137ns (76.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.032     4.483    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X54Y82         LUT1 (Prop_lut1_I0_O)        0.124     4.607 f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=15, routed)          1.105     5.712    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    RAMB18_X3Y36         FIFO18E1                                     f  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.572     2.751    inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/s_axis_aclk
    RAMB18_X3Y36         FIFO18E1                                     r  inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK

Slack:                    inf
  Source:                 inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.722ns  (logic 0.642ns (23.585%)  route 2.080ns (76.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.669     2.963    inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y47         FDRE                                         r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.262     4.743    inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.867 f  inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.818     5.685    inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y46         FDCE                                         f  inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.495     2.674    inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y46         FDCE                                         r  inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.722ns  (logic 0.642ns (23.585%)  route 2.080ns (76.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.669     2.963    inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y47         FDRE                                         r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.262     4.743    inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.867 f  inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.818     5.685    inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y46         FDCE                                         f  inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.495     2.674    inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y46         FDCE                                         r  inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.722ns  (logic 0.642ns (23.585%)  route 2.080ns (76.415%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.669     2.963    inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y47         FDRE                                         r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.262     4.743    inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.867 f  inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.818     5.685    inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y46         FDCE                                         f  inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.495     2.674    inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y46         FDCE                                         r  inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 inverter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.569ns  (logic 0.456ns (17.751%)  route 2.113ns (82.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.651     2.945    inverter_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y95         FDRE                                         r  inverter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  inverter_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          2.113     5.514    inverter_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X31Y82         FDRE                                         r  inverter_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.517     2.696    inverter_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X31Y82         FDRE                                         r  inverter_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.438ns  (logic 0.672ns (27.561%)  route 1.766ns (72.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.669     2.963    inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y47         FDRE                                         r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.262     4.743    inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.154     4.897 f  inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.504     5.401    inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y46         FDCE                                         f  inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.496     2.675    inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y46         FDCE                                         r  inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.438ns  (logic 0.672ns (27.561%)  route 1.766ns (72.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.669     2.963    inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X46Y47         FDRE                                         r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.518     3.481 r  inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=6, routed)           1.262     4.743    inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.154     4.897 f  inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.504     5.401    inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y46         FDCE                                         f  inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.496     2.675    inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y46         FDCE                                         r  inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.260%)  route 0.185ns (56.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.550     0.886    inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y66         FDRE                                         r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=3, routed)           0.185     1.212    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[27]
    SLICE_X49Y68         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.815     1.181    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X49Y68         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.501%)  route 0.191ns (57.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.549     0.885    inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y67         FDRE                                         r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/Q
                         net (fo=3, routed)           0.191     1.216    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[28]
    SLICE_X48Y68         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.815     1.181    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y68         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.852%)  route 0.188ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.552     0.888    inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y62         FDRE                                         r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=3, routed)           0.188     1.217    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[11]
    SLICE_X45Y62         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.820     1.186    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X45Y62         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.423%)  route 0.191ns (57.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.551     0.887    inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y65         FDRE                                         r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=3, routed)           0.191     1.219    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[22]
    SLICE_X47Y66         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.817     1.183    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y66         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.027%)  route 0.194ns (57.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.551     0.887    inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y65         FDRE                                         r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/Q
                         net (fo=3, routed)           0.194     1.222    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[23]
    SLICE_X46Y66         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.817     1.183    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X46Y66         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.144%)  route 0.194ns (57.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.552     0.888    inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y62         FDRE                                         r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=3, routed)           0.194     1.222    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[10]
    SLICE_X46Y65         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.818     1.184    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X46Y65         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.692%)  route 0.197ns (58.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.550     0.886    inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y66         FDRE                                         r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=3, routed)           0.197     1.224    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[26]
    SLICE_X48Y68         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.815     1.181    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X48Y68         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.195%)  route 0.201ns (58.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.552     0.888    inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y62         FDRE                                         r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=3, routed)           0.201     1.230    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[9]
    SLICE_X45Y64         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.819     1.185    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X45Y64         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.661%)  route 0.206ns (59.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.551     0.887    inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y64         FDRE                                         r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/Q
                         net (fo=3, routed)           0.206     1.233    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[18]
    SLICE_X46Y69         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.814     1.180    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X46Y69         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.151%)  route 0.210ns (59.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.551     0.887    inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y64         FDRE                                         r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  inverter_i/timebase_generator_0/U0/TMBASE_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=3, routed)           0.210     1.238    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[16]
    SLICE_X45Y68         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.815     1.181    inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X45Y68         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/ind_buf_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            indicator_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.825ns  (logic 4.031ns (45.676%)  route 4.794ns (54.324%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/ind_buf_reg/C
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  inverter_i/timebase_generator_0/U0/ind_buf_reg/Q
                         net (fo=2, routed)           4.794     5.250    indicator_0_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.575     8.825 r  indicator_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.825    indicator_0
    N15                                                               r  indicator_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.836ns (33.847%)  route 1.634ns (66.153%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/Q
                         net (fo=6, routed)           0.701     1.120    inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.419 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.423     1.842    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.118     1.960 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.510     2.470    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.836ns (33.847%)  route 1.634ns (66.153%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/Q
                         net (fo=6, routed)           0.701     1.120    inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.419 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.423     1.842    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.118     1.960 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.510     2.470    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.836ns (33.847%)  route 1.634ns (66.153%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/Q
                         net (fo=6, routed)           0.701     1.120    inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.419 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.423     1.842    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.118     1.960 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.510     2.470    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.836ns (33.847%)  route 1.634ns (66.153%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/Q
                         net (fo=6, routed)           0.701     1.120    inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.419 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.423     1.842    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.118     1.960 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.510     2.470    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.836ns (33.847%)  route 1.634ns (66.153%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/Q
                         net (fo=6, routed)           0.701     1.120    inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.419 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.423     1.842    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.118     1.960 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.510     2.470    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.836ns (33.847%)  route 1.634ns (66.153%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/Q
                         net (fo=6, routed)           0.701     1.120    inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.419 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.423     1.842    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.118     1.960 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.510     2.470    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.470ns  (logic 0.836ns (33.847%)  route 1.634ns (66.153%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/Q
                         net (fo=6, routed)           0.701     1.120    inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.419 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.423     1.842    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I0_O)        0.118     1.960 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.510     2.470    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.243ns  (logic 0.836ns (37.275%)  route 1.407ns (62.725%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/Q
                         net (fo=6, routed)           0.701     1.120    inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]
    SLICE_X46Y60         LUT6 (Prop_lut6_I1_O)        0.299     1.419 r  inverter_i/timebase_generator_0/U0/ind_buf_i_2/O
                         net (fo=2, routed)           0.706     2.125    inverter_i/timebase_generator_0/U0/ind_buf_i_2_n_0
    SLICE_X49Y63         LUT4 (Prop_lut4_I2_O)        0.118     2.243 r  inverter_i/timebase_generator_0/U0/ind_buf_i_1/O
                         net (fo=1, routed)           0.000     2.243    inverter_i/timebase_generator_0/U0/ind_buf_i_1_n_0
    SLICE_X49Y63         FDRE                                         r  inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.858ns  (logic 0.744ns (40.050%)  route 1.114ns (59.950%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/Q
                         net (fo=6, routed)           1.114     1.533    inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]
    SLICE_X46Y60         LUT5 (Prop_lut5_I0_O)        0.325     1.858 r  inverter_i/timebase_generator_0/U0/indicator_divide[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    inverter_i/timebase_generator_0/U0/plusOp[4]
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.918%)  route 0.110ns (37.082%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/Q
                         net (fo=8, routed)           0.110     0.251    inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  inverter_i/timebase_generator_0/U0/indicator_divide[5]_i_1/O
                         net (fo=1, routed)           0.000     0.296    inverter_i/timebase_generator_0/U0/plusOp[5]
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/Q
                         net (fo=7, routed)           0.132     0.273    inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.045     0.318 r  inverter_i/timebase_generator_0/U0/indicator_divide[3]_i_1/O
                         net (fo=1, routed)           0.000     0.318    inverter_i/timebase_generator_0/U0/plusOp[3]
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/Q
                         net (fo=7, routed)           0.132     0.273    inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.048     0.321 r  inverter_i/timebase_generator_0/U0/indicator_divide[4]_i_1/O
                         net (fo=1, routed)           0.000     0.321    inverter_i/timebase_generator_0/U0/plusOp[4]
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/Q
                         net (fo=7, routed)           0.136     0.277    inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]
    SLICE_X46Y60         LUT6 (Prop_lut6_I0_O)        0.045     0.322 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_2/O
                         net (fo=1, routed)           0.000     0.322    inverter_i/timebase_generator_0/U0/plusOp[6]
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/ind_buf_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.183ns (51.894%)  route 0.170ns (48.106%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/ind_buf_reg/C
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/ind_buf_reg/Q
                         net (fo=2, routed)           0.170     0.311    inverter_i/timebase_generator_0/U0/indicator
    SLICE_X49Y63         LUT4 (Prop_lut4_I0_O)        0.042     0.353 r  inverter_i/timebase_generator_0/U0/ind_buf_i_1/O
                         net (fo=1, routed)           0.000     0.353    inverter_i/timebase_generator_0/U0/ind_buf_i_1_n_0
    SLICE_X49Y63         FDRE                                         r  inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/tick_clk_buf_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/tick_clk_buf_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/tick_clk_buf_reg/C
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  inverter_i/timebase_generator_0/U0/tick_clk_buf_reg/Q
                         net (fo=2, routed)           0.170     0.311    inverter_i/timebase_generator_0/U0/tick_clk
    SLICE_X53Y82         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  inverter_i/timebase_generator_0/U0/tick_clk_buf_i_1/O
                         net (fo=1, routed)           0.000     0.356    inverter_i/timebase_generator_0/U0/tick_clk_buf_i_1_n_0
    SLICE_X53Y82         FDRE                                         r  inverter_i/timebase_generator_0/U0/tick_clk_buf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.183ns (47.716%)  route 0.201ns (52.284%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/Q
                         net (fo=7, routed)           0.201     0.342    inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]
    SLICE_X47Y60         LUT3 (Prop_lut3_I1_O)        0.042     0.384 r  inverter_i/timebase_generator_0/U0/indicator_divide[2]_i_1/O
                         net (fo=1, routed)           0.000     0.384    inverter_i/timebase_generator_0/U0/plusOp[2]
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.122%)  route 0.201ns (51.878%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/Q
                         net (fo=7, routed)           0.201     0.342    inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]
    SLICE_X47Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.387 r  inverter_i/timebase_generator_0/U0/indicator_divide[1]_i_1/O
                         net (fo=1, routed)           0.000     0.387    inverter_i/timebase_generator_0/U0/plusOp[1]
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.186ns (40.380%)  route 0.275ns (59.620%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/C
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/Q
                         net (fo=8, routed)           0.275     0.416    inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]
    SLICE_X47Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.461 r  inverter_i/timebase_generator_0/U0/indicator_divide[0]_i_1/O
                         net (fo=1, routed)           0.000     0.461    inverter_i/timebase_generator_0/U0/plusOp[0]
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.210ns (34.658%)  route 0.396ns (65.342%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE                         0.000     0.000 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/C
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/Q
                         net (fo=2, routed)           0.207     0.371    inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]
    SLICE_X49Y61         LUT3 (Prop_lut3_I1_O)        0.046     0.417 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.189     0.606    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            full
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.277ns  (logic 3.956ns (38.497%)  route 6.321ns (61.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.712     3.006    inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/s_aclk
    SLICE_X55Y52         FDSE                                         r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDSE (Prop_fdse_C_Q)         0.456     3.462 r  inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gpfs.prog_full_i_reg/Q
                         net (fo=4, routed)           6.321     9.783    full_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.500    13.283 r  full_OBUF_inst/O
                         net (fo=0)                   0.000    13.283    full
    G14                                                               r  full (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INLC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.131ns  (logic 4.111ns (45.021%)  route 5.020ns (54.979%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.698     2.992    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    SLICE_X64Y77         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[0]/Q
                         net (fo=10, routed)          1.321     4.769    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/Q[0]
    SLICE_X65Y78         LUT2 (Prop_lut2_I1_O)        0.124     4.893 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/W_PWM_N_INST_0/O
                         net (fo=1, routed)           3.699     8.592    INLC_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.531    12.123 r  INLC_OBUF_inst/O
                         net (fo=0)                   0.000    12.123    INLC
    N17                                                               r  INLC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INHB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.756ns  (logic 4.337ns (49.533%)  route 4.419ns (50.467%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.696     2.990    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X62Y73         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.478     3.468 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[2]/Q
                         net (fo=9, routed)           0.804     4.272    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/Q[1]
    SLICE_X61Y74         LUT3 (Prop_lut3_I1_O)        0.301     4.573 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/V_PWM_P_INST_0/O
                         net (fo=1, routed)           3.615     8.188    INHB_OBUF
    V18                  OBUF (Prop_obuf_I_O)         3.558    11.746 r  INHB_OBUF_inst/O
                         net (fo=0)                   0.000    11.746    INHB
    V18                                                               r  INHB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INHA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.712ns  (logic 4.208ns (48.300%)  route 4.504ns (51.700%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.696     2.990    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    SLICE_X62Y73         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[2]/Q
                         net (fo=9, routed)           1.044     4.552    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/Q[1]
    SLICE_X63Y72         LUT3 (Prop_lut3_I0_O)        0.124     4.676 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/U_PWM_P_INST_0/O
                         net (fo=1, routed)           3.460     8.136    INHA_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.566    11.702 r  INHA_OBUF_inst/O
                         net (fo=0)                   0.000    11.702    INHA
    V17                                                               r  INHA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INLA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.688ns  (logic 4.406ns (50.719%)  route 4.281ns (49.281%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.696     2.990    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/PWM_SYSCLK
    SLICE_X62Y73         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[1]/Q
                         net (fo=7, routed)           0.855     4.363    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/current_state_reg[1]
    SLICE_X63Y72         LUT2 (Prop_lut2_I0_O)        0.152     4.515 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/U_PWM_N_INST_0/O
                         net (fo=1, routed)           3.426     7.941    INLA_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.736    11.677 r  INLA_OBUF_inst/O
                         net (fo=0)                   0.000    11.677    INLA
    R17                                                               r  INLA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INHC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.637ns  (logic 4.165ns (48.221%)  route 4.472ns (51.779%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.698     2.992    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    SLICE_X64Y77         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[0]/Q
                         net (fo=10, routed)          1.290     4.738    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/Q[0]
    SLICE_X65Y77         LUT3 (Prop_lut3_I0_O)        0.124     4.862 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/W_PWM_P_INST_0/O
                         net (fo=1, routed)           3.183     8.044    INHC_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.585    11.629 r  INHC_OBUF_inst/O
                         net (fo=0)                   0.000    11.629    INHC
    T16                                                               r  INHC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INLB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.587ns  (logic 4.096ns (47.700%)  route 4.491ns (52.300%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.694     2.988    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/PWM_SYSCLK
    SLICE_X60Y74         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.456     3.444 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/current_state_reg[0]/Q
                         net (fo=10, routed)          0.864     4.308    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/Q[0]
    SLICE_X61Y73         LUT2 (Prop_lut2_I1_O)        0.124     4.432 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/V_PWM_N_INST_0/O
                         net (fo=1, routed)           3.627     8.059    INLB_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.516    11.575 r  INLB_OBUF_inst/O
                         net (fo=0)                   0.000    11.575    INLB
    P18                                                               r  INLB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.073ns  (logic 0.670ns (21.802%)  route 2.403ns (78.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.893     5.344    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.152     5.496 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.510     6.006    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.073ns  (logic 0.670ns (21.802%)  route 2.403ns (78.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.893     5.344    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.152     5.496 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.510     6.006    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.073ns  (logic 0.670ns (21.802%)  route 2.403ns (78.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        1.639     2.933    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          1.893     5.344    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.152     5.496 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.510     6.006    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/tick_clk_buf_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.209ns (37.181%)  route 0.353ns (62.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.353     1.401    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.446 r  inverter_i/timebase_generator_0/U0/tick_clk_buf_i_1/O
                         net (fo=1, routed)           0.000     1.446    inverter_i/timebase_generator_0/U0/tick_clk_buf_i_1_n_0
    SLICE_X53Y82         FDRE                                         r  inverter_i/timebase_generator_0/U0/tick_clk_buf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.890ns  (logic 0.208ns (23.376%)  route 0.682ns (76.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.682     1.729    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X49Y63         LUT4 (Prop_lut4_I3_O)        0.044     1.773 r  inverter_i/timebase_generator_0/U0/ind_buf_i_1/O
                         net (fo=1, routed)           0.000     1.773    inverter_i/timebase_generator_0/U0/ind_buf_i_1_n_0
    SLICE_X49Y63         FDRE                                         r  inverter_i/timebase_generator_0/U0/ind_buf_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.208ns (18.276%)  route 0.930ns (81.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.741     1.789    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.044     1.833 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.189     2.022    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.208ns (18.276%)  route 0.930ns (81.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.741     1.789    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.044     1.833 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.189     2.022    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.208ns (18.276%)  route 0.930ns (81.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.741     1.789    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.044     1.833 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.189     2.022    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X47Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.208ns (18.276%)  route 0.930ns (81.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.741     1.789    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.044     1.833 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.189     2.022    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.208ns (18.276%)  route 0.930ns (81.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.741     1.789    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.044     1.833 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.189     2.022    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.208ns (18.276%)  route 0.930ns (81.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.741     1.789    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.044     1.833 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.189     2.022    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.208ns (18.276%)  route 0.930ns (81.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.548     0.884    inverter_i/axi_gpio_timbase/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y80         FDRE                                         r  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.164     1.048 f  inverter_i/axi_gpio_timbase/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=10, routed)          0.741     1.789    inverter_i/timebase_generator_0/U0/rstn
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.044     1.833 r  inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1/O
                         net (fo=7, routed)           0.189     2.022    inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  inverter_i/timebase_generator_0/U0/indicator_divide_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            INHC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.471ns (53.459%)  route 1.281ns (46.541%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  inverter_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    inverter_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  inverter_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4943, routed)        0.569     0.905    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/PWM_SYSCLK
    SLICE_X64Y77         FDRE                                         r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.141     1.046 f  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]/Q
                         net (fo=7, routed)           0.171     1.217    inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/current_state_reg[1]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.262 r  inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/W_PWM_P_INST_0/O
                         net (fo=1, routed)           1.110     2.371    INHC_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.285     3.657 r  INHC_OBUF_inst/O
                         net (fo=0)                   0.000     3.657    INHC
    T16                                                               r  INHC (OUT)
  -------------------------------------------------------------------    -------------------





