

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Mar 24 18:02:09 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_4 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  5.000 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       47|      431|  0.282 us|  2.586 us|   48|  432|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_339  |sqrt_fixed_32_32_s  |       10|       10|  60.000 ns|  60.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       46|      430|  23 ~ 215|          -|          -|     2|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     865|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   24|    6777|    4583|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|    2290|    -|
|Register         |        -|    -|    2141|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   24|    8918|    7738|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    3|       3|       5|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance            |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |mul_32s_32s_32_3_1_U2           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U3           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U7           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U8           |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U12          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U13          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U17          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |mul_32s_32s_32_3_1_U18          |mul_32s_32s_32_3_1          |        0|   3|  166|    49|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U5   |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U6   |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U10  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U11  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U15  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U16  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U20  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U21  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U4    |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U9    |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U14   |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U19   |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |grp_sqrt_fixed_32_32_s_fu_339   |sqrt_fixed_32_32_s          |        0|   0|  721|  1335|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                           |                            |        0|  24| 6777|  4583|    0|
    +--------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_674_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln32_2_fu_872_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln32_3_fu_1080_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln32_fu_473_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln8_fu_1137_p2      |         +|   0|  0|  13|           4|           3|
    |sub_ln23_1_fu_771_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln23_2_fu_969_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln23_3_fu_1147_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln23_fu_573_p2      |         -|   0|  0|  39|           1|          32|
    |sub_ln32_1_fu_702_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln32_2_fu_900_p2    |         -|   0|  0|  39|           1|          32|
    |sub_ln32_3_fu_1107_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln32_fu_504_p2      |         -|   0|  0|  39|           1|          32|
    |sub_ln33_1_fu_679_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln33_2_fu_877_p2    |         -|   0|  0|  39|          32|          32|
    |sub_ln33_3_fu_1085_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln33_fu_478_p2      |         -|   0|  0|  39|          32|          32|
    |xf_V_1_fu_635_p2        |         -|   0|  0|  39|          32|          32|
    |xf_V_2_fu_833_p2        |         -|   0|  0|  39|          32|          32|
    |xf_V_3_fu_1031_p2       |         -|   0|  0|  39|          32|          32|
    |xf_V_fu_431_p2          |         -|   0|  0|  39|          32|          32|
    |icmp_ln21_1_fu_652_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_2_fu_850_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_3_fu_1058_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln21_fu_448_p2     |      icmp|   0|  0|  18|          32|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 865|         524|         771|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+------+-----------+-----+-----------+
    |               Name              |  LUT | Input Size| Bits| Total Bits|
    +---------------------------------+------+-----------+-----+-----------+
    |X1_address0                      |   113|         23|    1|         23|
    |X1_d0                            |    53|         13|  128|       1664|
    |X2_address0                      |   113|         23|    1|         23|
    |X2_d0                            |    53|         13|  128|       1664|
    |ap_NS_fsm                        |  1928|        365|    1|        365|
    |grp_sqrt_fixed_32_32_s_fu_339_x  |    21|          5|   31|        155|
    |i_fu_86                          |     9|          2|    4|          8|
    +---------------------------------+------+-----------+-----+-----------+
    |Total                            |  2290|        444|  294|       3902|
    +---------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |A_load_reg_1277        |  128|   0|  128|          0|
    |B_load_reg_1261        |  128|   0|  128|          0|
    |C_load_reg_1294        |  128|   0|  128|          0|
    |D_addr_reg_1327        |    1|   0|    1|          0|
    |X1_addr_10_reg_1697    |    1|   0|    1|          0|
    |X1_addr_11_reg_1682    |    1|   0|    1|          0|
    |X1_addr_1_reg_1415     |    1|   0|    1|          0|
    |X1_addr_2_reg_1376     |    1|   0|    1|          0|
    |X1_addr_3_reg_1459     |    1|   0|    1|          0|
    |X1_addr_4_reg_1529     |    1|   0|    1|          0|
    |X1_addr_5_reg_1490     |    1|   0|    1|          0|
    |X1_addr_6_reg_1573     |    1|   0|    1|          0|
    |X1_addr_7_reg_1643     |    1|   0|    1|          0|
    |X1_addr_8_reg_1604     |    1|   0|    1|          0|
    |X1_addr_9_reg_1707     |    1|   0|    1|          0|
    |X1_addr_reg_1345       |    1|   0|    1|          0|
    |X2_addr_10_reg_1702    |    1|   0|    1|          0|
    |X2_addr_11_reg_1687    |    1|   0|    1|          0|
    |X2_addr_1_reg_1420     |    1|   0|    1|          0|
    |X2_addr_2_reg_1386     |    1|   0|    1|          0|
    |X2_addr_3_reg_1464     |    1|   0|    1|          0|
    |X2_addr_4_reg_1534     |    1|   0|    1|          0|
    |X2_addr_5_reg_1500     |    1|   0|    1|          0|
    |X2_addr_6_reg_1578     |    1|   0|    1|          0|
    |X2_addr_7_reg_1648     |    1|   0|    1|          0|
    |X2_addr_8_reg_1614     |    1|   0|    1|          0|
    |X2_addr_9_reg_1712     |    1|   0|    1|          0|
    |X2_addr_reg_1350       |    1|   0|    1|          0|
    |add_ln32_1_reg_1469    |   32|   0|   32|          0|
    |add_ln32_2_reg_1583    |   32|   0|   32|          0|
    |add_ln32_3_reg_1717    |   32|   0|   32|          0|
    |add_ln32_reg_1355      |   32|   0|   32|          0|
    |ap_CS_fsm              |  364|   0|  364|          0|
    |i_fu_86                |    4|   0|    4|          0|
    |icmp_ln21_1_reg_1450   |    1|   0|    1|          0|
    |icmp_ln21_2_reg_1564   |    1|   0|    1|          0|
    |icmp_ln21_3_reg_1673   |    1|   0|    1|          0|
    |icmp_ln21_reg_1336     |    1|   0|    1|          0|
    |mul_ln13_1_reg_1312    |   32|   0|   32|          0|
    |mul_ln13_2_reg_1425    |   32|   0|   32|          0|
    |mul_ln13_3_reg_1431    |   32|   0|   32|          0|
    |mul_ln13_4_reg_1539    |   32|   0|   32|          0|
    |mul_ln13_5_reg_1545    |   32|   0|   32|          0|
    |mul_ln13_6_reg_1653    |   32|   0|   32|          0|
    |mul_ln13_7_reg_1659    |   32|   0|   32|          0|
    |mul_ln13_reg_1306      |   32|   0|   32|          0|
    |reg_371                |   16|   0|   16|          0|
    |sdiv_ln23_1_reg_1410   |   32|   0|   32|          0|
    |sdiv_ln23_2_reg_1638   |   32|   0|   32|          0|
    |sdiv_ln23_3_reg_1743   |   32|   0|   32|          0|
    |sdiv_ln23_reg_1524     |   32|   0|   32|          0|
    |sdiv_ln32_1_reg_1371   |   32|   0|   32|          0|
    |sdiv_ln32_2_reg_1599   |   32|   0|   32|          0|
    |sdiv_ln32_3_reg_1733   |   32|   0|   32|          0|
    |sdiv_ln32_reg_1485     |   32|   0|   32|          0|
    |sdiv_ln33_1_reg_1495   |   32|   0|   32|          0|
    |sdiv_ln33_2_reg_1609   |   32|   0|   32|          0|
    |sdiv_ln33_3_reg_1738   |   32|   0|   32|          0|
    |sdiv_ln33_reg_1381     |   32|   0|   32|          0|
    |sub_ln33_1_reg_1474    |   32|   0|   32|          0|
    |sub_ln33_2_reg_1588    |   32|   0|   32|          0|
    |sub_ln33_3_reg_1722    |   32|   0|   32|          0|
    |sub_ln33_reg_1360      |   32|   0|   32|          0|
    |temp_A_reg_1289        |   32|   0|   32|          0|
    |temp_B_1_reg_1391      |   32|   0|   32|          0|
    |temp_B_2_reg_1505      |   32|   0|   32|          0|
    |temp_B_3_reg_1619      |   32|   0|   32|          0|
    |temp_B_reg_1268        |   32|   0|   32|          0|
    |tmp_35_reg_1677        |   31|   0|   31|          0|
    |tmp_37_reg_1332        |    1|   0|    1|          0|
    |tmp_40_reg_1446        |    1|   0|    1|          0|
    |tmp_41_reg_1560        |    1|   0|    1|          0|
    |tmp_42_reg_1669        |    1|   0|    1|          0|
    |trunc_ln13_1_reg_1322  |   31|   0|   31|          0|
    |trunc_ln13_2_reg_1664  |   31|   0|   31|          0|
    |trunc_ln13_reg_1301    |   32|   0|   32|          0|
    |trunc_ln16_1_reg_1555  |   31|   0|   31|          0|
    |trunc_ln16_reg_1441    |   31|   0|   31|          0|
    |xf_V_1_reg_1436        |   32|   0|   32|          0|
    |xf_V_2_reg_1550        |   32|   0|   32|          0|
    |xf_V_reg_1317          |   32|   0|   32|          0|
    |zext_ln9_reg_1217      |    1|   0|   64|         63|
    +-----------------------+-----+----+-----+-----------+
    |Total                  | 2141|   0| 2204|         63|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_address0         |  out|    1|   ap_memory|             A|         array|
|A_ce0              |  out|    1|   ap_memory|             A|         array|
|A_q0               |   in|  128|   ap_memory|             A|         array|
|B_address0         |  out|    1|   ap_memory|             B|         array|
|B_ce0              |  out|    1|   ap_memory|             B|         array|
|B_q0               |   in|  128|   ap_memory|             B|         array|
|C_address0         |  out|    1|   ap_memory|             C|         array|
|C_ce0              |  out|    1|   ap_memory|             C|         array|
|C_q0               |   in|  128|   ap_memory|             C|         array|
|X1_address0        |  out|    1|   ap_memory|            X1|         array|
|X1_ce0             |  out|    1|   ap_memory|            X1|         array|
|X1_we0             |  out|    1|   ap_memory|            X1|         array|
|X1_d0              |  out|  128|   ap_memory|            X1|         array|
|X1_q0              |   in|  128|   ap_memory|            X1|         array|
|X2_address0        |  out|    1|   ap_memory|            X2|         array|
|X2_ce0             |  out|    1|   ap_memory|            X2|         array|
|X2_we0             |  out|    1|   ap_memory|            X2|         array|
|X2_d0              |  out|  128|   ap_memory|            X2|         array|
|X2_q0              |   in|  128|   ap_memory|            X2|         array|
|D_address0         |  out|    1|   ap_memory|             D|         array|
|D_ce0              |  out|    1|   ap_memory|             D|         array|
|D_we0              |  out|    1|   ap_memory|             D|         array|
|D_d0               |  out|  128|   ap_memory|             D|         array|
+-------------------+-----+-----+------------+--------------+--------------+

