
Bachelor_improved.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000093f0  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  080093f0  0c0093f0  000113f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000168  08009400  0c009400  00011400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 Stack         00000800  10000000  10000000  00020000  2**0
                  ALLOC
  4 .data         00000874  20000000  0c009570  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000f3c  20000874  0c009de4  00018874  2**2
                  ALLOC
  6 .debug_aranges 00000820  00000000  00000000  00018878  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000a9e7  00000000  00000000  00019098  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001e04  00000000  00000000  00023a7f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000bee1  00000000  00000000  00025883  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001a58  00000000  00000000  00031764  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0009b70a  00000000  00000000  000331bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002634  00000000  00000000  000ce8c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000678  00000000  00000000  000d0f00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000008ea  00000000  00000000  000d1578  2**0
                  CONTENTS, READONLY
 15 .debug_macro  0001b595  00000000  00000000  000d1e62  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000000 <__Xmc4500_interrupt_vector_cortex_m>:
 8000000:	00 08 00 10 01 02 00 08 a5 3d 00 08 a7 3d 00 08     .........=...=..
 8000010:	a9 3d 00 08 ab 3d 00 08 ad 3d 00 08 00 00 00 00     .=...=...=......
	...
 800002c:	af 3d 00 08 b1 3d 00 08 00 00 00 00 b3 3d 00 08     .=...=.......=..
 800003c:	bd 58 00 08 b7 3d 00 08 b9 3d 00 08 bb 3d 00 08     .X...=...=...=..
 800004c:	bd 3d 00 08 bf 3d 00 08 c1 3d 00 08 c3 3d 00 08     .=...=...=...=..
 800005c:	c5 3d 00 08 c7 3d 00 08 00 00 00 00 00 00 00 00     .=...=..........
 800006c:	00 00 00 00 c9 3d 00 08 00 00 00 00 cb 3d 00 08     .....=.......=..
 800007c:	cd 3d 00 08 cf 3d 00 08 d1 3d 00 08 d3 3d 00 08     .=...=...=...=..
 800008c:	d5 3d 00 08 d7 3d 00 08 d9 3d 00 08 db 3d 00 08     .=...=...=...=..
 800009c:	dd 3d 00 08 df 3d 00 08 e1 3d 00 08 e3 3d 00 08     .=...=...=...=..
 80000ac:	e5 3d 00 08 e7 3d 00 08 e9 3d 00 08 eb 3d 00 08     .=...=...=...=..
 80000bc:	ed 3d 00 08 ef 3d 00 08 f1 3d 00 08 f3 3d 00 08     .=...=...=...=..
 80000cc:	f5 3d 00 08 f7 3d 00 08 f9 3d 00 08 fb 3d 00 08     .=...=...=...=..
 80000dc:	fd 3d 00 08 ff 3d 00 08 01 3e 00 08 03 3e 00 08     .=...=...>...>..
 80000ec:	05 3e 00 08 07 3e 00 08 09 3e 00 08 0b 3e 00 08     .>...>...>...>..
 80000fc:	0d 3e 00 08 0f 3e 00 08 11 3e 00 08 13 3e 00 08     .>...>...>...>..
 800010c:	15 3e 00 08 17 3e 00 08 19 3e 00 08 1b 3e 00 08     .>...>...>...>..
 800011c:	1d 3e 00 08 1f 3e 00 08 21 3e 00 08 23 3e 00 08     .>...>..!>..#>..
 800012c:	25 3e 00 08 27 3e 00 08 29 3e 00 08 2b 3e 00 08     %>..'>..)>..+>..
 800013c:	2d 3e 00 08 2f 3e 00 08 31 3e 00 08 33 3e 00 08     ->../>..1>..3>..
 800014c:	35 3e 00 08 37 3e 00 08 39 3e 00 08 3b 3e 00 08     5>..7>..9>..;>..
 800015c:	3d 3e 00 08 00 00 00 00 00 00 00 00 00 00 00 00     =>..............
 800016c:	00 00 00 00 3f 3e 00 08 41 3e 00 08 43 3e 00 08     ....?>..A>..C>..
 800017c:	45 3e 00 08 47 3e 00 08 49 3e 00 08 4b 3e 00 08     E>..G>..I>..K>..
 800018c:	4d 3e 00 08 4f 3e 00 08 51 3e 00 08 53 3e 00 08     M>..O>..Q>..S>..
 800019c:	55 3e 00 08 57 3e 00 08 59 3e 00 08 5b 3e 00 08     U>..W>..Y>..[>..
 80001ac:	5d 3e 00 08 5f 3e 00 08 61 3e 00 08 63 3e 00 08     ]>.._>..a>..c>..
 80001bc:	65 3e 00 08 67 3e 00 08 69 3e 00 08 6b 3e 00 08     e>..g>..i>..k>..
 80001cc:	6d 3e 00 08 6f 3e 00 08 71 3e 00 08 73 3e 00 08     m>..o>..q>..s>..
 80001dc:	00 00 00 00 75 3e 00 08 77 3e 00 08 79 3e 00 08     ....u>..w>..y>..
 80001ec:	7b 3e 00 08 7d 3e 00 08 00 00 00 00 7f 3e 00 08     {>..}>.......>..
 80001fc:	00 00 00 00                                         ....

08000200 <__Xmc4500_reset_cortex_m>:
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000200:	f8df d00c 	ldr.w	sp, [pc, #12]	; 8000210 <__Xmc4500_reset_cortex_m+0x10>

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <__Xmc4500_reset_cortex_m+0x14>)
    BLX     R0
 8000206:	4780      	blx	r0

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000208:	4803      	ldr	r0, [pc, #12]	; (8000218 <__Xmc4500_reset_cortex_m+0x18>)
    BLX     R0
 800020a:	4780      	blx	r0

    B       __Xmc4500_Program_Loader 
 800020c:	f000 b817 	b.w	800023e <__Xmc4500_Program_Loader>
__Xmc4500_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR SP,=__Xmc4500_stack
 8000210:	10000800 	.word	0x10000800

    /* Clock tree, External memory setup etc may be done here */    
    LDR     R0, =SystemInit
 8000214:	08003e89 	.word	0x08003e89

/* 
   SystemInit_DAVE3() is provided by DAVE3 code generation engine. It is  
   weakly defined here though for a potential override.
*/
    LDR     R0, =SystemInit_DAVE3     
 8000218:	08006aa5 	.word	0x08006aa5

0800021c <__COPY_FLASH2RAM>:
   .section .Xmc4500.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   
   /* Is there anything to be copied? */
   CMP R2,#0
 800021c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
 800021e:	f000 800d 	beq.w	800023c <SKIPCOPY>

08000222 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSR R2,R2,#2 /* Divide by 4 to obtain word count */
 8000222:	ea4f 0292 	mov.w	r2, r2, lsr #2

08000226 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
 8000226:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
 8000228:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
 800022a:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
 800022c:	f000 8006 	beq.w	800023c <SKIPCOPY>
   ADD R0,#4
 8000230:	f100 0004 	add.w	r0, r0, #4
   ADD R1,#4
 8000234:	f101 0104 	add.w	r1, r1, #4
   B COPYLOOP
 8000238:	f7ff bff5 	b.w	8000226 <COPYLOOP>

0800023c <SKIPCOPY>:
   
SKIPCOPY:
   BX LR
 800023c:	4770      	bx	lr

0800023e <__Xmc4500_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 800023e:	4814      	ldr	r0, [pc, #80]	; (8000290 <SKIPCLEAR+0x1c>)
   LDR R1, =__Xmc4500_sData
 8000240:	4914      	ldr	r1, [pc, #80]	; (8000294 <SKIPCLEAR+0x20>)
   LDR R2, =__Xmc4500_Data_Size
 8000242:	4a15      	ldr	r2, [pc, #84]	; (8000298 <SKIPCLEAR+0x24>)
   BL __COPY_FLASH2RAM
 8000244:	f7ff ffea 	bl	800021c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 8000248:	4814      	ldr	r0, [pc, #80]	; (800029c <SKIPCLEAR+0x28>)
   LDR R1, =__ram_code_start
 800024a:	4915      	ldr	r1, [pc, #84]	; (80002a0 <SKIPCLEAR+0x2c>)
   LDR R2, =__ram_code_size
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <SKIPCLEAR+0x30>)
   BL __COPY_FLASH2RAM
 800024e:	f7ff ffe5 	bl	800021c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 8000252:	4815      	ldr	r0, [pc, #84]	; (80002a8 <SKIPCLEAR+0x34>)
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 8000254:	4915      	ldr	r1, [pc, #84]	; (80002ac <SKIPCLEAR+0x38>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
 8000256:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
 8000258:	f000 800c 	beq.w	8000274 <SKIPCLEAR>

0800025c <STARTCLEAR>:

STARTCLEAR:
   LSR R1,R1,#2            /* BSS size in words */
 800025c:	ea4f 0191 	mov.w	r1, r1, lsr #2
   
   MOV R2,#0
 8000260:	f04f 0200 	mov.w	r2, #0

08000264 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
 8000264:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
 8000266:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
 8000268:	f000 8004 	beq.w	8000274 <SKIPCLEAR>
   ADD R0,#4
 800026c:	f100 0004 	add.w	r0, r0, #4
   B CLEARLOOP
 8000270:	f7ff bff8 	b.w	8000264 <CLEARLOOP>

08000274 <SKIPCLEAR>:
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 8000274:	480e      	ldr	r0, [pc, #56]	; (80002b0 <SKIPCLEAR+0x3c>)
   LDR R1, =SCB_VTOR
 8000276:	490f      	ldr	r1, [pc, #60]	; (80002b4 <SKIPCLEAR+0x40>)
   STR R0,[R1]
 8000278:	6008      	str	r0, [r1, #0]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 800027a:	480f      	ldr	r0, [pc, #60]	; (80002b8 <SKIPCLEAR+0x44>)
   BLX R0
 800027c:	4780      	blx	r0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 800027e:	f8df d03c 	ldr.w	sp, [pc, #60]	; 80002bc <SKIPCLEAR+0x48>
   MOV R0,#0
 8000282:	f04f 0000 	mov.w	r0, #0
   MOV R1,#0
 8000286:	f04f 0100 	mov.w	r1, #0
   LDR PC, =main
 800028a:	f8df f034 	ldr.w	pc, [pc, #52]	; 80002c0 <SKIPCLEAR+0x4c>
 800028e:	0000      	.short	0x0000
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =eROData
 8000290:	0c009570 	.word	0x0c009570
   LDR R1, =__Xmc4500_sData
 8000294:	20000000 	.word	0x20000000
   LDR R2, =__Xmc4500_Data_Size
 8000298:	00000874 	.word	0x00000874
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
 800029c:	0c009de4 	.word	0x0c009de4
   LDR R1, =__ram_code_start
 80002a0:	10000800 	.word	0x10000800
   LDR R2, =__ram_code_size
 80002a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc4500_sBSS     /* Start of BSS */
 80002a8:	20000874 	.word	0x20000874
   LDR R1, =__Xmc4500_BSS_Size /* BSS size in bytes */
 80002ac:	00000f3c 	.word	0x00000f3c
   B CLEARLOOP
    
SKIPCLEAR:
   /* Remap vector table */
   /* This is already setup by BootROM,hence this step is optional */ 
   LDR R0, =__Xmc4500_interrupt_vector_cortex_m 
 80002b0:	08000000 	.word	0x08000000
   LDR R1, =SCB_VTOR
 80002b4:	e000ed08 	.word	0xe000ed08
   STR R0,[R1]
   
   /* C++ : Call global constructors */
   LDR R0,=__libc_init_array
 80002b8:	08007d35 	.word	0x08007d35
   BLX R0

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR SP,=__Xmc4500_stack 
 80002bc:	10000800 	.word	0x10000800
   MOV R0,#0
   MOV R1,#0
   LDR PC, =main
 80002c0:	08003b2d 	.word	0x08003b2d
*/
     .section ".XmcStartup"
     .weak SystemInit_DAVE3
     .type SystemInit_DAVE3, %function
SystemInit_DAVE3:
     NOP
 80002c4:	bf00      	nop
     BX LR
 80002c6:	4770      	bx	lr

080002c8 <chooseDevice>:

int stageOfInit = 0;


void chooseDevice(char *dev)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b082      	sub	sp, #8
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
	if(!strcmp(dev, "LSM9DS1"))
 80002d0:	6878      	ldr	r0, [r7, #4]
 80002d2:	f249 4100 	movw	r1, #37888	; 0x9400
 80002d6:	f6c0 0100 	movt	r1, #2048	; 0x800
 80002da:	f008 f969 	bl	80085b0 <strcmp>
 80002de:	4603      	mov	r3, r0
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d137      	bne.n	8000354 <chooseDevice+0x8c>
	{
		device[0] = 'L';
 80002e4:	f640 43e4 	movw	r3, #3300	; 0xce4
 80002e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002ec:	f04f 024c 	mov.w	r2, #76	; 0x4c
 80002f0:	701a      	strb	r2, [r3, #0]
		device[1] = 'S';
 80002f2:	f640 43e4 	movw	r3, #3300	; 0xce4
 80002f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80002fa:	f04f 0253 	mov.w	r2, #83	; 0x53
 80002fe:	705a      	strb	r2, [r3, #1]
		device[2] = 'M';
 8000300:	f640 43e4 	movw	r3, #3300	; 0xce4
 8000304:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000308:	f04f 024d 	mov.w	r2, #77	; 0x4d
 800030c:	709a      	strb	r2, [r3, #2]
		device[3] = '9';
 800030e:	f640 43e4 	movw	r3, #3300	; 0xce4
 8000312:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000316:	f04f 0239 	mov.w	r2, #57	; 0x39
 800031a:	70da      	strb	r2, [r3, #3]
		device[4] = 'D';
 800031c:	f640 43e4 	movw	r3, #3300	; 0xce4
 8000320:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000324:	f04f 0244 	mov.w	r2, #68	; 0x44
 8000328:	711a      	strb	r2, [r3, #4]
		device[5] = 'S';
 800032a:	f640 43e4 	movw	r3, #3300	; 0xce4
 800032e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000332:	f04f 0253 	mov.w	r2, #83	; 0x53
 8000336:	715a      	strb	r2, [r3, #5]
		device[6] = '1';
 8000338:	f640 43e4 	movw	r3, #3300	; 0xce4
 800033c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000340:	f04f 0231 	mov.w	r2, #49	; 0x31
 8000344:	719a      	strb	r2, [r3, #6]
		device[7] = '\0';
 8000346:	f640 43e4 	movw	r3, #3300	; 0xce4
 800034a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800034e:	f04f 0200 	mov.w	r2, #0
 8000352:	71da      	strb	r2, [r3, #7]
	}
}
 8000354:	f107 0708 	add.w	r7, r7, #8
 8000358:	46bd      	mov	sp, r7
 800035a:	bd80      	pop	{r7, pc}

0800035c <resetConnection>:

void resetConnection(void)
{
 800035c:	b580      	push	{r7, lr}
 800035e:	af00      	add	r7, sp, #0
	removeReceiveTimer();
 8000360:	f000 f9a2 	bl	80006a8 <removeReceiveTimer>
	createMainTimer();
 8000364:	f000 f9ba 	bl	80006dc <createMainTimer>
}
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop

0800036c <checkErrorOccurence>:

void checkErrorOccurence(char *allMsg)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b082      	sub	sp, #8
 8000370:	af00      	add	r7, sp, #0
 8000372:	6078      	str	r0, [r7, #4]
	if(strstr(allMsg, "+") != NULL)
 8000374:	6878      	ldr	r0, [r7, #4]
 8000376:	f04f 012b 	mov.w	r1, #43	; 0x2b
 800037a:	f008 f89b 	bl	80084b4 <strchr>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d02e      	beq.n	80003e2 <checkErrorOccurence+0x76>
	{
		if(strstr(allMsg, "+RDII") != NULL)//in case of disconnection
 8000384:	6878      	ldr	r0, [r7, #4]
 8000386:	f249 4108 	movw	r1, #37896	; 0x9408
 800038a:	f6c0 0100 	movt	r1, #2048	; 0x800
 800038e:	f008 fc17 	bl	8008bc0 <strstr>
 8000392:	4603      	mov	r3, r0
 8000394:	2b00      	cmp	r3, #0
 8000396:	d024      	beq.n	80003e2 <checkErrorOccurence+0x76>
		{
			stageOfConnection = 0;
 8000398:	f640 0388 	movw	r3, #2184	; 0x888
 800039c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003a0:	f04f 0200 	mov.w	r2, #0
 80003a4:	601a      	str	r2, [r3, #0]
			stageOfInit = 0;
 80003a6:	f640 0390 	movw	r3, #2192	; 0x890
 80003aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ae:	f04f 0200 	mov.w	r2, #0
 80003b2:	601a      	str	r2, [r3, #0]
			initStatus = FALSE;
 80003b4:	f640 0374 	movw	r3, #2164	; 0x874
 80003b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003bc:	f04f 0200 	mov.w	r2, #0
 80003c0:	701a      	strb	r2, [r3, #0]
			removeInitTimerRx = FALSE;
 80003c2:	f640 0375 	movw	r3, #2165	; 0x875
 80003c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003ca:	f04f 0200 	mov.w	r2, #0
 80003ce:	701a      	strb	r2, [r3, #0]
			connectionFailure = TRUE;
 80003d0:	f640 038c 	movw	r3, #2188	; 0x88c
 80003d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80003d8:	f04f 0201 	mov.w	r2, #1
 80003dc:	701a      	strb	r2, [r3, #0]
			resetConnection();
 80003de:	f7ff ffbd 	bl	800035c <resetConnection>
		}
	}
}
 80003e2:	f107 0708 	add.w	r7, r7, #8
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	bf00      	nop

080003ec <manageConnection>:

void manageConnection(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
	if(getStatusMainTimer())
 80003f0:	f000 f924 	bl	800063c <getStatusMainTimer>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d00c      	beq.n	8000414 <manageConnection+0x28>
	{
		removeMainTimer();
 80003fa:	f000 f93b 	bl	8000674 <removeMainTimer>
		setStatusMainTimer(FALSE);
 80003fe:	f04f 0000 	mov.w	r0, #0
 8000402:	f000 f927 	bl	8000654 <setStatusMainTimer>
		stageOfConnection = 1;
 8000406:	f640 0388 	movw	r3, #2184	; 0x888
 800040a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800040e:	f04f 0201 	mov.w	r2, #1
 8000412:	601a      	str	r2, [r3, #0]
	}

	if(1 == stageOfConnection)
 8000414:	f640 0388 	movw	r3, #2184	; 0x888
 8000418:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	2b01      	cmp	r3, #1
 8000420:	d127      	bne.n	8000472 <manageConnection+0x86>
	{
		TimerIdRxMessage = SYSTM001_CreateTimer(200,SYSTM001_PERIODIC,RxTimerHandler,NULL);
 8000422:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000426:	f04f 0101 	mov.w	r1, #1
 800042a:	f640 1259 	movw	r2, #2393	; 0x959
 800042e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000432:	f04f 0300 	mov.w	r3, #0
 8000436:	f005 faa1 	bl	800597c <SYSTM001_CreateTimer>
 800043a:	4602      	mov	r2, r0
 800043c:	f640 0384 	movw	r3, #2180	; 0x884
 8000440:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000444:	601a      	str	r2, [r3, #0]
		SYSTM001_StartTimer(TimerIdRxMessage);
 8000446:	f640 0384 	movw	r3, #2180	; 0x884
 800044a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	4618      	mov	r0, r3
 8000452:	f005 fb63 	bl	8005b1c <SYSTM001_StartTimer>
		turnedOnSentTimer = 0;
 8000456:	f241 33a4 	movw	r3, #5028	; 0x13a4
 800045a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800045e:	f04f 0200 	mov.w	r2, #0
 8000462:	601a      	str	r2, [r3, #0]
		stageOfConnection = 0;
 8000464:	f640 0388 	movw	r3, #2184	; 0x888
 8000468:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800046c:	f04f 0200 	mov.w	r2, #0
 8000470:	601a      	str	r2, [r3, #0]
	}
}
 8000472:	bd80      	pop	{r7, pc}

08000474 <copyCheckAnswers>:

void copyCheckAnswers(void)
{
 8000474:	b480      	push	{r7}
 8000476:	af00      	add	r7, sp, #0
	strcpy(initCommandsAnswer.answersBluetooth[0], "ROK\r\n");
 8000478:	4b2d      	ldr	r3, [pc, #180]	; (8000530 <copyCheckAnswers+0xbc>)
 800047a:	f249 4210 	movw	r2, #37904	; 0x9410
 800047e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000482:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000486:	6018      	str	r0, [r3, #0]
 8000488:	f103 0304 	add.w	r3, r3, #4
 800048c:	8019      	strh	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[1], "OK\r\n");
 800048e:	4b29      	ldr	r3, [pc, #164]	; (8000534 <copyCheckAnswers+0xc0>)
 8000490:	f249 4218 	movw	r2, #37912	; 0x9418
 8000494:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000498:	e892 0003 	ldmia.w	r2, {r0, r1}
 800049c:	6018      	str	r0, [r3, #0]
 800049e:	f103 0304 	add.w	r3, r3, #4
 80004a2:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[2], "OK\r\n");
 80004a4:	4b24      	ldr	r3, [pc, #144]	; (8000538 <copyCheckAnswers+0xc4>)
 80004a6:	f249 4218 	movw	r2, #37912	; 0x9418
 80004aa:	f6c0 0200 	movt	r2, #2048	; 0x800
 80004ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004b2:	6018      	str	r0, [r3, #0]
 80004b4:	f103 0304 	add.w	r3, r3, #4
 80004b8:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[3], "OK\r\n");
 80004ba:	4b20      	ldr	r3, [pc, #128]	; (800053c <copyCheckAnswers+0xc8>)
 80004bc:	f249 4218 	movw	r2, #37912	; 0x9418
 80004c0:	f6c0 0200 	movt	r2, #2048	; 0x800
 80004c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004c8:	6018      	str	r0, [r3, #0]
 80004ca:	f103 0304 	add.w	r3, r3, #4
 80004ce:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[4], "OK\r\n");
 80004d0:	4b1b      	ldr	r3, [pc, #108]	; (8000540 <copyCheckAnswers+0xcc>)
 80004d2:	f249 4218 	movw	r2, #37912	; 0x9418
 80004d6:	f6c0 0200 	movt	r2, #2048	; 0x800
 80004da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004de:	6018      	str	r0, [r3, #0]
 80004e0:	f103 0304 	add.w	r3, r3, #4
 80004e4:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[5], "OK\r\n");
 80004e6:	4b17      	ldr	r3, [pc, #92]	; (8000544 <copyCheckAnswers+0xd0>)
 80004e8:	f249 4218 	movw	r2, #37912	; 0x9418
 80004ec:	f6c0 0200 	movt	r2, #2048	; 0x800
 80004f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80004f4:	6018      	str	r0, [r3, #0]
 80004f6:	f103 0304 	add.w	r3, r3, #4
 80004fa:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[6], "OK\r\n");
 80004fc:	4b12      	ldr	r3, [pc, #72]	; (8000548 <copyCheckAnswers+0xd4>)
 80004fe:	f249 4218 	movw	r2, #37912	; 0x9418
 8000502:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000506:	e892 0003 	ldmia.w	r2, {r0, r1}
 800050a:	6018      	str	r0, [r3, #0]
 800050c:	f103 0304 	add.w	r3, r3, #4
 8000510:	7019      	strb	r1, [r3, #0]
	strcpy(initCommandsAnswer.answersBluetooth[7], "OK\r\n");
 8000512:	4b0e      	ldr	r3, [pc, #56]	; (800054c <copyCheckAnswers+0xd8>)
 8000514:	f249 4218 	movw	r2, #37912	; 0x9418
 8000518:	f6c0 0200 	movt	r2, #2048	; 0x800
 800051c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000520:	6018      	str	r0, [r3, #0]
 8000522:	f103 0304 	add.w	r3, r3, #4
 8000526:	7019      	strb	r1, [r3, #0]
}
 8000528:	46bd      	mov	sp, r7
 800052a:	bc80      	pop	{r7}
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop
 8000530:	20000c44 	.word	0x20000c44
 8000534:	20000c58 	.word	0x20000c58
 8000538:	20000c6c 	.word	0x20000c6c
 800053c:	20000c80 	.word	0x20000c80
 8000540:	20000c94 	.word	0x20000c94
 8000544:	20000ca8 	.word	0x20000ca8
 8000548:	20000cbc 	.word	0x20000cbc
 800054c:	20000cd0 	.word	0x20000cd0

08000550 <copyCommands>:

void copyCommands(void)
{
 8000550:	b5b0      	push	{r4, r5, r7, lr}
 8000552:	af00      	add	r7, sp, #0
	strcpy(initCommandsAnswer.commandsBluetooth[0], "AT+JRES\r\n");
 8000554:	f640 1324 	movw	r3, #2340	; 0x924
 8000558:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800055c:	f249 4220 	movw	r2, #37920	; 0x9420
 8000560:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000564:	ca07      	ldmia	r2, {r0, r1, r2}
 8000566:	c303      	stmia	r3!, {r0, r1}
 8000568:	801a      	strh	r2, [r3, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[1], "AT+JSEC=4,1,04,1111,0,0\r\n");
 800056a:	4a2d      	ldr	r2, [pc, #180]	; (8000620 <copyCommands+0xd0>)
 800056c:	f249 432c 	movw	r3, #37932	; 0x942c
 8000570:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000574:	4614      	mov	r4, r2
 8000576:	461d      	mov	r5, r3
 8000578:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800057a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800057c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000580:	c403      	stmia	r4!, {r0, r1}
 8000582:	8022      	strh	r2, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[2], "AT+JSLN=07,Chmura1\r\n");
 8000584:	4a27      	ldr	r2, [pc, #156]	; (8000624 <copyCommands+0xd4>)
 8000586:	f249 4348 	movw	r3, #37960	; 0x9448
 800058a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800058e:	4614      	mov	r4, r2
 8000590:	461d      	mov	r5, r3
 8000592:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000594:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000596:	e895 0003 	ldmia.w	r5, {r0, r1}
 800059a:	6020      	str	r0, [r4, #0]
 800059c:	f104 0404 	add.w	r4, r4, #4
 80005a0:	7021      	strb	r1, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[3], "AT+JRLS=32,13,0000110100001000800000805F9B34FB,Serial port 1,01,C20200\r\n");
 80005a2:	4a21      	ldr	r2, [pc, #132]	; (8000628 <copyCommands+0xd8>)
 80005a4:	f249 4360 	movw	r3, #37984	; 0x9460
 80005a8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80005ac:	4611      	mov	r1, r2
 80005ae:	461a      	mov	r2, r3
 80005b0:	f04f 0349 	mov.w	r3, #73	; 0x49
 80005b4:	4608      	mov	r0, r1
 80005b6:	4611      	mov	r1, r2
 80005b8:	461a      	mov	r2, r3
 80005ba:	f007 fec3 	bl	8008344 <memcpy>
	strcpy(initCommandsAnswer.commandsBluetooth[4], "AT+JAAC=1\r\n");
 80005be:	4a1b      	ldr	r2, [pc, #108]	; (800062c <copyCommands+0xdc>)
 80005c0:	f249 43ac 	movw	r3, #38060	; 0x94ac
 80005c4:	f6c0 0300 	movt	r3, #2048	; 0x800
 80005c8:	4614      	mov	r4, r2
 80005ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80005ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(initCommandsAnswer.commandsBluetooth[5], "AT+JDIS=3\r\n");
 80005d2:	4a17      	ldr	r2, [pc, #92]	; (8000630 <copyCommands+0xe0>)
 80005d4:	f249 43b8 	movw	r3, #38072	; 0x94b8
 80005d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80005dc:	4614      	mov	r4, r2
 80005de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80005e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	strcpy(initCommandsAnswer.commandsBluetooth[6], "AT+JGPC=FFFD,0000,0000,0000,FFFD\r\n");
 80005e6:	4a13      	ldr	r2, [pc, #76]	; (8000634 <copyCommands+0xe4>)
 80005e8:	f249 43c4 	movw	r3, #38084	; 0x94c4
 80005ec:	f6c0 0300 	movt	r3, #2048	; 0x800
 80005f0:	4614      	mov	r4, r2
 80005f2:	461d      	mov	r5, r3
 80005f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005fc:	682b      	ldr	r3, [r5, #0]
 80005fe:	461a      	mov	r2, r3
 8000600:	8022      	strh	r2, [r4, #0]
 8000602:	f104 0402 	add.w	r4, r4, #2
 8000606:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800060a:	7023      	strb	r3, [r4, #0]
	strcpy(initCommandsAnswer.commandsBluetooth[7], "AT+JSCR\r\n");
 800060c:	4b0a      	ldr	r3, [pc, #40]	; (8000638 <copyCommands+0xe8>)
 800060e:	f249 42e8 	movw	r2, #38120	; 0x94e8
 8000612:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000616:	ca07      	ldmia	r2, {r0, r1, r2}
 8000618:	c303      	stmia	r3!, {r0, r1}
 800061a:	801a      	strh	r2, [r3, #0]
}
 800061c:	bdb0      	pop	{r4, r5, r7, pc}
 800061e:	bf00      	nop
 8000620:	20000988 	.word	0x20000988
 8000624:	200009ec 	.word	0x200009ec
 8000628:	20000a50 	.word	0x20000a50
 800062c:	20000ab4 	.word	0x20000ab4
 8000630:	20000b18 	.word	0x20000b18
 8000634:	20000b7c 	.word	0x20000b7c
 8000638:	20000be0 	.word	0x20000be0

0800063c <getStatusMainTimer>:

bool getStatusMainTimer(void)
{
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
	return removeMainTimerStatus;
 8000640:	f640 0376 	movw	r3, #2166	; 0x876
 8000644:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000648:	781b      	ldrb	r3, [r3, #0]
}
 800064a:	4618      	mov	r0, r3
 800064c:	46bd      	mov	sp, r7
 800064e:	bc80      	pop	{r7}
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop

08000654 <setStatusMainTimer>:

void setStatusMainTimer(int status)
{
 8000654:	b480      	push	{r7}
 8000656:	b083      	sub	sp, #12
 8000658:	af00      	add	r7, sp, #0
 800065a:	6078      	str	r0, [r7, #4]
	removeMainTimerStatus = status;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	b2da      	uxtb	r2, r3
 8000660:	f640 0376 	movw	r3, #2166	; 0x876
 8000664:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000668:	701a      	strb	r2, [r3, #0]
}
 800066a:	f107 070c 	add.w	r7, r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr

08000674 <removeMainTimer>:

void removeMainTimer(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(mainInitTimerID);
 8000678:	f640 037c 	movw	r3, #2172	; 0x87c
 800067c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4618      	mov	r0, r3
 8000684:	f005 faa4 	bl	8005bd0 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(mainInitTimerID);
 8000688:	f640 037c 	movw	r3, #2172	; 0x87c
 800068c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	4618      	mov	r0, r3
 8000694:	f005 fae4 	bl	8005c60 <SYSTM001_DeleteTimer>
	mainInitTimerID = 0;
 8000698:	f640 037c 	movw	r3, #2172	; 0x87c
 800069c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006a0:	f04f 0200 	mov.w	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
}
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <removeReceiveTimer>:

void removeReceiveTimer(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
	SYSTM001_StopTimer(TimerIdRxMessage);
 80006ac:	f640 0384 	movw	r3, #2180	; 0x884
 80006b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4618      	mov	r0, r3
 80006b8:	f005 fa8a 	bl	8005bd0 <SYSTM001_StopTimer>
	SYSTM001_DeleteTimer(TimerIdRxMessage);
 80006bc:	f640 0384 	movw	r3, #2180	; 0x884
 80006c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4618      	mov	r0, r3
 80006c8:	f005 faca 	bl	8005c60 <SYSTM001_DeleteTimer>
	TimerIdRxMessage = 0;
 80006cc:	f640 0384 	movw	r3, #2180	; 0x884
 80006d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006d4:	f04f 0200 	mov.w	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
}
 80006da:	bd80      	pop	{r7, pc}

080006dc <createMainTimer>:

void createMainTimer(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
	mainInitTimerID = SYSTM001_CreateTimer(1000,SYSTM001_PERIODIC,timerHandlerInitBluetooth,&initCommandsAnswer);
 80006e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006e4:	f04f 0101 	mov.w	r1, #1
 80006e8:	f240 7265 	movw	r2, #1893	; 0x765
 80006ec:	f6c0 0200 	movt	r2, #2048	; 0x800
 80006f0:	f640 1324 	movw	r3, #2340	; 0x924
 80006f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80006f8:	f005 f940 	bl	800597c <SYSTM001_CreateTimer>
 80006fc:	4602      	mov	r2, r0
 80006fe:	f640 037c 	movw	r3, #2172	; 0x87c
 8000702:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000706:	601a      	str	r2, [r3, #0]
	mainInitTimerStatus = SYSTM001_StartTimer(mainInitTimerID);
 8000708:	f640 037c 	movw	r3, #2172	; 0x87c
 800070c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000710:	681b      	ldr	r3, [r3, #0]
 8000712:	4618      	mov	r0, r3
 8000714:	f005 fa02 	bl	8005b1c <SYSTM001_StartTimer>
 8000718:	4602      	mov	r2, r0
 800071a:	f240 0304 	movw	r3, #4
 800071e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000722:	601a      	str	r2, [r3, #0]
}
 8000724:	bd80      	pop	{r7, pc}
 8000726:	bf00      	nop

08000728 <createReceiveTimer>:

void createReceiveTimer(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
	TimerIdRxMessage = SYSTM001_CreateTimer(200,SYSTM001_PERIODIC,RxTimerHandler,NULL);
 800072c:	f04f 00c8 	mov.w	r0, #200	; 0xc8
 8000730:	f04f 0101 	mov.w	r1, #1
 8000734:	f640 1259 	movw	r2, #2393	; 0x959
 8000738:	f6c0 0200 	movt	r2, #2048	; 0x800
 800073c:	f04f 0300 	mov.w	r3, #0
 8000740:	f005 f91c 	bl	800597c <SYSTM001_CreateTimer>
 8000744:	4602      	mov	r2, r0
 8000746:	f640 0384 	movw	r3, #2180	; 0x884
 800074a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800074e:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdRxMessage);
 8000750:	f640 0384 	movw	r3, #2180	; 0x884
 8000754:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	4618      	mov	r0, r3
 800075c:	f005 f9de 	bl	8005b1c <SYSTM001_StartTimer>
}
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop

08000764 <timerHandlerInitBluetooth>:

void timerHandlerInitBluetooth(void *T)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b084      	sub	sp, #16
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
	static uint8_t whichCommand = 0;

	commandsAndAnswers *temp = (commandsAndAnswers*)T;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	60fb      	str	r3, [r7, #12]

	if(removeInitTimerRx == TRUE)
 8000770:	f640 0375 	movw	r3, #2165	; 0x875
 8000774:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	2b01      	cmp	r3, #1
 800077c:	d120      	bne.n	80007c0 <timerHandlerInitBluetooth+0x5c>
	{
		SYSTM001_DeleteTimer(HandlTimerReceiveAnsID);
 800077e:	f640 0380 	movw	r3, #2176	; 0x880
 8000782:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	4618      	mov	r0, r3
 800078a:	f005 fa69 	bl	8005c60 <SYSTM001_DeleteTimer>
		HandlTimerReceiveAnsID = 0;
 800078e:	f640 0380 	movw	r3, #2176	; 0x880
 8000792:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000796:	f04f 0200 	mov.w	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
		removeInitTimerRx = FALSE;
 800079c:	f640 0375 	movw	r3, #2165	; 0x875
 80007a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007a4:	f04f 0200 	mov.w	r2, #0
 80007a8:	701a      	strb	r2, [r3, #0]
		whichCommand = stageOfInit;
 80007aa:	f640 0390 	movw	r3, #2192	; 0x890
 80007ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	f640 0398 	movw	r3, #2200	; 0x898
 80007ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007be:	701a      	strb	r2, [r3, #0]
	}

	if(TRUE == initStatus)
 80007c0:	f640 0374 	movw	r3, #2164	; 0x874
 80007c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	2b01      	cmp	r3, #1
 80007cc:	d106      	bne.n	80007dc <timerHandlerInitBluetooth+0x78>
	{
		removeMainTimerStatus = TRUE;
 80007ce:	f640 0376 	movw	r3, #2166	; 0x876
 80007d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007d6:	f04f 0201 	mov.w	r2, #1
 80007da:	701a      	strb	r2, [r3, #0]
	}

	if(FALSE == initStatus && canSend == TRUE)
 80007dc:	f640 0374 	movw	r3, #2164	; 0x874
 80007e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d155      	bne.n	8000896 <timerHandlerInitBluetooth+0x132>
 80007ea:	f240 0300 	movw	r3, #0
 80007ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d14e      	bne.n	8000896 <timerHandlerInitBluetooth+0x132>
	{
		//whichCommand = stageOfInit;
		volatile int length = strlen(temp->commandsBluetooth[whichCommand]);
 80007f8:	f640 0398 	movw	r3, #2200	; 0x898
 80007fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000806:	fb02 f303 	mul.w	r3, r2, r3
 800080a:	68fa      	ldr	r2, [r7, #12]
 800080c:	18d3      	adds	r3, r2, r3
 800080e:	4618      	mov	r0, r3
 8000810:	f007 ffbc 	bl	800878c <strlen>
 8000814:	4603      	mov	r3, r0
 8000816:	60bb      	str	r3, [r7, #8]

		send(temp->commandsBluetooth[whichCommand], length);
 8000818:	f640 0398 	movw	r3, #2200	; 0x898
 800081c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000826:	fb02 f303 	mul.w	r3, r2, r3
 800082a:	68fa      	ldr	r2, [r7, #12]
 800082c:	18d2      	adds	r2, r2, r3
 800082e:	68bb      	ldr	r3, [r7, #8]
 8000830:	4610      	mov	r0, r2
 8000832:	4619      	mov	r1, r3
 8000834:	f000 f8b6 	bl	80009a4 <send>

		while((UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANSFER_STATUS_BUSY_FLAG )==UART001_SET))
 8000838:	bf00      	nop
 800083a:	f249 40fc 	movw	r0, #38140	; 0x94fc
 800083e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000842:	f04f 0109 	mov.w	r1, #9
 8000846:	f004 fd45 	bl	80052d4 <UART001_GetFlagStatus>
 800084a:	4603      	mov	r3, r0
 800084c:	2b02      	cmp	r3, #2
 800084e:	d0f4      	beq.n	800083a <timerHandlerInitBluetooth+0xd6>
		{
			//int h = 0;
		}

		canSend = FALSE;
 8000850:	f240 0300 	movw	r3, #0
 8000854:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000858:	f04f 0200 	mov.w	r2, #0
 800085c:	701a      	strb	r2, [r3, #0]
		askAboutSending();
 800085e:	f000 f97f 	bl	8000b60 <askAboutSending>
		HandlTimerReceiveAnsID = SYSTM001_CreateTimer(300,SYSTM001_ONE_SHOT,timerHandlerInitBluetoothReceive,NULL);
 8000862:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000866:	f04f 0100 	mov.w	r1, #0
 800086a:	f640 02a1 	movw	r2, #2209	; 0x8a1
 800086e:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000872:	f04f 0300 	mov.w	r3, #0
 8000876:	f005 f881 	bl	800597c <SYSTM001_CreateTimer>
 800087a:	4602      	mov	r2, r0
 800087c:	f640 0380 	movw	r3, #2176	; 0x880
 8000880:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000884:	601a      	str	r2, [r3, #0]
		SYSTM001_StartTimer(HandlTimerReceiveAnsID);
 8000886:	f640 0380 	movw	r3, #2176	; 0x880
 800088a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4618      	mov	r0, r3
 8000892:	f005 f943 	bl	8005b1c <SYSTM001_StartTimer>
	}
}
 8000896:	f107 0710 	add.w	r7, r7, #16
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop

080008a0 <timerHandlerInitBluetoothReceive>:


void timerHandlerInitBluetoothReceive(void *T)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b084      	sub	sp, #16
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
	char* answer = (char*)read();
 80008a8:	f000 f8e4 	bl	8000a74 <read>
 80008ac:	60f8      	str	r0, [r7, #12]
	//delayBt(10000);
	//askAboutSending();

	if(answer != NULL)
 80008ae:	68fb      	ldr	r3, [r7, #12]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d03f      	beq.n	8000934 <timerHandlerInitBluetoothReceive+0x94>
	{
		if(checkFunction((unsigned char*)answer, (unsigned char*)initCommandsAnswer.answersBluetooth[stageOfInit]))
 80008b4:	f640 0390 	movw	r3, #2192	; 0x890
 80008b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008bc:	681a      	ldr	r2, [r3, #0]
 80008be:	4613      	mov	r3, r2
 80008c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80008c4:	189b      	adds	r3, r3, r2
 80008c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80008ca:	f503 7248 	add.w	r2, r3, #800	; 0x320
 80008ce:	f640 1324 	movw	r3, #2340	; 0x924
 80008d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008d6:	18d3      	adds	r3, r2, r3
 80008d8:	68f8      	ldr	r0, [r7, #12]
 80008da:	4619      	mov	r1, r3
 80008dc:	f000 f994 	bl	8000c08 <checkFunction>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d00b      	beq.n	80008fe <timerHandlerInitBluetoothReceive+0x5e>
		{
			stageOfInit++;
 80008e6:	f640 0390 	movw	r3, #2192	; 0x890
 80008ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f103 0201 	add.w	r2, r3, #1
 80008f4:	f640 0390 	movw	r3, #2192	; 0x890
 80008f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80008fc:	601a      	str	r2, [r3, #0]
		}
		free(answer);
 80008fe:	68f8      	ldr	r0, [r7, #12]
 8000900:	f007 fa6a 	bl	8007dd8 <free>
		answer = NULL;
 8000904:	f04f 0300 	mov.w	r3, #0
 8000908:	60fb      	str	r3, [r7, #12]
		if(8 == stageOfInit)
 800090a:	f640 0390 	movw	r3, #2192	; 0x890
 800090e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	2b08      	cmp	r3, #8
 8000916:	d10d      	bne.n	8000934 <timerHandlerInitBluetoothReceive+0x94>
		{
			stageOfInit = 0;
 8000918:	f640 0390 	movw	r3, #2192	; 0x890
 800091c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000920:	f04f 0200 	mov.w	r2, #0
 8000924:	601a      	str	r2, [r3, #0]
			initStatus = TRUE;
 8000926:	f640 0374 	movw	r3, #2164	; 0x874
 800092a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800092e:	f04f 0201 	mov.w	r2, #1
 8000932:	701a      	strb	r2, [r3, #0]
		}
	}
	canSend = TRUE;
 8000934:	f240 0300 	movw	r3, #0
 8000938:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800093c:	f04f 0201 	mov.w	r2, #1
 8000940:	701a      	strb	r2, [r3, #0]
	removeInitTimerRx = TRUE;
 8000942:	f640 0375 	movw	r3, #2165	; 0x875
 8000946:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800094a:	f04f 0201 	mov.w	r2, #1
 800094e:	701a      	strb	r2, [r3, #0]
}
 8000950:	f107 0710 	add.w	r7, r7, #16
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <RxTimerHandler>:

void RxTimerHandler(void *T)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
	char* answer = (char*)read();
 8000960:	f000 f888 	bl	8000a74 <read>
 8000964:	60f8      	str	r0, [r7, #12]
	if(answer != NULL){
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d00b      	beq.n	8000984 <RxTimerHandler+0x2c>
		checkErrorOccurence(answer);
 800096c:	68f8      	ldr	r0, [r7, #12]
 800096e:	f7ff fcfd 	bl	800036c <checkErrorOccurence>
		chooseDevice(answer);
 8000972:	68f8      	ldr	r0, [r7, #12]
 8000974:	f7ff fca8 	bl	80002c8 <chooseDevice>
		free(answer);
 8000978:	68f8      	ldr	r0, [r7, #12]
 800097a:	f007 fa2d 	bl	8007dd8 <free>
		answer = NULL;
 800097e:	f04f 0300 	mov.w	r3, #0
 8000982:	60fb      	str	r3, [r7, #12]
	}
}
 8000984:	f107 0710 	add.w	r7, r7, #16
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}

0800098c <initBluetooth>:

void initBluetooth(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
	initFlowControl();
 8000990:	f000 f966 	bl	8000c60 <initFlowControl>
	copyCheckAnswers();
 8000994:	f7ff fd6e 	bl	8000474 <copyCheckAnswers>
	copyCommands();
 8000998:	f7ff fdda 	bl	8000550 <copyCommands>

	createMainTimer();
 800099c:	f7ff fe9e 	bl	80006dc <createMainTimer>
}
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	bf00      	nop

080009a4 <send>:

void send(char* command1, int length)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
 80009ac:	6039      	str	r1, [r7, #0]
	static int criticValue = 0;
	if(!statusRtsFlowControl())
 80009ae:	f000 f8ff 	bl	8000bb0 <statusRtsFlowControl>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d101      	bne.n	80009bc <send+0x18>
	{
		stopAskingAboutSending();
 80009b8:	f000 f8e6 	bl	8000b88 <stopAskingAboutSending>
	}

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
 80009bc:	f249 43fc 	movw	r3, #38140	; 0x94fc
 80009c0:	f6c0 0300 	movt	r3, #2048	; 0x800
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	613b      	str	r3, [r7, #16]
	uint32_t WriteCount = 0;
 80009c8:	f04f 0300 	mov.w	r3, #0
 80009cc:	617b      	str	r3, [r7, #20]

	while(length)
 80009ce:	e04a      	b.n	8000a66 <send+0xc2>
	{

		if(!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d131      	bne.n	8000a40 <send+0x9c>
		{
			if(!checkStatusCts())
 80009dc:	f000 f8fe 	bl	8000bdc <checkStatusCts>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d111      	bne.n	8000a0a <send+0x66>
			{
				char c = command1[WriteCount];
 80009e6:	687a      	ldr	r2, [r7, #4]
 80009e8:	697b      	ldr	r3, [r7, #20]
 80009ea:	18d3      	adds	r3, r2, r3
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	73fb      	strb	r3, [r7, #15]

				UartRegs->TBUF[0] = c;
 80009f0:	7bfa      	ldrb	r2, [r7, #15]
 80009f2:	693b      	ldr	r3, [r7, #16]
 80009f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
				length--;
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80009fe:	603b      	str	r3, [r7, #0]
				WriteCount++;
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	f103 0301 	add.w	r3, r3, #1
 8000a06:	617b      	str	r3, [r7, #20]
 8000a08:	e01a      	b.n	8000a40 <send+0x9c>
			}
			else
			{
				criticValue++;
 8000a0a:	f640 0394 	movw	r3, #2196	; 0x894
 8000a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f103 0201 	add.w	r2, r3, #1
 8000a18:	f640 0394 	movw	r3, #2196	; 0x894
 8000a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a20:	601a      	str	r2, [r3, #0]

				if(criticValue > 3)
 8000a22:	f640 0394 	movw	r3, #2196	; 0x894
 8000a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b03      	cmp	r3, #3
 8000a2e:	dd07      	ble.n	8000a40 <send+0x9c>
				{
					criticValue = 0;
 8000a30:	f640 0394 	movw	r3, #2196	; 0x894
 8000a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000a38:	f04f 0200 	mov.w	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
					break;
 8000a3e:	e015      	b.n	8000a6c <send+0xc8>
				}
			}
		}

		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
 8000a40:	f249 40fc 	movw	r0, #38140	; 0x94fc
 8000a44:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000a48:	f04f 010d 	mov.w	r1, #13
 8000a4c:	f004 fc42 	bl	80052d4 <UART001_GetFlagStatus>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b02      	cmp	r3, #2
 8000a54:	d107      	bne.n	8000a66 <send+0xc2>
		{
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
 8000a56:	f249 40fc 	movw	r0, #38140	; 0x94fc
 8000a5a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000a5e:	f04f 010d 	mov.w	r1, #13
 8000a62:	f004 fc83 	bl	800536c <UART001_ClearFlag>
	}

	USIC_CH_TypeDef* UartRegs = UART001_Handle0.UartRegs;
	uint32_t WriteCount = 0;

	while(length)
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d1b1      	bne.n	80009d0 <send+0x2c>
		if(UART001_GetFlagStatus(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG) == UART001_SET)
		{
			UART001_ClearFlag(&UART001_Handle0,UART001_TRANS_BUFFER_IND_FLAG);
		}
	}
}
 8000a6c:	f107 0718 	add.w	r7, r7, #24
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}

08000a74 <read>:




unsigned char* read(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
	askAboutSending();
 8000a7a:	f000 f871 	bl	8000b60 <askAboutSending>
	unsigned char *readBuffer = NULL;
 8000a7e:	f04f 0300 	mov.w	r3, #0
 8000a82:	60fb      	str	r3, [r7, #12]
	int statusRxFifoFilling = 0;
 8000a84:	f04f 0300 	mov.w	r3, #0
 8000a88:	60bb      	str	r3, [r7, #8]
	int howManyRead = 0;
 8000a8a:	f04f 0300 	mov.w	r3, #0
 8000a8e:	607b      	str	r3, [r7, #4]

	statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 8000a90:	f04f 0300 	mov.w	r3, #0
 8000a94:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000a98:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000a9c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000aa0:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000aa4:	60bb      	str	r3, [r7, #8]

	if(((UART001_GetFlagStatus(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG)) == UART001_SET))
 8000aa6:	f249 40fc 	movw	r0, #38140	; 0x94fc
 8000aaa:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000aae:	f04f 0110 	mov.w	r1, #16
 8000ab2:	f004 fc0f 	bl	80052d4 <UART001_GetFlagStatus>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b02      	cmp	r3, #2
 8000aba:	d149      	bne.n	8000b50 <read+0xdc>
	{

		statusRxFifoFilling = USIC_GetRxFIFOFillingLevel(UART001_0_USIC_CH);
 8000abc:	f04f 0300 	mov.w	r3, #0
 8000ac0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000ac4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000ac8:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8000acc:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8000ad0:	60bb      	str	r3, [r7, #8]

		if(statusRxFifoFilling != 0)
 8000ad2:	68bb      	ldr	r3, [r7, #8]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d018      	beq.n	8000b0a <read+0x96>
		{
			readBuffer = (unsigned char *)malloc((sizeof(unsigned char)*statusRxFifoFilling) + 1);
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	f103 0301 	add.w	r3, r3, #1
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f007 f972 	bl	8007dc8 <malloc>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	60fb      	str	r3, [r7, #12]

			howManyRead =  UART001_ReadDataBytes(&UART001_Handle0, readBuffer, statusRxFifoFilling);
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	f249 40fc 	movw	r0, #38140	; 0x94fc
 8000aee:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000af2:	68f9      	ldr	r1, [r7, #12]
 8000af4:	461a      	mov	r2, r3
 8000af6:	f004 fb1d 	bl	8005134 <UART001_ReadDataBytes>
 8000afa:	4603      	mov	r3, r0
 8000afc:	607b      	str	r3, [r7, #4]

			readBuffer[statusRxFifoFilling] = '\0';
 8000afe:	68bb      	ldr	r3, [r7, #8]
 8000b00:	68fa      	ldr	r2, [r7, #12]
 8000b02:	18d3      	adds	r3, r2, r3
 8000b04:	f04f 0200 	mov.w	r2, #0
 8000b08:	701a      	strb	r2, [r3, #0]
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);
 8000b0a:	f249 40fc 	movw	r0, #38140	; 0x94fc
 8000b0e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000b12:	f04f 0110 	mov.w	r1, #16
 8000b16:	f004 fc29 	bl	800536c <UART001_ClearFlag>

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000b1a:	e00d      	b.n	8000b38 <read+0xc4>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
 8000b1c:	f04f 0300 	mov.w	r3, #0
 8000b20:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000b24:	f04f 0200 	mov.w	r2, #0
 8000b28:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000b2c:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 8000b30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000b34:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
			readBuffer[statusRxFifoFilling] = '\0';
		}

		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);

		while(!USIC_ubIsRxFIFOempty(UART001_0_USIC_CH))
 8000b38:	f04f 0300 	mov.w	r3, #0
 8000b3c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000b40:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8000b44:	f003 0308 	and.w	r3, r3, #8
 8000b48:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d0e5      	beq.n	8000b1c <read+0xa8>
		{
			USIC_FlushRxFIFO(UART001_0_USIC_CH);
		}
	}

	stopAskingAboutSending();
 8000b50:	f000 f81a 	bl	8000b88 <stopAskingAboutSending>

	return readBuffer;
 8000b54:	68fb      	ldr	r3, [r7, #12]
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	f107 0710 	add.w	r7, r7, #16
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <askAboutSending>:

//UART Hardware Flow Control Functions
void askAboutSending(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, START_ASKING);
 8000b64:	f249 5330 	movw	r3, #38192	; 0x9530
 8000b68:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b6c:	685a      	ldr	r2, [r3, #4]
 8000b6e:	f249 5330 	movw	r3, #38192	; 0x9530
 8000b72:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b76:	785b      	ldrb	r3, [r3, #1]
 8000b78:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8000b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b80:	6053      	str	r3, [r2, #4]
}
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr

08000b88 <stopAskingAboutSending>:

void stopAskingAboutSending(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
	IO004_SetOutputValue(IO004_Handle0, STOP_ASKING);
 8000b8c:	f249 5330 	movw	r3, #38192	; 0x9530
 8000b90:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b94:	685a      	ldr	r2, [r3, #4]
 8000b96:	f249 5330 	movw	r3, #38192	; 0x9530
 8000b9a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000b9e:	785b      	ldrb	r3, [r3, #1]
 8000ba0:	f04f 0101 	mov.w	r1, #1
 8000ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba8:	6053      	str	r3, [r2, #4]
}
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr

08000bb0 <statusRtsFlowControl>:

int statusRtsFlowControl(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle0);
 8000bb4:	f249 5330 	movw	r3, #38192	; 0x9530
 8000bb8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000bbc:	685b      	ldr	r3, [r3, #4]
 8000bbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000bc0:	f249 5330 	movw	r3, #38192	; 0x9530
 8000bc4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000bc8:	785b      	ldrb	r3, [r3, #1]
 8000bca:	fa22 f303 	lsr.w	r3, r2, r3
 8000bce:	f003 0301 	and.w	r3, r3, #1
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bc80      	pop	{r7}
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <checkStatusCts>:

int checkStatusCts(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle1);
 8000be0:	f249 5338 	movw	r3, #38200	; 0x9538
 8000be4:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000bec:	f249 5338 	movw	r3, #38200	; 0x9538
 8000bf0:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000bf4:	785b      	ldrb	r3, [r3, #1]
 8000bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8000bfa:	f003 0301 	and.w	r3, r3, #1
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bc80      	pop	{r7}
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <checkFunction>:
//UART Hardware Flow Control Functions

int checkFunction(unsigned char *answer, unsigned char *readBuffer)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	6039      	str	r1, [r7, #0]
	if(strcmp((char*)answer, (char*)readBuffer) == 0)
 8000c12:	6878      	ldr	r0, [r7, #4]
 8000c14:	6839      	ldr	r1, [r7, #0]
 8000c16:	f007 fccb 	bl	80085b0 <strcmp>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d102      	bne.n	8000c26 <checkFunction+0x1e>
	{
		return 1;
 8000c20:	f04f 0301 	mov.w	r3, #1
 8000c24:	e001      	b.n	8000c2a <checkFunction+0x22>
	}
	return 0;
 8000c26:	f04f 0300 	mov.w	r3, #0
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f107 0708 	add.w	r7, r7, #8
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bd80      	pop	{r7, pc}

08000c34 <connectStatus>:

int connectStatus(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
	return IO004_ReadPin(IO004_Handle2);
 8000c38:	f249 5340 	movw	r3, #38208	; 0x9540
 8000c3c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c44:	f249 5340 	movw	r3, #38208	; 0x9540
 8000c48:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000c4c:	785b      	ldrb	r3, [r3, #1]
 8000c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c52:	f003 0301 	and.w	r3, r3, #1
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bc80      	pop	{r7}
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop

08000c60 <initFlowControl>:

void initFlowControl(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
	//stopAskingAboutSending();
	askAboutSending();
 8000c64:	f7ff ff7c 	bl	8000b60 <askAboutSending>
}
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop

08000c6c <delayBt>:

void delayBt(uint32_t d)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i < d; i++)
 8000c74:	f04f 0300 	mov.w	r3, #0
 8000c78:	60fb      	str	r3, [r7, #12]
 8000c7a:	e003      	b.n	8000c84 <delayBt+0x18>
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	f103 0301 	add.w	r3, r3, #1
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fa      	ldr	r2, [r7, #12]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d3f7      	bcc.n	8000c7c <delayBt+0x10>
	{
		;
	}
}
 8000c8c:	f107 0714 	add.w	r7, r7, #20
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bc80      	pop	{r7}
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <cleanArray>:
 *      Author: Mateusz
 */
char device[20];

void cleanArray(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
	for(int i = 0; i < 20; i++)
 8000c9e:	f04f 0300 	mov.w	r3, #0
 8000ca2:	607b      	str	r3, [r7, #4]
 8000ca4:	e00c      	b.n	8000cc0 <cleanArray+0x28>
	{
		device[i] = '\0';
 8000ca6:	f640 43e4 	movw	r3, #3300	; 0xce4
 8000caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cae:	687a      	ldr	r2, [r7, #4]
 8000cb0:	189b      	adds	r3, r3, r2
 8000cb2:	f04f 0200 	mov.w	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
 */
char device[20];

void cleanArray(void)
{
	for(int i = 0; i < 20; i++)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f103 0301 	add.w	r3, r3, #1
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b13      	cmp	r3, #19
 8000cc4:	ddef      	ble.n	8000ca6 <cleanArray+0xe>
	{
		device[i] = '\0';
	}
}
 8000cc6:	f107 070c 	add.w	r7, r7, #12
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bc80      	pop	{r7}
 8000cce:	4770      	bx	lr

08000cd0 <flushFIFO>:
 *      Author: Mateusz
 */
#include "FIFO_functions.h"

void flushFIFO(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b083      	sub	sp, #12
 8000cd4:	af00      	add	r7, sp, #0
	USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
 8000cd6:	f249 5348 	movw	r3, #38216	; 0x9548
 8000cda:	f6c0 0300 	movt	r3, #2048	; 0x800
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	607b      	str	r3, [r7, #4]
	USIC_FlushTxFIFO(I2CRegs);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8000ce8:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 8000cf2:	f107 070c 	add.w	r7, r7, #12
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bc80      	pop	{r7}
 8000cfa:	4770      	bx	lr

08000cfc <clearErrorFlags>:

void clearErrorFlags(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
	if(USIC1_CH1->PSR_IICMode & (USIC_CH_PSR_IICMode_ERR_Msk | USIC_CH_PSR_IICMode_NACK_Msk))
 8000d00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d04:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000d08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d0a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d029      	beq.n	8000d66 <clearErrorFlags+0x6a>
	{
		// Clear error bits
		USIC1_CH1->PSCR |= 0x3FF;
 8000d12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d16:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000d1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d1e:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000d22:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000d24:	ea6f 2292 	mvn.w	r2, r2, lsr #10
 8000d28:	ea6f 2282 	mvn.w	r2, r2, lsl #10
 8000d2c:	64da      	str	r2, [r3, #76]	; 0x4c
		// Flush transmit FIFO buffer
		USIC1_CH1->TRBSCR |= USIC_CH_TRBSCR_FLUSHTB_Msk;
 8000d2e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d32:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000d36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d3a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000d3e:	f8d2 2118 	ldr.w	r2, [r2, #280]	; 0x118
 8000d42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d46:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		// Modify Transmit Data Valid
		WR_REG(USIC1_CH1->FMR, USIC_CH_FMR_MTDV_Msk, USIC_CH_FMR_MTDV_Pos, 2);
 8000d4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d4e:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8000d52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d56:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8000d5a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8000d5c:	f022 0203 	bic.w	r2, r2, #3
 8000d60:	f042 0202 	orr.w	r2, r2, #2
 8000d64:	669a      	str	r2, [r3, #104]	; 0x68
	}
}
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bc80      	pop	{r7}
 8000d6a:	4770      	bx	lr

08000d6c <getAccelX>:
int16_t gyroY = 0;
int16_t gyroZ = 0;
//gyroscope all axes

int16_t getAccelX(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
	return accelX;
 8000d70:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8000d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d78:	881b      	ldrh	r3, [r3, #0]
 8000d7a:	b21b      	sxth	r3, r3
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr

08000d84 <getAccelY>:

int16_t getAccelY(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
	return accelY;
 8000d88:	f640 03b2 	movw	r3, #2226	; 0x8b2
 8000d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000d90:	881b      	ldrh	r3, [r3, #0]
 8000d92:	b21b      	sxth	r3, r3
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bc80      	pop	{r7}
 8000d9a:	4770      	bx	lr

08000d9c <getAccelZ>:

int16_t getAccelZ(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
	return accelZ;
 8000da0:	f640 03b4 	movw	r3, #2228	; 0x8b4
 8000da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000da8:	881b      	ldrh	r3, [r3, #0]
 8000daa:	b21b      	sxth	r3, r3
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bc80      	pop	{r7}
 8000db2:	4770      	bx	lr

08000db4 <startMeasurements>:

void startMeasurements(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	TimerIdReadMeasurements=SYSTM001_CreateTimer(2,SYSTM001_PERIODIC,timerHandlerReceiveOneMeasurementEachSensor,&adrAndData);
 8000db8:	f04f 0002 	mov.w	r0, #2
 8000dbc:	f04f 0101 	mov.w	r1, #1
 8000dc0:	f243 72a9 	movw	r2, #14249	; 0x37a9
 8000dc4:	f6c0 0200 	movt	r2, #2048	; 0x800
 8000dc8:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8000dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dd0:	f004 fdd4 	bl	800597c <SYSTM001_CreateTimer>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	f640 039c 	movw	r3, #2204	; 0x89c
 8000dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000dde:	601a      	str	r2, [r3, #0]
	SYSTM001_StartTimer(TimerIdReadMeasurements);
 8000de0:	f640 039c 	movw	r3, #2204	; 0x89c
 8000de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4618      	mov	r0, r3
 8000dec:	f004 fe96 	bl	8005b1c <SYSTM001_StartTimer>
}
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop

08000df4 <readAndSendMeasurements>:



void readAndSendMeasurements(void (*sendFunction)(char *str, int len))
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
	if(!readingAllowed && (counter < 1))
 8000dfc:	f240 0314 	movw	r3, #20
 8000e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	f040 8221 	bne.w	8001250 <readAndSendMeasurements+0x45c>
 8000e0e:	f640 03ac 	movw	r3, #2220	; 0x8ac
 8000e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	f300 8219 	bgt.w	8001250 <readAndSendMeasurements+0x45c>
	{

		accelX = (adrAndData.dane[1] << 8) | adrAndData.dane[0]; // Store x-axis values into gx
 8000e1e:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8000e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e26:	785b      	ldrb	r3, [r3, #1]
 8000e28:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000e2c:	b29a      	uxth	r2, r3
 8000e2e:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8000e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	b29a      	uxth	r2, r3
 8000e3c:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8000e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e44:	801a      	strh	r2, [r3, #0]

		accelY = (adrAndData.dane[3] << 8) | adrAndData.dane[2]; // Store y-axis values into gy
 8000e46:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8000e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e4e:	78db      	ldrb	r3, [r3, #3]
 8000e50:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000e54:	b29a      	uxth	r2, r3
 8000e56:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8000e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e5e:	789b      	ldrb	r3, [r3, #2]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	b29a      	uxth	r2, r3
 8000e64:	f640 03b2 	movw	r3, #2226	; 0x8b2
 8000e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e6c:	801a      	strh	r2, [r3, #0]

		accelZ = (adrAndData.dane[5] << 8) | adrAndData.dane[4]; // Store z-axis values into gz
 8000e6e:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8000e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e76:	795b      	ldrb	r3, [r3, #5]
 8000e78:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8000e7c:	b29a      	uxth	r2, r3
 8000e7e:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8000e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e86:	791b      	ldrb	r3, [r3, #4]
 8000e88:	4313      	orrs	r3, r2
 8000e8a:	b29a      	uxth	r2, r3
 8000e8c:	f640 03b4 	movw	r3, #2228	; 0x8b4
 8000e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e94:	801a      	strh	r2, [r3, #0]

		if (_autoCalc) //kalibracja
 8000e96:	f640 73f4 	movw	r3, #4084	; 0xff4
 8000e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d03b      	beq.n	8000f1c <readAndSendMeasurements+0x128>
		{
			accelX -= aBiasRaw[X_AXIS];
 8000ea4:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8000ea8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eac:	881b      	ldrh	r3, [r3, #0]
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	f241 23e0 	movw	r3, #4832	; 0x12e0
 8000eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eb8:	881b      	ldrh	r3, [r3, #0]
 8000eba:	b29b      	uxth	r3, r3
 8000ebc:	1ad3      	subs	r3, r2, r3
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	b29a      	uxth	r2, r3
 8000ec2:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8000ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000eca:	801a      	strh	r2, [r3, #0]
			accelX -= aBiasRaw[Y_AXIS];
 8000ecc:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8000ed0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ed4:	881b      	ldrh	r3, [r3, #0]
 8000ed6:	b29a      	uxth	r2, r3
 8000ed8:	f241 23e0 	movw	r3, #4832	; 0x12e0
 8000edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ee0:	885b      	ldrh	r3, [r3, #2]
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	b29a      	uxth	r2, r3
 8000eea:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8000eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ef2:	801a      	strh	r2, [r3, #0]
			accelX -= aBiasRaw[Z_AXIS];
 8000ef4:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8000ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000efc:	881b      	ldrh	r3, [r3, #0]
 8000efe:	b29a      	uxth	r2, r3
 8000f00:	f241 23e0 	movw	r3, #4832	; 0x12e0
 8000f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f08:	889b      	ldrh	r3, [r3, #4]
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8000f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f1a:	801a      	strh	r2, [r3, #0]
		}

		accelX = calcAccel(accelX);
 8000f1c:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8000f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f24:	881b      	ldrh	r3, [r3, #0]
 8000f26:	b21b      	sxth	r3, r3
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f002 f861 	bl	8002ff0 <calcAccel>
 8000f2e:	ee07 0a90 	vmov	s15, r0
 8000f32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f36:	ee17 3a90 	vmov	r3, s15
 8000f3a:	b29a      	uxth	r2, r3
 8000f3c:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8000f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f44:	801a      	strh	r2, [r3, #0]
		accelY = calcAccel(accelY);
 8000f46:	f640 03b2 	movw	r3, #2226	; 0x8b2
 8000f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f4e:	881b      	ldrh	r3, [r3, #0]
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	4618      	mov	r0, r3
 8000f54:	f002 f84c 	bl	8002ff0 <calcAccel>
 8000f58:	ee07 0a90 	vmov	s15, r0
 8000f5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f60:	ee17 3a90 	vmov	r3, s15
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	f640 03b2 	movw	r3, #2226	; 0x8b2
 8000f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f6e:	801a      	strh	r2, [r3, #0]
		accelZ = calcAccel(accelZ);
 8000f70:	f640 03b4 	movw	r3, #2228	; 0x8b4
 8000f74:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f78:	881b      	ldrh	r3, [r3, #0]
 8000f7a:	b21b      	sxth	r3, r3
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f002 f837 	bl	8002ff0 <calcAccel>
 8000f82:	ee07 0a90 	vmov	s15, r0
 8000f86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f8a:	ee17 3a90 	vmov	r3, s15
 8000f8e:	b29a      	uxth	r2, r3
 8000f90:	f640 03b4 	movw	r3, #2228	; 0x8b4
 8000f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f98:	801a      	strh	r2, [r3, #0]

		pomiaryAccel[counter].ax = accelX;
 8000f9a:	f640 03ac 	movw	r3, #2220	; 0x8ac
 8000f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fa2:	6819      	ldr	r1, [r3, #0]
 8000fa4:	f640 03b0 	movw	r3, #2224	; 0x8b0
 8000fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fac:	8818      	ldrh	r0, [r3, #0]
 8000fae:	f241 0288 	movw	r2, #4232	; 0x1088
 8000fb2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000fbc:	185b      	adds	r3, r3, r1
 8000fbe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000fc2:	18d3      	adds	r3, r2, r3
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	801a      	strh	r2, [r3, #0]
		pomiaryAccel[counter].ay = accelY;
 8000fc8:	f640 03ac 	movw	r3, #2220	; 0x8ac
 8000fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fd0:	6819      	ldr	r1, [r3, #0]
 8000fd2:	f640 03b2 	movw	r3, #2226	; 0x8b2
 8000fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fda:	8818      	ldrh	r0, [r3, #0]
 8000fdc:	f241 0288 	movw	r2, #4232	; 0x1088
 8000fe0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000fea:	185b      	adds	r3, r3, r1
 8000fec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ff0:	18d3      	adds	r3, r2, r3
 8000ff2:	4602      	mov	r2, r0
 8000ff4:	805a      	strh	r2, [r3, #2]
		pomiaryAccel[counter].az = accelZ;
 8000ff6:	f640 03ac 	movw	r3, #2220	; 0x8ac
 8000ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000ffe:	6819      	ldr	r1, [r3, #0]
 8001000:	f640 03b4 	movw	r3, #2228	; 0x8b4
 8001004:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001008:	8818      	ldrh	r0, [r3, #0]
 800100a:	f241 0288 	movw	r2, #4232	; 0x1088
 800100e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001012:	460b      	mov	r3, r1
 8001014:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001018:	185b      	adds	r3, r3, r1
 800101a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800101e:	18d3      	adds	r3, r2, r3
 8001020:	4602      	mov	r2, r0
 8001022:	809a      	strh	r2, [r3, #4]

		gyroX = (adrAndData.dane[7] << 1) | adrAndData.dane[6];
 8001024:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8001028:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800102c:	79db      	ldrb	r3, [r3, #7]
 800102e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001032:	b29a      	uxth	r2, r3
 8001034:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8001038:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800103c:	799b      	ldrb	r3, [r3, #6]
 800103e:	4313      	orrs	r3, r2
 8001040:	b29a      	uxth	r2, r3
 8001042:	f640 03b6 	movw	r3, #2230	; 0x8b6
 8001046:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800104a:	801a      	strh	r2, [r3, #0]
		gyroY = (adrAndData.dane[9] << 1) | adrAndData.dane[8];
 800104c:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8001050:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001054:	7a5b      	ldrb	r3, [r3, #9]
 8001056:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800105a:	b29a      	uxth	r2, r3
 800105c:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8001060:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001064:	7a1b      	ldrb	r3, [r3, #8]
 8001066:	4313      	orrs	r3, r2
 8001068:	b29a      	uxth	r2, r3
 800106a:	f640 03b8 	movw	r3, #2232	; 0x8b8
 800106e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001072:	801a      	strh	r2, [r3, #0]
		gyroZ = (adrAndData.dane[11] << 1) | adrAndData.dane[10];
 8001074:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8001078:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800107c:	7adb      	ldrb	r3, [r3, #11]
 800107e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001082:	b29a      	uxth	r2, r3
 8001084:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8001088:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800108c:	7a9b      	ldrb	r3, [r3, #10]
 800108e:	4313      	orrs	r3, r2
 8001090:	b29a      	uxth	r2, r3
 8001092:	f640 03ba 	movw	r3, #2234	; 0x8ba
 8001096:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800109a:	801a      	strh	r2, [r3, #0]

		if (_autoCalc) //kalibracja
 800109c:	f640 73f4 	movw	r3, #4084	; 0xff4
 80010a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d03b      	beq.n	8001122 <readAndSendMeasurements+0x32e>
		{
			gyroX -= gBiasRaw[X_AXIS];
 80010aa:	f640 03b6 	movw	r3, #2230	; 0x8b6
 80010ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010b2:	881b      	ldrh	r3, [r3, #0]
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	f241 0380 	movw	r3, #4224	; 0x1080
 80010ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010be:	881b      	ldrh	r3, [r3, #0]
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	b29a      	uxth	r2, r3
 80010c8:	f640 03b6 	movw	r3, #2230	; 0x8b6
 80010cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010d0:	801a      	strh	r2, [r3, #0]
			gyroY -= gBiasRaw[Y_AXIS];
 80010d2:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80010d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010da:	881b      	ldrh	r3, [r3, #0]
 80010dc:	b29a      	uxth	r2, r3
 80010de:	f241 0380 	movw	r3, #4224	; 0x1080
 80010e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010e6:	885b      	ldrh	r3, [r3, #2]
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80010f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010f8:	801a      	strh	r2, [r3, #0]
			gyroZ -= gBiasRaw[Z_AXIS];
 80010fa:	f640 03ba 	movw	r3, #2234	; 0x8ba
 80010fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001102:	881b      	ldrh	r3, [r3, #0]
 8001104:	b29a      	uxth	r2, r3
 8001106:	f241 0380 	movw	r3, #4224	; 0x1080
 800110a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800110e:	889b      	ldrh	r3, [r3, #4]
 8001110:	b29b      	uxth	r3, r3
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	b29b      	uxth	r3, r3
 8001116:	b29a      	uxth	r2, r3
 8001118:	f640 03ba 	movw	r3, #2234	; 0x8ba
 800111c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001120:	801a      	strh	r2, [r3, #0]
		}
		gyroX = calcGyro(gyroX);
 8001122:	f640 03b6 	movw	r3, #2230	; 0x8b6
 8001126:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800112a:	881b      	ldrh	r3, [r3, #0]
 800112c:	b21b      	sxth	r3, r3
 800112e:	4618      	mov	r0, r3
 8001130:	f001 ff34 	bl	8002f9c <calcGyro>
 8001134:	ee07 0a90 	vmov	s15, r0
 8001138:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800113c:	ee17 3a90 	vmov	r3, s15
 8001140:	b29a      	uxth	r2, r3
 8001142:	f640 03b6 	movw	r3, #2230	; 0x8b6
 8001146:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800114a:	801a      	strh	r2, [r3, #0]
		gyroY = calcGyro(gyroY);
 800114c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8001150:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001154:	881b      	ldrh	r3, [r3, #0]
 8001156:	b21b      	sxth	r3, r3
 8001158:	4618      	mov	r0, r3
 800115a:	f001 ff1f 	bl	8002f9c <calcGyro>
 800115e:	ee07 0a90 	vmov	s15, r0
 8001162:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001166:	ee17 3a90 	vmov	r3, s15
 800116a:	b29a      	uxth	r2, r3
 800116c:	f640 03b8 	movw	r3, #2232	; 0x8b8
 8001170:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001174:	801a      	strh	r2, [r3, #0]
		gyroZ = calcGyro(gyroZ);
 8001176:	f640 03ba 	movw	r3, #2234	; 0x8ba
 800117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800117e:	881b      	ldrh	r3, [r3, #0]
 8001180:	b21b      	sxth	r3, r3
 8001182:	4618      	mov	r0, r3
 8001184:	f001 ff0a 	bl	8002f9c <calcGyro>
 8001188:	ee07 0a90 	vmov	s15, r0
 800118c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001190:	ee17 3a90 	vmov	r3, s15
 8001194:	b29a      	uxth	r2, r3
 8001196:	f640 03ba 	movw	r3, #2234	; 0x8ba
 800119a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800119e:	801a      	strh	r2, [r3, #0]

		pomiaryAccel1[counter].ax = gyroX;
 80011a0:	f640 03ac 	movw	r3, #2220	; 0x8ac
 80011a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011a8:	6819      	ldr	r1, [r3, #0]
 80011aa:	f640 03b6 	movw	r3, #2230	; 0x8b6
 80011ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011b2:	8818      	ldrh	r0, [r3, #0]
 80011b4:	f640 5274 	movw	r2, #3444	; 0xd74
 80011b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80011bc:	460b      	mov	r3, r1
 80011be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80011c2:	185b      	adds	r3, r3, r1
 80011c4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80011c8:	18d3      	adds	r3, r2, r3
 80011ca:	4602      	mov	r2, r0
 80011cc:	801a      	strh	r2, [r3, #0]
		pomiaryAccel1[counter].ay = gyroY;
 80011ce:	f640 03ac 	movw	r3, #2220	; 0x8ac
 80011d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011d6:	6819      	ldr	r1, [r3, #0]
 80011d8:	f640 03b8 	movw	r3, #2232	; 0x8b8
 80011dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011e0:	8818      	ldrh	r0, [r3, #0]
 80011e2:	f640 5274 	movw	r2, #3444	; 0xd74
 80011e6:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80011ea:	460b      	mov	r3, r1
 80011ec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80011f0:	185b      	adds	r3, r3, r1
 80011f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80011f6:	18d3      	adds	r3, r2, r3
 80011f8:	4602      	mov	r2, r0
 80011fa:	805a      	strh	r2, [r3, #2]
		pomiaryAccel1[counter].az = gyroZ;
 80011fc:	f640 03ac 	movw	r3, #2220	; 0x8ac
 8001200:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001204:	6819      	ldr	r1, [r3, #0]
 8001206:	f640 03ba 	movw	r3, #2234	; 0x8ba
 800120a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800120e:	8818      	ldrh	r0, [r3, #0]
 8001210:	f640 5274 	movw	r2, #3444	; 0xd74
 8001214:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001218:	460b      	mov	r3, r1
 800121a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800121e:	185b      	adds	r3, r3, r1
 8001220:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001224:	18d3      	adds	r3, r2, r3
 8001226:	4602      	mov	r2, r0
 8001228:	809a      	strh	r2, [r3, #4]
		counter++;
 800122a:	f640 03ac 	movw	r3, #2220	; 0x8ac
 800122e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f103 0201 	add.w	r2, r3, #1
 8001238:	f640 03ac 	movw	r3, #2220	; 0x8ac
 800123c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001240:	601a      	str	r2, [r3, #0]
		readingAllowed = TRUE;
 8001242:	f240 0314 	movw	r3, #20
 8001246:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800124a:	f04f 0201 	mov.w	r2, #1
 800124e:	701a      	strb	r2, [r3, #0]
	}

	if(counter >= 1)
 8001250:	f640 03ac 	movw	r3, #2220	; 0x8ac
 8001254:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	dd09      	ble.n	8001272 <readAndSendMeasurements+0x47e>
	{
		int i = 0;
 800125e:	f04f 0300 	mov.w	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
		{
			(*sendFunction)(&accelOsX[i], strlen(&accelOsX[i]));
			(*sendFunction)(&accelOsY[i], strlen(&accelOsY[i]));
			(*sendFunction)(&accelOsZ[i], strlen(&accelOsZ[i]));
		}*/
		counter = 0;
 8001264:	f640 03ac 	movw	r3, #2220	; 0x8ac
 8001268:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
	}
}
 8001272:	f107 0710 	add.w	r7, r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop

0800127c <initAdrAndSubAdr>:

void initAdrAndSubAdr(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
	adrAndData.adr.addressDevice[0] = 0x6B;
 8001280:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8001284:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001288:	f04f 026b 	mov.w	r2, #107	; 0x6b
 800128c:	749a      	strb	r2, [r3, #18]
	adrAndData.adr.addressDevice[1] = 0x1E;
 800128e:	f241 23ec 	movw	r3, #4844	; 0x12ec
 8001292:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001296:	f04f 021e 	mov.w	r2, #30
 800129a:	74da      	strb	r2, [r3, #19]
	adrAndData.adr.subAddress[0] =  OUT_X_L_XL; //subaddres for accel
 800129c:	f241 23ec 	movw	r3, #4844	; 0x12ec
 80012a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012a4:	f04f 0228 	mov.w	r2, #40	; 0x28
 80012a8:	751a      	strb	r2, [r3, #20]
	adrAndData.adr.subAddress[1] =  OUT_X_L_G; //sub address for gyroscope
 80012aa:	f241 23ec 	movw	r3, #4844	; 0x12ec
 80012ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012b2:	f04f 0218 	mov.w	r2, #24
 80012b6:	755a      	strb	r2, [r3, #21]
	adrAndData.adr.subAddress[2] =  OUT_X_L_M;
 80012b8:	f241 23ec 	movw	r3, #4844	; 0x12ec
 80012bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012c0:	f04f 0228 	mov.w	r2, #40	; 0x28
 80012c4:	759a      	strb	r2, [r3, #22]
}
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bc80      	pop	{r7}
 80012ca:	4770      	bx	lr

080012cc <initLSM9DS1>:

void initLSM9DS1(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
	init(IMU_MODE_I2C, LSM9DS1_AG_ADDR(1), LSM9DS1_M_ADDR(1));
 80012d2:	f04f 0001 	mov.w	r0, #1
 80012d6:	f04f 016b 	mov.w	r1, #107	; 0x6b
 80012da:	f04f 021e 	mov.w	r2, #30
 80012de:	f000 f823 	bl	8001328 <init>

	settings.device.commInterface = IMU_MODE_I2C;
 80012e2:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80012e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012ea:	f04f 0201 	mov.w	r2, #1
 80012ee:	701a      	strb	r2, [r3, #0]
	settings.device.mAddress = LSM9DS1_M;
 80012f0:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80012f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80012f8:	f04f 021e 	mov.w	r2, #30
 80012fc:	709a      	strb	r2, [r3, #2]
	settings.device.agAddress = LSM9DS1_AG;
 80012fe:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001302:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001306:	f04f 026b 	mov.w	r2, #107	; 0x6b
 800130a:	705a      	strb	r2, [r3, #1]

	initAdrAndSubAdr();
 800130c:	f7ff ffb6 	bl	800127c <initAdrAndSubAdr>

	if(!begin())
 8001310:	f000 f968 	bl	80015e4 <begin>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d102      	bne.n	8001320 <initLSM9DS1+0x54>
	{
		int k = 0;
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	607b      	str	r3, [r7, #4]
	}
}
 8001320:	f107 0708 	add.w	r7, r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <init>:

void init(interface_mode interface, uint8_t xgAddr, uint8_t mAddr)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	4613      	mov	r3, r2
 8001330:	4602      	mov	r2, r0
 8001332:	71fa      	strb	r2, [r7, #7]
 8001334:	460a      	mov	r2, r1
 8001336:	71ba      	strb	r2, [r7, #6]
 8001338:	717b      	strb	r3, [r7, #5]
	//measurementsLSMRead = 0;

	settings.device.commInterface = interface;
 800133a:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800133e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001342:	79fa      	ldrb	r2, [r7, #7]
 8001344:	701a      	strb	r2, [r3, #0]
	settings.device.agAddress = xgAddr;
 8001346:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800134a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800134e:	79ba      	ldrb	r2, [r7, #6]
 8001350:	705a      	strb	r2, [r3, #1]
	settings.device.mAddress = mAddr;
 8001352:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001356:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800135a:	797a      	ldrb	r2, [r7, #5]
 800135c:	709a      	strb	r2, [r3, #2]

	settings.gyro.enabled = TRUE;
 800135e:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001362:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001366:	f04f 0201 	mov.w	r2, #1
 800136a:	711a      	strb	r2, [r3, #4]
	settings.gyro.enableX = TRUE;
 800136c:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001370:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001374:	f04f 0201 	mov.w	r2, #1
 8001378:	745a      	strb	r2, [r3, #17]
	settings.gyro.enableY = TRUE;
 800137a:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800137e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001382:	f04f 0201 	mov.w	r2, #1
 8001386:	749a      	strb	r2, [r3, #18]
	settings.gyro.enableZ = TRUE;
 8001388:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800138c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001390:	f04f 0201 	mov.w	r2, #1
 8001394:	74da      	strb	r2, [r3, #19]
	// gyro scale can be 245, 500, or 2000
	settings.gyro.scale = 245;
 8001396:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800139a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800139e:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 80013a2:	80da      	strh	r2, [r3, #6]
	// gyro sample rate: value between 1-6
	// 1 = 14.9    4 = 238
	// 2 = 59.5    5 = 476
	// 3 = 119     6 = 952
	settings.gyro.sampleRate = 3;
 80013a4:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80013a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013ac:	f04f 0203 	mov.w	r2, #3
 80013b0:	721a      	strb	r2, [r3, #8]
	// gyro cutoff frequency: value between 0-3
	// Actual value of cutoff frequency depends
	// on sample rate.
	settings.gyro.bandwidth = 0;
 80013b2:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80013b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013ba:	f04f 0200 	mov.w	r2, #0
 80013be:	725a      	strb	r2, [r3, #9]
	settings.gyro.lowPowerEnable = FALSE;
 80013c0:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80013c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013c8:	f04f 0200 	mov.w	r2, #0
 80013cc:	729a      	strb	r2, [r3, #10]

	settings.gyro.HPFEnable = FALSE;
 80013ce:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80013d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	72da      	strb	r2, [r3, #11]
	// Gyro HPF cutoff frequency: value between 0-9
	// Actual value depends on sample rate. Only applies
	// if gyroHPFEnable is TRUE.
	settings.gyro.HPFCutoff = 0;
 80013dc:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80013e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013e4:	f04f 0200 	mov.w	r2, #0
 80013e8:	731a      	strb	r2, [r3, #12]
	settings.gyro.flipX = FALSE;
 80013ea:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80013ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80013f2:	f04f 0200 	mov.w	r2, #0
 80013f6:	735a      	strb	r2, [r3, #13]
	settings.gyro.flipY = FALSE;
 80013f8:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80013fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001400:	f04f 0200 	mov.w	r2, #0
 8001404:	739a      	strb	r2, [r3, #14]
	settings.gyro.flipZ = FALSE;
 8001406:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800140a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	73da      	strb	r2, [r3, #15]
	settings.gyro.orientation = 0;
 8001414:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001418:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800141c:	f04f 0200 	mov.w	r2, #0
 8001420:	741a      	strb	r2, [r3, #16]
	settings.gyro.latchInterrupt = TRUE;
 8001422:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001426:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800142a:	f04f 0201 	mov.w	r2, #1
 800142e:	751a      	strb	r2, [r3, #20]

	settings.accel.enabled = TRUE;
 8001430:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001434:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001438:	f04f 0201 	mov.w	r2, #1
 800143c:	759a      	strb	r2, [r3, #22]
	settings.accel.enableX = TRUE;
 800143e:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001442:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001446:	f04f 0201 	mov.w	r2, #1
 800144a:	765a      	strb	r2, [r3, #25]
	settings.accel.enableY = TRUE;
 800144c:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001450:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001454:	f04f 0201 	mov.w	r2, #1
 8001458:	769a      	strb	r2, [r3, #26]
	settings.accel.enableZ = TRUE;
 800145a:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800145e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001462:	f04f 0201 	mov.w	r2, #1
 8001466:	76da      	strb	r2, [r3, #27]
	// accel scale can be 2, 4, 8, or 16
	settings.accel.scale = 2;
 8001468:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800146c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001470:	f04f 0202 	mov.w	r2, #2
 8001474:	75da      	strb	r2, [r3, #23]
	// accel sample rate can be 1-6
	// 1 = 10 Hz    4 = 238 Hz
	// 2 = 50 Hz    5 = 476 Hz
	// 3 = 119 Hz   6 = 952 Hz
	settings.accel.sampleRate = 6;
 8001476:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800147a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800147e:	f04f 0206 	mov.w	r2, #6
 8001482:	761a      	strb	r2, [r3, #24]
	// Accel cutoff freqeuncy can be any value between -1 - 3.
	// -1 = bandwidth determined by sample rate
	// 0 = 408 Hz   2 = 105 Hz
	// 1 = 211 Hz   3 = 50 Hz
	settings.accel.bandwidth = -1;
 8001484:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001488:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800148c:	f04f 02ff 	mov.w	r2, #255	; 0xff
 8001490:	771a      	strb	r2, [r3, #28]
	settings.accel.highResEnable = FALSE;
 8001492:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001496:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800149a:	f04f 0200 	mov.w	r2, #0
 800149e:	775a      	strb	r2, [r3, #29]
	// accelHighResBandwidth can be any value between 0-3
	// LP cutoff is set to a factor of sample rate
	// 0 = ODR/50    2 = ODR/9
	// 1 = ODR/100   3 = ODR/400
	settings.accel.highResBandwidth = 0;
 80014a0:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80014a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014a8:	f04f 0200 	mov.w	r2, #0
 80014ac:	779a      	strb	r2, [r3, #30]

	settings.mag.enabled = TRUE;
 80014ae:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80014b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014b6:	f04f 0201 	mov.w	r2, #1
 80014ba:	77da      	strb	r2, [r3, #31]
	// mag scale can be 4, 8, 12, or 16
	settings.mag.scale = 4;
 80014bc:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80014c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014c4:	f04f 0204 	mov.w	r2, #4
 80014c8:	f883 2020 	strb.w	r2, [r3, #32]
	// mag data rate can be 0-7
	// 0 = 0.625 Hz  4 = 10 Hz
	// 1 = 1.25 Hz   5 = 20 Hz
	// 2 = 2.5 Hz    6 = 40 Hz
	// 3 = 5 Hz      7 = 80 Hz
	settings.mag.sampleRate = 7;
 80014cc:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80014d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014d4:	f04f 0207 	mov.w	r2, #7
 80014d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	settings.mag.tempCompensationEnable = FALSE;
 80014dc:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80014e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014e4:	f04f 0200 	mov.w	r2, #0
 80014e8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	// magPerformance can be any value between 0-3
	// 0 = Low power mode      2 = high performance
	// 1 = medium performance  3 = ultra-high performance
	settings.mag.XYPerformance = 3;
 80014ec:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80014f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80014f4:	f04f 0203 	mov.w	r2, #3
 80014f8:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	settings.mag.ZPerformance = 3;
 80014fc:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001500:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001504:	f04f 0203 	mov.w	r2, #3
 8001508:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	settings.mag.lowPowerEnable = FALSE;
 800150c:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001510:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	// magOperatingMode can be 0-2
	// 0 = continuous conversion
	// 1 = single-conversion
	// 2 = power down
	settings.mag.operatingMode = 0;
 800151c:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001520:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001524:	f04f 0200 	mov.w	r2, #0
 8001528:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	settings.temp.enabled = TRUE;
 800152c:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001530:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001534:	f04f 0201 	mov.w	r2, #1
 8001538:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	for (int i=0; i<3; i++)
 800153c:	f04f 0300 	mov.w	r3, #0
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	e03f      	b.n	80015c4 <init+0x29c>
	{
		gBias[i] = 0;
 8001544:	f241 3374 	movw	r3, #4980	; 0x1374
 8001548:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001552:	189b      	adds	r3, r3, r2
 8001554:	f04f 0200 	mov.w	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
		aBias[i] = 0;
 800155a:	f640 43f8 	movw	r3, #3320	; 0xcf8
 800155e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001562:	68fa      	ldr	r2, [r7, #12]
 8001564:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001568:	189b      	adds	r3, r3, r2
 800156a:	f04f 0200 	mov.w	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
		mBias[i] = 0;
 8001570:	f241 3390 	movw	r3, #5008	; 0x1390
 8001574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001578:	68fa      	ldr	r2, [r7, #12]
 800157a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800157e:	189b      	adds	r3, r3, r2
 8001580:	f04f 0200 	mov.w	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
		gBiasRaw[i] = 0;
 8001586:	f241 0380 	movw	r3, #4224	; 0x1080
 800158a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800158e:	68fa      	ldr	r2, [r7, #12]
 8001590:	f04f 0100 	mov.w	r1, #0
 8001594:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBiasRaw[i] = 0;
 8001598:	f241 23e0 	movw	r3, #4832	; 0x12e0
 800159c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015a0:	68fa      	ldr	r2, [r7, #12]
 80015a2:	f04f 0100 	mov.w	r1, #0
 80015a6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBiasRaw[i] = 0;
 80015aa:	f640 5304 	movw	r3, #3332	; 0xd04
 80015ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015b2:	68fa      	ldr	r2, [r7, #12]
 80015b4:	f04f 0100 	mov.w	r1, #0
 80015b8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	// 2 = power down
	settings.mag.operatingMode = 0;

	settings.temp.enabled = TRUE;

	for (int i=0; i<3; i++)
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f103 0301 	add.w	r3, r3, #1
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	ddbc      	ble.n	8001544 <init+0x21c>
		gBiasRaw[i] = 0;
		aBiasRaw[i] = 0;
		mBiasRaw[i] = 0;
	}

	_autoCalc = FALSE;
 80015ca:	f640 73f4 	movw	r3, #4084	; 0xff4
 80015ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015d2:	f04f 0200 	mov.w	r2, #0
 80015d6:	701a      	strb	r2, [r3, #0]
}
 80015d8:	f107 0714 	add.w	r7, r7, #20
 80015dc:	46bd      	mov	sp, r7
 80015de:	bc80      	pop	{r7}
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop

080015e4 <begin>:

uint16_t begin(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
	//! Todo: don't use _xgAddress or _mAddress, duplicating memory
	_xgAddress = settings.device.agAddress;
 80015ea:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80015ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015f2:	785a      	ldrb	r2, [r3, #1]
 80015f4:	f241 0378 	movw	r3, #4216	; 0x1078
 80015f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80015fc:	701a      	strb	r2, [r3, #0]
	_mAddress = settings.device.mAddress;
 80015fe:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001602:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001606:	789a      	ldrb	r2, [r3, #2]
 8001608:	f241 0310 	movw	r3, #4112	; 0x1010
 800160c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001610:	701a      	strb	r2, [r3, #0]

	constrainScales();
 8001612:	f000 f843 	bl	800169c <constrainScales>

	// Once we have the scale values, we can calculate the resolution
	// of each sensor. That's what these functions are for. One for each sensor
	calcgRes(); // Calculate DPS / ADC tick, stored in gRes variable
 8001616:	f000 f8bb 	bl	8001790 <calcgRes>
	calcmRes(); // Calculate Gs / ADC tick, stored in mRes variable
 800161a:	f000 f8ed 	bl	80017f8 <calcmRes>
	calcaRes(); // Calculate g / ADC tick, stored in aRes variable
 800161e:	f000 f8d1 	bl	80017c4 <calcaRes>

	if (settings.device.commInterface == IMU_MODE_I2C)	// If we're using I2C
 8001622:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001626:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b01      	cmp	r3, #1
 800162e:	d102      	bne.n	8001636 <begin+0x52>
		initI2C();	// Initialize I2C
 8001630:	f000 f8a2 	bl	8001778 <initI2C>
 8001634:	e008      	b.n	8001648 <begin+0x64>
	else if (settings.device.commInterface == IMU_MODE_SPI) 	// else, if we're using SPI
 8001636:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800163a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d101      	bne.n	8001648 <begin+0x64>
		initSPI();	// Initialize SPI
 8001644:	f000 f89e 	bl	8001784 <initSPI>

	// To verify communication, we can read from the WHO_AM_I register of
	// each device. Store those in a variable so we can return them.
	uint8_t mTest = mReadByte(WHO_AM_I_M);		// Read the gyro WHO_AM_I
 8001648:	f04f 000f 	mov.w	r0, #15
 800164c:	f000 f9f0 	bl	8001a30 <mReadByte>
 8001650:	4603      	mov	r3, r0
 8001652:	71fb      	strb	r3, [r7, #7]
	uint8_t xgTest = xgReadByte(WHO_AM_I_XG);	// Read the accel/mag WHO_AM_I
 8001654:	f04f 000f 	mov.w	r0, #15
 8001658:	f000 fa08 	bl	8001a6c <xgReadByte>
 800165c:	4603      	mov	r3, r0
 800165e:	71bb      	strb	r3, [r7, #6]

	uint16_t whoAmICombined = (xgTest << 8) | mTest;
 8001660:	79bb      	ldrb	r3, [r7, #6]
 8001662:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8001666:	b29a      	uxth	r2, r3
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	b29b      	uxth	r3, r3
 800166c:	4313      	orrs	r3, r2
 800166e:	b29b      	uxth	r3, r3
 8001670:	80bb      	strh	r3, [r7, #4]

	if (whoAmICombined != ((WHO_AM_I_AG_RSP << 8) | WHO_AM_I_M_RSP))
 8001672:	88ba      	ldrh	r2, [r7, #4]
 8001674:	f646 033d 	movw	r3, #26685	; 0x683d
 8001678:	429a      	cmp	r2, r3
 800167a:	d002      	beq.n	8001682 <begin+0x9e>
	{
		return 0;
 800167c:	f04f 0300 	mov.w	r3, #0
 8001680:	e006      	b.n	8001690 <begin+0xac>
	}

	// Gyro initialization stuff:
	initGyro();	// This will "turn on" the gyro. Setting up interrupts, etc.
 8001682:	f000 fa11 	bl	8001aa8 <initGyro>

	// Accelerometer initialization stuff:
	initAccel(); // "Turn on" all axes of the accel. Set up interrupts, etc.
 8001686:	f000 fb69 	bl	8001d5c <initAccel>

	// Magnetometer initialization stuff:
	initMag(); // "Turn on" all axes of the mag. Set up interrupts, etc.
 800168a:	f000 fc09 	bl	8001ea0 <initMag>

	// Once everything is initialized, return the WHO_AM_I registers we read:
	return whoAmICombined;
 800168e:	88bb      	ldrh	r3, [r7, #4]

}
 8001690:	4618      	mov	r0, r3
 8001692:	f107 0708 	add.w	r7, r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop

0800169c <constrainScales>:

void constrainScales()
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
	if ((settings.gyro.scale != 245) && (settings.gyro.scale != 500) && (settings.gyro.scale != 2000))
 80016a0:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80016a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016a8:	88db      	ldrh	r3, [r3, #6]
 80016aa:	2bf5      	cmp	r3, #245	; 0xf5
 80016ac:	d016      	beq.n	80016dc <constrainScales+0x40>
 80016ae:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80016b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016b6:	88db      	ldrh	r3, [r3, #6]
 80016b8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80016bc:	d00e      	beq.n	80016dc <constrainScales+0x40>
 80016be:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80016c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016c6:	88db      	ldrh	r3, [r3, #6]
 80016c8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80016cc:	d006      	beq.n	80016dc <constrainScales+0x40>
	{
		settings.gyro.scale = 245;
 80016ce:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80016d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016d6:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 80016da:	80da      	strh	r2, [r3, #6]
	}

	if ((settings.accel.scale != 2) && (settings.accel.scale != 4) && (settings.accel.scale != 8) && (settings.accel.scale != 16))
 80016dc:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80016e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016e4:	7ddb      	ldrb	r3, [r3, #23]
 80016e6:	2b02      	cmp	r3, #2
 80016e8:	d01b      	beq.n	8001722 <constrainScales+0x86>
 80016ea:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80016ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80016f2:	7ddb      	ldrb	r3, [r3, #23]
 80016f4:	2b04      	cmp	r3, #4
 80016f6:	d014      	beq.n	8001722 <constrainScales+0x86>
 80016f8:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80016fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001700:	7ddb      	ldrb	r3, [r3, #23]
 8001702:	2b08      	cmp	r3, #8
 8001704:	d00d      	beq.n	8001722 <constrainScales+0x86>
 8001706:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800170a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800170e:	7ddb      	ldrb	r3, [r3, #23]
 8001710:	2b10      	cmp	r3, #16
 8001712:	d006      	beq.n	8001722 <constrainScales+0x86>
	{
		settings.accel.scale = 2;
 8001714:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001718:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800171c:	f04f 0202 	mov.w	r2, #2
 8001720:	75da      	strb	r2, [r3, #23]
	}

	if ((settings.mag.scale != 4) && (settings.mag.scale != 8) && (settings.mag.scale != 12) && (settings.mag.scale != 16))
 8001722:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001726:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800172a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800172e:	2b04      	cmp	r3, #4
 8001730:	d01f      	beq.n	8001772 <constrainScales+0xd6>
 8001732:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001736:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800173a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800173e:	2b08      	cmp	r3, #8
 8001740:	d017      	beq.n	8001772 <constrainScales+0xd6>
 8001742:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001746:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800174a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800174e:	2b0c      	cmp	r3, #12
 8001750:	d00f      	beq.n	8001772 <constrainScales+0xd6>
 8001752:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001756:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800175a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800175e:	2b10      	cmp	r3, #16
 8001760:	d007      	beq.n	8001772 <constrainScales+0xd6>
	{
		settings.mag.scale = 4;
 8001762:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001766:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800176a:	f04f 0204 	mov.w	r2, #4
 800176e:	f883 2020 	strb.w	r2, [r3, #32]
	}
}
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr

08001778 <initI2C>:


void initI2C(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
	;
}
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop

08001784 <initSPI>:

void initSPI(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
	;
}
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop

08001790 <calcgRes>:

void calcgRes()
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
	gRes = ((float) settings.gyro.scale) / 32768.0;
 8001794:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001798:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800179c:	88db      	ldrh	r3, [r3, #6]
 800179e:	ee07 3a90 	vmov	s15, r3
 80017a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017a6:	eddf 7a06 	vldr	s15, [pc, #24]	; 80017c0 <calcgRes+0x30>
 80017aa:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80017ae:	f241 336c 	movw	r3, #4972	; 0x136c
 80017b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017b6:	edc3 7a00 	vstr	s15, [r3]
}
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	47000000 	.word	0x47000000

080017c4 <calcaRes>:

void calcaRes()
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
	aRes = ((float) settings.accel.scale) / 32768.0;
 80017c8:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80017cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017d0:	7ddb      	ldrb	r3, [r3, #23]
 80017d2:	ee07 3a90 	vmov	s15, r3
 80017d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017da:	eddf 7a06 	vldr	s15, [pc, #24]	; 80017f4 <calcaRes+0x30>
 80017de:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80017e2:	f241 030c 	movw	r3, #4108	; 0x100c
 80017e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80017ea:	edc3 7a00 	vstr	s15, [r3]
}
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bc80      	pop	{r7}
 80017f2:	4770      	bx	lr
 80017f4:	47000000 	.word	0x47000000

080017f8 <calcmRes>:


void calcmRes()
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
	//mRes = ((float) settings.mag.scale) / 32768.0;
	switch (settings.mag.scale)
 80017fc:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001800:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001804:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001808:	f1a3 0304 	sub.w	r3, r3, #4
 800180c:	2b0c      	cmp	r3, #12
 800180e:	d849      	bhi.n	80018a4 <calcmRes+0xac>
 8001810:	a201      	add	r2, pc, #4	; (adr r2, 8001818 <calcmRes+0x20>)
 8001812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001816:	bf00      	nop
 8001818:	0800184d 	.word	0x0800184d
 800181c:	080018a5 	.word	0x080018a5
 8001820:	080018a5 	.word	0x080018a5
 8001824:	080018a5 	.word	0x080018a5
 8001828:	08001863 	.word	0x08001863
 800182c:	080018a5 	.word	0x080018a5
 8001830:	080018a5 	.word	0x080018a5
 8001834:	080018a5 	.word	0x080018a5
 8001838:	08001879 	.word	0x08001879
 800183c:	080018a5 	.word	0x080018a5
 8001840:	080018a5 	.word	0x080018a5
 8001844:	080018a5 	.word	0x080018a5
 8001848:	0800188f 	.word	0x0800188f
	{
		case 4:
			mRes = magSensitivity[0];
 800184c:	f240 031c 	movw	r3, #28
 8001850:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	f241 3380 	movw	r3, #4992	; 0x1380
 800185a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800185e:	601a      	str	r2, [r3, #0]
			break;
 8001860:	e020      	b.n	80018a4 <calcmRes+0xac>
		case 8:
			mRes = magSensitivity[1];
 8001862:	f240 031c 	movw	r3, #28
 8001866:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800186a:	685a      	ldr	r2, [r3, #4]
 800186c:	f241 3380 	movw	r3, #4992	; 0x1380
 8001870:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001874:	601a      	str	r2, [r3, #0]
			break;
 8001876:	e015      	b.n	80018a4 <calcmRes+0xac>
		case 12:
			mRes = magSensitivity[2];
 8001878:	f240 031c 	movw	r3, #28
 800187c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001880:	689a      	ldr	r2, [r3, #8]
 8001882:	f241 3380 	movw	r3, #4992	; 0x1380
 8001886:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800188a:	601a      	str	r2, [r3, #0]
			break;
 800188c:	e00a      	b.n	80018a4 <calcmRes+0xac>
		case 16:
			mRes = magSensitivity[3];
 800188e:	f240 031c 	movw	r3, #28
 8001892:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001896:	68da      	ldr	r2, [r3, #12]
 8001898:	f241 3380 	movw	r3, #4992	; 0x1380
 800189c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80018a0:	601a      	str	r2, [r3, #0]
			break;
 80018a2:	bf00      	nop
	}

}
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop

080018ac <delay>:

void delay(int d)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < d; i++) i++;
 80018b4:	f04f 0300 	mov.w	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	e007      	b.n	80018cc <delay+0x20>
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	f103 0301 	add.w	r3, r3, #1
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f103 0301 	add.w	r3, r3, #1
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	68fa      	ldr	r2, [r7, #12]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	dbf3      	blt.n	80018bc <delay+0x10>
}
 80018d4:	f107 0714 	add.w	r7, r7, #20
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop

080018e0 <I2CreadByte>:

uint8_t I2CreadByte(uint8_t address, uint8_t subAddress)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b08a      	sub	sp, #40	; 0x28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	71fa      	strb	r2, [r7, #7]
 80018ec:	71bb      	strb	r3, [r7, #6]
	uint32_t stageOfReading = 0;
 80018ee:	f04f 0300 	mov.w	r3, #0
 80018f2:	627b      	str	r3, [r7, #36]	; 0x24

	//deviceAddress address = *((deviceAddress*)T);

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 80018f4:	f04f 0304 	mov.w	r3, #4
 80018f8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 80018fc:	79fb      	ldrb	r3, [r7, #7]
 80018fe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001902:	b2db      	uxtb	r3, r3
 8001904:	f887 3020 	strb.w	r3, [r7, #32]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8001908:	bf00      	nop
 800190a:	f107 0320 	add.w	r3, r7, #32
 800190e:	f249 5048 	movw	r0, #38216	; 0x9548
 8001912:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001916:	4619      	mov	r1, r3
 8001918:	f004 ffaa 	bl	8006870 <I2C001_WriteData>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d0f3      	beq.n	800190a <I2CreadByte+0x2a>

		delay(10000);
 8001922:	f242 7010 	movw	r0, #10000	; 0x2710
 8001926:	f7ff ffc1 	bl	80018ac <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 800192a:	f04f 0300 	mov.w	r3, #0
 800192e:	777b      	strb	r3, [r7, #29]
		data2.Data1.Data = subAddress;
 8001930:	79bb      	ldrb	r3, [r7, #6]
 8001932:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 8001934:	bf00      	nop
 8001936:	f107 031c 	add.w	r3, r7, #28
 800193a:	f249 5048 	movw	r0, #38216	; 0x9548
 800193e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001942:	4619      	mov	r1, r3
 8001944:	f004 ff94 	bl	8006870 <I2C001_WriteData>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0f3      	beq.n	8001936 <I2CreadByte+0x56>

		delay(10000);
 800194e:	f242 7010 	movw	r0, #10000	; 0x2710
 8001952:	f7ff ffab 	bl	80018ac <delay>


		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8001956:	f04f 0305 	mov.w	r3, #5
 800195a:	767b      	strb	r3, [r7, #25]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001962:	b2db      	uxtb	r3, r3
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	b2db      	uxtb	r3, r3
 800196a:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 800196c:	bf00      	nop
 800196e:	f107 0318 	add.w	r3, r7, #24
 8001972:	f249 5048 	movw	r0, #38216	; 0x9548
 8001976:	f6c0 0000 	movt	r0, #2048	; 0x800
 800197a:	4619      	mov	r1, r3
 800197c:	f004 ff78 	bl	8006870 <I2C001_WriteData>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d0f3      	beq.n	800196e <I2CreadByte+0x8e>

		delay(10000);
 8001986:	f242 7010 	movw	r0, #10000	; 0x2710
 800198a:	f7ff ff8f 	bl	80018ac <delay>


		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 800198e:	f04f 0303 	mov.w	r3, #3
 8001992:	757b      	strb	r3, [r7, #21]
		data4.Data1.Data = ubyteFF;
 8001994:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001998:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 800199a:	bf00      	nop
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	f249 5048 	movw	r0, #38216	; 0x9548
 80019a4:	f6c0 0000 	movt	r0, #2048	; 0x800
 80019a8:	4619      	mov	r1, r3
 80019aa:	f004 ff61 	bl	8006870 <I2C001_WriteData>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d0f3      	beq.n	800199c <I2CreadByte+0xbc>

		delay(10000);
 80019b4:	f242 7010 	movw	r0, #10000	; 0x2710
 80019b8:	f7ff ff78 	bl	80018ac <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 80019bc:	f04f 0306 	mov.w	r3, #6
 80019c0:	747b      	strb	r3, [r7, #17]
		data5.Data1.Data = ubyteFF;
 80019c2:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80019c6:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5));
 80019c8:	bf00      	nop
 80019ca:	f107 0310 	add.w	r3, r7, #16
 80019ce:	f249 5048 	movw	r0, #38216	; 0x9548
 80019d2:	f6c0 0000 	movt	r0, #2048	; 0x800
 80019d6:	4619      	mov	r1, r3
 80019d8:	f004 ff4a 	bl	8006870 <I2C001_WriteData>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d0f3      	beq.n	80019ca <I2CreadByte+0xea>
		stageOfReading++;
 80019e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e4:	f103 0301 	add.w	r3, r3, #1
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24

		delay(10000);
 80019ea:	f242 7010 	movw	r0, #10000	; 0x2710
 80019ee:	f7ff ff5d 	bl	80018ac <delay>

		uint16_t DataReceive1 = 0;
 80019f2:	f04f 0300 	mov.w	r3, #0
 80019f6:	81fb      	strh	r3, [r7, #14]
		if(I2C001_ReadData(&I2C001_Handle0,&DataReceive1))
 80019f8:	f107 030e 	add.w	r3, r7, #14
 80019fc:	f249 5048 	movw	r0, #38216	; 0x9548
 8001a00:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001a04:	4619      	mov	r1, r3
 8001a06:	f004 ff09 	bl	800681c <I2C001_ReadData>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d004      	beq.n	8001a1a <I2CreadByte+0x13a>
		{
			stageOfReading++;
 8001a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a12:	f103 0301 	add.w	r3, r3, #1
 8001a16:	627b      	str	r3, [r7, #36]	; 0x24
 8001a18:	e003      	b.n	8001a22 <I2CreadByte+0x142>
		}
		else
		{
			stageOfReading--;
 8001a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001a20:	627b      	str	r3, [r7, #36]	; 0x24
		}

		return (uint8_t)DataReceive1;
 8001a22:	89fb      	ldrh	r3, [r7, #14]
 8001a24:	b2db      	uxtb	r3, r3
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <mReadByte>:


uint8_t mReadByte(uint8_t subAddress)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001a3a:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d10b      	bne.n	8001a60 <mReadByte+0x30>
		return I2CreadByte(_mAddress, subAddress);
 8001a48:	f241 0310 	movw	r3, #4112	; 0x1010
 8001a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a50:	781a      	ldrb	r2, [r3, #0]
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	4610      	mov	r0, r2
 8001a56:	4619      	mov	r1, r3
 8001a58:	f7ff ff42 	bl	80018e0 <I2CreadByte>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	e7ff      	b.n	8001a60 <mReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_mAddress, subAddress);*/
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	f107 0708 	add.w	r7, r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop

08001a6c <xgReadByte>:

uint8_t xgReadByte(uint8_t subAddress)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	71fb      	strb	r3, [r7, #7]
	// Whether we're using I2C or SPI, read a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001a76:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d10b      	bne.n	8001a9c <xgReadByte+0x30>
		return I2CreadByte(_xgAddress, subAddress);
 8001a84:	f241 0378 	movw	r3, #4216	; 0x1078
 8001a88:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001a8c:	781a      	ldrb	r2, [r3, #0]
 8001a8e:	79fb      	ldrb	r3, [r7, #7]
 8001a90:	4610      	mov	r0, r2
 8001a92:	4619      	mov	r1, r3
 8001a94:	f7ff ff24 	bl	80018e0 <I2CreadByte>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	e7ff      	b.n	8001a9c <xgReadByte+0x30>
	/*else if (settings.device.commInterface == IMU_MODE_SPI)
		return SPIreadByte(_xgAddress, subAddress);*/
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f107 0708 	add.w	r7, r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop

08001aa8 <initGyro>:

void initGyro(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8001aae:	f04f 0300 	mov.w	r3, #0
 8001ab2:	71fb      	strb	r3, [r7, #7]
	// FS_G[1:0] - Gyroscope full-scale selection
	// BW_G[1:0] - Gyroscope bandwidth selection

	// To disable gyro, set sample rate bits to 0. We'll only set sample
	// rate if the gyro is enabled.
	if (settings.gyro.enabled)
 8001ab4:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001abc:	791b      	ldrb	r3, [r3, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d007      	beq.n	8001ad2 <initGyro+0x2a>
	{
		tempRegValue = (settings.gyro.sampleRate & 0x07) << 5;
 8001ac2:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001aca:	7a1b      	ldrb	r3, [r3, #8]
 8001acc:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001ad0:	71fb      	strb	r3, [r7, #7]
	}

	switch (settings.gyro.scale)
 8001ad2:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ada:	88db      	ldrh	r3, [r3, #6]
 8001adc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001ae0:	d003      	beq.n	8001aea <initGyro+0x42>
 8001ae2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001ae6:	d005      	beq.n	8001af4 <initGyro+0x4c>
 8001ae8:	e009      	b.n	8001afe <initGyro+0x56>
	{
		case 500:
			tempRegValue |= (0x1 << 3);
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	f043 0308 	orr.w	r3, r3, #8
 8001af0:	71fb      	strb	r3, [r7, #7]
			break;
 8001af2:	e004      	b.n	8001afe <initGyro+0x56>
		case 2000:
			tempRegValue |= (0x3 << 3);
 8001af4:	79fb      	ldrb	r3, [r7, #7]
 8001af6:	f043 0318 	orr.w	r3, r3, #24
 8001afa:	71fb      	strb	r3, [r7, #7]
			break;
 8001afc:	bf00      	nop
		// Otherwise we'll set it to 245 dps (0x0 << 4)
	}
	tempRegValue |= (settings.gyro.bandwidth & 0x3);
 8001afe:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b06:	7a5b      	ldrb	r3, [r3, #9]
 8001b08:	b2db      	uxtb	r3, r3
 8001b0a:	f003 0303 	and.w	r3, r3, #3
 8001b0e:	b2da      	uxtb	r2, r3
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG1_G, tempRegValue);
 8001b18:	79fb      	ldrb	r3, [r7, #7]
 8001b1a:	f04f 0010 	mov.w	r0, #16
 8001b1e:	4619      	mov	r1, r3
 8001b20:	f000 f894 	bl	8001c4c <xgWriteByte>

	// CTRL_REG2_G (Default value: 0x00)
	// [0][0][0][0][INT_SEL1][INT_SEL0][OUT_SEL1][OUT_SEL0]
	// INT_SEL[1:0] - INT selection configuration
	// OUT_SEL[1:0] - Out selection configuration
	xgWriteByte(CTRL_REG2_G, 0x00);
 8001b24:	f04f 0011 	mov.w	r0, #17
 8001b28:	f04f 0100 	mov.w	r1, #0
 8001b2c:	f000 f88e 	bl	8001c4c <xgWriteByte>
	// CTRL_REG3_G (Default value: 0x00)
	// [LP_mode][HP_EN][0][0][HPCF3_G][HPCF2_G][HPCF1_G][HPCF0_G]
	// LP_mode - Low-power mode enable (0: disabled, 1: enabled)
	// HP_EN - HPF enable (0:disabled, 1: enabled)
	// HPCF_G[3:0] - HPF cutoff frequency
	tempRegValue = settings.gyro.lowPowerEnable ? (1<<7) : 0;
 8001b30:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b38:	7a9b      	ldrb	r3, [r3, #10]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d002      	beq.n	8001b44 <initGyro+0x9c>
 8001b3e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8001b42:	e001      	b.n	8001b48 <initGyro+0xa0>
 8001b44:	f04f 0300 	mov.w	r3, #0
 8001b48:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.HPFEnable)
 8001b4a:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b52:	7adb      	ldrb	r3, [r3, #11]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d00f      	beq.n	8001b78 <initGyro+0xd0>
	{
		tempRegValue |= ((1<<6) | (settings.gyro.HPFCutoff & 0x0F));
 8001b58:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b60:	7b1b      	ldrb	r3, [r3, #12]
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	f003 030f 	and.w	r3, r3, #15
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b6e:	b2da      	uxtb	r2, r3
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG3_G, tempRegValue);
 8001b78:	79fb      	ldrb	r3, [r7, #7]
 8001b7a:	f04f 0012 	mov.w	r0, #18
 8001b7e:	4619      	mov	r1, r3
 8001b80:	f000 f864 	bl	8001c4c <xgWriteByte>
	// Zen_G - Z-axis output enable (0:disable, 1:enable)
	// Yen_G - Y-axis output enable (0:disable, 1:enable)
	// Xen_G - X-axis output enable (0:disable, 1:enable)
	// LIR_XL1 - Latched interrupt (0:not latched, 1:latched)
	// 4D_XL1 - 4D option on interrupt (0:6D used, 1:4D used)
	tempRegValue = 0;
 8001b84:	f04f 0300 	mov.w	r3, #0
 8001b88:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableZ) tempRegValue |= (1<<5);
 8001b8a:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001b92:	7cdb      	ldrb	r3, [r3, #19]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d003      	beq.n	8001ba0 <initGyro+0xf8>
 8001b98:	79fb      	ldrb	r3, [r7, #7]
 8001b9a:	f043 0320 	orr.w	r3, r3, #32
 8001b9e:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableY) tempRegValue |= (1<<4);
 8001ba0:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ba8:	7c9b      	ldrb	r3, [r3, #18]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d003      	beq.n	8001bb6 <initGyro+0x10e>
 8001bae:	79fb      	ldrb	r3, [r7, #7]
 8001bb0:	f043 0310 	orr.w	r3, r3, #16
 8001bb4:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.enableX) tempRegValue |= (1<<3);
 8001bb6:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bbe:	7c5b      	ldrb	r3, [r3, #17]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d003      	beq.n	8001bcc <initGyro+0x124>
 8001bc4:	79fb      	ldrb	r3, [r7, #7]
 8001bc6:	f043 0308 	orr.w	r3, r3, #8
 8001bca:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.latchInterrupt) tempRegValue |= (1<<1);
 8001bcc:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bd4:	7d1b      	ldrb	r3, [r3, #20]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <initGyro+0x13a>
 8001bda:	79fb      	ldrb	r3, [r7, #7]
 8001bdc:	f043 0302 	orr.w	r3, r3, #2
 8001be0:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(CTRL_REG4, tempRegValue);
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	f04f 001e 	mov.w	r0, #30
 8001be8:	4619      	mov	r1, r3
 8001bea:	f000 f82f 	bl	8001c4c <xgWriteByte>

	// ORIENT_CFG_G (Default value: 0x00)
	// [0][0][SignX_G][SignY_G][SignZ_G][Orient_2][Orient_1][Orient_0]
	// SignX_G - Pitch axis (X) angular rate sign (0: positive, 1: negative)
	// Orient [2:0] - Directional user orientation selection
	tempRegValue = 0;
 8001bee:	f04f 0300 	mov.w	r3, #0
 8001bf2:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipX) tempRegValue |= (1<<5);
 8001bf4:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001bfc:	7b5b      	ldrb	r3, [r3, #13]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d003      	beq.n	8001c0a <initGyro+0x162>
 8001c02:	79fb      	ldrb	r3, [r7, #7]
 8001c04:	f043 0320 	orr.w	r3, r3, #32
 8001c08:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipY) tempRegValue |= (1<<4);
 8001c0a:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c12:	7b9b      	ldrb	r3, [r3, #14]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <initGyro+0x178>
 8001c18:	79fb      	ldrb	r3, [r7, #7]
 8001c1a:	f043 0310 	orr.w	r3, r3, #16
 8001c1e:	71fb      	strb	r3, [r7, #7]
	if (settings.gyro.flipZ) tempRegValue |= (1<<3);
 8001c20:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c28:	7bdb      	ldrb	r3, [r3, #15]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <initGyro+0x18e>
 8001c2e:	79fb      	ldrb	r3, [r7, #7]
 8001c30:	f043 0308 	orr.w	r3, r3, #8
 8001c34:	71fb      	strb	r3, [r7, #7]
	xgWriteByte(ORIENT_CFG_G, tempRegValue);
 8001c36:	79fb      	ldrb	r3, [r7, #7]
 8001c38:	f04f 0013 	mov.w	r0, #19
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f000 f805 	bl	8001c4c <xgWriteByte>
}
 8001c42:	f107 0708 	add.w	r7, r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop

08001c4c <xgWriteByte>:


void xgWriteByte(uint8_t subAddress, uint8_t data)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	71fa      	strb	r2, [r7, #7]
 8001c58:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001c5a:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001c5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	2b01      	cmp	r3, #1
 8001c66:	d10b      	bne.n	8001c80 <xgWriteByte+0x34>
	{
		I2CwriteByte(_xgAddress, subAddress, data);
 8001c68:	f241 0378 	movw	r3, #4216	; 0x1078
 8001c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001c70:	7819      	ldrb	r1, [r3, #0]
 8001c72:	79fa      	ldrb	r2, [r7, #7]
 8001c74:	79bb      	ldrb	r3, [r7, #6]
 8001c76:	4608      	mov	r0, r1
 8001c78:	4611      	mov	r1, r2
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	f000 f804 	bl	8001c88 <I2CwriteByte>
	}
}
 8001c80:	f107 0708 	add.w	r7, r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <I2CwriteByte>:

void I2CwriteByte(uint8_t address, uint8_t subAddress, uint8_t data)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4613      	mov	r3, r2
 8001c90:	4602      	mov	r2, r0
 8001c92:	71fa      	strb	r2, [r7, #7]
 8001c94:	460a      	mov	r2, r1
 8001c96:	71ba      	strb	r2, [r7, #6]
 8001c98:	717b      	strb	r3, [r7, #5]

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 8001c9a:	f04f 0304 	mov.w	r3, #4
 8001c9e:	757b      	strb	r3, [r7, #21]
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 8001ca0:	79fb      	ldrb	r3, [r7, #7]
 8001ca2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1));
 8001caa:	bf00      	nop
 8001cac:	f107 0314 	add.w	r3, r7, #20
 8001cb0:	f249 5048 	movw	r0, #38216	; 0x9548
 8001cb4:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f004 fdd9 	bl	8006870 <I2C001_WriteData>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d0f3      	beq.n	8001cac <I2CwriteByte+0x24>

		delay(10000);
 8001cc4:	f242 7010 	movw	r0, #10000	; 0x2710
 8001cc8:	f7ff fdf0 	bl	80018ac <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8001ccc:	f04f 0300 	mov.w	r3, #0
 8001cd0:	747b      	strb	r3, [r7, #17]
		data2.Data1.Data = subAddress;
 8001cd2:	79bb      	ldrb	r3, [r7, #6]
 8001cd4:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2));
 8001cd6:	bf00      	nop
 8001cd8:	f107 0310 	add.w	r3, r7, #16
 8001cdc:	f249 5048 	movw	r0, #38216	; 0x9548
 8001ce0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f004 fdc3 	bl	8006870 <I2C001_WriteData>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d0f3      	beq.n	8001cd8 <I2CwriteByte+0x50>

		delay(10000);
 8001cf0:	f242 7010 	movw	r0, #10000	; 0x2710
 8001cf4:	f7ff fdda 	bl	80018ac <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MTxData;
 8001cf8:	f04f 0300 	mov.w	r3, #0
 8001cfc:	737b      	strb	r3, [r7, #13]
		data3.Data1.Data = data;
 8001cfe:	797b      	ldrb	r3, [r7, #5]
 8001d00:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3));
 8001d02:	bf00      	nop
 8001d04:	f107 030c 	add.w	r3, r7, #12
 8001d08:	f249 5048 	movw	r0, #38216	; 0x9548
 8001d0c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001d10:	4619      	mov	r1, r3
 8001d12:	f004 fdad 	bl	8006870 <I2C001_WriteData>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d0f3      	beq.n	8001d04 <I2CwriteByte+0x7c>

		delay(10000);
 8001d1c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001d20:	f7ff fdc4 	bl	80018ac <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MStop;
 8001d24:	f04f 0306 	mov.w	r3, #6
 8001d28:	727b      	strb	r3, [r7, #9]
		data4.Data1.Data = ubyteFF;
 8001d2a:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8001d2e:	723b      	strb	r3, [r7, #8]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4));
 8001d30:	bf00      	nop
 8001d32:	f107 0308 	add.w	r3, r7, #8
 8001d36:	f249 5048 	movw	r0, #38216	; 0x9548
 8001d3a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8001d3e:	4619      	mov	r1, r3
 8001d40:	f004 fd96 	bl	8006870 <I2C001_WriteData>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0f3      	beq.n	8001d32 <I2CwriteByte+0xaa>

		delay(10000);
 8001d4a:	f242 7010 	movw	r0, #10000	; 0x2710
 8001d4e:	f7ff fdad 	bl	80018ac <delay>
}
 8001d52:	f107 0718 	add.w	r7, r7, #24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop

08001d5c <initAccel>:

void initAccel(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	71fb      	strb	r3, [r7, #7]
	//	DEC[0:1] - Decimation of accel data on OUT REG and FIFO.
	//		00: None, 01: 2 samples, 10: 4 samples 11: 8 samples
	//	Zen_XL - Z-axis output enabled
	//	Yen_XL - Y-axis output enabled
	//	Xen_XL - X-axis output enabled
	if (settings.accel.enableZ) tempRegValue |= (1<<5);
 8001d68:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d70:	7edb      	ldrb	r3, [r3, #27]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d003      	beq.n	8001d7e <initAccel+0x22>
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	f043 0320 	orr.w	r3, r3, #32
 8001d7c:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableY) tempRegValue |= (1<<4);
 8001d7e:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001d82:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d86:	7e9b      	ldrb	r3, [r3, #26]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d003      	beq.n	8001d94 <initAccel+0x38>
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	f043 0310 	orr.w	r3, r3, #16
 8001d92:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.enableX) tempRegValue |= (1<<3);
 8001d94:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001d9c:	7e5b      	ldrb	r3, [r3, #25]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <initAccel+0x4e>
 8001da2:	79fb      	ldrb	r3, [r7, #7]
 8001da4:	f043 0308 	orr.w	r3, r3, #8
 8001da8:	71fb      	strb	r3, [r7, #7]

	xgWriteByte(CTRL_REG5_XL, tempRegValue);
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	f04f 001f 	mov.w	r0, #31
 8001db0:	4619      	mov	r1, r3
 8001db2:	f7ff ff4b 	bl	8001c4c <xgWriteByte>
	// [ODR_XL2][ODR_XL1][ODR_XL0][FS1_XL][FS0_XL][BW_SCAL_ODR][BW_XL1][BW_XL0]
	// ODR_XL[2:0] - Output data rate & power mode selection
	// FS_XL[1:0] - Full-scale selection
	// BW_SCAL_ODR - Bandwidth selection
	// BW_XL[1:0] - Anti-aliasing filter bandwidth selection
	tempRegValue = 0;
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	71fb      	strb	r3, [r7, #7]
	// To disable the accel, set the sampleRate bits to 0.
	if (settings.accel.enabled)
 8001dbc:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dc4:	7d9b      	ldrb	r3, [r3, #22]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00b      	beq.n	8001de2 <initAccel+0x86>
	{
		tempRegValue |= ((settings.accel.sampleRate & 0x07) << 5);
 8001dca:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dd2:	7e1b      	ldrb	r3, [r3, #24]
 8001dd4:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001dd8:	b2da      	uxtb	r2, r3
 8001dda:	79fb      	ldrb	r3, [r7, #7]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	71fb      	strb	r3, [r7, #7]
	}
	switch (settings.accel.scale)
 8001de2:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001dea:	7ddb      	ldrb	r3, [r3, #23]
 8001dec:	2b08      	cmp	r3, #8
 8001dee:	d008      	beq.n	8001e02 <initAccel+0xa6>
 8001df0:	2b10      	cmp	r3, #16
 8001df2:	d00b      	beq.n	8001e0c <initAccel+0xb0>
 8001df4:	2b04      	cmp	r3, #4
 8001df6:	d10e      	bne.n	8001e16 <initAccel+0xba>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	f043 0310 	orr.w	r3, r3, #16
 8001dfe:	71fb      	strb	r3, [r7, #7]
			break;
 8001e00:	e009      	b.n	8001e16 <initAccel+0xba>
		case 8:
			tempRegValue |= (0x3 << 3);
 8001e02:	79fb      	ldrb	r3, [r7, #7]
 8001e04:	f043 0318 	orr.w	r3, r3, #24
 8001e08:	71fb      	strb	r3, [r7, #7]
			break;
 8001e0a:	e004      	b.n	8001e16 <initAccel+0xba>
		case 16:
			tempRegValue |= (0x1 << 3);
 8001e0c:	79fb      	ldrb	r3, [r7, #7]
 8001e0e:	f043 0308 	orr.w	r3, r3, #8
 8001e12:	71fb      	strb	r3, [r7, #7]
			break;
 8001e14:	bf00      	nop
		// Otherwise it'll be set to 2g (0x0 << 3)
	}
	if (settings.accel.bandwidth >= 0)
 8001e16:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e1e:	7f1b      	ldrb	r3, [r3, #28]
 8001e20:	b25b      	sxtb	r3, r3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	db0f      	blt.n	8001e46 <initAccel+0xea>
	{
		tempRegValue |= (1<<2); // Set BW_SCAL_ODR
 8001e26:	79fb      	ldrb	r3, [r7, #7]
 8001e28:	f043 0304 	orr.w	r3, r3, #4
 8001e2c:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.bandwidth & 0x03);
 8001e2e:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e36:	7f1b      	ldrb	r3, [r3, #28]
 8001e38:	f003 0303 	and.w	r3, r3, #3
 8001e3c:	b2da      	uxtb	r2, r3
 8001e3e:	79fb      	ldrb	r3, [r7, #7]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	f04f 0020 	mov.w	r0, #32
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	f7ff fefd 	bl	8001c4c <xgWriteByte>
	// [HR][DCF1][DCF0][0][0][FDS][0][HPIS1]
	// HR - High resolution mode (0: disable, 1: enable)
	// DCF[1:0] - Digital filter cutoff frequency
	// FDS - Filtered data selection
	// HPIS1 - HPF enabled for interrupt function
	tempRegValue = 0;
 8001e52:	f04f 0300 	mov.w	r3, #0
 8001e56:	71fb      	strb	r3, [r7, #7]
	if (settings.accel.highResEnable)
 8001e58:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e60:	7f5b      	ldrb	r3, [r3, #29]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d011      	beq.n	8001e8a <initAccel+0x12e>
	{
		tempRegValue |= (1<<7); // Set HR bit
 8001e66:	79fb      	ldrb	r3, [r7, #7]
 8001e68:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e6c:	71fb      	strb	r3, [r7, #7]
		tempRegValue |= (settings.accel.highResBandwidth & 0x3) << 5;
 8001e6e:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001e76:	7f9b      	ldrb	r3, [r3, #30]
 8001e78:	f003 0303 	and.w	r3, r3, #3
 8001e7c:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	79fb      	ldrb	r3, [r7, #7]
 8001e84:	4313      	orrs	r3, r2
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	71fb      	strb	r3, [r7, #7]
	}
	xgWriteByte(CTRL_REG7_XL, tempRegValue);
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	f04f 0021 	mov.w	r0, #33	; 0x21
 8001e90:	4619      	mov	r1, r3
 8001e92:	f7ff fedb 	bl	8001c4c <xgWriteByte>
}
 8001e96:	f107 0708 	add.w	r7, r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop

08001ea0 <initMag>:

void initMag(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
	uint8_t tempRegValue = 0;
 8001ea6:	f04f 0300 	mov.w	r3, #0
 8001eaa:	71fb      	strb	r3, [r7, #7]
	// OM[1:0] - X & Y axes op mode selection
	//	00:low-power, 01:medium performance
	//	10: high performance, 11:ultra-high performance
	// DO[2:0] - Output data rate selection
	// ST - Self-test enable
	if (settings.mag.tempCompensationEnable) tempRegValue |= (1<<7);
 8001eac:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eb4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <initMag+0x24>
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001ec2:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.XYPerformance & 0x3) << 5;
 8001ec4:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ecc:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001ed0:	f003 0303 	and.w	r3, r3, #3
 8001ed4:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8001ed8:	b2da      	uxtb	r2, r3
 8001eda:	79fb      	ldrb	r3, [r7, #7]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.sampleRate & 0x7) << 2;
 8001ee2:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001eea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001eee:	f003 0307 	and.w	r3, r3, #7
 8001ef2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ef6:	b2da      	uxtb	r2, r3
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG1_M, tempRegValue);
 8001f00:	79fb      	ldrb	r3, [r7, #7]
 8001f02:	f04f 0020 	mov.w	r0, #32
 8001f06:	4619      	mov	r1, r3
 8001f08:	f000 f86a 	bl	8001fe0 <mWriteByte>
	// CTRL_REG2_M (Default value 0x00)
	// [0][FS1][FS0][0][REBOOT][SOFT_RST][0][0]
	// FS[1:0] - Full-scale configuration
	// REBOOT - Reboot memory content (0:normal, 1:reboot)
	// SOFT_RST - Reset config and user registers (0:default, 1:reset)
	tempRegValue = 0;
 8001f0c:	f04f 0300 	mov.w	r3, #0
 8001f10:	71fb      	strb	r3, [r7, #7]
	switch (settings.mag.scale)
 8001f12:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f1e:	2b0c      	cmp	r3, #12
 8001f20:	d008      	beq.n	8001f34 <initMag+0x94>
 8001f22:	2b10      	cmp	r3, #16
 8001f24:	d00b      	beq.n	8001f3e <initMag+0x9e>
 8001f26:	2b08      	cmp	r3, #8
 8001f28:	d10e      	bne.n	8001f48 <initMag+0xa8>
	{
	case 8:
		tempRegValue |= (0x1 << 5);
 8001f2a:	79fb      	ldrb	r3, [r7, #7]
 8001f2c:	f043 0320 	orr.w	r3, r3, #32
 8001f30:	71fb      	strb	r3, [r7, #7]
		break;
 8001f32:	e009      	b.n	8001f48 <initMag+0xa8>
	case 12:
		tempRegValue |= (0x2 << 5);
 8001f34:	79fb      	ldrb	r3, [r7, #7]
 8001f36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f3a:	71fb      	strb	r3, [r7, #7]
		break;
 8001f3c:	e004      	b.n	8001f48 <initMag+0xa8>
	case 16:
		tempRegValue |= (0x3 << 5);
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001f44:	71fb      	strb	r3, [r7, #7]
		break;
 8001f46:	bf00      	nop
	// Otherwise we'll default to 4 gauss (00)
	}
	mWriteByte(CTRL_REG2_M, tempRegValue); // +/-4Gauss
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	f04f 0021 	mov.w	r0, #33	; 0x21
 8001f4e:	4619      	mov	r1, r3
 8001f50:	f000 f846 	bl	8001fe0 <mWriteByte>
	// LP - Low-power mode cofiguration (1:enable)
	// SIM - SPI mode selection (0:write-only, 1:read/write enable)
	// MD[1:0] - Operating mode
	//	00:continuous conversion, 01:single-conversion,
	//  10,11: Power-down
	tempRegValue = 0;
 8001f54:	f04f 0300 	mov.w	r3, #0
 8001f58:	71fb      	strb	r3, [r7, #7]
	if (settings.mag.lowPowerEnable) tempRegValue |= (1<<5);
 8001f5a:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001f5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f62:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <initMag+0xd2>
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	f043 0320 	orr.w	r3, r3, #32
 8001f70:	71fb      	strb	r3, [r7, #7]
	tempRegValue |= (settings.mag.operatingMode & 0x3);
 8001f72:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001f7a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	f003 0303 	and.w	r3, r3, #3
 8001f84:	b2da      	uxtb	r2, r3
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG3_M, tempRegValue); // Continuous conversion mode
 8001f8e:	79fb      	ldrb	r3, [r7, #7]
 8001f90:	f04f 0022 	mov.w	r0, #34	; 0x22
 8001f94:	4619      	mov	r1, r3
 8001f96:	f000 f823 	bl	8001fe0 <mWriteByte>
	// [0][0][0][0][OMZ1][OMZ0][BLE][0]
	// OMZ[1:0] - Z-axis operative mode selection
	//	00:low-power mode, 01:medium performance
	//	10:high performance, 10:ultra-high performance
	// BLE - Big/little endian data
	tempRegValue = 0;
 8001f9a:	f04f 0300 	mov.w	r3, #0
 8001f9e:	71fb      	strb	r3, [r7, #7]
	tempRegValue = (settings.mag.ZPerformance & 0x3) << 2;
 8001fa0:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001fa8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001fac:	f003 0303 	and.w	r3, r3, #3
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001fb6:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG4_M, tempRegValue);
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
 8001fba:	f04f 0023 	mov.w	r0, #35	; 0x23
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	f000 f80e 	bl	8001fe0 <mWriteByte>

	// CTRL_REG5_M (Default value: 0x00)
	// [0][BDU][0][0][0][0][0][0]
	// BDU - Block data update for magnetic data
	//	0:continuous, 1:not updated until MSB/LSB are read
	tempRegValue = 0;
 8001fc4:	f04f 0300 	mov.w	r3, #0
 8001fc8:	71fb      	strb	r3, [r7, #7]
	mWriteByte(CTRL_REG5_M, tempRegValue);
 8001fca:	79fb      	ldrb	r3, [r7, #7]
 8001fcc:	f04f 0024 	mov.w	r0, #36	; 0x24
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	f000 f805 	bl	8001fe0 <mWriteByte>
}
 8001fd6:	f107 0708 	add.w	r7, r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop

08001fe0 <mWriteByte>:

void mWriteByte(uint8_t subAddress, uint8_t data)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4602      	mov	r2, r0
 8001fe8:	460b      	mov	r3, r1
 8001fea:	71fa      	strb	r2, [r7, #7]
 8001fec:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, write a byte using the
	// accelerometer-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 8001fee:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8001ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d10c      	bne.n	8002016 <mWriteByte+0x36>
	{
		return I2CwriteByte(_mAddress, subAddress, data);
 8001ffc:	f241 0310 	movw	r3, #4112	; 0x1010
 8002000:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002004:	7819      	ldrb	r1, [r3, #0]
 8002006:	79fa      	ldrb	r2, [r7, #7]
 8002008:	79bb      	ldrb	r3, [r7, #6]
 800200a:	4608      	mov	r0, r1
 800200c:	4611      	mov	r1, r2
 800200e:	461a      	mov	r2, r3
 8002010:	f7ff fe3a 	bl	8001c88 <I2CwriteByte>
 8002014:	bf00      	nop
	}
}
 8002016:	f107 0708 	add.w	r7, r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop

08002020 <enableFIFO>:

void enableFIFO(bool enable)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b084      	sub	sp, #16
 8002024:	af00      	add	r7, sp, #0
 8002026:	4603      	mov	r3, r0
 8002028:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 800202a:	f04f 0023 	mov.w	r0, #35	; 0x23
 800202e:	f7ff fd1d 	bl	8001a6c <xgReadByte>
 8002032:	4603      	mov	r3, r0
 8002034:	73fb      	strb	r3, [r7, #15]
	if(enable)
 8002036:	79fb      	ldrb	r3, [r7, #7]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d004      	beq.n	8002046 <enableFIFO+0x26>
	{
		temp |= (1<<1);
 800203c:	7bfb      	ldrb	r3, [r7, #15]
 800203e:	f043 0302 	orr.w	r3, r3, #2
 8002042:	73fb      	strb	r3, [r7, #15]
 8002044:	e003      	b.n	800204e <enableFIFO+0x2e>
	}
	else
	{
		temp &= ~(1<<1);
 8002046:	7bfb      	ldrb	r3, [r7, #15]
 8002048:	f023 0302 	bic.w	r3, r3, #2
 800204c:	73fb      	strb	r3, [r7, #15]
	}

	xgWriteByte(CTRL_REG9, temp);
 800204e:	7bfb      	ldrb	r3, [r7, #15]
 8002050:	f04f 0023 	mov.w	r0, #35	; 0x23
 8002054:	4619      	mov	r1, r3
 8002056:	f7ff fdf9 	bl	8001c4c <xgWriteByte>
}
 800205a:	f107 0710 	add.w	r7, r7, #16
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop

08002064 <setFIFO>:

void setFIFO(fifoMode_type fifoMode, uint8_t fifoThs)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	4602      	mov	r2, r0
 800206c:	460b      	mov	r3, r1
 800206e:	71fa      	strb	r2, [r7, #7]
 8002070:	71bb      	strb	r3, [r7, #6]
	// Limit threshold - 0x1F (31) is the maximum. If more than that was asked
	// limit it to the maximum.
	uint8_t threshold = fifoThs <= 0x1F ? fifoThs : 0x1F;
 8002072:	79bb      	ldrb	r3, [r7, #6]
 8002074:	2b1f      	cmp	r3, #31
 8002076:	bf28      	it	cs
 8002078:	231f      	movcs	r3, #31
 800207a:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(FIFO_CTRL, ((fifoMode & 0x7) << 5) | (threshold & 0x1F));
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8002082:	b2da      	uxtb	r2, r3
 8002084:	7bfb      	ldrb	r3, [r7, #15]
 8002086:	f003 031f 	and.w	r3, r3, #31
 800208a:	b2db      	uxtb	r3, r3
 800208c:	4313      	orrs	r3, r2
 800208e:	b2db      	uxtb	r3, r3
 8002090:	b2db      	uxtb	r3, r3
 8002092:	f04f 002e 	mov.w	r0, #46	; 0x2e
 8002096:	4619      	mov	r1, r3
 8002098:	f7ff fdd8 	bl	8001c4c <xgWriteByte>
}
 800209c:	f107 0710 	add.w	r7, r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <calibrate>:

void calibrate(bool autoCalc)
{
 80020a4:	b5b0      	push	{r4, r5, r7, lr}
 80020a6:	b08c      	sub	sp, #48	; 0x30
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	71fb      	strb	r3, [r7, #7]
	uint8_t data[6] = {0, 0, 0, 0, 0, 0};
 80020ae:	f04f 0300 	mov.w	r3, #0
 80020b2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80020b6:	f04f 0300 	mov.w	r3, #0
 80020ba:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80020be:	f04f 0300 	mov.w	r3, #0
 80020c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80020c6:	f04f 0300 	mov.w	r3, #0
 80020ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80020ce:	f04f 0300 	mov.w	r3, #0
 80020d2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 80020d6:	f04f 0300 	mov.w	r3, #0
 80020da:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t samples = 0;
 80020de:	f04f 0300 	mov.w	r3, #0
 80020e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	int ii;
	int32_t aBiasRawTemp[3] = {0, 0, 0};
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	61bb      	str	r3, [r7, #24]
 80020ec:	f04f 0300 	mov.w	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
 80020f2:	f04f 0300 	mov.w	r3, #0
 80020f6:	623b      	str	r3, [r7, #32]
	int32_t gBiasRawTemp[3] = {0, 0, 0};
 80020f8:	f04f 0300 	mov.w	r3, #0
 80020fc:	60fb      	str	r3, [r7, #12]
 80020fe:	f04f 0300 	mov.w	r3, #0
 8002102:	613b      	str	r3, [r7, #16]
 8002104:	f04f 0300 	mov.w	r3, #0
 8002108:	617b      	str	r3, [r7, #20]

	// Turn on FIFO and set threshold to 32 samples
	enableFIFO(TRUE);
 800210a:	f04f 0001 	mov.w	r0, #1
 800210e:	f7ff ff87 	bl	8002020 <enableFIFO>
	setFIFO(FIFO_THS, 0x1F);
 8002112:	f04f 0001 	mov.w	r0, #1
 8002116:	f04f 011f 	mov.w	r1, #31
 800211a:	f7ff ffa3 	bl	8002064 <setFIFO>
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
 800211e:	f04f 002f 	mov.w	r0, #47	; 0x2f
 8002122:	f7ff fca3 	bl	8001a6c <xgReadByte>
 8002126:	4603      	mov	r3, r0
 8002128:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800212c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002136:	e059      	b.n	80021ec <calibrate+0x148>
	{	// Read the gyro data stored in the FIFO
		readGyro1();
 8002138:	f000 f916 	bl	8002368 <readGyro1>
		gBiasRawTemp[0] += gx;
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	f241 3384 	movw	r3, #4996	; 0x1384
 8002142:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	b21b      	sxth	r3, r3
 800214a:	18d3      	adds	r3, r2, r3
 800214c:	60fb      	str	r3, [r7, #12]
		gBiasRawTemp[1] += gy;
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002154:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002158:	881b      	ldrh	r3, [r3, #0]
 800215a:	b21b      	sxth	r3, r3
 800215c:	18d3      	adds	r3, r2, r3
 800215e:	613b      	str	r3, [r7, #16]
		gBiasRawTemp[2] += gz;
 8002160:	697a      	ldr	r2, [r7, #20]
 8002162:	f241 3304 	movw	r3, #4868	; 0x1304
 8002166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800216a:	881b      	ldrh	r3, [r3, #0]
 800216c:	b21b      	sxth	r3, r3
 800216e:	18d3      	adds	r3, r2, r3
 8002170:	617b      	str	r3, [r7, #20]

		readAccel1();
 8002172:	f000 f99b 	bl	80024ac <readAccel1>
		aBiasRawTemp[0] += ax;
 8002176:	69ba      	ldr	r2, [r7, #24]
 8002178:	f241 030a 	movw	r3, #4106	; 0x100a
 800217c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	b21b      	sxth	r3, r3
 8002184:	18d3      	adds	r3, r2, r3
 8002186:	61bb      	str	r3, [r7, #24]
		aBiasRawTemp[1] += ay;
 8002188:	69fa      	ldr	r2, [r7, #28]
 800218a:	f241 3386 	movw	r3, #4998	; 0x1386
 800218e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002192:	881b      	ldrh	r3, [r3, #0]
 8002194:	b21b      	sxth	r3, r3
 8002196:	18d3      	adds	r3, r2, r3
 8002198:	61fb      	str	r3, [r7, #28]
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
 800219a:	6a3c      	ldr	r4, [r7, #32]
 800219c:	f640 73fe 	movw	r3, #4094	; 0xffe
 80021a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021a4:	881b      	ldrh	r3, [r3, #0]
 80021a6:	b21d      	sxth	r5, r3
 80021a8:	f241 030c 	movw	r3, #4108	; 0x100c
 80021ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4618      	mov	r0, r3
 80021b4:	f005 fa58 	bl	8007668 <__aeabi_f2d>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	f04f 0000 	mov.w	r0, #0
 80021c0:	f04f 0100 	mov.w	r1, #0
 80021c4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80021c8:	f005 fbcc 	bl	8007964 <__aeabi_ddiv>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	4610      	mov	r0, r2
 80021d2:	4619      	mov	r1, r3
 80021d4:	f005 fd36 	bl	8007c44 <__aeabi_d2iz>
 80021d8:	4603      	mov	r3, r0
 80021da:	b29b      	uxth	r3, r3
 80021dc:	b21b      	sxth	r3, r3
 80021de:	1aeb      	subs	r3, r5, r3
 80021e0:	18e3      	adds	r3, r4, r3
 80021e2:	623b      	str	r3, [r7, #32]
	/*while (samples < 29)
	{*/
		samples = (xgReadByte(FIFO_SRC) & 0x3F); // Read number of stored samples
		//samples = 10;
	//}
	for(ii = 0; ii < samples ; ii++)
 80021e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021e6:	f103 0301 	add.w	r3, r3, #1
 80021ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021ec:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80021f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021f2:	429a      	cmp	r2, r3
 80021f4:	dca0      	bgt.n	8002138 <calibrate+0x94>
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 80021f6:	f04f 0300 	mov.w	r3, #0
 80021fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021fc:	e055      	b.n	80022aa <calibrate+0x206>
	{
		gBiasRaw[ii] = gBiasRawTemp[ii] / samples;
 80021fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002200:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002204:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8002208:	18d3      	adds	r3, r2, r3
 800220a:	f853 2c24 	ldr.w	r2, [r3, #-36]
 800220e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002212:	fb92 f3f3 	sdiv	r3, r2, r3
 8002216:	b299      	uxth	r1, r3
 8002218:	f241 0380 	movw	r3, #4224	; 0x1080
 800221c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002220:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002222:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		gBias[ii] = calcGyro(gBiasRaw[ii]);
 8002226:	f241 0380 	movw	r3, #4224	; 0x1080
 800222a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800222e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002230:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002234:	b21b      	sxth	r3, r3
 8002236:	4618      	mov	r0, r3
 8002238:	f000 feb0 	bl	8002f9c <calcGyro>
 800223c:	4602      	mov	r2, r0
 800223e:	f241 3374 	movw	r3, #4980	; 0x1374
 8002242:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002246:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002248:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800224c:	185b      	adds	r3, r3, r1
 800224e:	601a      	str	r2, [r3, #0]
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
 8002250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002252:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8002256:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800225a:	18d3      	adds	r3, r2, r3
 800225c:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8002260:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002264:	fb92 f3f3 	sdiv	r3, r2, r3
 8002268:	b299      	uxth	r1, r3
 800226a:	f241 23e0 	movw	r3, #4832	; 0x12e0
 800226e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002272:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002274:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		aBias[ii] = calcAccel(aBiasRaw[ii]);
 8002278:	f241 23e0 	movw	r3, #4832	; 0x12e0
 800227c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002280:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002282:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002286:	b21b      	sxth	r3, r3
 8002288:	4618      	mov	r0, r3
 800228a:	f000 feb1 	bl	8002ff0 <calcAccel>
 800228e:	4602      	mov	r2, r0
 8002290:	f640 43f8 	movw	r3, #3320	; 0xcf8
 8002294:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002298:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800229a:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800229e:	185b      	adds	r3, r3, r1
 80022a0:	601a      	str	r2, [r3, #0]
		readAccel1();
		aBiasRawTemp[0] += ax;
		aBiasRawTemp[1] += ay;
		aBiasRawTemp[2] += az - (int16_t)(1./aRes); // Assumes sensor facing up!
	}
	for (ii = 0; ii < samples/*3*/; ii++)
 80022a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022a4:	f103 0301 	add.w	r3, r3, #1
 80022a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022aa:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80022ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022b0:	429a      	cmp	r2, r3
 80022b2:	dca4      	bgt.n	80021fe <calibrate+0x15a>
		gBias[ii] = calcGyro(gBiasRaw[ii]);
		aBiasRaw[ii] = aBiasRawTemp[ii] / samples;
		aBias[ii] = calcAccel(aBiasRaw[ii]);
	}

	enableFIFO(FALSE);
 80022b4:	f04f 0000 	mov.w	r0, #0
 80022b8:	f7ff feb2 	bl	8002020 <enableFIFO>
	setFIFO(FIFO_OFF, 0x00);
 80022bc:	f04f 0000 	mov.w	r0, #0
 80022c0:	f04f 0100 	mov.w	r1, #0
 80022c4:	f7ff fece 	bl	8002064 <setFIFO>

	if (autoCalc) _autoCalc = TRUE;
 80022c8:	79fb      	ldrb	r3, [r7, #7]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d006      	beq.n	80022dc <calibrate+0x238>
 80022ce:	f640 73f4 	movw	r3, #4084	; 0xff4
 80022d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022d6:	f04f 0201 	mov.w	r2, #1
 80022da:	701a      	strb	r2, [r3, #0]
}
 80022dc:	f107 0730 	add.w	r7, r7, #48	; 0x30
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bdb0      	pop	{r4, r5, r7, pc}

080022e4 <xgReadBytes>:


void xgReadBytes(uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6039      	str	r1, [r7, #0]
 80022ec:	4613      	mov	r3, r2
 80022ee:	4602      	mov	r2, r0
 80022f0:	71fa      	strb	r2, [r7, #7]
 80022f2:	71bb      	strb	r3, [r7, #6]
	// Whether we're using I2C or SPI, read multiple bytes using the
	// gyro-specific I2C address or SPI CS pin.
	if (settings.device.commInterface == IMU_MODE_I2C)
 80022f4:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80022f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	2b01      	cmp	r3, #1
 8002300:	d10c      	bne.n	800231c <xgReadBytes+0x38>
		I2CreadBytes(_xgAddress, subAddress, dest, count);
 8002302:	f241 0378 	movw	r3, #4216	; 0x1078
 8002306:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800230a:	7819      	ldrb	r1, [r3, #0]
 800230c:	79fa      	ldrb	r2, [r7, #7]
 800230e:	79bb      	ldrb	r3, [r7, #6]
 8002310:	4608      	mov	r0, r1
 8002312:	4611      	mov	r1, r2
 8002314:	683a      	ldr	r2, [r7, #0]
 8002316:	f000 fa51 	bl	80027bc <I2CreadBytes>
 800231a:	e012      	b.n	8002342 <xgReadBytes+0x5e>
		//I2CreadBytes1(_xgAddress, subAddress, dest, count);
	else if (settings.device.commInterface == IMU_MODE_SPI)
 800231c:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8002320:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d10b      	bne.n	8002342 <xgReadBytes+0x5e>
		SPIreadBytes(_xgAddress, subAddress, dest, count);
 800232a:	f241 0378 	movw	r3, #4216	; 0x1078
 800232e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002332:	7819      	ldrb	r1, [r3, #0]
 8002334:	79fa      	ldrb	r2, [r7, #7]
 8002336:	79bb      	ldrb	r3, [r7, #6]
 8002338:	4608      	mov	r0, r1
 800233a:	4611      	mov	r1, r2
 800233c:	683a      	ldr	r2, [r7, #0]
 800233e:	f000 f805 	bl	800234c <SPIreadBytes>
}
 8002342:	f107 0708 	add.w	r7, r7, #8
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop

0800234c <SPIreadBytes>:

void SPIreadBytes(uint8_t csPin, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	603a      	str	r2, [r7, #0]
 8002354:	4602      	mov	r2, r0
 8002356:	71fa      	strb	r2, [r7, #7]
 8002358:	460a      	mov	r2, r1
 800235a:	71ba      	strb	r2, [r7, #6]
 800235c:	717b      	strb	r3, [r7, #5]
	;
}
 800235e:	f107 070c 	add.w	r7, r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr

08002368 <readGyro1>:

void readGyro1(void)
{
 8002368:	b590      	push	{r4, r7, lr}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 800236e:	f04f 0300 	mov.w	r3, #0
 8002372:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;
 8002374:	f04f 0318 	mov.w	r3, #24
 8002378:	71bb      	strb	r3, [r7, #6]


	while(i < 6)
 800237a:	e024      	b.n	80023c6 <readGyro1+0x5e>
	{
		subAddr = OUT_X_L_G;
 800237c:	f04f 0318 	mov.w	r3, #24
 8002380:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 8002382:	79ba      	ldrb	r2, [r7, #6]
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	18d3      	adds	r3, r2, r3
 8002388:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 800238a:	79fc      	ldrb	r4, [r7, #7]
 800238c:	f241 0378 	movw	r3, #4216	; 0x1078
 8002390:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002394:	781a      	ldrb	r2, [r3, #0]
 8002396:	79bb      	ldrb	r3, [r7, #6]
 8002398:	4610      	mov	r0, r2
 800239a:	4619      	mov	r1, r3
 800239c:	f04f 0200 	mov.w	r2, #0
 80023a0:	f04f 0300 	mov.w	r3, #0
 80023a4:	f000 fa0a 	bl	80027bc <I2CreadBytes>
 80023a8:	4603      	mov	r3, r0
 80023aa:	461a      	mov	r2, r3
 80023ac:	f107 0108 	add.w	r1, r7, #8
 80023b0:	190b      	adds	r3, r1, r4
 80023b2:	f803 2c08 	strb.w	r2, [r3, #-8]
		delay(10000);
 80023b6:	f242 7010 	movw	r0, #10000	; 0x2710
 80023ba:	f7ff fa77 	bl	80018ac <delay>
		i++;
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	f103 0301 	add.w	r3, r3, #1
 80023c4:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_G;


	while(i < 6)
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	2b05      	cmp	r3, #5
 80023ca:	d9d7      	bls.n	800237c <readGyro1+0x14>
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		delay(10000);
		i++;
	}

	gx = ((int8_t)temp[1] << 8) | (int8_t)temp[0]; // Store x-axis values into gx
 80023cc:	787b      	ldrb	r3, [r7, #1]
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	b25b      	sxtb	r3, r3
 80023d2:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	783b      	ldrb	r3, [r7, #0]
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	b25b      	sxtb	r3, r3
 80023de:	b29b      	uxth	r3, r3
 80023e0:	4313      	orrs	r3, r2
 80023e2:	b29a      	uxth	r2, r3
 80023e4:	f241 3384 	movw	r3, #4996	; 0x1384
 80023e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80023ec:	801a      	strh	r2, [r3, #0]

	gy = (temp[3] << 8) | temp[2]; // Store y-axis values into gy
 80023ee:	78fb      	ldrb	r3, [r7, #3]
 80023f0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80023f4:	b29a      	uxth	r2, r3
 80023f6:	78bb      	ldrb	r3, [r7, #2]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002400:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002404:	801a      	strh	r2, [r3, #0]

	gz = (temp[5] << 8) | temp[4]; // Store z-axis values into gz
 8002406:	797b      	ldrb	r3, [r7, #5]
 8002408:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800240c:	b29a      	uxth	r2, r3
 800240e:	793b      	ldrb	r3, [r7, #4]
 8002410:	4313      	orrs	r3, r2
 8002412:	b29a      	uxth	r2, r3
 8002414:	f241 3304 	movw	r3, #4868	; 0x1304
 8002418:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800241c:	801a      	strh	r2, [r3, #0]



	if (_autoCalc) //kalibracja
 800241e:	f640 73f4 	movw	r3, #4084	; 0xff4
 8002422:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d03b      	beq.n	80024a4 <readGyro1+0x13c>
	{
		gx -= gBiasRaw[X_AXIS];
 800242c:	f241 3384 	movw	r3, #4996	; 0x1384
 8002430:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002434:	881b      	ldrh	r3, [r3, #0]
 8002436:	b29a      	uxth	r2, r3
 8002438:	f241 0380 	movw	r3, #4224	; 0x1080
 800243c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002440:	881b      	ldrh	r3, [r3, #0]
 8002442:	b29b      	uxth	r3, r3
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	b29b      	uxth	r3, r3
 8002448:	b29a      	uxth	r2, r3
 800244a:	f241 3384 	movw	r3, #4996	; 0x1384
 800244e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002452:	801a      	strh	r2, [r3, #0]
		gy -= gBiasRaw[Y_AXIS];
 8002454:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002458:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	b29a      	uxth	r2, r3
 8002460:	f241 0380 	movw	r3, #4224	; 0x1080
 8002464:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002468:	885b      	ldrh	r3, [r3, #2]
 800246a:	b29b      	uxth	r3, r3
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	b29b      	uxth	r3, r3
 8002470:	b29a      	uxth	r2, r3
 8002472:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002476:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800247a:	801a      	strh	r2, [r3, #0]
		gz -= gBiasRaw[Z_AXIS];
 800247c:	f241 3304 	movw	r3, #4868	; 0x1304
 8002480:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	b29a      	uxth	r2, r3
 8002488:	f241 0380 	movw	r3, #4224	; 0x1080
 800248c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002490:	889b      	ldrh	r3, [r3, #4]
 8002492:	b29b      	uxth	r3, r3
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	b29b      	uxth	r3, r3
 8002498:	b29a      	uxth	r2, r3
 800249a:	f241 3304 	movw	r3, #4868	; 0x1304
 800249e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024a2:	801a      	strh	r2, [r3, #0]
	}
	/*gx = calcGyro(gx);
	gy = calcGyro(gy);
	gz = calcGyro(gz);*/
}
 80024a4:	f107 070c 	add.w	r7, r7, #12
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd90      	pop	{r4, r7, pc}

080024ac <readAccel1>:

void readAccel1(void)
{
 80024ac:	b590      	push	{r4, r7, lr}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
	uint8_t i = 0; //licznik dla czytania
 80024b2:	f04f 0300 	mov.w	r3, #0
 80024b6:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 80024b8:	f04f 0328 	mov.w	r3, #40	; 0x28
 80024bc:	71bb      	strb	r3, [r7, #6]

	while(i < 6)
 80024be:	e020      	b.n	8002502 <readAccel1+0x56>
	{
		subAddr = OUT_X_L_XL;
 80024c0:	f04f 0328 	mov.w	r3, #40	; 0x28
 80024c4:	71bb      	strb	r3, [r7, #6]
		subAddr = subAddr + i;
 80024c6:	79ba      	ldrb	r2, [r7, #6]
 80024c8:	79fb      	ldrb	r3, [r7, #7]
 80024ca:	18d3      	adds	r3, r2, r3
 80024cc:	71bb      	strb	r3, [r7, #6]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 80024ce:	79fc      	ldrb	r4, [r7, #7]
 80024d0:	f241 0378 	movw	r3, #4216	; 0x1078
 80024d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024d8:	781a      	ldrb	r2, [r3, #0]
 80024da:	79bb      	ldrb	r3, [r7, #6]
 80024dc:	4610      	mov	r0, r2
 80024de:	4619      	mov	r1, r3
 80024e0:	f04f 0200 	mov.w	r2, #0
 80024e4:	f04f 0300 	mov.w	r3, #0
 80024e8:	f000 f968 	bl	80027bc <I2CreadBytes>
 80024ec:	4603      	mov	r3, r0
 80024ee:	461a      	mov	r2, r3
 80024f0:	f107 0108 	add.w	r1, r7, #8
 80024f4:	190b      	adds	r3, r1, r4
 80024f6:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	f103 0301 	add.w	r3, r3, #1
 8002500:	71fb      	strb	r3, [r7, #7]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	2b05      	cmp	r3, #5
 8002506:	d9db      	bls.n	80024c0 <readAccel1+0x14>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 8002508:	787b      	ldrb	r3, [r7, #1]
 800250a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800250e:	b29a      	uxth	r2, r3
 8002510:	783b      	ldrb	r3, [r7, #0]
 8002512:	4313      	orrs	r3, r2
 8002514:	b29a      	uxth	r2, r3
 8002516:	f241 030a 	movw	r3, #4106	; 0x100a
 800251a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800251e:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 8002520:	78fb      	ldrb	r3, [r7, #3]
 8002522:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002526:	b29a      	uxth	r2, r3
 8002528:	78bb      	ldrb	r3, [r7, #2]
 800252a:	4313      	orrs	r3, r2
 800252c:	b29a      	uxth	r2, r3
 800252e:	f241 3386 	movw	r3, #4998	; 0x1386
 8002532:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002536:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 8002538:	797b      	ldrb	r3, [r7, #5]
 800253a:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800253e:	b29a      	uxth	r2, r3
 8002540:	793b      	ldrb	r3, [r7, #4]
 8002542:	4313      	orrs	r3, r2
 8002544:	b29a      	uxth	r2, r3
 8002546:	f640 73fe 	movw	r3, #4094	; 0xffe
 800254a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800254e:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 8002550:	f640 73f4 	movw	r3, #4084	; 0xff4
 8002554:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d03b      	beq.n	80025d6 <readAccel1+0x12a>
	{
		ax -= aBiasRaw[X_AXIS];
 800255e:	f241 030a 	movw	r3, #4106	; 0x100a
 8002562:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002566:	881b      	ldrh	r3, [r3, #0]
 8002568:	b29a      	uxth	r2, r3
 800256a:	f241 23e0 	movw	r3, #4832	; 0x12e0
 800256e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	b29b      	uxth	r3, r3
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	b29b      	uxth	r3, r3
 800257a:	b29a      	uxth	r2, r3
 800257c:	f241 030a 	movw	r3, #4106	; 0x100a
 8002580:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002584:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 8002586:	f241 3386 	movw	r3, #4998	; 0x1386
 800258a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800258e:	881b      	ldrh	r3, [r3, #0]
 8002590:	b29a      	uxth	r2, r3
 8002592:	f241 23e0 	movw	r3, #4832	; 0x12e0
 8002596:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800259a:	885b      	ldrh	r3, [r3, #2]
 800259c:	b29b      	uxth	r3, r3
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	f241 3386 	movw	r3, #4998	; 0x1386
 80025a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025ac:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 80025ae:	f640 73fe 	movw	r3, #4094	; 0xffe
 80025b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	f241 23e0 	movw	r3, #4832	; 0x12e0
 80025be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025c2:	889b      	ldrh	r3, [r3, #4]
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	f640 73fe 	movw	r3, #4094	; 0xffe
 80025d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80025d4:	801a      	strh	r2, [r3, #0]
	}

	/*ax = calcAccel(ax);
	ay = calcAccel(ay);
	az = calcAccel(az);*/
}
 80025d6:	f107 070c 	add.w	r7, r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd90      	pop	{r4, r7, pc}
 80025de:	bf00      	nop

080025e0 <readAccelToSensor>:

void readAccelToSensor(accel *pomiar)
{
 80025e0:	b590      	push	{r4, r7, lr}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
	uint8_t i = 0; //licznik dla czytania
 80025e8:	f04f 0300 	mov.w	r3, #0
 80025ec:	73fb      	strb	r3, [r7, #15]
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;
 80025ee:	f04f 0328 	mov.w	r3, #40	; 0x28
 80025f2:	73bb      	strb	r3, [r7, #14]

	while(i < 6)
 80025f4:	e020      	b.n	8002638 <readAccelToSensor+0x58>
	{
		subAddr = OUT_X_L_XL;
 80025f6:	f04f 0328 	mov.w	r3, #40	; 0x28
 80025fa:	73bb      	strb	r3, [r7, #14]
		subAddr = subAddr + i;
 80025fc:	7bba      	ldrb	r2, [r7, #14]
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	18d3      	adds	r3, r2, r3
 8002602:	73bb      	strb	r3, [r7, #14]
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
 8002604:	7bfc      	ldrb	r4, [r7, #15]
 8002606:	f241 0378 	movw	r3, #4216	; 0x1078
 800260a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800260e:	781a      	ldrb	r2, [r3, #0]
 8002610:	7bbb      	ldrb	r3, [r7, #14]
 8002612:	4610      	mov	r0, r2
 8002614:	4619      	mov	r1, r3
 8002616:	f04f 0200 	mov.w	r2, #0
 800261a:	f04f 0300 	mov.w	r3, #0
 800261e:	f000 f8cd 	bl	80027bc <I2CreadBytes>
 8002622:	4603      	mov	r3, r0
 8002624:	461a      	mov	r2, r3
 8002626:	f107 0110 	add.w	r1, r7, #16
 800262a:	190b      	adds	r3, r1, r4
 800262c:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 8002630:	7bfb      	ldrb	r3, [r7, #15]
 8002632:	f103 0301 	add.w	r3, r3, #1
 8002636:	73fb      	strb	r3, [r7, #15]
{
	uint8_t i = 0; //licznik dla czytania
	uint8_t temp[6]; // We'll read six bytes from the gyro into temp
	uint8_t subAddr = OUT_X_L_XL;

	while(i < 6)
 8002638:	7bfb      	ldrb	r3, [r7, #15]
 800263a:	2b05      	cmp	r3, #5
 800263c:	d9db      	bls.n	80025f6 <readAccelToSensor+0x16>
		subAddr = subAddr + i;
		temp[i] = I2CreadBytes(_xgAddress, subAddr, NULL, 0);
		i++;
	}

	ax = (temp[1] << 8) | temp[0]; // Store x-axis values into ax
 800263e:	7a7b      	ldrb	r3, [r7, #9]
 8002640:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002644:	b29a      	uxth	r2, r3
 8002646:	7a3b      	ldrb	r3, [r7, #8]
 8002648:	4313      	orrs	r3, r2
 800264a:	b29a      	uxth	r2, r3
 800264c:	f241 030a 	movw	r3, #4106	; 0x100a
 8002650:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002654:	801a      	strh	r2, [r3, #0]
	ay = (temp[3] << 8) | temp[2]; // Store y-axis values into ay
 8002656:	7afb      	ldrb	r3, [r7, #11]
 8002658:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800265c:	b29a      	uxth	r2, r3
 800265e:	7abb      	ldrb	r3, [r7, #10]
 8002660:	4313      	orrs	r3, r2
 8002662:	b29a      	uxth	r2, r3
 8002664:	f241 3386 	movw	r3, #4998	; 0x1386
 8002668:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800266c:	801a      	strh	r2, [r3, #0]
	az = (temp[5] << 8) | temp[4]; // Store z-axis values into az
 800266e:	7b7b      	ldrb	r3, [r7, #13]
 8002670:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002674:	b29a      	uxth	r2, r3
 8002676:	7b3b      	ldrb	r3, [r7, #12]
 8002678:	4313      	orrs	r3, r2
 800267a:	b29a      	uxth	r2, r3
 800267c:	f640 73fe 	movw	r3, #4094	; 0xffe
 8002680:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002684:	801a      	strh	r2, [r3, #0]

	if (_autoCalc) //kalibracja
 8002686:	f640 73f4 	movw	r3, #4084	; 0xff4
 800268a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d03b      	beq.n	800270c <readAccelToSensor+0x12c>
	{
		ax -= aBiasRaw[X_AXIS];
 8002694:	f241 030a 	movw	r3, #4106	; 0x100a
 8002698:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	b29a      	uxth	r2, r3
 80026a0:	f241 23e0 	movw	r3, #4832	; 0x12e0
 80026a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	b29a      	uxth	r2, r3
 80026b2:	f241 030a 	movw	r3, #4106	; 0x100a
 80026b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026ba:	801a      	strh	r2, [r3, #0]
		ay -= aBiasRaw[Y_AXIS];
 80026bc:	f241 3386 	movw	r3, #4998	; 0x1386
 80026c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	b29a      	uxth	r2, r3
 80026c8:	f241 23e0 	movw	r3, #4832	; 0x12e0
 80026cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026d0:	885b      	ldrh	r3, [r3, #2]
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	b29a      	uxth	r2, r3
 80026da:	f241 3386 	movw	r3, #4998	; 0x1386
 80026de:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026e2:	801a      	strh	r2, [r3, #0]
		az -= aBiasRaw[Z_AXIS];
 80026e4:	f640 73fe 	movw	r3, #4094	; 0xffe
 80026e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026ec:	881b      	ldrh	r3, [r3, #0]
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	f241 23e0 	movw	r3, #4832	; 0x12e0
 80026f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80026f8:	889b      	ldrh	r3, [r3, #4]
 80026fa:	b29b      	uxth	r3, r3
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	b29b      	uxth	r3, r3
 8002700:	b29a      	uxth	r2, r3
 8002702:	f640 73fe 	movw	r3, #4094	; 0xffe
 8002706:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800270a:	801a      	strh	r2, [r3, #0]
	}

	ax = calcAccel(ax);
 800270c:	f241 030a 	movw	r3, #4106	; 0x100a
 8002710:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	b21b      	sxth	r3, r3
 8002718:	4618      	mov	r0, r3
 800271a:	f000 fc69 	bl	8002ff0 <calcAccel>
 800271e:	ee07 0a90 	vmov	s15, r0
 8002722:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002726:	ee17 3a90 	vmov	r3, s15
 800272a:	b29a      	uxth	r2, r3
 800272c:	f241 030a 	movw	r3, #4106	; 0x100a
 8002730:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002734:	801a      	strh	r2, [r3, #0]
	ay = calcAccel(ay);
 8002736:	f241 3386 	movw	r3, #4998	; 0x1386
 800273a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800273e:	881b      	ldrh	r3, [r3, #0]
 8002740:	b21b      	sxth	r3, r3
 8002742:	4618      	mov	r0, r3
 8002744:	f000 fc54 	bl	8002ff0 <calcAccel>
 8002748:	ee07 0a90 	vmov	s15, r0
 800274c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002750:	ee17 3a90 	vmov	r3, s15
 8002754:	b29a      	uxth	r2, r3
 8002756:	f241 3386 	movw	r3, #4998	; 0x1386
 800275a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800275e:	801a      	strh	r2, [r3, #0]
	az = calcAccel(az);
 8002760:	f640 73fe 	movw	r3, #4094	; 0xffe
 8002764:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002768:	881b      	ldrh	r3, [r3, #0]
 800276a:	b21b      	sxth	r3, r3
 800276c:	4618      	mov	r0, r3
 800276e:	f000 fc3f 	bl	8002ff0 <calcAccel>
 8002772:	ee07 0a90 	vmov	s15, r0
 8002776:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800277a:	ee17 3a90 	vmov	r3, s15
 800277e:	b29a      	uxth	r2, r3
 8002780:	f640 73fe 	movw	r3, #4094	; 0xffe
 8002784:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002788:	801a      	strh	r2, [r3, #0]

	pomiar->ax = ax;
 800278a:	f241 030a 	movw	r3, #4106	; 0x100a
 800278e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002792:	881a      	ldrh	r2, [r3, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	801a      	strh	r2, [r3, #0]
	pomiar->ay = ay;
 8002798:	f241 3386 	movw	r3, #4998	; 0x1386
 800279c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027a0:	881a      	ldrh	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	805a      	strh	r2, [r3, #2]
	pomiar->az = az;
 80027a6:	f640 73fe 	movw	r3, #4094	; 0xffe
 80027aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80027ae:	881a      	ldrh	r2, [r3, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	809a      	strh	r2, [r3, #4]
}
 80027b4:	f107 0714 	add.w	r7, r7, #20
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd90      	pop	{r4, r7, pc}

080027bc <I2CreadBytes>:

uint8_t I2CreadBytes(uint8_t address, uint8_t subAddress, uint8_t * dest, uint8_t count)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08a      	sub	sp, #40	; 0x28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	603a      	str	r2, [r7, #0]
 80027c4:	4602      	mov	r2, r0
 80027c6:	71fa      	strb	r2, [r7, #7]
 80027c8:	460a      	mov	r2, r1
 80027ca:	71ba      	strb	r2, [r7, #6]
 80027cc:	717b      	strb	r3, [r7, #5]
		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;
 80027ce:	f249 5348 	movw	r3, #38216	; 0x9548
 80027d2:	f6c0 0300 	movt	r3, #2048	; 0x800
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	627b      	str	r3, [r7, #36]	; 0x24

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
 80027da:	f04f 0304 	mov.w	r3, #4
 80027de:	777b      	strb	r3, [r7, #29]
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	773b      	strb	r3, [r7, #28]
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 80027ea:	e007      	b.n	80027fc <I2CreadBytes+0x40>
		{
			USIC_FlushTxFIFO(I2CRegs);
 80027ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ee:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80027f2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		USIC_CH_TypeDef* I2CRegs = I2C001_Handle0.I2CRegs;

		I2C001_DataType data1;
		data1.Data1.TDF_Type = I2C_TDF_MStart;
		data1.Data1.Data = ((address<<1) | I2C_WRITE);
		while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 80027fc:	f107 031c 	add.w	r3, r7, #28
 8002800:	f249 5048 	movw	r0, #38216	; 0x9548
 8002804:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002808:	4619      	mov	r1, r3
 800280a:	f004 f831 	bl	8006870 <I2C001_WriteData>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d0eb      	beq.n	80027ec <I2CreadBytes+0x30>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 8002814:	f242 7010 	movw	r0, #10000	; 0x2710
 8002818:	f7ff f848 	bl	80018ac <delay>

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
 800281c:	f04f 0300 	mov.w	r3, #0
 8002820:	767b      	strb	r3, [r7, #25]
		data2.Data1.Data = (subAddress);
 8002822:	79bb      	ldrb	r3, [r7, #6]
 8002824:	763b      	strb	r3, [r7, #24]
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8002826:	e007      	b.n	8002838 <I2CreadBytes+0x7c>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8002828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282a:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 800282e:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8002832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002834:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data2;
		data2.Data1.TDF_Type = I2C_TDF_MTxData;
		data2.Data1.Data = (subAddress);
		while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8002838:	f107 0318 	add.w	r3, r7, #24
 800283c:	f249 5048 	movw	r0, #38216	; 0x9548
 8002840:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002844:	4619      	mov	r1, r3
 8002846:	f004 f813 	bl	8006870 <I2C001_WriteData>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0eb      	beq.n	8002828 <I2CreadBytes+0x6c>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 8002850:	f242 7010 	movw	r0, #10000	; 0x2710
 8002854:	f7ff f82a 	bl	80018ac <delay>

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8002858:	f04f 0305 	mov.w	r3, #5
 800285c:	757b      	strb	r3, [r7, #21]
		data3.Data1.Data = ((address<<1) | I2C_READ);
 800285e:	79fb      	ldrb	r3, [r7, #7]
 8002860:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002864:	b2db      	uxtb	r3, r3
 8002866:	f043 0301 	orr.w	r3, r3, #1
 800286a:	b2db      	uxtb	r3, r3
 800286c:	753b      	strb	r3, [r7, #20]
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 800286e:	e007      	b.n	8002880 <I2CreadBytes+0xc4>
		{
			USIC_FlushTxFIFO(I2CRegs);
 8002870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002872:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 8002876:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800287a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287c:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data3;
		data3.Data1.TDF_Type = I2C_TDF_MRStart;
		data3.Data1.Data = ((address<<1) | I2C_READ);
		while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8002880:	f107 0314 	add.w	r3, r7, #20
 8002884:	f249 5048 	movw	r0, #38216	; 0x9548
 8002888:	f6c0 0000 	movt	r0, #2048	; 0x800
 800288c:	4619      	mov	r1, r3
 800288e:	f003 ffef 	bl	8006870 <I2C001_WriteData>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d0eb      	beq.n	8002870 <I2CreadBytes+0xb4>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 8002898:	f242 7010 	movw	r0, #10000	; 0x2710
 800289c:	f7ff f806 	bl	80018ac <delay>

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 80028a0:	f04f 0303 	mov.w	r3, #3
 80028a4:	747b      	strb	r3, [r7, #17]
		data4.Data1.Data = ubyteFF;
 80028a6:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80028aa:	743b      	strb	r3, [r7, #16]
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 80028ac:	e007      	b.n	80028be <I2CreadBytes+0x102>
		{
			USIC_FlushTxFIFO(I2CRegs);
 80028ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b0:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80028b4:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data4;
		data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
		data4.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 80028be:	f107 0310 	add.w	r3, r7, #16
 80028c2:	f249 5048 	movw	r0, #38216	; 0x9548
 80028c6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80028ca:	4619      	mov	r1, r3
 80028cc:	f003 ffd0 	bl	8006870 <I2C001_WriteData>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0eb      	beq.n	80028ae <I2CreadBytes+0xf2>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 80028d6:	f242 7010 	movw	r0, #10000	; 0x2710
 80028da:	f7fe ffe7 	bl	80018ac <delay>

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
 80028de:	f04f 0306 	mov.w	r3, #6
 80028e2:	737b      	strb	r3, [r7, #13]
		data5.Data1.Data = ubyteFF;
 80028e4:	f04f 03ff 	mov.w	r3, #255	; 0xff
 80028e8:	733b      	strb	r3, [r7, #12]
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 80028ea:	e007      	b.n	80028fc <I2CreadBytes+0x140>
		{
			USIC_FlushTxFIFO(I2CRegs);
 80028ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ee:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80028f2:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 80028f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
		delay(10000);

		I2C001_DataType data5;
		data5.Data1.TDF_Type = I2C_TDF_MStop;
		data5.Data1.Data = ubyteFF;
		while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 80028fc:	f107 030c 	add.w	r3, r7, #12
 8002900:	f249 5048 	movw	r0, #38216	; 0x9548
 8002904:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002908:	4619      	mov	r1, r3
 800290a:	f003 ffb1 	bl	8006870 <I2C001_WriteData>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d0eb      	beq.n	80028ec <I2CreadBytes+0x130>
		{
			USIC_FlushTxFIFO(I2CRegs);
		}
		delay(10000);
 8002914:	f242 7010 	movw	r0, #10000	; 0x2710
 8002918:	f7fe ffc8 	bl	80018ac <delay>

		int k = 0;
 800291c:	f04f 0300 	mov.w	r3, #0
 8002920:	623b      	str	r3, [r7, #32]

		uint16_t buffer = 0;
 8002922:	f04f 0300 	mov.w	r3, #0
 8002926:	817b      	strh	r3, [r7, #10]
		if(I2C001_ReadData(&I2C001_Handle0,&buffer))
 8002928:	f107 030a 	add.w	r3, r7, #10
 800292c:	f249 5048 	movw	r0, #38216	; 0x9548
 8002930:	f6c0 0000 	movt	r0, #2048	; 0x800
 8002934:	4619      	mov	r1, r3
 8002936:	f003 ff71 	bl	800681c <I2C001_ReadData>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d004      	beq.n	800294a <I2CreadBytes+0x18e>
		{
			k++;
 8002940:	6a3b      	ldr	r3, [r7, #32]
 8002942:	f103 0301 	add.w	r3, r3, #1
 8002946:	623b      	str	r3, [r7, #32]
 8002948:	e003      	b.n	8002952 <I2CreadBytes+0x196>
		}
		else
		{
			k--;
 800294a:	6a3b      	ldr	r3, [r7, #32]
 800294c:	f103 33ff 	add.w	r3, r3, #4294967295
 8002950:	623b      	str	r3, [r7, #32]
		}
		delay(10000);
 8002952:	f242 7010 	movw	r0, #10000	; 0x2710
 8002956:	f7fe ffa9 	bl	80018ac <delay>
		return (uint8_t)buffer;
 800295a:	897b      	ldrh	r3, [r7, #10]
 800295c:	b2db      	uxtb	r3, r3
}
 800295e:	4618      	mov	r0, r3
 8002960:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002964:	46bd      	mov	sp, r7
 8002966:	bd80      	pop	{r7, pc}

08002968 <magAvailable>:

uint8_t magAvailable(lsm9ds1_axis axis)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	4603      	mov	r3, r0
 8002970:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	status = mReadByte(STATUS_REG_M);
 8002972:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002976:	f7ff f85b 	bl	8001a30 <mReadByte>
 800297a:	4603      	mov	r3, r0
 800297c:	73fb      	strb	r3, [r7, #15]

	return ((status & (1<<axis)) >> axis);
 800297e:	7bfa      	ldrb	r2, [r7, #15]
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	f04f 0101 	mov.w	r1, #1
 8002986:	fa01 f303 	lsl.w	r3, r1, r3
 800298a:	401a      	ands	r2, r3
 800298c:	79fb      	ldrb	r3, [r7, #7]
 800298e:	fa42 f303 	asr.w	r3, r2, r3
 8002992:	b2db      	uxtb	r3, r3
}
 8002994:	4618      	mov	r0, r3
 8002996:	f107 0710 	add.w	r7, r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop

080029a0 <readMag1>:

void readMag1(void)
{
 80029a0:	b590      	push	{r4, r7, lr}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
 80029a6:	f04f 0328 	mov.w	r3, #40	; 0x28
 80029aa:	71bb      	strb	r3, [r7, #6]
	uint8_t i = 0;
 80029ac:	f04f 0300 	mov.w	r3, #0
 80029b0:	71fb      	strb	r3, [r7, #7]

	while(i < 6)
 80029b2:	e019      	b.n	80029e8 <readMag1+0x48>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 80029b4:	79fc      	ldrb	r4, [r7, #7]
 80029b6:	f241 0310 	movw	r3, #4112	; 0x1010
 80029ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80029be:	781a      	ldrb	r2, [r3, #0]
 80029c0:	79bb      	ldrb	r3, [r7, #6]
 80029c2:	4610      	mov	r0, r2
 80029c4:	4619      	mov	r1, r3
 80029c6:	f04f 0200 	mov.w	r2, #0
 80029ca:	f04f 0300 	mov.w	r3, #0
 80029ce:	f7ff fef5 	bl	80027bc <I2CreadBytes>
 80029d2:	4603      	mov	r3, r0
 80029d4:	461a      	mov	r2, r3
 80029d6:	f107 0108 	add.w	r1, r7, #8
 80029da:	190b      	adds	r3, r1, r4
 80029dc:	f803 2c08 	strb.w	r2, [r3, #-8]
		i++;
 80029e0:	79fb      	ldrb	r3, [r7, #7]
 80029e2:	f103 0301 	add.w	r3, r3, #1
 80029e6:	71fb      	strb	r3, [r7, #7]
	//for(int kl = 0; kl < 10; kl++){
	uint8_t temp[6]; // We'll read six bytes from the mag into temp
	uint8_t subAddress = OUT_X_L_M;
	uint8_t i = 0;

	while(i < 6)
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	2b05      	cmp	r3, #5
 80029ec:	d9e2      	bls.n	80029b4 <readMag1+0x14>
	{
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
		i++;
	}

	mx = (temp[1] << 8) | temp[0]; // Store x-axis values into mx
 80029ee:	787b      	ldrb	r3, [r7, #1]
 80029f0:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80029f4:	b29a      	uxth	r2, r3
 80029f6:	783b      	ldrb	r3, [r7, #0]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	b29a      	uxth	r2, r3
 80029fc:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a04:	801a      	strh	r2, [r3, #0]
	my = (temp[3] << 8) | temp[2]; // Store y-axis values into my
 8002a06:	78fb      	ldrb	r3, [r7, #3]
 8002a08:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	78bb      	ldrb	r3, [r7, #2]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	f241 0308 	movw	r3, #4104	; 0x1008
 8002a18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a1c:	801a      	strh	r2, [r3, #0]
	mz = (temp[5] << 8) | temp[4]; // Store z-axis values into mz
 8002a1e:	797b      	ldrb	r3, [r7, #5]
 8002a20:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	793b      	ldrb	r3, [r7, #4]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	b29a      	uxth	r2, r3
 8002a2c:	f241 3370 	movw	r3, #4976	; 0x1370
 8002a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002a34:	801a      	strh	r2, [r3, #0]
	my = calcMag(my);
	mz = calcMag(mz);*?
	/*}*/


}
 8002a36:	f107 070c 	add.w	r7, r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd90      	pop	{r4, r7, pc}
 8002a3e:	bf00      	nop

08002a40 <calibrateMag>:


void calibrateMag(bool loadIn)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08a      	sub	sp, #40	; 0x28
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4603      	mov	r3, r0
 8002a48:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
 8002a4a:	f04f 0300 	mov.w	r3, #0
 8002a4e:	833b      	strh	r3, [r7, #24]
 8002a50:	f04f 0300 	mov.w	r3, #0
 8002a54:	837b      	strh	r3, [r7, #26]
 8002a56:	f04f 0300 	mov.w	r3, #0
 8002a5a:	83bb      	strh	r3, [r7, #28]
	int16_t magMax[3] = {0, 0, 0}; // The road warrior
 8002a5c:	f04f 0300 	mov.w	r3, #0
 8002a60:	823b      	strh	r3, [r7, #16]
 8002a62:	f04f 0300 	mov.w	r3, #0
 8002a66:	827b      	strh	r3, [r7, #18]
 8002a68:	f04f 0300 	mov.w	r3, #0
 8002a6c:	82bb      	strh	r3, [r7, #20]

	for (i=0; i<128; i++)
 8002a6e:	f04f 0300 	mov.w	r3, #0
 8002a72:	627b      	str	r3, [r7, #36]	; 0x24
 8002a74:	e07c      	b.n	8002b70 <calibrateMag+0x130>
	{
		//tu nie wiem
		while (!magAvailable(i))
 8002a76:	bf00      	nop
 8002a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7ff ff73 	bl	8002968 <magAvailable>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d0f7      	beq.n	8002a78 <calibrateMag+0x38>
			;
		readMag1();
 8002a88:	f7ff ff8a 	bl	80029a0 <readMag1>
		int16_t magTemp[3] = {0, 0, 0};
 8002a8c:	f04f 0300 	mov.w	r3, #0
 8002a90:	813b      	strh	r3, [r7, #8]
 8002a92:	f04f 0300 	mov.w	r3, #0
 8002a96:	817b      	strh	r3, [r7, #10]
 8002a98:	f04f 0300 	mov.w	r3, #0
 8002a9c:	81bb      	strh	r3, [r7, #12]
		magTemp[0] = mx;
 8002a9e:	f241 3388 	movw	r3, #5000	; 0x1388
 8002aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002aa6:	881b      	ldrh	r3, [r3, #0]
 8002aa8:	813b      	strh	r3, [r7, #8]
		magTemp[1] = my;
 8002aaa:	f241 0308 	movw	r3, #4104	; 0x1008
 8002aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ab2:	881b      	ldrh	r3, [r3, #0]
 8002ab4:	817b      	strh	r3, [r7, #10]
		magTemp[2] = mz;
 8002ab6:	f241 3370 	movw	r3, #4976	; 0x1370
 8002aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002abe:	881b      	ldrh	r3, [r3, #0]
 8002ac0:	81bb      	strh	r3, [r7, #12]
		for (j = 0; j < 3; j++)
 8002ac2:	f04f 0300 	mov.w	r3, #0
 8002ac6:	623b      	str	r3, [r7, #32]
 8002ac8:	e04b      	b.n	8002b62 <calibrateMag+0x122>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
 8002aca:	6a3b      	ldr	r3, [r7, #32]
 8002acc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ad0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002ad4:	18cb      	adds	r3, r1, r3
 8002ad6:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ae0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002ae4:	18cb      	adds	r3, r1, r3
 8002ae6:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002aea:	b212      	sxth	r2, r2
 8002aec:	b21b      	sxth	r3, r3
 8002aee:	429a      	cmp	r2, r3
 8002af0:	dd0f      	ble.n	8002b12 <calibrateMag+0xd2>
 8002af2:	6a3b      	ldr	r3, [r7, #32]
 8002af4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002af8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002afc:	18d3      	adds	r3, r2, r3
 8002afe:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8002b02:	6a3b      	ldr	r3, [r7, #32]
 8002b04:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b08:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002b0c:	18cb      	adds	r3, r1, r3
 8002b0e:	f823 2c18 	strh.w	r2, [r3, #-24]
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
 8002b12:	6a3b      	ldr	r3, [r7, #32]
 8002b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b18:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b1c:	18d3      	adds	r3, r2, r3
 8002b1e:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8002b22:	6a3b      	ldr	r3, [r7, #32]
 8002b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b28:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002b2c:	18cb      	adds	r3, r1, r3
 8002b2e:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002b32:	b212      	sxth	r2, r2
 8002b34:	b21b      	sxth	r3, r3
 8002b36:	429a      	cmp	r2, r3
 8002b38:	da0f      	bge.n	8002b5a <calibrateMag+0x11a>
 8002b3a:	6a3b      	ldr	r3, [r7, #32]
 8002b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b40:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b44:	18d3      	adds	r3, r2, r3
 8002b46:	f833 2c20 	ldrh.w	r2, [r3, #-32]
 8002b4a:	6a3b      	ldr	r3, [r7, #32]
 8002b4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b50:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002b54:	18cb      	adds	r3, r1, r3
 8002b56:	f823 2c10 	strh.w	r2, [r3, #-16]
		readMag1();
		int16_t magTemp[3] = {0, 0, 0};
		magTemp[0] = mx;
		magTemp[1] = my;
		magTemp[2] = mz;
		for (j = 0; j < 3; j++)
 8002b5a:	6a3b      	ldr	r3, [r7, #32]
 8002b5c:	f103 0301 	add.w	r3, r3, #1
 8002b60:	623b      	str	r3, [r7, #32]
 8002b62:	6a3b      	ldr	r3, [r7, #32]
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	ddb0      	ble.n	8002aca <calibrateMag+0x8a>
{
	int i, j;
	int16_t magMin[3] = {0, 0, 0};
	int16_t magMax[3] = {0, 0, 0}; // The road warrior

	for (i=0; i<128; i++)
 8002b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6a:	f103 0301 	add.w	r3, r3, #1
 8002b6e:	627b      	str	r3, [r7, #36]	; 0x24
 8002b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b72:	2b7f      	cmp	r3, #127	; 0x7f
 8002b74:	f77f af7f 	ble.w	8002a76 <calibrateMag+0x36>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8002b78:	f04f 0300 	mov.w	r3, #0
 8002b7c:	623b      	str	r3, [r7, #32]
 8002b7e:	e049      	b.n	8002c14 <calibrateMag+0x1d4>
	{
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
 8002b80:	6a3b      	ldr	r3, [r7, #32]
 8002b82:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b86:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002b8a:	18d3      	adds	r3, r2, r3
 8002b8c:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002b90:	b21a      	sxth	r2, r3
 8002b92:	6a3b      	ldr	r3, [r7, #32]
 8002b94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002b98:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8002b9c:	18cb      	adds	r3, r1, r3
 8002b9e:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002ba2:	b21b      	sxth	r3, r3
 8002ba4:	18d3      	adds	r3, r2, r3
 8002ba6:	ea4f 72d3 	mov.w	r2, r3, lsr #31
 8002baa:	18d3      	adds	r3, r2, r3
 8002bac:	ea4f 0363 	mov.w	r3, r3, asr #1
 8002bb0:	b299      	uxth	r1, r3
 8002bb2:	f640 5304 	movw	r3, #3332	; 0xd04
 8002bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bba:	6a3a      	ldr	r2, [r7, #32]
 8002bbc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		mBias[j] = calcMag(mBiasRaw[j]);
 8002bc0:	f640 5304 	movw	r3, #3332	; 0xd04
 8002bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bc8:	6a3a      	ldr	r2, [r7, #32]
 8002bca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002bce:	b21b      	sxth	r3, r3
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f000 f827 	bl	8002c24 <calcMag>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	f241 3390 	movw	r3, #5008	; 0x1390
 8002bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002be0:	6a39      	ldr	r1, [r7, #32]
 8002be2:	ea4f 0181 	mov.w	r1, r1, lsl #2
 8002be6:	185b      	adds	r3, r3, r1
 8002be8:	601a      	str	r2, [r3, #0]
		if (loadIn)
 8002bea:	79fb      	ldrb	r3, [r7, #7]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00d      	beq.n	8002c0c <calibrateMag+0x1cc>
			magOffset(j, mBiasRaw[j]);
 8002bf0:	6a3b      	ldr	r3, [r7, #32]
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	f640 5304 	movw	r3, #3332	; 0xd04
 8002bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002bfc:	6a39      	ldr	r1, [r7, #32]
 8002bfe:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002c02:	b21b      	sxth	r3, r3
 8002c04:	4610      	mov	r0, r2
 8002c06:	4619      	mov	r1, r3
 8002c08:	f000 f836 	bl	8002c78 <magOffset>
		{
			if (magTemp[j] > magMax[j]) magMax[j] = magTemp[j];
			if (magTemp[j] < magMin[j]) magMin[j] = magTemp[j];
		}
	}
	for (j = 0; j < 3; j++)
 8002c0c:	6a3b      	ldr	r3, [r7, #32]
 8002c0e:	f103 0301 	add.w	r3, r3, #1
 8002c12:	623b      	str	r3, [r7, #32]
 8002c14:	6a3b      	ldr	r3, [r7, #32]
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	ddb2      	ble.n	8002b80 <calibrateMag+0x140>
		mBiasRaw[j] = (magMax[j] + magMin[j]) / 2;
		mBias[j] = calcMag(mBiasRaw[j]);
		if (loadIn)
			magOffset(j, mBiasRaw[j]);
	}
}
 8002c1a:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop

08002c24 <calcMag>:

float calcMag(int16_t mag)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	80fb      	strh	r3, [r7, #6]
	// Return the mag raw reading times our pre-calculated Gs / (ADC tick):
	return ceil(mRes * mag);
 8002c2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002c32:	ee07 3a90 	vmov	s15, r3
 8002c36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c3a:	f241 3380 	movw	r3, #4992	; 0x1380
 8002c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002c42:	edd3 7a00 	vldr	s15, [r3]
 8002c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c4a:	ee17 0a90 	vmov	r0, s15
 8002c4e:	f004 fd0b 	bl	8007668 <__aeabi_f2d>
 8002c52:	4602      	mov	r2, r0
 8002c54:	460b      	mov	r3, r1
 8002c56:	4610      	mov	r0, r2
 8002c58:	4619      	mov	r1, r3
 8002c5a:	f004 fac1 	bl	80071e0 <ceil>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	460b      	mov	r3, r1
 8002c62:	4610      	mov	r0, r2
 8002c64:	4619      	mov	r1, r3
 8002c66:	f005 f815 	bl	8007c94 <__aeabi_d2f>
 8002c6a:	4603      	mov	r3, r0
	//return mag;
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f107 0708 	add.w	r7, r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop

08002c78 <magOffset>:

void magOffset(uint8_t axis, int16_t offset)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4602      	mov	r2, r0
 8002c80:	460b      	mov	r3, r1
 8002c82:	71fa      	strb	r2, [r7, #7]
 8002c84:	80bb      	strh	r3, [r7, #4]
	if (axis > 2)
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d821      	bhi.n	8002cd0 <magOffset+0x58>
		return;
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
 8002c8c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002c90:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002c94:	ea4f 2323 	mov.w	r3, r3, asr #8
 8002c98:	73fb      	strb	r3, [r7, #15]
	lsb = offset & 0x00FF;
 8002c9a:	88bb      	ldrh	r3, [r7, #4]
 8002c9c:	73bb      	strb	r3, [r7, #14]
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	f103 0305 	add.w	r3, r3, #5
 8002caa:	b2da      	uxtb	r2, r3
 8002cac:	7bbb      	ldrb	r3, [r7, #14]
 8002cae:	4610      	mov	r0, r2
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	f7ff f995 	bl	8001fe0 <mWriteByte>
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	f103 0303 	add.w	r3, r3, #3
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002cc2:	b2da      	uxtb	r2, r3
 8002cc4:	7bfb      	ldrb	r3, [r7, #15]
 8002cc6:	4610      	mov	r0, r2
 8002cc8:	4619      	mov	r1, r3
 8002cca:	f7ff f989 	bl	8001fe0 <mWriteByte>
 8002cce:	e000      	b.n	8002cd2 <magOffset+0x5a>
}

void magOffset(uint8_t axis, int16_t offset)
{
	if (axis > 2)
		return;
 8002cd0:	bf00      	nop
	uint8_t msb, lsb;
	msb = (offset & 0xFF00) >> 8;
	lsb = offset & 0x00FF;
	mWriteByte(OFFSET_X_REG_L_M + (2 * axis), lsb);
	mWriteByte(OFFSET_X_REG_H_M + (2 * axis), msb);
}
 8002cd2:	f107 0710 	add.w	r7, r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop

08002cdc <accelAvailable>:

uint8_t accelAvailable(void)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8002ce2:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002ce6:	f7fe fec1 	bl	8001a6c <xgReadByte>
 8002cea:	4603      	mov	r3, r0
 8002cec:	71fb      	strb	r3, [r7, #7]

	return (status & (1<<0));
 8002cee:	79fb      	ldrb	r3, [r7, #7]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	b2db      	uxtb	r3, r3
}
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f107 0708 	add.w	r7, r7, #8
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <gyroAvailable>:

uint8_t gyroAvailable(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b082      	sub	sp, #8
 8002d04:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8002d06:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002d0a:	f7fe feaf 	bl	8001a6c <xgReadByte>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<1)) >> 1);
 8002d12:	79fb      	ldrb	r3, [r7, #7]
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	ea4f 0363 	mov.w	r3, r3, asr #1
 8002d1c:	b2db      	uxtb	r3, r3
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f107 0708 	add.w	r7, r7, #8
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <tempAvailable>:

uint8_t tempAvailable(void)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
	uint8_t status = xgReadByte(STATUS_REG_1);
 8002d2e:	f04f 0027 	mov.w	r0, #39	; 0x27
 8002d32:	f7fe fe9b 	bl	8001a6c <xgReadByte>
 8002d36:	4603      	mov	r3, r0
 8002d38:	71fb      	strb	r3, [r7, #7]

	return ((status & (1<<2)) >> 2);
 8002d3a:	79fb      	ldrb	r3, [r7, #7]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	ea4f 03a3 	mov.w	r3, r3, asr #2
 8002d44:	b2db      	uxtb	r3, r3
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	f107 0708 	add.w	r7, r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <readAccel>:

int16_t readAccel(lsm9ds1_axis axis)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b086      	sub	sp, #24
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	4603      	mov	r3, r0
 8002d58:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	f103 0314 	add.w	r3, r3, #20
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002d66:	757b      	strb	r3, [r7, #21]
	int i = 0;
 8002d68:	f04f 0300 	mov.w	r3, #0
 8002d6c:	613b      	str	r3, [r7, #16]
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 8002d6e:	e01d      	b.n	8002dac <readAccel+0x5c>
	{
		subAddress = subAddress + i;
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	7d7b      	ldrb	r3, [r7, #21]
 8002d76:	18d3      	adds	r3, r2, r3
 8002d78:	757b      	strb	r3, [r7, #21]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 8002d7a:	f241 0378 	movw	r3, #4216	; 0x1078
 8002d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002d82:	781a      	ldrb	r2, [r3, #0]
 8002d84:	7d7b      	ldrb	r3, [r7, #21]
 8002d86:	4610      	mov	r0, r2
 8002d88:	4619      	mov	r1, r3
 8002d8a:	f04f 0200 	mov.w	r2, #0
 8002d8e:	f04f 0300 	mov.w	r3, #0
 8002d92:	f7ff fd13 	bl	80027bc <I2CreadBytes>
 8002d96:	4603      	mov	r3, r0
 8002d98:	461a      	mov	r2, r3
 8002d9a:	f107 010c 	add.w	r1, r7, #12
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	18cb      	adds	r3, r1, r3
 8002da2:	701a      	strb	r2, [r3, #0]

		i++;
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	f103 0301 	add.w	r3, r3, #1
 8002daa:	613b      	str	r3, [r7, #16]
	uint8_t temp[2];
	int16_t value;
	uint8_t subAddress = OUT_X_L_XL + (2 * axis);
	int i = 0;
	//xgReadBytes(OUT_X_L_XL + (2 * axis), temp, 2);
	while(i < 2)
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	ddde      	ble.n	8002d70 <readAccel+0x20>
		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);

		i++;
	}

	value = (temp[1] << 8) | temp[0];
 8002db2:	7b7b      	ldrb	r3, [r7, #13]
 8002db4:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	7b3b      	ldrb	r3, [r7, #12]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 8002dc0:	f640 73f4 	movw	r3, #4084	; 0xff4
 8002dc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d00b      	beq.n	8002de6 <readAccel+0x96>
		value -= aBiasRaw[axis];
 8002dce:	8afa      	ldrh	r2, [r7, #22]
 8002dd0:	79f9      	ldrb	r1, [r7, #7]
 8002dd2:	f241 23e0 	movw	r3, #4832	; 0x12e0
 8002dd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002dda:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	82fb      	strh	r3, [r7, #22]

	return value;
 8002de6:	8afb      	ldrh	r3, [r7, #22]
 8002de8:	b21b      	sxth	r3, r3
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	f107 0718 	add.w	r7, r7, #24
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <readMag>:

int16_t readMag(lsm9ds1_axis axis)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];

	int i = 0;
 8002dfe:	f04f 0300 	mov.w	r3, #0
 8002e02:	617b      	str	r3, [r7, #20]
	uint8_t subAddress = OUT_X_L_M + (2 * axis);
 8002e04:	79fb      	ldrb	r3, [r7, #7]
 8002e06:	f103 0314 	add.w	r3, r3, #20
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002e10:	74fb      	strb	r3, [r7, #19]

	while(i < 2)
 8002e12:	e01d      	b.n	8002e50 <readMag+0x5c>
	{
		subAddress = subAddress + i;
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	b2da      	uxtb	r2, r3
 8002e18:	7cfb      	ldrb	r3, [r7, #19]
 8002e1a:	18d3      	adds	r3, r2, r3
 8002e1c:	74fb      	strb	r3, [r7, #19]

		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);
 8002e1e:	f241 0310 	movw	r3, #4112	; 0x1010
 8002e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e26:	781a      	ldrb	r2, [r3, #0]
 8002e28:	7cfb      	ldrb	r3, [r7, #19]
 8002e2a:	4610      	mov	r0, r2
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	f04f 0200 	mov.w	r2, #0
 8002e32:	f04f 0300 	mov.w	r3, #0
 8002e36:	f7ff fcc1 	bl	80027bc <I2CreadBytes>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	f107 010c 	add.w	r1, r7, #12
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	18cb      	adds	r3, r1, r3
 8002e46:	701a      	strb	r2, [r3, #0]

		i++;
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	f103 0301 	add.w	r3, r3, #1
 8002e4e:	617b      	str	r3, [r7, #20]
	uint8_t temp[2];

	int i = 0;
	uint8_t subAddress = OUT_X_L_M + (2 * axis);

	while(i < 2)
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	ddde      	ble.n	8002e14 <readMag+0x20>
		temp[i] = I2CreadBytes(_mAddress, subAddress, NULL, 0);

		i++;
	}

	int16_t value = (temp[1] << 8) | temp[0];
 8002e56:	7b7b      	ldrb	r3, [r7, #13]
 8002e58:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002e5c:	b29a      	uxth	r2, r3
 8002e5e:	7b3b      	ldrb	r3, [r7, #12]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	823b      	strh	r3, [r7, #16]
	return value;
 8002e64:	8a3b      	ldrh	r3, [r7, #16]
 8002e66:	b21b      	sxth	r3, r3
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f107 0718 	add.w	r7, r7, #24
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop

08002e74 <readTemp>:

int16_t readTemp(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
 8002e7a:	f04f 0300 	mov.w	r3, #0
 8002e7e:	607b      	str	r3, [r7, #4]
	uint8_t subAddress = OUT_TEMP_L;
 8002e80:	f04f 0315 	mov.w	r3, #21
 8002e84:	70fb      	strb	r3, [r7, #3]

	while(i < 2)
 8002e86:	e01c      	b.n	8002ec2 <readTemp+0x4e>
	{
		subAddress = subAddress + i;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	b2da      	uxtb	r2, r3
 8002e8c:	78fb      	ldrb	r3, [r7, #3]
 8002e8e:	18d3      	adds	r3, r2, r3
 8002e90:	70fb      	strb	r3, [r7, #3]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 8002e92:	f241 0378 	movw	r3, #4216	; 0x1078
 8002e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002e9a:	781a      	ldrb	r2, [r3, #0]
 8002e9c:	78fb      	ldrb	r3, [r7, #3]
 8002e9e:	4610      	mov	r0, r2
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	f04f 0200 	mov.w	r2, #0
 8002ea6:	f04f 0300 	mov.w	r3, #0
 8002eaa:	f7ff fc87 	bl	80027bc <I2CreadBytes>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	4639      	mov	r1, r7
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	18cb      	adds	r3, r1, r3
 8002eb8:	701a      	strb	r2, [r3, #0]

		i++;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f103 0301 	add.w	r3, r3, #1
 8002ec0:	607b      	str	r3, [r7, #4]
	uint8_t temp[2]; // We'll read two bytes from the temperature sensor into temp

	int i  = 0;
	uint8_t subAddress = OUT_TEMP_L;

	while(i < 2)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	dddf      	ble.n	8002e88 <readTemp+0x14>

		i++;
	}

	//xgReadBytes(OUT_TEMP_L, temp, 2); // Read 2 bytes, beginning at OUT_TEMP_L
	temperature = (temp[1] << 8) | temp[0];
 8002ec8:	787b      	ldrb	r3, [r7, #1]
 8002eca:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002ece:	b29a      	uxth	r2, r3
 8002ed0:	783b      	ldrb	r3, [r7, #0]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	f241 0300 	movw	r3, #4096	; 0x1000
 8002eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ede:	801a      	strh	r2, [r3, #0]

	return temperature;
 8002ee0:	f241 0300 	movw	r3, #4096	; 0x1000
 8002ee4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002ee8:	881b      	ldrh	r3, [r3, #0]
 8002eea:	b21b      	sxth	r3, r3
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	f107 0708 	add.w	r7, r7, #8
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop

08002ef8 <readGyro>:

int16_t readGyro(lsm9ds1_axis axis)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	4603      	mov	r3, r0
 8002f00:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[2];
	int16_t value;

	int i  = 0;
 8002f02:	f04f 0300 	mov.w	r3, #0
 8002f06:	613b      	str	r3, [r7, #16]
	uint8_t subAddress = OUT_X_L_G + (2 * axis);
 8002f08:	79fb      	ldrb	r3, [r7, #7]
 8002f0a:	f103 030c 	add.w	r3, r3, #12
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002f14:	73fb      	strb	r3, [r7, #15]

	while(i < 2)
 8002f16:	e01d      	b.n	8002f54 <readGyro+0x5c>
	{
		subAddress = subAddress + i;
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	b2da      	uxtb	r2, r3
 8002f1c:	7bfb      	ldrb	r3, [r7, #15]
 8002f1e:	18d3      	adds	r3, r2, r3
 8002f20:	73fb      	strb	r3, [r7, #15]

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
 8002f22:	f241 0378 	movw	r3, #4216	; 0x1078
 8002f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f2a:	781a      	ldrb	r2, [r3, #0]
 8002f2c:	7bfb      	ldrb	r3, [r7, #15]
 8002f2e:	4610      	mov	r0, r2
 8002f30:	4619      	mov	r1, r3
 8002f32:	f04f 0200 	mov.w	r2, #0
 8002f36:	f04f 0300 	mov.w	r3, #0
 8002f3a:	f7ff fc3f 	bl	80027bc <I2CreadBytes>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	461a      	mov	r2, r3
 8002f42:	f107 010c 	add.w	r1, r7, #12
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	18cb      	adds	r3, r1, r3
 8002f4a:	701a      	strb	r2, [r3, #0]
		i++;
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	f103 0301 	add.w	r3, r3, #1
 8002f52:	613b      	str	r3, [r7, #16]
	int16_t value;

	int i  = 0;
	uint8_t subAddress = OUT_X_L_G + (2 * axis);

	while(i < 2)
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	ddde      	ble.n	8002f18 <readGyro+0x20>

		temp[i] = I2CreadBytes(_xgAddress, subAddress, NULL, 0);
		i++;
	}

	value = (temp[1] << 8) | temp[0];
 8002f5a:	7b7b      	ldrb	r3, [r7, #13]
 8002f5c:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	7b3b      	ldrb	r3, [r7, #12]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	82fb      	strh	r3, [r7, #22]

	if (_autoCalc)
 8002f68:	f640 73f4 	movw	r3, #4084	; 0xff4
 8002f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f70:	781b      	ldrb	r3, [r3, #0]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d00b      	beq.n	8002f8e <readGyro+0x96>
		value -= gBiasRaw[axis];
 8002f76:	8afa      	ldrh	r2, [r7, #22]
 8002f78:	79f9      	ldrb	r1, [r7, #7]
 8002f7a:	f241 0380 	movw	r3, #4224	; 0x1080
 8002f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f82:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	b29b      	uxth	r3, r3
 8002f8c:	82fb      	strh	r3, [r7, #22]

	return value;
 8002f8e:	8afb      	ldrh	r3, [r7, #22]
 8002f90:	b21b      	sxth	r3, r3
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	f107 0718 	add.w	r7, r7, #24
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <calcGyro>:

float calcGyro(int16_t gyro)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	80fb      	strh	r3, [r7, #6]
	// Return the gyro raw reading times our pre-calculated DPS / (ADC tick):
	return round(gRes * gyro);
 8002fa6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002faa:	ee07 3a90 	vmov	s15, r3
 8002fae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fb2:	f241 336c 	movw	r3, #4972	; 0x136c
 8002fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002fba:	edd3 7a00 	vldr	s15, [r3]
 8002fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fc2:	ee17 0a90 	vmov	r0, s15
 8002fc6:	f004 fb4f 	bl	8007668 <__aeabi_f2d>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	460b      	mov	r3, r1
 8002fce:	4610      	mov	r0, r2
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	f004 f995 	bl	8007300 <round>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	460b      	mov	r3, r1
 8002fda:	4610      	mov	r0, r2
 8002fdc:	4619      	mov	r1, r3
 8002fde:	f004 fe59 	bl	8007c94 <__aeabi_d2f>
 8002fe2:	4603      	mov	r3, r0
	//return gyro;
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f107 0708 	add.w	r7, r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop

08002ff0 <calcAccel>:

float calcAccel(int16_t accel)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	80fb      	strh	r3, [r7, #6]
	// Return the accel raw reading times our pre-calculated g's / (ADC tick):
	return round(aRes * accel);
 8002ffa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ffe:	ee07 3a90 	vmov	s15, r3
 8003002:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003006:	f241 030c 	movw	r3, #4108	; 0x100c
 800300a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800300e:	edd3 7a00 	vldr	s15, [r3]
 8003012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003016:	ee17 0a90 	vmov	r0, s15
 800301a:	f004 fb25 	bl	8007668 <__aeabi_f2d>
 800301e:	4602      	mov	r2, r0
 8003020:	460b      	mov	r3, r1
 8003022:	4610      	mov	r0, r2
 8003024:	4619      	mov	r1, r3
 8003026:	f004 f96b 	bl	8007300 <round>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	4610      	mov	r0, r2
 8003030:	4619      	mov	r1, r3
 8003032:	f004 fe2f 	bl	8007c94 <__aeabi_d2f>
 8003036:	4603      	mov	r3, r0
	//return accel;
}
 8003038:	4618      	mov	r0, r3
 800303a:	f107 0708 	add.w	r7, r7, #8
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop

08003044 <setGyroScale>:


void setGyroScale(uint16_t gScl)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	4603      	mov	r3, r0
 800304c:	80fb      	strh	r3, [r7, #6]
	// Read current value of CTRL_REG1_G:
	uint8_t ctrl1RegValue = xgReadByte(CTRL_REG1_G);
 800304e:	f04f 0010 	mov.w	r0, #16
 8003052:	f7fe fd0b 	bl	8001a6c <xgReadByte>
 8003056:	4603      	mov	r3, r0
 8003058:	73fb      	strb	r3, [r7, #15]
	// Mask out scale bits (3 & 4):
	ctrl1RegValue &= 0xE7;
 800305a:	7bfb      	ldrb	r3, [r7, #15]
 800305c:	f023 0318 	bic.w	r3, r3, #24
 8003060:	73fb      	strb	r3, [r7, #15]
	switch (gScl)
 8003062:	88fb      	ldrh	r3, [r7, #6]
 8003064:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003068:	d003      	beq.n	8003072 <setGyroScale+0x2e>
 800306a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800306e:	d00c      	beq.n	800308a <setGyroScale+0x46>
 8003070:	e017      	b.n	80030a2 <setGyroScale+0x5e>
	{
		case 500:
			ctrl1RegValue |= (0x1 << 3);
 8003072:	7bfb      	ldrb	r3, [r7, #15]
 8003074:	f043 0308 	orr.w	r3, r3, #8
 8003078:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 500;
 800307a:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800307e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003082:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003086:	80da      	strh	r2, [r3, #6]
			break;
 8003088:	e013      	b.n	80030b2 <setGyroScale+0x6e>
		case 2000:
			ctrl1RegValue |= (0x3 << 3);
 800308a:	7bfb      	ldrb	r3, [r7, #15]
 800308c:	f043 0318 	orr.w	r3, r3, #24
 8003090:	73fb      	strb	r3, [r7, #15]
			settings.gyro.scale = 2000;
 8003092:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8003096:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800309a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800309e:	80da      	strh	r2, [r3, #6]
			break;
 80030a0:	e007      	b.n	80030b2 <setGyroScale+0x6e>
		default: // Otherwise we'll set it to 245 dps (0x0 << 4)
			settings.gyro.scale = 245;
 80030a2:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80030a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80030aa:	f04f 02f5 	mov.w	r2, #245	; 0xf5
 80030ae:	80da      	strh	r2, [r3, #6]
			break;
 80030b0:	bf00      	nop
	}
	xgWriteByte(CTRL_REG1_G, ctrl1RegValue);
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
 80030b4:	f04f 0010 	mov.w	r0, #16
 80030b8:	4619      	mov	r1, r3
 80030ba:	f7fe fdc7 	bl	8001c4c <xgWriteByte>

	calcgRes();
 80030be:	f7fe fb67 	bl	8001790 <calcgRes>
}
 80030c2:	f107 0710 	add.w	r7, r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop

080030cc <setAccelScale>:

void setAccelScale(uint8_t aScl)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	4603      	mov	r3, r0
 80030d4:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XL. So, first read it:
	uint8_t tempRegValue = xgReadByte(CTRL_REG6_XL);
 80030d6:	f04f 0020 	mov.w	r0, #32
 80030da:	f7fe fcc7 	bl	8001a6c <xgReadByte>
 80030de:	4603      	mov	r3, r0
 80030e0:	73fb      	strb	r3, [r7, #15]
	// Mask out accel scale bits:
	tempRegValue &= 0xE7;
 80030e2:	7bfb      	ldrb	r3, [r7, #15]
 80030e4:	f023 0318 	bic.w	r3, r3, #24
 80030e8:	73fb      	strb	r3, [r7, #15]

	switch (aScl)
 80030ea:	79fb      	ldrb	r3, [r7, #7]
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	d00f      	beq.n	8003110 <setAccelScale+0x44>
 80030f0:	2b10      	cmp	r3, #16
 80030f2:	d019      	beq.n	8003128 <setAccelScale+0x5c>
 80030f4:	2b04      	cmp	r3, #4
 80030f6:	d123      	bne.n	8003140 <setAccelScale+0x74>
	{
		case 4:
			tempRegValue |= (0x2 << 3);
 80030f8:	7bfb      	ldrb	r3, [r7, #15]
 80030fa:	f043 0310 	orr.w	r3, r3, #16
 80030fe:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 4;
 8003100:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8003104:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003108:	f04f 0204 	mov.w	r2, #4
 800310c:	75da      	strb	r2, [r3, #23]
			break;
 800310e:	e01f      	b.n	8003150 <setAccelScale+0x84>
		case 8:
			tempRegValue |= (0x3 << 3);
 8003110:	7bfb      	ldrb	r3, [r7, #15]
 8003112:	f043 0318 	orr.w	r3, r3, #24
 8003116:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 8;
 8003118:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800311c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003120:	f04f 0208 	mov.w	r2, #8
 8003124:	75da      	strb	r2, [r3, #23]
			break;
 8003126:	e013      	b.n	8003150 <setAccelScale+0x84>
		case 16:
			tempRegValue |= (0x1 << 3);
 8003128:	7bfb      	ldrb	r3, [r7, #15]
 800312a:	f043 0308 	orr.w	r3, r3, #8
 800312e:	73fb      	strb	r3, [r7, #15]
			settings.accel.scale = 16;
 8003130:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8003134:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003138:	f04f 0210 	mov.w	r2, #16
 800313c:	75da      	strb	r2, [r3, #23]
			break;
 800313e:	e007      	b.n	8003150 <setAccelScale+0x84>
		default: // Otherwise it'll be set to 2g (0x0 << 3)
			settings.accel.scale = 2;
 8003140:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8003144:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003148:	f04f 0202 	mov.w	r2, #2
 800314c:	75da      	strb	r2, [r3, #23]
			break;
 800314e:	bf00      	nop
	}
	xgWriteByte(CTRL_REG6_XL, tempRegValue);
 8003150:	7bfb      	ldrb	r3, [r7, #15]
 8003152:	f04f 0020 	mov.w	r0, #32
 8003156:	4619      	mov	r1, r3
 8003158:	f7fe fd78 	bl	8001c4c <xgWriteByte>

	// Then calculate a new aRes, which relies on aScale being set correctly:
	calcaRes();
 800315c:	f7fe fb32 	bl	80017c4 <calcaRes>
}
 8003160:	f107 0710 	add.w	r7, r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <setMagScale>:

void setMagScale(uint8_t mScl)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	4603      	mov	r3, r0
 8003170:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG6_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG2_M);
 8003172:	f04f 0021 	mov.w	r0, #33	; 0x21
 8003176:	f7fe fc5b 	bl	8001a30 <mReadByte>
 800317a:	4603      	mov	r3, r0
 800317c:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag scale bits:
	temp &= 0xFF^(0x3 << 5);
 800317e:	7bfb      	ldrb	r3, [r7, #15]
 8003180:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003184:	73fb      	strb	r3, [r7, #15]

	switch (mScl)
 8003186:	79fb      	ldrb	r3, [r7, #7]
 8003188:	2b0c      	cmp	r3, #12
 800318a:	d010      	beq.n	80031ae <setMagScale+0x46>
 800318c:	2b10      	cmp	r3, #16
 800318e:	d01b      	beq.n	80031c8 <setMagScale+0x60>
 8003190:	2b08      	cmp	r3, #8
 8003192:	d126      	bne.n	80031e2 <setMagScale+0x7a>
	{
		case 8:
			temp |= (0x1 << 5);
 8003194:	7bfb      	ldrb	r3, [r7, #15]
 8003196:	f043 0320 	orr.w	r3, r3, #32
 800319a:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 8;
 800319c:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80031a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031a4:	f04f 0208 	mov.w	r2, #8
 80031a8:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80031ac:	e022      	b.n	80031f4 <setMagScale+0x8c>
		case 12:
			temp |= (0x2 << 5);
 80031ae:	7bfb      	ldrb	r3, [r7, #15]
 80031b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031b4:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 12;
 80031b6:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80031ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031be:	f04f 020c 	mov.w	r2, #12
 80031c2:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80031c6:	e015      	b.n	80031f4 <setMagScale+0x8c>
		case 16:
			temp |= (0x3 << 5);
 80031c8:	7bfb      	ldrb	r3, [r7, #15]
 80031ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80031ce:	73fb      	strb	r3, [r7, #15]
			settings.mag.scale = 16;
 80031d0:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80031d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031d8:	f04f 0210 	mov.w	r2, #16
 80031dc:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80031e0:	e008      	b.n	80031f4 <setMagScale+0x8c>
		default: // Otherwise we'll default to 4 gauss (00)
			settings.mag.scale = 4;
 80031e2:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80031e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80031ea:	f04f 0204 	mov.w	r2, #4
 80031ee:	f883 2020 	strb.w	r2, [r3, #32]
			break;
 80031f2:	bf00      	nop
	}

	// And write the new register value back into CTRL_REG6_XM:
	mWriteByte(CTRL_REG2_M, temp);
 80031f4:	7bfb      	ldrb	r3, [r7, #15]
 80031f6:	f04f 0021 	mov.w	r0, #33	; 0x21
 80031fa:	4619      	mov	r1, r3
 80031fc:	f7fe fef0 	bl	8001fe0 <mWriteByte>

	// We've updated the sensor, but we also need to update our class variables
	// First update mScale:
	//mScale = mScl;
	// Then calculate a new mRes, which relies on mScale being set correctly:
	calcmRes();
 8003200:	f7fe fafa 	bl	80017f8 <calcmRes>
}
 8003204:	f107 0710 	add.w	r7, r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <setGyroODR>:

void setGyroODR(uint8_t gRate)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	4603      	mov	r3, r0
 8003214:	71fb      	strb	r3, [r7, #7]
	// Only do this if gRate is not 0 (which would disable the gyro)
	if ((gRate & 0x07) != 0)
 8003216:	79fb      	ldrb	r3, [r7, #7]
 8003218:	f003 0307 	and.w	r3, r3, #7
 800321c:	2b00      	cmp	r3, #0
 800321e:	d020      	beq.n	8003262 <setGyroODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_G. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG1_G);
 8003220:	f04f 0010 	mov.w	r0, #16
 8003224:	f7fe fc22 	bl	8001a6c <xgReadByte>
 8003228:	4603      	mov	r3, r0
 800322a:	73fb      	strb	r3, [r7, #15]
		// Then mask out the gyro ODR bits:
		temp &= 0xFF^(0x7 << 5);
 800322c:	7bfb      	ldrb	r3, [r7, #15]
 800322e:	f003 031f 	and.w	r3, r3, #31
 8003232:	73fb      	strb	r3, [r7, #15]
		temp |= (gRate & 0x07) << 5;
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800323a:	b2da      	uxtb	r2, r3
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	4313      	orrs	r3, r2
 8003240:	b2db      	uxtb	r3, r3
 8003242:	73fb      	strb	r3, [r7, #15]
		// Update our settings struct
		settings.gyro.sampleRate = gRate & 0x07;
 8003244:	79fb      	ldrb	r3, [r7, #7]
 8003246:	f003 0307 	and.w	r3, r3, #7
 800324a:	b2da      	uxtb	r2, r3
 800324c:	f640 73cc 	movw	r3, #4044	; 0xfcc
 8003250:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003254:	721a      	strb	r2, [r3, #8]
		// And write the new register value back into CTRL_REG1_G:
		xgWriteByte(CTRL_REG1_G, temp);
 8003256:	7bfb      	ldrb	r3, [r7, #15]
 8003258:	f04f 0010 	mov.w	r0, #16
 800325c:	4619      	mov	r1, r3
 800325e:	f7fe fcf5 	bl	8001c4c <xgWriteByte>
	}
}
 8003262:	f107 0710 	add.w	r7, r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop

0800326c <setAccelODR>:

void setAccelODR(uint8_t aRate)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	71fb      	strb	r3, [r7, #7]
	// Only do this if aRate is not 0 (which would disable the accel)
	if ((aRate & 0x07) != 0)
 8003276:	79fb      	ldrb	r3, [r7, #7]
 8003278:	f003 0307 	and.w	r3, r3, #7
 800327c:	2b00      	cmp	r3, #0
 800327e:	d020      	beq.n	80032c2 <setAccelODR+0x56>
	{
		// We need to preserve the other bytes in CTRL_REG1_XM. So, first read it:
		uint8_t temp = xgReadByte(CTRL_REG6_XL);
 8003280:	f04f 0020 	mov.w	r0, #32
 8003284:	f7fe fbf2 	bl	8001a6c <xgReadByte>
 8003288:	4603      	mov	r3, r0
 800328a:	73fb      	strb	r3, [r7, #15]
		// Then mask out the accel ODR bits:
		temp &= 0x1F;
 800328c:	7bfb      	ldrb	r3, [r7, #15]
 800328e:	f003 031f 	and.w	r3, r3, #31
 8003292:	73fb      	strb	r3, [r7, #15]
		// Then shift in our new ODR bits:
		temp |= ((aRate & 0x07) << 5);
 8003294:	79fb      	ldrb	r3, [r7, #7]
 8003296:	ea4f 1343 	mov.w	r3, r3, lsl #5
 800329a:	b2da      	uxtb	r2, r3
 800329c:	7bfb      	ldrb	r3, [r7, #15]
 800329e:	4313      	orrs	r3, r2
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	73fb      	strb	r3, [r7, #15]
		settings.accel.sampleRate = aRate & 0x07;
 80032a4:	79fb      	ldrb	r3, [r7, #7]
 80032a6:	f003 0307 	and.w	r3, r3, #7
 80032aa:	b2da      	uxtb	r2, r3
 80032ac:	f640 73cc 	movw	r3, #4044	; 0xfcc
 80032b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80032b4:	761a      	strb	r2, [r3, #24]
		// And write the new register value back into CTRL_REG1_XM:
		xgWriteByte(CTRL_REG6_XL, temp);
 80032b6:	7bfb      	ldrb	r3, [r7, #15]
 80032b8:	f04f 0020 	mov.w	r0, #32
 80032bc:	4619      	mov	r1, r3
 80032be:	f7fe fcc5 	bl	8001c4c <xgWriteByte>
	}
}
 80032c2:	f107 0710 	add.w	r7, r7, #16
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop

080032cc <setMagODR>:

void setMagODR(uint8_t mRate)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	4603      	mov	r3, r0
 80032d4:	71fb      	strb	r3, [r7, #7]
	// We need to preserve the other bytes in CTRL_REG5_XM. So, first read it:
	uint8_t temp = mReadByte(CTRL_REG1_M);
 80032d6:	f04f 0020 	mov.w	r0, #32
 80032da:	f7fe fba9 	bl	8001a30 <mReadByte>
 80032de:	4603      	mov	r3, r0
 80032e0:	73fb      	strb	r3, [r7, #15]
	// Then mask out the mag ODR bits:
	temp &= 0xFF^(0x7 << 2);
 80032e2:	7bfb      	ldrb	r3, [r7, #15]
 80032e4:	f023 031c 	bic.w	r3, r3, #28
 80032e8:	73fb      	strb	r3, [r7, #15]
	// Then shift in our new ODR bits:
	temp |= ((mRate & 0x07) << 2);
 80032ea:	79fb      	ldrb	r3, [r7, #7]
 80032ec:	f003 0307 	and.w	r3, r3, #7
 80032f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80032f4:	b2da      	uxtb	r2, r3
 80032f6:	7bfb      	ldrb	r3, [r7, #15]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	73fb      	strb	r3, [r7, #15]
	settings.mag.sampleRate = mRate & 0x07;
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	f003 0307 	and.w	r3, r3, #7
 8003304:	b2da      	uxtb	r2, r3
 8003306:	f640 73cc 	movw	r3, #4044	; 0xfcc
 800330a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800330e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	// And write the new register value back into CTRL_REG5_XM:
	mWriteByte(CTRL_REG1_M, temp);
 8003312:	7bfb      	ldrb	r3, [r7, #15]
 8003314:	f04f 0020 	mov.w	r0, #32
 8003318:	4619      	mov	r1, r3
 800331a:	f7fe fe61 	bl	8001fe0 <mWriteByte>
}
 800331e:	f107 0710 	add.w	r7, r7, #16
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop

08003328 <configInt>:

void configInt(interrupt_select interupt, uint8_t generator, h_lactive activeLow, pp_od pushPull)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b084      	sub	sp, #16
 800332c:	af00      	add	r7, sp, #0
 800332e:	71f8      	strb	r0, [r7, #7]
 8003330:	71b9      	strb	r1, [r7, #6]
 8003332:	717a      	strb	r2, [r7, #5]
 8003334:	713b      	strb	r3, [r7, #4]
	// Write to INT1_CTRL or INT2_CTRL. [interupt] should already be one of
	// those two values.
	// [generator] should be an OR'd list of values from the interrupt_generators enum
	xgWriteByte(interupt, generator);
 8003336:	79fa      	ldrb	r2, [r7, #7]
 8003338:	79bb      	ldrb	r3, [r7, #6]
 800333a:	4610      	mov	r0, r2
 800333c:	4619      	mov	r1, r3
 800333e:	f7fe fc85 	bl	8001c4c <xgWriteByte>

	// Configure CTRL_REG8
	uint8_t temp;
	temp = xgReadByte(CTRL_REG8);
 8003342:	f04f 0022 	mov.w	r0, #34	; 0x22
 8003346:	f7fe fb91 	bl	8001a6c <xgReadByte>
 800334a:	4603      	mov	r3, r0
 800334c:	73fb      	strb	r3, [r7, #15]

	if (activeLow) temp |= (1<<5);
 800334e:	797b      	ldrb	r3, [r7, #5]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d004      	beq.n	800335e <configInt+0x36>
 8003354:	7bfb      	ldrb	r3, [r7, #15]
 8003356:	f043 0320 	orr.w	r3, r3, #32
 800335a:	73fb      	strb	r3, [r7, #15]
 800335c:	e003      	b.n	8003366 <configInt+0x3e>
	else temp &= ~(1<<5);
 800335e:	7bfb      	ldrb	r3, [r7, #15]
 8003360:	f023 0320 	bic.w	r3, r3, #32
 8003364:	73fb      	strb	r3, [r7, #15]

	if (pushPull) temp &= ~(1<<4);
 8003366:	793b      	ldrb	r3, [r7, #4]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d004      	beq.n	8003376 <configInt+0x4e>
 800336c:	7bfb      	ldrb	r3, [r7, #15]
 800336e:	f023 0310 	bic.w	r3, r3, #16
 8003372:	73fb      	strb	r3, [r7, #15]
 8003374:	e003      	b.n	800337e <configInt+0x56>
	else temp |= (1<<4);
 8003376:	7bfb      	ldrb	r3, [r7, #15]
 8003378:	f043 0310 	orr.w	r3, r3, #16
 800337c:	73fb      	strb	r3, [r7, #15]

	xgWriteByte(CTRL_REG8, temp);
 800337e:	7bfb      	ldrb	r3, [r7, #15]
 8003380:	f04f 0022 	mov.w	r0, #34	; 0x22
 8003384:	4619      	mov	r1, r3
 8003386:	f7fe fc61 	bl	8001c4c <xgWriteByte>
}
 800338a:	f107 0710 	add.w	r7, r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop

08003394 <configInactivity>:


void configInactivity(uint8_t duration, uint8_t threshold, bool sleepOn)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	4613      	mov	r3, r2
 800339c:	4602      	mov	r2, r0
 800339e:	71fa      	strb	r2, [r7, #7]
 80033a0:	460a      	mov	r2, r1
 80033a2:	71ba      	strb	r2, [r7, #6]
 80033a4:	717b      	strb	r3, [r7, #5]
	uint8_t temp = 0;
 80033a6:	f04f 0300 	mov.w	r3, #0
 80033aa:	73fb      	strb	r3, [r7, #15]

	temp = threshold & 0x7F;
 80033ac:	79bb      	ldrb	r3, [r7, #6]
 80033ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033b2:	73fb      	strb	r3, [r7, #15]
	if (sleepOn) temp |= (1<<7);
 80033b4:	797b      	ldrb	r3, [r7, #5]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d003      	beq.n	80033c2 <configInactivity+0x2e>
 80033ba:	7bfb      	ldrb	r3, [r7, #15]
 80033bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80033c0:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(ACT_THS, temp);
 80033c2:	7bfb      	ldrb	r3, [r7, #15]
 80033c4:	f04f 0004 	mov.w	r0, #4
 80033c8:	4619      	mov	r1, r3
 80033ca:	f7fe fc3f 	bl	8001c4c <xgWriteByte>

	xgWriteByte(ACT_DUR, duration);
 80033ce:	79fb      	ldrb	r3, [r7, #7]
 80033d0:	f04f 0005 	mov.w	r0, #5
 80033d4:	4619      	mov	r1, r3
 80033d6:	f7fe fc39 	bl	8001c4c <xgWriteByte>
}
 80033da:	f107 0710 	add.w	r7, r7, #16
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop

080033e4 <getInactivity>:


uint8_t getInactivity(void)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
	uint8_t temp = xgReadByte(STATUS_REG_0);
 80033ea:	f04f 0017 	mov.w	r0, #23
 80033ee:	f7fe fb3d 	bl	8001a6c <xgReadByte>
 80033f2:	4603      	mov	r3, r0
 80033f4:	71fb      	strb	r3, [r7, #7]
	temp &= (0x10);
 80033f6:	79fb      	ldrb	r3, [r7, #7]
 80033f8:	f003 0310 	and.w	r3, r3, #16
 80033fc:	71fb      	strb	r3, [r7, #7]
	return temp;
 80033fe:	79fb      	ldrb	r3, [r7, #7]
}
 8003400:	4618      	mov	r0, r3
 8003402:	f107 0708 	add.w	r7, r7, #8
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop

0800340c <configAccelInt>:

void configAccelInt(uint8_t generator, bool andInterrupts)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	4602      	mov	r2, r0
 8003414:	460b      	mov	r3, r1
 8003416:	71fa      	strb	r2, [r7, #7]
 8003418:	71bb      	strb	r3, [r7, #6]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 800341a:	79fb      	ldrb	r3, [r7, #7]
 800341c:	73fb      	strb	r3, [r7, #15]
	if (andInterrupts) temp |= 0x80;
 800341e:	79bb      	ldrb	r3, [r7, #6]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d003      	beq.n	800342c <configAccelInt+0x20>
 8003424:	7bfb      	ldrb	r3, [r7, #15]
 8003426:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800342a:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_XL, temp);
 800342c:	7bfb      	ldrb	r3, [r7, #15]
 800342e:	f04f 0006 	mov.w	r0, #6
 8003432:	4619      	mov	r1, r3
 8003434:	f7fe fc0a 	bl	8001c4c <xgWriteByte>
}
 8003438:	f107 0710 	add.w	r7, r7, #16
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <configAccelThs>:

void configAccelThs(uint8_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b084      	sub	sp, #16
 8003444:	af00      	add	r7, sp, #0
 8003446:	71f8      	strb	r0, [r7, #7]
 8003448:	71b9      	strb	r1, [r7, #6]
 800344a:	717a      	strb	r2, [r7, #5]
 800344c:	713b      	strb	r3, [r7, #4]
	// Write threshold value to INT_GEN_THS_?_XL.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_X_XL + axis, threshold);
 800344e:	79bb      	ldrb	r3, [r7, #6]
 8003450:	f103 0307 	add.w	r3, r3, #7
 8003454:	b2da      	uxtb	r2, r3
 8003456:	79fb      	ldrb	r3, [r7, #7]
 8003458:	4610      	mov	r0, r2
 800345a:	4619      	mov	r1, r3
 800345c:	f7fe fbf6 	bl	8001c4c <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 8003460:	797b      	ldrb	r3, [r7, #5]
 8003462:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003466:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 8003468:	793b      	ldrb	r3, [r7, #4]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d003      	beq.n	8003476 <configAccelThs+0x36>
 800346e:	7bfb      	ldrb	r3, [r7, #15]
 8003470:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003474:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_XL, temp);
 8003476:	7bfb      	ldrb	r3, [r7, #15]
 8003478:	f04f 000a 	mov.w	r0, #10
 800347c:	4619      	mov	r1, r3
 800347e:	f7fe fbe5 	bl	8001c4c <xgWriteByte>
}
 8003482:	f107 0710 	add.w	r7, r7, #16
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop

0800348c <getAccelIntSrc>:

uint8_t getAccelIntSrc(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b082      	sub	sp, #8
 8003490:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_XL);
 8003492:	f04f 0026 	mov.w	r0, #38	; 0x26
 8003496:	f7fe fae9 	bl	8001a6c <xgReadByte>
 800349a:	4603      	mov	r3, r0
 800349c:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_XL (interrupt active) bit is set
	if (intSrc & (1<<6))
 800349e:	79fb      	ldrb	r3, [r7, #7]
 80034a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d004      	beq.n	80034b2 <getAccelIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 80034a8:	79fb      	ldrb	r3, [r7, #7]
 80034aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	e001      	b.n	80034b6 <getAccelIntSrc+0x2a>
	}

	return 0;
 80034b2:	f04f 0300 	mov.w	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	f107 0708 	add.w	r7, r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <configGyroInt>:

void configGyroInt(uint8_t generator, bool aoi, bool latch)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	4613      	mov	r3, r2
 80034c8:	4602      	mov	r2, r0
 80034ca:	71fa      	strb	r2, [r7, #7]
 80034cc:	460a      	mov	r2, r1
 80034ce:	71ba      	strb	r2, [r7, #6]
 80034d0:	717b      	strb	r3, [r7, #5]
	// Use variables from accel_interrupt_generator, OR'd together to create
	// the [generator]value.
	uint8_t temp = generator;
 80034d2:	79fb      	ldrb	r3, [r7, #7]
 80034d4:	73fb      	strb	r3, [r7, #15]
	if (aoi) temp |= 0x80;
 80034d6:	79bb      	ldrb	r3, [r7, #6]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <configGyroInt+0x24>
 80034dc:	7bfb      	ldrb	r3, [r7, #15]
 80034de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80034e2:	73fb      	strb	r3, [r7, #15]
	if (latch) temp |= 0x40;
 80034e4:	797b      	ldrb	r3, [r7, #5]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d003      	beq.n	80034f2 <configGyroInt+0x32>
 80034ea:	7bfb      	ldrb	r3, [r7, #15]
 80034ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80034f0:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_CFG_G, temp);
 80034f2:	7bfb      	ldrb	r3, [r7, #15]
 80034f4:	f04f 0030 	mov.w	r0, #48	; 0x30
 80034f8:	4619      	mov	r1, r3
 80034fa:	f7fe fba7 	bl	8001c4c <xgWriteByte>
}
 80034fe:	f107 0710 	add.w	r7, r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop

08003508 <configGyroThs>:


void configGyroThs(int16_t threshold, lsm9ds1_axis axis, uint8_t duration, bool wait)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	80f8      	strh	r0, [r7, #6]
 8003510:	7179      	strb	r1, [r7, #5]
 8003512:	713a      	strb	r2, [r7, #4]
 8003514:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[2];
	buffer[0] = (threshold & 0x7F00) >> 8;
 8003516:	88fb      	ldrh	r3, [r7, #6]
 8003518:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800351c:	ea4f 2323 	mov.w	r3, r3, asr #8
 8003520:	b2db      	uxtb	r3, r3
 8003522:	733b      	strb	r3, [r7, #12]
	buffer[1] = (threshold & 0x00FF);
 8003524:	88fb      	ldrh	r3, [r7, #6]
 8003526:	b2db      	uxtb	r3, r3
 8003528:	737b      	strb	r3, [r7, #13]
	// Write threshold value to INT_GEN_THS_?H_G and  INT_GEN_THS_?L_G.
	// axis will be 0, 1, or 2 (x, y, z respectively)
	xgWriteByte(INT_GEN_THS_XH_G + (axis * 2), buffer[0]);
 800352a:	797b      	ldrb	r3, [r7, #5]
 800352c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003530:	b2db      	uxtb	r3, r3
 8003532:	f103 0331 	add.w	r3, r3, #49	; 0x31
 8003536:	b2da      	uxtb	r2, r3
 8003538:	7b3b      	ldrb	r3, [r7, #12]
 800353a:	4610      	mov	r0, r2
 800353c:	4619      	mov	r1, r3
 800353e:	f7fe fb85 	bl	8001c4c <xgWriteByte>
	xgWriteByte(INT_GEN_THS_XH_G + 1 + (axis * 2), buffer[1]);
 8003542:	797b      	ldrb	r3, [r7, #5]
 8003544:	f103 0319 	add.w	r3, r3, #25
 8003548:	b2db      	uxtb	r3, r3
 800354a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800354e:	b2da      	uxtb	r2, r3
 8003550:	7b7b      	ldrb	r3, [r7, #13]
 8003552:	4610      	mov	r0, r2
 8003554:	4619      	mov	r1, r3
 8003556:	f7fe fb79 	bl	8001c4c <xgWriteByte>

	// Write duration and wait to INT_GEN_DUR_XL
	uint8_t temp;
	temp = (duration & 0x7F);
 800355a:	793b      	ldrb	r3, [r7, #4]
 800355c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003560:	73fb      	strb	r3, [r7, #15]
	if (wait) temp |= 0x80;
 8003562:	78fb      	ldrb	r3, [r7, #3]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d003      	beq.n	8003570 <configGyroThs+0x68>
 8003568:	7bfb      	ldrb	r3, [r7, #15]
 800356a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800356e:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(INT_GEN_DUR_G, temp);
 8003570:	7bfb      	ldrb	r3, [r7, #15]
 8003572:	f04f 0037 	mov.w	r0, #55	; 0x37
 8003576:	4619      	mov	r1, r3
 8003578:	f7fe fb68 	bl	8001c4c <xgWriteByte>
}
 800357c:	f107 0710 	add.w	r7, r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <getGyroIntSrc>:


uint8_t getGyroIntSrc()
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
	uint8_t intSrc = xgReadByte(INT_GEN_SRC_G);
 800358a:	f04f 0014 	mov.w	r0, #20
 800358e:	f7fe fa6d 	bl	8001a6c <xgReadByte>
 8003592:	4603      	mov	r3, r0
 8003594:	71fb      	strb	r3, [r7, #7]

	// Check if the IA_G (interrupt active) bit is set
	if (intSrc & (1<<6))
 8003596:	79fb      	ldrb	r3, [r7, #7]
 8003598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	d004      	beq.n	80035aa <getGyroIntSrc+0x26>
	{
		return (intSrc & 0x3F);
 80035a0:	79fb      	ldrb	r3, [r7, #7]
 80035a2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	e001      	b.n	80035ae <getGyroIntSrc+0x2a>
	}

	return 0;
 80035aa:	f04f 0300 	mov.w	r3, #0
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	f107 0708 	add.w	r7, r7, #8
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <configMagInt>:


void configMagInt(uint8_t generator, h_lactive activeLow, bool latch)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	4613      	mov	r3, r2
 80035c0:	4602      	mov	r2, r0
 80035c2:	71fa      	strb	r2, [r7, #7]
 80035c4:	460a      	mov	r2, r1
 80035c6:	71ba      	strb	r2, [r7, #6]
 80035c8:	717b      	strb	r3, [r7, #5]
	// Mask out non-generator bits (0-4)
	uint8_t config = (generator & 0xE0);
 80035ca:	79fb      	ldrb	r3, [r7, #7]
 80035cc:	f023 031f 	bic.w	r3, r3, #31
 80035d0:	73fb      	strb	r3, [r7, #15]
	// IEA bit is 0 for active-low, 1 for active-high.
	if (activeLow == INT_ACTIVE_HIGH) config |= (1<<2);
 80035d2:	79bb      	ldrb	r3, [r7, #6]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d103      	bne.n	80035e0 <configMagInt+0x28>
 80035d8:	7bfb      	ldrb	r3, [r7, #15]
 80035da:	f043 0304 	orr.w	r3, r3, #4
 80035de:	73fb      	strb	r3, [r7, #15]
	// IEL bit is 0 for latched, 1 for not-latched
	if (!latch) config |= (1<<1);
 80035e0:	797b      	ldrb	r3, [r7, #5]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d103      	bne.n	80035ee <configMagInt+0x36>
 80035e6:	7bfb      	ldrb	r3, [r7, #15]
 80035e8:	f043 0302 	orr.w	r3, r3, #2
 80035ec:	73fb      	strb	r3, [r7, #15]
	// As long as we have at least 1 generator, enable the interrupt
	if (generator != 0) config |= (1<<0);
 80035ee:	79fb      	ldrb	r3, [r7, #7]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d003      	beq.n	80035fc <configMagInt+0x44>
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
 80035f6:	f043 0301 	orr.w	r3, r3, #1
 80035fa:	73fb      	strb	r3, [r7, #15]

	mWriteByte(INT_CFG_M, config);
 80035fc:	7bfb      	ldrb	r3, [r7, #15]
 80035fe:	f04f 0030 	mov.w	r0, #48	; 0x30
 8003602:	4619      	mov	r1, r3
 8003604:	f7fe fcec 	bl	8001fe0 <mWriteByte>
}
 8003608:	f107 0710 	add.w	r7, r7, #16
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <configMagThs>:


void configMagThs(uint16_t threshold)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	4603      	mov	r3, r0
 8003618:	80fb      	strh	r3, [r7, #6]
	// Write high eight bits of [threshold] to INT_THS_H_M
	mWriteByte(INT_THS_H_M, (uint8_t)((threshold & 0x7F00) >> 8));
 800361a:	88fb      	ldrh	r3, [r7, #6]
 800361c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003620:	ea4f 2323 	mov.w	r3, r3, asr #8
 8003624:	b2db      	uxtb	r3, r3
 8003626:	f04f 0033 	mov.w	r0, #51	; 0x33
 800362a:	4619      	mov	r1, r3
 800362c:	f7fe fcd8 	bl	8001fe0 <mWriteByte>
	// Write low eight bits of [threshold] to INT_THS_L_M
	mWriteByte(INT_THS_L_M, (uint8_t)(threshold & 0x00FF));
 8003630:	88fb      	ldrh	r3, [r7, #6]
 8003632:	b2db      	uxtb	r3, r3
 8003634:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003638:	4619      	mov	r1, r3
 800363a:	f7fe fcd1 	bl	8001fe0 <mWriteByte>
}
 800363e:	f107 0708 	add.w	r7, r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop

08003648 <getMagIntSrc>:

uint8_t getMagIntSrc(void)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
	uint8_t intSrc = mReadByte(INT_SRC_M);
 800364e:	f04f 0030 	mov.w	r0, #48	; 0x30
 8003652:	f7fe f9ed 	bl	8001a30 <mReadByte>
 8003656:	4603      	mov	r3, r0
 8003658:	71fb      	strb	r3, [r7, #7]

	// Check if the INT (interrupt active) bit is set
	if (intSrc & (1<<0))
 800365a:	79fb      	ldrb	r3, [r7, #7]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	d004      	beq.n	800366e <getMagIntSrc+0x26>
	{
		return (intSrc & 0xFE);
 8003664:	79fb      	ldrb	r3, [r7, #7]
 8003666:	f023 0301 	bic.w	r3, r3, #1
 800366a:	b2db      	uxtb	r3, r3
 800366c:	e001      	b.n	8003672 <getMagIntSrc+0x2a>
	}

	return 0;
 800366e:	f04f 0300 	mov.w	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	f107 0708 	add.w	r7, r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <sleepGyro>:

void sleepGyro(bool enable)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	4603      	mov	r3, r0
 8003684:	71fb      	strb	r3, [r7, #7]
	uint8_t temp = xgReadByte(CTRL_REG9);
 8003686:	f04f 0023 	mov.w	r0, #35	; 0x23
 800368a:	f7fe f9ef 	bl	8001a6c <xgReadByte>
 800368e:	4603      	mov	r3, r0
 8003690:	73fb      	strb	r3, [r7, #15]
	if (enable) temp |= (1<<6);
 8003692:	79fb      	ldrb	r3, [r7, #7]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d004      	beq.n	80036a2 <sleepGyro+0x26>
 8003698:	7bfb      	ldrb	r3, [r7, #15]
 800369a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800369e:	73fb      	strb	r3, [r7, #15]
 80036a0:	e003      	b.n	80036aa <sleepGyro+0x2e>
	else temp &= ~(1<<6);
 80036a2:	7bfb      	ldrb	r3, [r7, #15]
 80036a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036a8:	73fb      	strb	r3, [r7, #15]
	xgWriteByte(CTRL_REG9, temp);
 80036aa:	7bfb      	ldrb	r3, [r7, #15]
 80036ac:	f04f 0023 	mov.w	r0, #35	; 0x23
 80036b0:	4619      	mov	r1, r3
 80036b2:	f7fe facb 	bl	8001c4c <xgWriteByte>
}
 80036b6:	f107 0710 	add.w	r7, r7, #16
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop

080036c0 <getFIFOSamples>:


uint8_t getFIFOSamples(void)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	af00      	add	r7, sp, #0
	return (xgReadByte(FIFO_SRC) & 0x3F);
 80036c4:	f04f 002f 	mov.w	r0, #47	; 0x2f
 80036c8:	f7fe f9d0 	bl	8001a6c <xgReadByte>
 80036cc:	4603      	mov	r3, r0
 80036ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036d2:	b2db      	uxtb	r3, r3
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <timerHandlerSendMsg>:

void timerHandlerSendMsg(void *T)
{
 80036d8:	b590      	push	{r4, r7, lr}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
	static int counter = 0;

	send(&accelOsX[counter], strlen(&accelOsX[counter]));
 80036e0:	f640 03c4 	movw	r3, #2244	; 0x8c4
 80036e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	f640 530c 	movw	r3, #3340	; 0xd0c
 80036ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036f2:	18d4      	adds	r4, r2, r3
 80036f4:	f640 03c4 	movw	r3, #2244	; 0x8c4
 80036f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	f640 530c 	movw	r3, #3340	; 0xd0c
 8003702:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003706:	18d3      	adds	r3, r2, r3
 8003708:	4618      	mov	r0, r3
 800370a:	f005 f83f 	bl	800878c <strlen>
 800370e:	4603      	mov	r3, r0
 8003710:	4620      	mov	r0, r4
 8003712:	4619      	mov	r1, r3
 8003714:	f7fd f946 	bl	80009a4 <send>
	send(&accelOsY[counter], strlen(&accelOsY[counter]));
 8003718:	f640 03c4 	movw	r3, #2244	; 0x8c4
 800371c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	f241 0314 	movw	r3, #4116	; 0x1014
 8003726:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800372a:	18d4      	adds	r4, r2, r3
 800372c:	f640 03c4 	movw	r3, #2244	; 0x8c4
 8003730:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	f241 0314 	movw	r3, #4116	; 0x1014
 800373a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800373e:	18d3      	adds	r3, r2, r3
 8003740:	4618      	mov	r0, r3
 8003742:	f005 f823 	bl	800878c <strlen>
 8003746:	4603      	mov	r3, r0
 8003748:	4620      	mov	r0, r4
 800374a:	4619      	mov	r1, r3
 800374c:	f7fd f92a 	bl	80009a4 <send>
	send(&accelOsZ[counter], strlen(&accelOsZ[counter]));
 8003750:	f640 03c4 	movw	r3, #2244	; 0x8c4
 8003754:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	f241 3308 	movw	r3, #4872	; 0x1308
 800375e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003762:	18d4      	adds	r4, r2, r3
 8003764:	f640 03c4 	movw	r3, #2244	; 0x8c4
 8003768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	f241 3308 	movw	r3, #4872	; 0x1308
 8003772:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003776:	18d3      	adds	r3, r2, r3
 8003778:	4618      	mov	r0, r3
 800377a:	f005 f807 	bl	800878c <strlen>
 800377e:	4603      	mov	r3, r0
 8003780:	4620      	mov	r0, r4
 8003782:	4619      	mov	r1, r3
 8003784:	f7fd f90e 	bl	80009a4 <send>

	counter++;
 8003788:	f640 03c4 	movw	r3, #2244	; 0x8c4
 800378c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f103 0201 	add.w	r2, r3, #1
 8003796:	f640 03c4 	movw	r3, #2244	; 0x8c4
 800379a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800379e:	601a      	str	r2, [r3, #0]

	if(100 == counter)
	{
		;
	}
}
 80037a0:	f107 070c 	add.w	r7, r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd90      	pop	{r4, r7, pc}

080037a8 <timerHandlerReceiveOneMeasurementEachSensor>:

void timerHandlerReceiveOneMeasurementEachSensor(void *T)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
	static volatile uint32_t stageOfReading = 0;
	static uint8_t whichByte = 0;
	static uint8_t whichDevice = 0;
	addressAndData *address = (addressAndData*)T;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	60fb      	str	r3, [r7, #12]

	if(readingAllowed == TRUE)
 80037b4:	f240 0314 	movw	r3, #20
 80037b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	f040 80f9 	bne.w	80039b8 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
	{
		if(0 == whichDevice) //accel
 80037c6:	f640 03bc 	movw	r3, #2236	; 0x8bc
 80037ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d147      	bne.n	8003864 <timerHandlerReceiveOneMeasurementEachSensor+0xbc>
		{
			receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[0] + whichByte), &(address->dane[whichByte]));
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	7c99      	ldrb	r1, [r3, #18]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	7d1a      	ldrb	r2, [r3, #20]
 80037dc:	f640 03bd 	movw	r3, #2237	; 0x8bd
 80037e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	18d3      	adds	r3, r2, r3
 80037e8:	b2da      	uxtb	r2, r3
 80037ea:	f640 03bd 	movw	r3, #2237	; 0x8bd
 80037ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	68f8      	ldr	r0, [r7, #12]
 80037f6:	18c3      	adds	r3, r0, r3
 80037f8:	4608      	mov	r0, r1
 80037fa:	4611      	mov	r1, r2
 80037fc:	461a      	mov	r2, r3
 80037fe:	f000 f8df 	bl	80039c0 <receiveByte>
			whichByte++;
 8003802:	f640 03bd 	movw	r3, #2237	; 0x8bd
 8003806:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	f103 0301 	add.w	r3, r3, #1
 8003810:	b2da      	uxtb	r2, r3
 8003812:	f640 03bd 	movw	r3, #2237	; 0x8bd
 8003816:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800381a:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 800381c:	f640 03bd 	movw	r3, #2237	; 0x8bd
 8003820:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003824:	781b      	ldrb	r3, [r3, #0]
 8003826:	2b06      	cmp	r3, #6
 8003828:	f040 80c6 	bne.w	80039b8 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				//readingAllowed = FALSE;

				whichDevice++;
 800382c:	f640 03bc 	movw	r3, #2236	; 0x8bc
 8003830:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	f103 0301 	add.w	r3, r3, #1
 800383a:	b2da      	uxtb	r2, r3
 800383c:	f640 03bc 	movw	r3, #2236	; 0x8bc
 8003840:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003844:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 8003846:	f640 03bd 	movw	r3, #2237	; 0x8bd
 800384a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800384e:	f04f 0200 	mov.w	r2, #0
 8003852:	701a      	strb	r2, [r3, #0]
				stageOfReading = 0;
 8003854:	f640 03c0 	movw	r3, #2240	; 0x8c0
 8003858:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800385c:	f04f 0200 	mov.w	r2, #0
 8003860:	601a      	str	r2, [r3, #0]
 8003862:	e0a9      	b.n	80039b8 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			}
		}
		else if(1 == whichDevice) //gyro
 8003864:	f640 03bc 	movw	r3, #2236	; 0x8bc
 8003868:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d14d      	bne.n	800390e <timerHandlerReceiveOneMeasurementEachSensor+0x166>
		{
			receiveByte(address->adr.addressDevice[0], (address->adr.subAddress[1] + whichByte), &(address->dane[whichByte + 6]));
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	7c99      	ldrb	r1, [r3, #18]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	7d5a      	ldrb	r2, [r3, #21]
 800387a:	f640 03bd 	movw	r3, #2237	; 0x8bd
 800387e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	18d3      	adds	r3, r2, r3
 8003886:	b2da      	uxtb	r2, r3
 8003888:	f640 03bd 	movw	r3, #2237	; 0x8bd
 800388c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	f103 0306 	add.w	r3, r3, #6
 8003896:	68f8      	ldr	r0, [r7, #12]
 8003898:	18c3      	adds	r3, r0, r3
 800389a:	4608      	mov	r0, r1
 800389c:	4611      	mov	r1, r2
 800389e:	461a      	mov	r2, r3
 80038a0:	f000 f88e 	bl	80039c0 <receiveByte>
			whichByte++;
 80038a4:	f640 03bd 	movw	r3, #2237	; 0x8bd
 80038a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	f103 0301 	add.w	r3, r3, #1
 80038b2:	b2da      	uxtb	r2, r3
 80038b4:	f640 03bd 	movw	r3, #2237	; 0x8bd
 80038b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038bc:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 80038be:	f640 03bd 	movw	r3, #2237	; 0x8bd
 80038c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	2b06      	cmp	r3, #6
 80038ca:	d175      	bne.n	80039b8 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				//readingAllowed = FALSE;

				whichDevice++;
 80038cc:	f640 03bc 	movw	r3, #2236	; 0x8bc
 80038d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	f103 0301 	add.w	r3, r3, #1
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	f640 03bc 	movw	r3, #2236	; 0x8bc
 80038e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038e4:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 80038e6:	f640 03bd 	movw	r3, #2237	; 0x8bd
 80038ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038ee:	f04f 0200 	mov.w	r2, #0
 80038f2:	701a      	strb	r2, [r3, #0]
				stageOfReading++;
 80038f4:	f640 03c0 	movw	r3, #2240	; 0x8c0
 80038f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f103 0201 	add.w	r2, r3, #1
 8003902:	f640 03c0 	movw	r3, #2240	; 0x8c0
 8003906:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800390a:	601a      	str	r2, [r3, #0]
 800390c:	e054      	b.n	80039b8 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			}
		}
		else if(2 == whichDevice)
 800390e:	f640 03bc 	movw	r3, #2236	; 0x8bc
 8003912:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	2b02      	cmp	r3, #2
 800391a:	d14d      	bne.n	80039b8 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
		{
			receiveByte(address->adr.addressDevice[1], (address->adr.subAddress[2] + whichByte), &(address->dane[whichByte + 12]));
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	7cd9      	ldrb	r1, [r3, #19]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	7d9a      	ldrb	r2, [r3, #22]
 8003924:	f640 03bd 	movw	r3, #2237	; 0x8bd
 8003928:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	18d3      	adds	r3, r2, r3
 8003930:	b2da      	uxtb	r2, r3
 8003932:	f640 03bd 	movw	r3, #2237	; 0x8bd
 8003936:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	f103 030c 	add.w	r3, r3, #12
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	18c3      	adds	r3, r0, r3
 8003944:	4608      	mov	r0, r1
 8003946:	4611      	mov	r1, r2
 8003948:	461a      	mov	r2, r3
 800394a:	f000 f839 	bl	80039c0 <receiveByte>
			whichByte++;
 800394e:	f640 03bd 	movw	r3, #2237	; 0x8bd
 8003952:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	f103 0301 	add.w	r3, r3, #1
 800395c:	b2da      	uxtb	r2, r3
 800395e:	f640 03bd 	movw	r3, #2237	; 0x8bd
 8003962:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003966:	701a      	strb	r2, [r3, #0]

			if(whichByte == 6)
 8003968:	f640 03bd 	movw	r3, #2237	; 0x8bd
 800396c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	2b06      	cmp	r3, #6
 8003974:	d120      	bne.n	80039b8 <timerHandlerReceiveOneMeasurementEachSensor+0x210>
			{
				readingAllowed = FALSE;
 8003976:	f240 0314 	movw	r3, #20
 800397a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800397e:	f04f 0200 	mov.w	r2, #0
 8003982:	701a      	strb	r2, [r3, #0]

				whichDevice = 0;
 8003984:	f640 03bc 	movw	r3, #2236	; 0x8bc
 8003988:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800398c:	f04f 0200 	mov.w	r2, #0
 8003990:	701a      	strb	r2, [r3, #0]

				whichByte = 0;
 8003992:	f640 03bd 	movw	r3, #2237	; 0x8bd
 8003996:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800399a:	f04f 0200 	mov.w	r2, #0
 800399e:	701a      	strb	r2, [r3, #0]
				stageOfReading++;
 80039a0:	f640 03c0 	movw	r3, #2240	; 0x8c0
 80039a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f103 0201 	add.w	r2, r3, #1
 80039ae:	f640 03c0 	movw	r3, #2240	; 0x8c0
 80039b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80039b6:	601a      	str	r2, [r3, #0]
			}
		}

	}
}
 80039b8:	f107 0710 	add.w	r7, r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <receiveByte>:

void receiveByte(uint8_t adr, uint8_t subAdr, uint8_t *buffer)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b08a      	sub	sp, #40	; 0x28
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	460b      	mov	r3, r1
 80039c8:	603a      	str	r2, [r7, #0]
 80039ca:	4602      	mov	r2, r0
 80039cc:	71fa      	strb	r2, [r7, #7]
 80039ce:	71bb      	strb	r3, [r7, #6]
	clearErrorFlags();
 80039d0:	f7fd f994 	bl	8000cfc <clearErrorFlags>

	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;
 80039d4:	f04f 0304 	mov.w	r3, #4
 80039d8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	data1.Data1.Data = ((adr << 1) | I2C_WRITE);
 80039dc:	79fb      	ldrb	r3, [r7, #7]
 80039de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	f887 3020 	strb.w	r3, [r7, #32]
	while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 80039e8:	e001      	b.n	80039ee <receiveByte+0x2e>
	{
		flushFIFO();
 80039ea:	f7fd f971 	bl	8000cd0 <flushFIFO>

	I2C001_DataType data1;
	data1.Data1.TDF_Type = I2C_TDF_MStart;

	data1.Data1.Data = ((adr << 1) | I2C_WRITE);
	while(!I2C001_WriteData(&I2C001_Handle0,&data1))
 80039ee:	f107 0320 	add.w	r3, r7, #32
 80039f2:	f249 5048 	movw	r0, #38216	; 0x9548
 80039f6:	f6c0 0000 	movt	r0, #2048	; 0x800
 80039fa:	4619      	mov	r1, r3
 80039fc:	f002 ff38 	bl	8006870 <I2C001_WriteData>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d0f1      	beq.n	80039ea <receiveByte+0x2a>
	{
		flushFIFO();
	}

	delay(DELAY);
 8003a06:	f242 7010 	movw	r0, #10000	; 0x2710
 8003a0a:	f7fd ff4f 	bl	80018ac <delay>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;
 8003a0e:	f04f 0300 	mov.w	r3, #0
 8003a12:	777b      	strb	r3, [r7, #29]

	data2.Data1.Data = subAdr;
 8003a14:	79bb      	ldrb	r3, [r7, #6]
 8003a16:	773b      	strb	r3, [r7, #28]
	while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8003a18:	e001      	b.n	8003a1e <receiveByte+0x5e>
	{
		flushFIFO();
 8003a1a:	f7fd f959 	bl	8000cd0 <flushFIFO>

	I2C001_DataType data2;
	data2.Data1.TDF_Type = I2C_TDF_MTxData;

	data2.Data1.Data = subAdr;
	while(!I2C001_WriteData(&I2C001_Handle0,&data2))
 8003a1e:	f107 031c 	add.w	r3, r7, #28
 8003a22:	f249 5048 	movw	r0, #38216	; 0x9548
 8003a26:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	f002 ff20 	bl	8006870 <I2C001_WriteData>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d0f1      	beq.n	8003a1a <receiveByte+0x5a>
	{
		flushFIFO();
	}

	delay(DELAY);
 8003a36:	f242 7010 	movw	r0, #10000	; 0x2710
 8003a3a:	f7fd ff37 	bl	80018ac <delay>

	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MRStart;
 8003a3e:	f04f 0305 	mov.w	r3, #5
 8003a42:	767b      	strb	r3, [r7, #25]
	//uint8_t adr1 = address->adr.addressDevice;
	data3.Data1.Data = ((adr << 1) | I2C_READ);
 8003a44:	79fb      	ldrb	r3, [r7, #7]
 8003a46:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	f043 0301 	orr.w	r3, r3, #1
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	763b      	strb	r3, [r7, #24]
	while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8003a54:	e001      	b.n	8003a5a <receiveByte+0x9a>
	{
		flushFIFO();
 8003a56:	f7fd f93b 	bl	8000cd0 <flushFIFO>

	I2C001_DataType data3;
	data3.Data1.TDF_Type = I2C_TDF_MRStart;
	//uint8_t adr1 = address->adr.addressDevice;
	data3.Data1.Data = ((adr << 1) | I2C_READ);
	while(!I2C001_WriteData(&I2C001_Handle0,&data3))
 8003a5a:	f107 0318 	add.w	r3, r7, #24
 8003a5e:	f249 5048 	movw	r0, #38216	; 0x9548
 8003a62:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a66:	4619      	mov	r1, r3
 8003a68:	f002 ff02 	bl	8006870 <I2C001_WriteData>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d0f1      	beq.n	8003a56 <receiveByte+0x96>
	{
		flushFIFO();
	}

	delay(DELAY);
 8003a72:	f242 7010 	movw	r0, #10000	; 0x2710
 8003a76:	f7fd ff19 	bl	80018ac <delay>

	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
 8003a7a:	f04f 0303 	mov.w	r3, #3
 8003a7e:	757b      	strb	r3, [r7, #21]
	data4.Data1.Data = ubyteFF;
 8003a80:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003a84:	753b      	strb	r3, [r7, #20]
	while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8003a86:	e001      	b.n	8003a8c <receiveByte+0xcc>
	{
		flushFIFO();
 8003a88:	f7fd f922 	bl	8000cd0 <flushFIFO>
	delay(DELAY);

	I2C001_DataType data4;
	data4.Data1.TDF_Type = I2C_TDF_MRxAck1;
	data4.Data1.Data = ubyteFF;
	while(!I2C001_WriteData(&I2C001_Handle0,&data4))
 8003a8c:	f107 0314 	add.w	r3, r7, #20
 8003a90:	f249 5048 	movw	r0, #38216	; 0x9548
 8003a94:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003a98:	4619      	mov	r1, r3
 8003a9a:	f002 fee9 	bl	8006870 <I2C001_WriteData>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d0f1      	beq.n	8003a88 <receiveByte+0xc8>
	{
		flushFIFO();
	}

	delay(DELAY);
 8003aa4:	f242 7010 	movw	r0, #10000	; 0x2710
 8003aa8:	f7fd ff00 	bl	80018ac <delay>

	I2C001_DataType data5;
	data5.Data1.TDF_Type = I2C_TDF_MStop;
 8003aac:	f04f 0306 	mov.w	r3, #6
 8003ab0:	747b      	strb	r3, [r7, #17]
	data5.Data1.Data = ubyteFF;
 8003ab2:	f04f 03ff 	mov.w	r3, #255	; 0xff
 8003ab6:	743b      	strb	r3, [r7, #16]
	while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8003ab8:	e001      	b.n	8003abe <receiveByte+0xfe>
	{
		flushFIFO();
 8003aba:	f7fd f909 	bl	8000cd0 <flushFIFO>
	delay(DELAY);

	I2C001_DataType data5;
	data5.Data1.TDF_Type = I2C_TDF_MStop;
	data5.Data1.Data = ubyteFF;
	while(!I2C001_WriteData(&I2C001_Handle0,&data5))
 8003abe:	f107 0310 	add.w	r3, r7, #16
 8003ac2:	f249 5048 	movw	r0, #38216	; 0x9548
 8003ac6:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003aca:	4619      	mov	r1, r3
 8003acc:	f002 fed0 	bl	8006870 <I2C001_WriteData>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0f1      	beq.n	8003aba <receiveByte+0xfa>
	{
		flushFIFO();
	}

	delay(DELAY);
 8003ad6:	f242 7010 	movw	r0, #10000	; 0x2710
 8003ada:	f7fd fee7 	bl	80018ac <delay>

	int k = 0;
 8003ade:	f04f 0300 	mov.w	r3, #0
 8003ae2:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t bufferToRead = 0;
 8003ae4:	f04f 0300 	mov.w	r3, #0
 8003ae8:	81fb      	strh	r3, [r7, #14]
	if(I2C001_ReadData(&I2C001_Handle0,&bufferToRead))
 8003aea:	f107 030e 	add.w	r3, r7, #14
 8003aee:	f249 5048 	movw	r0, #38216	; 0x9548
 8003af2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003af6:	4619      	mov	r1, r3
 8003af8:	f002 fe90 	bl	800681c <I2C001_ReadData>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d004      	beq.n	8003b0c <receiveByte+0x14c>
	{
		k++;
 8003b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b04:	f103 0301 	add.w	r3, r3, #1
 8003b08:	627b      	str	r3, [r7, #36]	; 0x24
 8003b0a:	e003      	b.n	8003b14 <receiveByte+0x154>
	}
	else
	{
		k--;
 8003b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003b12:	627b      	str	r3, [r7, #36]	; 0x24
	}

	delay(DELAY);
 8003b14:	f242 7010 	movw	r0, #10000	; 0x2710
 8003b18:	f7fd fec8 	bl	80018ac <delay>
	*buffer = (uint8_t)bufferToRead;
 8003b1c:	89fb      	ldrh	r3, [r7, #14]
 8003b1e:	b2da      	uxtb	r2, r3
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	701a      	strb	r2, [r3, #0]

}
 8003b24:	f107 0728 	add.w	r7, r7, #40	; 0x28
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <main>:

extern char device[20];


int main(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)


	DAVE_Init();			// Initialization of DAVE Apps
 8003b30:	f002 ffa2 	bl	8006a78 <DAVE_Init>

	initBluetooth();
 8003b34:	f7fc ff2a 	bl	800098c <initBluetooth>
	initLSM9DS1();
 8003b38:	f7fd fbc8 	bl	80012cc <initLSM9DS1>
	calibrate(TRUE);
 8003b3c:	f04f 0001 	mov.w	r0, #1
 8003b40:	f7fe fab0 	bl	80020a4 <calibrate>
	startMeasurements();
 8003b44:	f7fd f936 	bl	8000db4 <startMeasurements>

	while(1)
	{

		sendMeasurementsToBt();
 8003b48:	f000 f804 	bl	8003b54 <sendMeasurementsToBt>
		manageConnection();
 8003b4c:	f7fc fc4e 	bl	80003ec <manageConnection>
	}
 8003b50:	e7fa      	b.n	8003b48 <main+0x1c>
 8003b52:	bf00      	nop

08003b54 <sendMeasurementsToBt>:

handle_t TimerIdSentMsg; //id timera do
int turnedOnSentTimer;

void sendMeasurementsToBt(void)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	af00      	add	r7, sp, #0
	if(!strcmp(device, "LSM9DS1"))
 8003b58:	f640 40e4 	movw	r0, #3300	; 0xce4
 8003b5c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003b60:	f249 41f4 	movw	r1, #38132	; 0x94f4
 8003b64:	f6c0 0100 	movt	r1, #2048	; 0x800
 8003b68:	f004 fd22 	bl	80085b0 <strcmp>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d17d      	bne.n	8003c6e <sendMeasurementsToBt+0x11a>
	{
		readAndSendMeasurements(NULL);
 8003b72:	f04f 0000 	mov.w	r0, #0
 8003b76:	f7fd f93d 	bl	8000df4 <readAndSendMeasurements>
		xAxis = getAccelX() + 48;
 8003b7a:	f7fd f8f7 	bl	8000d6c <getAccelX>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	f241 33a1 	movw	r3, #5025	; 0x13a1
 8003b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003b90:	701a      	strb	r2, [r3, #0]
		yAxis = getAccelY() + 48;
 8003b92:	f7fd f8f7 	bl	8000d84 <getAccelY>
 8003b96:	4603      	mov	r3, r0
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8003b9e:	b2da      	uxtb	r2, r3
 8003ba0:	f241 33a0 	movw	r3, #5024	; 0x13a0
 8003ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ba8:	701a      	strb	r2, [r3, #0]
		zAxis = getAccelZ() + 48;
 8003baa:	f7fd f8f7 	bl	8000d9c <getAccelZ>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8003bb6:	b2da      	uxtb	r2, r3
 8003bb8:	f241 33a8 	movw	r3, #5032	; 0x13a8
 8003bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bc0:	701a      	strb	r2, [r3, #0]

		if(0 == turnedOnSentTimer)
 8003bc2:	f241 33a4 	movw	r3, #5028	; 0x13a4
 8003bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d120      	bne.n	8003c12 <sendMeasurementsToBt+0xbe>
		{
			TimerIdSentMsg = SYSTM001_CreateTimer(50,SYSTM001_PERIODIC,sendMsgLSM9DS1,NULL);
 8003bd0:	f04f 0032 	mov.w	r0, #50	; 0x32
 8003bd4:	f04f 0101 	mov.w	r1, #1
 8003bd8:	f643 4271 	movw	r2, #15473	; 0x3c71
 8003bdc:	f6c0 0200 	movt	r2, #2048	; 0x800
 8003be0:	f04f 0300 	mov.w	r3, #0
 8003be4:	f001 feca 	bl	800597c <SYSTM001_CreateTimer>
 8003be8:	4602      	mov	r2, r0
 8003bea:	f241 339c 	movw	r3, #5020	; 0x139c
 8003bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bf2:	601a      	str	r2, [r3, #0]
			SYSTM001_StartTimer(TimerIdSentMsg);
 8003bf4:	f241 339c 	movw	r3, #5020	; 0x139c
 8003bf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f001 ff8c 	bl	8005b1c <SYSTM001_StartTimer>
			turnedOnSentTimer = 1;
 8003c04:	f241 33a4 	movw	r3, #5028	; 0x13a4
 8003c08:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c0c:	f04f 0201 	mov.w	r2, #1
 8003c10:	601a      	str	r2, [r3, #0]
		}

		if(1 == turnedOnSentTimer)
 8003c12:	f241 33a4 	movw	r3, #5028	; 0x13a4
 8003c16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d126      	bne.n	8003c6e <sendMeasurementsToBt+0x11a>
		{
			if(TRUE == connectionFailure)
 8003c20:	f640 038c 	movw	r3, #2188	; 0x88c
 8003c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c28:	781b      	ldrb	r3, [r3, #0]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d11f      	bne.n	8003c6e <sendMeasurementsToBt+0x11a>
			{
				connectionFailure = FALSE;
 8003c2e:	f640 038c 	movw	r3, #2188	; 0x88c
 8003c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c36:	f04f 0200 	mov.w	r2, #0
 8003c3a:	701a      	strb	r2, [r3, #0]
				SYSTM001_StopTimer(TimerIdSentMsg);
 8003c3c:	f241 339c 	movw	r3, #5020	; 0x139c
 8003c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f001 ffc2 	bl	8005bd0 <SYSTM001_StopTimer>

				SYSTM001_DeleteTimer(TimerIdSentMsg);
 8003c4c:	f241 339c 	movw	r3, #5020	; 0x139c
 8003c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f002 f802 	bl	8005c60 <SYSTM001_DeleteTimer>

				TimerIdSentMsg = 0;
 8003c5c:	f241 339c 	movw	r3, #5020	; 0x139c
 8003c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	601a      	str	r2, [r3, #0]
				cleanArray();
 8003c6a:	f7fd f815 	bl	8000c98 <cleanArray>

			}
		}
	}
}
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <sendMsgLSM9DS1>:


void sendMsgLSM9DS1(void *T)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
	static int i = 0;

	if(0 == i){
 8003c78:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8003c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d114      	bne.n	8003cb0 <sendMsgLSM9DS1+0x40>
		send(&xAxis, 1);
 8003c86:	f241 30a1 	movw	r0, #5025	; 0x13a1
 8003c8a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003c8e:	f04f 0101 	mov.w	r1, #1
 8003c92:	f7fc fe87 	bl	80009a4 <send>
		i++;
 8003c96:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8003c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f103 0201 	add.w	r2, r3, #1
 8003ca4:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8003ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cac:	601a      	str	r2, [r3, #0]
 8003cae:	e031      	b.n	8003d14 <sendMsgLSM9DS1+0xa4>
	}
	else if(1 == i)
 8003cb0:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8003cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d114      	bne.n	8003ce8 <sendMsgLSM9DS1+0x78>
	{
		send(&yAxis, 1);
 8003cbe:	f241 30a0 	movw	r0, #5024	; 0x13a0
 8003cc2:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003cc6:	f04f 0101 	mov.w	r1, #1
 8003cca:	f7fc fe6b 	bl	80009a4 <send>
		i++;
 8003cce:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8003cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f103 0201 	add.w	r2, r3, #1
 8003cdc:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8003ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ce4:	601a      	str	r2, [r3, #0]
 8003ce6:	e015      	b.n	8003d14 <sendMsgLSM9DS1+0xa4>
	}
	else if(2 == i)
 8003ce8:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8003cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d10e      	bne.n	8003d14 <sendMsgLSM9DS1+0xa4>
	{
		send(&zAxis, 1);
 8003cf6:	f241 30a8 	movw	r0, #5032	; 0x13a8
 8003cfa:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8003cfe:	f04f 0101 	mov.w	r1, #1
 8003d02:	f7fc fe4f 	bl	80009a4 <send>
		i = 0;
 8003d06:	f640 03cc 	movw	r3, #2252	; 0x8cc
 8003d0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003d0e:	f04f 0200 	mov.w	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]
	}
}
 8003d14:	f107 0708 	add.w	r7, r7, #8
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <makeTimer>:
 *      Author: Mateusz
 */
#include "Timer.h"

void makeTimer(uint32_t period, SYSTM001_TimerType TimerType, SYSTM001_TimerCallBackPtr TimerCallBack, void *pCallBackArgPtr, uint32_t *status, handle_t *timerID)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	607a      	str	r2, [r7, #4]
 8003d26:	603b      	str	r3, [r7, #0]
 8003d28:	460b      	mov	r3, r1
 8003d2a:	72fb      	strb	r3, [r7, #11]
	*timerID = SYSTM001_CreateTimer(period,TimerType,TimerCallBack, pCallBackArgPtr);
 8003d2c:	7afb      	ldrb	r3, [r7, #11]
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	4619      	mov	r1, r3
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	f001 fe21 	bl	800597c <SYSTM001_CreateTimer>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	601a      	str	r2, [r3, #0]

	if(*timerID != 0)
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d007      	beq.n	8003d58 <makeTimer+0x3c>
	{
		*status = SYSTM001_StartTimer(*timerID);
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f001 fee5 	bl	8005b1c <SYSTM001_StartTimer>
 8003d52:	4602      	mov	r2, r0
 8003d54:	69bb      	ldr	r3, [r7, #24]
 8003d56:	601a      	str	r2, [r3, #0]
	}
}
 8003d58:	f107 0710 	add.w	r7, r7, #16
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bd80      	pop	{r7, pc}

08003d60 <removeTimer>:


void removeTimer(uint32_t *status, handle_t *timerID)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b082      	sub	sp, #8
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
	if(*timerID != 0)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d014      	beq.n	8003d9c <removeTimer+0x3c>
	{
		*status = SYSTM001_StopTimer(*timerID);
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f001 ff2a 	bl	8005bd0 <SYSTM001_StopTimer>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	601a      	str	r2, [r3, #0]

		if(*status == DAVEApp_SUCCESS)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d108      	bne.n	8003d9c <removeTimer+0x3c>
		{
			SYSTM001_DeleteTimer(*timerID);
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f001 ff66 	bl	8005c60 <SYSTM001_DeleteTimer>
			*timerID = 0;
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	f04f 0200 	mov.w	r2, #0
 8003d9a:	601a      	str	r2, [r3, #0]
		}
	}
}
 8003d9c:	f107 0708 	add.w	r7, r7, #8
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb
    .text

     Insert_ExceptionHandler NMI_Handler
 8003da4:	e7fe      	b.n	8003da4 <NMI_Handler>

08003da6 <HardFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler HardFault_Handler
 8003da6:	e7fe      	b.n	8003da6 <HardFault_Handler>

08003da8 <MemManage_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler MemManage_Handler
 8003da8:	e7fe      	b.n	8003da8 <MemManage_Handler>

08003daa <BusFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler BusFault_Handler
 8003daa:	e7fe      	b.n	8003daa <BusFault_Handler>

08003dac <UsageFault_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler UsageFault_Handler
 8003dac:	e7fe      	b.n	8003dac <UsageFault_Handler>

08003dae <SVC_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler SVC_Handler
 8003dae:	e7fe      	b.n	8003dae <SVC_Handler>

08003db0 <DebugMon_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler DebugMon_Handler
 8003db0:	e7fe      	b.n	8003db0 <DebugMon_Handler>

08003db2 <PendSV_Handler>:
/* ======================================================================== */
     Insert_ExceptionHandler PendSV_Handler
 8003db2:	e7fe      	b.n	8003db2 <PendSV_Handler>
/* ======================================================================== */
     Insert_ExceptionHandler SysTick_Handler
 8003db4:	e7fe      	b.n	8003db4 <PendSV_Handler+0x2>

08003db6 <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
     Insert_ExceptionHandler SCU_0_IRQHandler
 8003db6:	e7fe      	b.n	8003db6 <SCU_0_IRQHandler>

08003db8 <ERU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_0_IRQHandler
 8003db8:	e7fe      	b.n	8003db8 <ERU0_0_IRQHandler>

08003dba <ERU0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_1_IRQHandler
 8003dba:	e7fe      	b.n	8003dba <ERU0_1_IRQHandler>

08003dbc <ERU0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_2_IRQHandler
 8003dbc:	e7fe      	b.n	8003dbc <ERU0_2_IRQHandler>

08003dbe <ERU0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU0_3_IRQHandler
 8003dbe:	e7fe      	b.n	8003dbe <ERU0_3_IRQHandler>

08003dc0 <ERU1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_0_IRQHandler
 8003dc0:	e7fe      	b.n	8003dc0 <ERU1_0_IRQHandler>

08003dc2 <ERU1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_1_IRQHandler
 8003dc2:	e7fe      	b.n	8003dc2 <ERU1_1_IRQHandler>

08003dc4 <ERU1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_2_IRQHandler
 8003dc4:	e7fe      	b.n	8003dc4 <ERU1_2_IRQHandler>

08003dc6 <ERU1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ERU1_3_IRQHandler
 8003dc6:	e7fe      	b.n	8003dc6 <ERU1_3_IRQHandler>

08003dc8 <PMU0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler PMU0_0_IRQHandler
 8003dc8:	e7fe      	b.n	8003dc8 <PMU0_0_IRQHandler>

08003dca <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_0_IRQHandler
 8003dca:	e7fe      	b.n	8003dca <VADC0_C0_0_IRQHandler>

08003dcc <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_1_IRQHandler
 8003dcc:	e7fe      	b.n	8003dcc <VADC0_C0_1_IRQHandler>

08003dce <VADC0_C0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_2_IRQHandler
 8003dce:	e7fe      	b.n	8003dce <VADC0_C0_2_IRQHandler>

08003dd0 <VADC0_C0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_C0_3_IRQHandler
 8003dd0:	e7fe      	b.n	8003dd0 <VADC0_C0_3_IRQHandler>

08003dd2 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_0_IRQHandler
 8003dd2:	e7fe      	b.n	8003dd2 <VADC0_G0_0_IRQHandler>

08003dd4 <VADC0_G0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_1_IRQHandler
 8003dd4:	e7fe      	b.n	8003dd4 <VADC0_G0_1_IRQHandler>

08003dd6 <VADC0_G0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_2_IRQHandler
 8003dd6:	e7fe      	b.n	8003dd6 <VADC0_G0_2_IRQHandler>

08003dd8 <VADC0_G0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G0_3_IRQHandler
 8003dd8:	e7fe      	b.n	8003dd8 <VADC0_G0_3_IRQHandler>

08003dda <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_0_IRQHandler
 8003dda:	e7fe      	b.n	8003dda <VADC0_G1_0_IRQHandler>

08003ddc <VADC0_G1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_1_IRQHandler
 8003ddc:	e7fe      	b.n	8003ddc <VADC0_G1_1_IRQHandler>

08003dde <VADC0_G1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_2_IRQHandler
 8003dde:	e7fe      	b.n	8003dde <VADC0_G1_2_IRQHandler>

08003de0 <VADC0_G1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G1_3_IRQHandler
 8003de0:	e7fe      	b.n	8003de0 <VADC0_G1_3_IRQHandler>

08003de2 <VADC0_G2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_0_IRQHandler
 8003de2:	e7fe      	b.n	8003de2 <VADC0_G2_0_IRQHandler>

08003de4 <VADC0_G2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_1_IRQHandler
 8003de4:	e7fe      	b.n	8003de4 <VADC0_G2_1_IRQHandler>

08003de6 <VADC0_G2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_2_IRQHandler
 8003de6:	e7fe      	b.n	8003de6 <VADC0_G2_2_IRQHandler>

08003de8 <VADC0_G2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G2_3_IRQHandler
 8003de8:	e7fe      	b.n	8003de8 <VADC0_G2_3_IRQHandler>

08003dea <VADC0_G3_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_0_IRQHandler
 8003dea:	e7fe      	b.n	8003dea <VADC0_G3_0_IRQHandler>

08003dec <VADC0_G3_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_1_IRQHandler
 8003dec:	e7fe      	b.n	8003dec <VADC0_G3_1_IRQHandler>

08003dee <VADC0_G3_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_2_IRQHandler
 8003dee:	e7fe      	b.n	8003dee <VADC0_G3_2_IRQHandler>

08003df0 <VADC0_G3_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler VADC0_G3_3_IRQHandler
 8003df0:	e7fe      	b.n	8003df0 <VADC0_G3_3_IRQHandler>

08003df2 <DSD0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_0_IRQHandler
 8003df2:	e7fe      	b.n	8003df2 <DSD0_0_IRQHandler>

08003df4 <DSD0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_1_IRQHandler
 8003df4:	e7fe      	b.n	8003df4 <DSD0_1_IRQHandler>

08003df6 <DSD0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_2_IRQHandler
 8003df6:	e7fe      	b.n	8003df6 <DSD0_2_IRQHandler>

08003df8 <DSD0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_3_IRQHandler
 8003df8:	e7fe      	b.n	8003df8 <DSD0_3_IRQHandler>

08003dfa <DSD0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_4_IRQHandler
 8003dfa:	e7fe      	b.n	8003dfa <DSD0_4_IRQHandler>

08003dfc <DSD0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_5_IRQHandler
 8003dfc:	e7fe      	b.n	8003dfc <DSD0_5_IRQHandler>

08003dfe <DSD0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_6_IRQHandler
 8003dfe:	e7fe      	b.n	8003dfe <DSD0_6_IRQHandler>

08003e00 <DSD0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DSD0_7_IRQHandler
 8003e00:	e7fe      	b.n	8003e00 <DSD0_7_IRQHandler>

08003e02 <DAC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_0_IRQHandler
 8003e02:	e7fe      	b.n	8003e02 <DAC0_0_IRQHandler>

08003e04 <DAC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler DAC0_1_IRQHandler
 8003e04:	e7fe      	b.n	8003e04 <DAC0_1_IRQHandler>

08003e06 <CCU40_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_0_IRQHandler
 8003e06:	e7fe      	b.n	8003e06 <CCU40_0_IRQHandler>

08003e08 <CCU40_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_1_IRQHandler
 8003e08:	e7fe      	b.n	8003e08 <CCU40_1_IRQHandler>

08003e0a <CCU40_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_2_IRQHandler
 8003e0a:	e7fe      	b.n	8003e0a <CCU40_2_IRQHandler>

08003e0c <CCU40_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU40_3_IRQHandler
 8003e0c:	e7fe      	b.n	8003e0c <CCU40_3_IRQHandler>

08003e0e <CCU41_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_0_IRQHandler
 8003e0e:	e7fe      	b.n	8003e0e <CCU41_0_IRQHandler>

08003e10 <CCU41_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_1_IRQHandler
 8003e10:	e7fe      	b.n	8003e10 <CCU41_1_IRQHandler>

08003e12 <CCU41_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_2_IRQHandler
 8003e12:	e7fe      	b.n	8003e12 <CCU41_2_IRQHandler>

08003e14 <CCU41_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU41_3_IRQHandler
 8003e14:	e7fe      	b.n	8003e14 <CCU41_3_IRQHandler>

08003e16 <CCU42_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_0_IRQHandler
 8003e16:	e7fe      	b.n	8003e16 <CCU42_0_IRQHandler>

08003e18 <CCU42_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_1_IRQHandler
 8003e18:	e7fe      	b.n	8003e18 <CCU42_1_IRQHandler>

08003e1a <CCU42_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_2_IRQHandler
 8003e1a:	e7fe      	b.n	8003e1a <CCU42_2_IRQHandler>

08003e1c <CCU42_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU42_3_IRQHandler
 8003e1c:	e7fe      	b.n	8003e1c <CCU42_3_IRQHandler>

08003e1e <CCU43_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_0_IRQHandler
 8003e1e:	e7fe      	b.n	8003e1e <CCU43_0_IRQHandler>

08003e20 <CCU43_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_1_IRQHandler
 8003e20:	e7fe      	b.n	8003e20 <CCU43_1_IRQHandler>

08003e22 <CCU43_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_2_IRQHandler
 8003e22:	e7fe      	b.n	8003e22 <CCU43_2_IRQHandler>

08003e24 <CCU43_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU43_3_IRQHandler
 8003e24:	e7fe      	b.n	8003e24 <CCU43_3_IRQHandler>

08003e26 <CCU80_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_0_IRQHandler
 8003e26:	e7fe      	b.n	8003e26 <CCU80_0_IRQHandler>

08003e28 <CCU80_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_1_IRQHandler
 8003e28:	e7fe      	b.n	8003e28 <CCU80_1_IRQHandler>

08003e2a <CCU80_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_2_IRQHandler
 8003e2a:	e7fe      	b.n	8003e2a <CCU80_2_IRQHandler>

08003e2c <CCU80_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU80_3_IRQHandler
 8003e2c:	e7fe      	b.n	8003e2c <CCU80_3_IRQHandler>

08003e2e <CCU81_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_0_IRQHandler
 8003e2e:	e7fe      	b.n	8003e2e <CCU81_0_IRQHandler>

08003e30 <CCU81_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_1_IRQHandler
 8003e30:	e7fe      	b.n	8003e30 <CCU81_1_IRQHandler>

08003e32 <CCU81_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_2_IRQHandler
 8003e32:	e7fe      	b.n	8003e32 <CCU81_2_IRQHandler>

08003e34 <CCU81_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CCU81_3_IRQHandler
 8003e34:	e7fe      	b.n	8003e34 <CCU81_3_IRQHandler>

08003e36 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_0_IRQHandler
 8003e36:	e7fe      	b.n	8003e36 <POSIF0_0_IRQHandler>

08003e38 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF0_1_IRQHandler
 8003e38:	e7fe      	b.n	8003e38 <POSIF0_1_IRQHandler>

08003e3a <POSIF1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_0_IRQHandler
 8003e3a:	e7fe      	b.n	8003e3a <POSIF1_0_IRQHandler>

08003e3c <POSIF1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler POSIF1_1_IRQHandler
 8003e3c:	e7fe      	b.n	8003e3c <POSIF1_1_IRQHandler>

08003e3e <CAN0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_0_IRQHandler
 8003e3e:	e7fe      	b.n	8003e3e <CAN0_0_IRQHandler>

08003e40 <CAN0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_1_IRQHandler
 8003e40:	e7fe      	b.n	8003e40 <CAN0_1_IRQHandler>

08003e42 <CAN0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_2_IRQHandler
 8003e42:	e7fe      	b.n	8003e42 <CAN0_2_IRQHandler>

08003e44 <CAN0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_3_IRQHandler
 8003e44:	e7fe      	b.n	8003e44 <CAN0_3_IRQHandler>

08003e46 <CAN0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_4_IRQHandler
 8003e46:	e7fe      	b.n	8003e46 <CAN0_4_IRQHandler>

08003e48 <CAN0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_5_IRQHandler
 8003e48:	e7fe      	b.n	8003e48 <CAN0_5_IRQHandler>

08003e4a <CAN0_6_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_6_IRQHandler
 8003e4a:	e7fe      	b.n	8003e4a <CAN0_6_IRQHandler>

08003e4c <CAN0_7_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler CAN0_7_IRQHandler
 8003e4c:	e7fe      	b.n	8003e4c <CAN0_7_IRQHandler>

08003e4e <USIC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_0_IRQHandler
 8003e4e:	e7fe      	b.n	8003e4e <USIC0_0_IRQHandler>

08003e50 <USIC0_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_1_IRQHandler
 8003e50:	e7fe      	b.n	8003e50 <USIC0_1_IRQHandler>

08003e52 <USIC0_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_2_IRQHandler
 8003e52:	e7fe      	b.n	8003e52 <USIC0_2_IRQHandler>

08003e54 <USIC0_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_3_IRQHandler
 8003e54:	e7fe      	b.n	8003e54 <USIC0_3_IRQHandler>

08003e56 <USIC0_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_4_IRQHandler
 8003e56:	e7fe      	b.n	8003e56 <USIC0_4_IRQHandler>

08003e58 <USIC0_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC0_5_IRQHandler
 8003e58:	e7fe      	b.n	8003e58 <USIC0_5_IRQHandler>

08003e5a <USIC1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_0_IRQHandler
 8003e5a:	e7fe      	b.n	8003e5a <USIC1_0_IRQHandler>

08003e5c <USIC1_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_1_IRQHandler
 8003e5c:	e7fe      	b.n	8003e5c <USIC1_1_IRQHandler>

08003e5e <USIC1_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_2_IRQHandler
 8003e5e:	e7fe      	b.n	8003e5e <USIC1_2_IRQHandler>

08003e60 <USIC1_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_3_IRQHandler
 8003e60:	e7fe      	b.n	8003e60 <USIC1_3_IRQHandler>

08003e62 <USIC1_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_4_IRQHandler
 8003e62:	e7fe      	b.n	8003e62 <USIC1_4_IRQHandler>

08003e64 <USIC1_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC1_5_IRQHandler
 8003e64:	e7fe      	b.n	8003e64 <USIC1_5_IRQHandler>

08003e66 <USIC2_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_0_IRQHandler
 8003e66:	e7fe      	b.n	8003e66 <USIC2_0_IRQHandler>

08003e68 <USIC2_1_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_1_IRQHandler
 8003e68:	e7fe      	b.n	8003e68 <USIC2_1_IRQHandler>

08003e6a <USIC2_2_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_2_IRQHandler
 8003e6a:	e7fe      	b.n	8003e6a <USIC2_2_IRQHandler>

08003e6c <USIC2_3_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_3_IRQHandler
 8003e6c:	e7fe      	b.n	8003e6c <USIC2_3_IRQHandler>

08003e6e <USIC2_4_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_4_IRQHandler
 8003e6e:	e7fe      	b.n	8003e6e <USIC2_4_IRQHandler>

08003e70 <USIC2_5_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USIC2_5_IRQHandler
 8003e70:	e7fe      	b.n	8003e70 <USIC2_5_IRQHandler>

08003e72 <LEDTS0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler LEDTS0_0_IRQHandler
 8003e72:	e7fe      	b.n	8003e72 <LEDTS0_0_IRQHandler>

08003e74 <FCE0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler FCE0_0_IRQHandler
 8003e74:	e7fe      	b.n	8003e74 <FCE0_0_IRQHandler>

08003e76 <GPDMA0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA0_0_IRQHandler
 8003e76:	e7fe      	b.n	8003e76 <GPDMA0_0_IRQHandler>

08003e78 <SDMMC0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler SDMMC0_0_IRQHandler
 8003e78:	e7fe      	b.n	8003e78 <SDMMC0_0_IRQHandler>

08003e7a <USB0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler USB0_0_IRQHandler
 8003e7a:	e7fe      	b.n	8003e7a <USB0_0_IRQHandler>

08003e7c <ETH0_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler ETH0_0_IRQHandler
 8003e7c:	e7fe      	b.n	8003e7c <ETH0_0_IRQHandler>

08003e7e <GPDMA1_0_IRQHandler>:
/* ======================================================================== */
     Insert_ExceptionHandler GPDMA1_0_IRQHandler
 8003e7e:	e7fe      	b.n	8003e7e <GPDMA1_0_IRQHandler>
   returns FALSE indicating that the code engine has performed the clock setup
*/   
    .weak   AllowPLLInitByStartup
    .type   AllowPLLInitByStartup, %function
AllowPLLInitByStartup:
    MOV R0,#1
 8003e80:	f04f 0001 	mov.w	r0, #1
    BX LR
 8003e84:	4770      	bx	lr
	...

08003e88 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
int temp;
	
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8003e8e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003e92:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e96:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8003e9a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003e9e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8003ea2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8003ea6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
               (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

/* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 8003eaa:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003eae:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003eb2:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8003eb6:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003eba:	6952      	ldr	r2, [r2, #20]
 8003ebc:	f022 0208 	bic.w	r2, r2, #8
 8003ec0:	615a      	str	r2, [r3, #20]
	
/* Setup the WDT */
#if WDT_SETUP

WDT->CTR &= ~WDTENB_nVal; 
 8003ec2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ec6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003eca:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003ece:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8003ed2:	6852      	ldr	r2, [r2, #4]
 8003ed4:	f022 0201 	bic.w	r2, r2, #1
 8003ed8:	605a      	str	r2, [r3, #4]

#endif

/* Setup the Flash Wait State */
#if PMU_FLASH
temp = FLASH0->FCON; 
 8003eda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ede:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003ee2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ee6:	f103 0314 	add.w	r3, r3, #20
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	607b      	str	r3, [r7, #4]
temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f023 030f 	bic.w	r3, r3, #15
 8003ef4:	607b      	str	r3, [r7, #4]
temp |= PMU_FLASH_WS+3;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f043 0303 	orr.w	r3, r3, #3
 8003efc:	607b      	str	r3, [r7, #4]
FLASH0->FCON = temp;
 8003efe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f02:	f6c5 0300 	movt	r3, #22528	; 0x5800
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f0c:	f103 0314 	add.w	r3, r3, #20
 8003f10:	601a      	str	r2, [r3, #0]
#endif


/* Setup the System clock */ 
#if SCU_CLOCK_SETUP
SystemClockSetup();
 8003f12:	f000 f8ab 	bl	800406c <SystemClockSetup>
#endif

/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
SystemCoreClockUpdate();/*!< System Clock Frequency (Core Clock)*/
 8003f16:	f000 f805 	bl	8003f24 <SystemCoreClockUpdate>
USBClockSetup();
#endif



}
 8003f1a:	f107 0708 	add.w	r7, r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop

08003f24 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0


/*----------------------------------------------------------------------------
  Clock Variable definitions
 *----------------------------------------------------------------------------*/
if (SCU_CLK->SYSCLKCR ==  0x00010000)
 8003f2a:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003f2e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f38:	f040 8089 	bne.w	800404e <SystemCoreClockUpdate+0x12a>
{
	if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk){
 8003f3c:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f40:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0304 	and.w	r3, r3, #4
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	f000 8088 	beq.w	8004060 <SystemCoreClockUpdate+0x13c>
		/* check if PLL is locked */
		/* read back divider settings */
		 PDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>24)+1;
 8003f50:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f54:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8003f5e:	ea4f 6313 	mov.w	r3, r3, lsr #24
 8003f62:	f103 0301 	add.w	r3, r3, #1
 8003f66:	60fb      	str	r3, [r7, #12]
		 NDIV = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>8)+1;
 8003f68:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f6c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8003f76:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8003f7a:	f103 0301 	add.w	r3, r3, #1
 8003f7e:	60bb      	str	r3, [r7, #8]
		 K2DIV  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>16)+1;
 8003f80:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f84:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003f8e:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8003f92:	f103 0301 	add.w	r3, r3, #1
 8003f96:	607b      	str	r3, [r7, #4]

		if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk){
 8003f98:	f244 7310 	movw	r3, #18192	; 0x4710
 8003f9c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	f003 0301 	and.w	r3, r3, #1
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d028      	beq.n	8003ffc <SystemCoreClockUpdate+0xd8>
		/* the selected clock is the Backup clock fofi */
		VCO = (CLOCK_BACK_UP/PDIV)*NDIV;
 8003faa:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8003fae:	f2c0 136e 	movt	r3, #366	; 0x16e
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fb8:	68ba      	ldr	r2, [r7, #8]
 8003fba:	fb02 f303 	mul.w	r3, r2, r3
 8003fbe:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8003fc0:	683a      	ldr	r2, [r7, #0]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fc8:	f240 032c 	movw	r3, #44	; 0x2c
 8003fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fd0:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8003fd2:	f240 032c 	movw	r3, #44	; 0x2c
 8003fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8003fe0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8003fe4:	68db      	ldr	r3, [r3, #12]
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	f103 0301 	add.w	r3, r3, #1
 8003fec:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ff0:	f240 032c 	movw	r3, #44	; 0x2c
 8003ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	e031      	b.n	8004060 <SystemCoreClockUpdate+0x13c>
		
		}
		else
		{
		/* the selected clock is the PLL external oscillator */		
		VCO = (CLOCK_CRYSTAL_FREQUENCY/PDIV)*NDIV;
 8003ffc:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8004000:	f2c0 03b7 	movt	r3, #183	; 0xb7
 8004004:	68fa      	ldr	r2, [r7, #12]
 8004006:	fbb3 f3f2 	udiv	r3, r3, r2
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	fb02 f303 	mul.w	r3, r2, r3
 8004010:	603b      	str	r3, [r7, #0]
		SystemCoreClock = VCO/K2DIV;
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	fbb2 f2f3 	udiv	r2, r2, r3
 800401a:	f240 032c 	movw	r3, #44	; 0x2c
 800401e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004022:	601a      	str	r2, [r3, #0]
		/* in case the sysclock div is used */
		SystemCoreClock = SystemCoreClock/((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk)+1);
 8004024:	f240 032c 	movw	r3, #44	; 0x2c
 8004028:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004032:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	b2db      	uxtb	r3, r3
 800403a:	f103 0301 	add.w	r3, r3, #1
 800403e:	fbb2 f2f3 	udiv	r2, r2, r3
 8004042:	f240 032c 	movw	r3, #44	; 0x2c
 8004046:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800404a:	601a      	str	r2, [r3, #0]
 800404c:	e008      	b.n	8004060 <SystemCoreClockUpdate+0x13c>
	
	}
}
else
{
SystemCoreClock = CLOCK_BACK_UP;
 800404e:	f240 032c 	movw	r3, #44	; 0x2c
 8004052:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004056:	f44f 5258 	mov.w	r2, #13824	; 0x3600
 800405a:	f2c0 126e 	movt	r2, #366	; 0x16e
 800405e:	601a      	str	r2, [r3, #0]
}


}
 8004060:	f107 0714 	add.w	r7, r7, #20
 8004064:	46bd      	mov	sp, r7
 8004066:	bc80      	pop	{r7}
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop

0800406c <SystemClockSetup>:
  * @param  None
  * @retval None
  */
#if (SCU_CLOCK_SETUP == 1)
static int SystemClockSetup(void)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
int temp;
unsigned int long VCO;
int stepping_K2DIV;	

/* this weak function enables DAVE3 clock App usage */	
if(AllowPLLInitByStartup()){
 8004072:	f003 f8ab 	bl	80071cc <AllowPLLInitByStartup>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	f000 8255 	beq.w	8004528 <SystemClockSetup+0x4bc>
	
/* check if PLL is switched on */
if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0){
 800407e:	f244 7310 	movw	r3, #18192	; 0x4710
 8004082:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004086:	685a      	ldr	r2, [r3, #4]
 8004088:	f04f 0302 	mov.w	r3, #2
 800408c:	f2c0 0301 	movt	r3, #1
 8004090:	4013      	ands	r3, r2
 8004092:	2b00      	cmp	r3, #0
 8004094:	d00d      	beq.n	80040b2 <SystemClockSetup+0x46>
/* enable PLL first */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8004096:	f244 7310 	movw	r3, #18192	; 0x4710
 800409a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800409e:	f244 7210 	movw	r2, #18192	; 0x4710
 80040a2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80040a6:	6852      	ldr	r2, [r2, #4]
 80040a8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80040ac:	f022 0202 	bic.w	r2, r2, #2
 80040b0:	605a      	str	r2, [r3, #4]
  {
	/********************************************************************************************************************/
	/*   Use external crystal for PLL clock input                                                                            */
	/********************************************************************************************************************/

   if (SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk){
 80040b2:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80040b6:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d072      	beq.n	80041aa <SystemClockSetup+0x13e>
	   SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_HP_MODE);	 /*enable the OSC_HP*/
 80040c4:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80040c8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80040cc:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 80040d0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80040d4:	6852      	ldr	r2, [r2, #4]
 80040d6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80040da:	605a      	str	r2, [r3, #4]
	   /* setup OSC WDG devider */
	   SCU_OSC->OSCHPCTRL |= (SCU_OSCHPWDGDIV<<16);         
 80040dc:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 80040e0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80040e4:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 80040e8:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80040ec:	6852      	ldr	r2, [r2, #4]
 80040ee:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80040f2:	605a      	str	r2, [r3, #4]
	   /* select external OSC as PLL input */
	   SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 80040f4:	f244 7310 	movw	r3, #18192	; 0x4710
 80040f8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80040fc:	f244 7210 	movw	r2, #18192	; 0x4710
 8004100:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004104:	68d2      	ldr	r2, [r2, #12]
 8004106:	f022 0201 	bic.w	r2, r2, #1
 800410a:	60da      	str	r2, [r3, #12]
	   /* restart OSC Watchdog */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;  
 800410c:	f244 7310 	movw	r3, #18192	; 0x4710
 8004110:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004114:	f244 7210 	movw	r2, #18192	; 0x4710
 8004118:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800411c:	6852      	ldr	r2, [r2, #4]
 800411e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004122:	605a      	str	r2, [r3, #4]

       /* Timeout for wait loop ~150ms */
	   /********************************/
	   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 8004124:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004128:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800412c:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 8004130:	f2c0 024c 	movt	r2, #76	; 0x4c
 8004134:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004136:	f24e 0310 	movw	r3, #57360	; 0xe010
 800413a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800413e:	f04f 0200 	mov.w	r2, #0
 8004142:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004144:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004148:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800414c:	f04f 0205 	mov.w	r2, #5
 8004150:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
	   do 
	   {
       ;/* wait for ~150ms  */
	   }while((((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)&&(SysTick->VAL >= 500)); 
 8004152:	f244 7310 	movw	r3, #18192	; 0x4710
 8004156:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8004160:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8004164:	d008      	beq.n	8004178 <SystemClockSetup+0x10c>
 8004166:	f24e 0310 	movw	r3, #57360	; 0xe010
 800416a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800416e:	689a      	ldr	r2, [r3, #8]
 8004170:	f240 13f3 	movw	r3, #499	; 0x1f3
 8004174:	429a      	cmp	r2, r3
 8004176:	d8ec      	bhi.n	8004152 <SystemClockSetup+0xe6>

	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 8004178:	f24e 0310 	movw	r3, #57360	; 0xe010
 800417c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004180:	f24e 0210 	movw	r2, #57360	; 0xe010
 8004184:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004188:	6812      	ldr	r2, [r2, #0]
 800418a:	f022 0201 	bic.w	r2, r2, #1
 800418e:	601a      	str	r2, [r3, #0]
	   if (((SCU_PLL->PLLSTAT) & (SCU_PLL_PLLSTAT_PLLHV_Msk | SCU_PLL_PLLSTAT_PLLLV_Msk |SCU_PLL_PLLSTAT_PLLSP_Msk)) != 0x380)
 8004190:	f244 7310 	movw	r3, #18192	; 0x4710
 8004194:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800419e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 80041a2:	d002      	beq.n	80041aa <SystemClockSetup+0x13e>
	   return(0);/* Return Error */
 80041a4:	f04f 0300 	mov.w	r3, #0
 80041a8:	e1c0      	b.n	800452c <SystemClockSetup+0x4c0>

	/********************************************************************************************************************/
	/*   Setup and look the main PLL                                                                                    */
	/********************************************************************************************************************/

if (!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)){
 80041aa:	f244 7310 	movw	r3, #18192	; 0x4710
 80041ae:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0304 	and.w	r3, r3, #4
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f040 81b5 	bne.w	8004528 <SystemClockSetup+0x4bc>
	/* Systen is still running from internal clock */
		   /* select FOFI as system clock */
		   if((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) != 0x0)SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk; /*Select FOFI*/
 80041be:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80041c2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d00b      	beq.n	80041e8 <SystemClockSetup+0x17c>
 80041d0:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 80041d4:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80041d8:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80041dc:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80041e0:	68d2      	ldr	r2, [r2, #12]
 80041e2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80041e6:	60da      	str	r2, [r3, #12]


			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80041e8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80041ec:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80041f0:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/24000000)-1;	
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	f649 7381 	movw	r3, #40833	; 0x9f81
 80041f8:	f2c1 635e 	movt	r3, #5726	; 0x165e
 80041fc:	fba3 1302 	umull	r1, r3, r3, r2
 8004200:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8004204:	f103 33ff 	add.w	r3, r3, #4294967295
 8004208:	603b      	str	r3, [r7, #0]
			 /* Go to bypass the Main PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 800420a:	f244 7310 	movw	r3, #18192	; 0x4710
 800420e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004212:	f244 7210 	movw	r2, #18192	; 0x4710
 8004216:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800421a:	6852      	ldr	r2, [r2, #4]
 800421c:	f042 0201 	orr.w	r2, r2, #1
 8004220:	605a      	str	r2, [r3, #4]
		   /* disconnect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 8004222:	f244 7310 	movw	r3, #18192	; 0x4710
 8004226:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800422a:	f244 7210 	movw	r2, #18192	; 0x4710
 800422e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004232:	6852      	ldr	r2, [r2, #4]
 8004234:	f042 0210 	orr.w	r2, r2, #16
 8004238:	605a      	str	r2, [r3, #4]
		   /* Setup devider settings for main PLL */
		   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800423a:	f244 7210 	movw	r2, #18192	; 0x4710
 800423e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004248:	f644 7301 	movw	r3, #20225	; 0x4f01
 800424c:	f2c0 1300 	movt	r3, #256	; 0x100
 8004250:	430b      	orrs	r3, r1
 8004252:	6093      	str	r3, [r2, #8]
		   /* we may have to set OSCDISCDIS */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8004254:	f244 7310 	movw	r3, #18192	; 0x4710
 8004258:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800425c:	f244 7210 	movw	r2, #18192	; 0x4710
 8004260:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004264:	6852      	ldr	r2, [r2, #4]
 8004266:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800426a:	605a      	str	r2, [r3, #4]
		   /* connect OSC_HP to PLL */
		   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 800426c:	f244 7310 	movw	r3, #18192	; 0x4710
 8004270:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004274:	f244 7210 	movw	r2, #18192	; 0x4710
 8004278:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800427c:	6852      	ldr	r2, [r2, #4]
 800427e:	f022 0210 	bic.w	r2, r2, #16
 8004282:	605a      	str	r2, [r3, #4]
		   /* restart PLL Lock detection */
		   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 8004284:	f244 7310 	movw	r3, #18192	; 0x4710
 8004288:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800428c:	f244 7210 	movw	r2, #18192	; 0x4710
 8004290:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004294:	6852      	ldr	r2, [r2, #4]
 8004296:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800429a:	605a      	str	r2, [r3, #4]
		   /* wait for PLL Lock */
		   /* setup time out loop */
	       /* Timeout for wait loo ~150ms */
		   /********************************/
		   SysTick->LOAD  = ((5000000+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 800429c:	f24e 0310 	movw	r3, #57360	; 0xe010
 80042a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80042a4:	f644 32a3 	movw	r2, #19363	; 0x4ba3
 80042a8:	f2c0 024c 	movt	r2, #76	; 0x4c
 80042ac:	605a      	str	r2, [r3, #4]
		   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80042ae:	f24e 0310 	movw	r3, #57360	; 0xe010
 80042b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80042b6:	f04f 0200 	mov.w	r2, #0
 80042ba:	609a      	str	r2, [r3, #8]
		   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042bc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80042c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80042c4:	f04f 0205 	mov.w	r2, #5
 80042c8:	601a      	str	r2, [r3, #0]
		                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */		  
		   
		   while ((!(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk))&&(SysTick->VAL >= 500));
 80042ca:	bf00      	nop
 80042cc:	f244 7310 	movw	r3, #18192	; 0x4710
 80042d0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0304 	and.w	r3, r3, #4
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d108      	bne.n	80042f0 <SystemClockSetup+0x284>
 80042de:	f24e 0310 	movw	r3, #57360	; 0xe010
 80042e2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	f240 13f3 	movw	r3, #499	; 0x1f3
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d8ed      	bhi.n	80042cc <SystemClockSetup+0x260>
	       SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80042f0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80042f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80042f8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80042fc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004300:	6812      	ldr	r2, [r2, #0]
 8004302:	f022 0201 	bic.w	r2, r2, #1
 8004306:	601a      	str	r2, [r3, #0]

		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 8004308:	f244 7310 	movw	r3, #18192	; 0x4710
 800430c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0304 	and.w	r3, r3, #4
 8004316:	2b00      	cmp	r3, #0
 8004318:	d04e      	beq.n	80043b8 <SystemClockSetup+0x34c>
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800431a:	f244 7310 	movw	r3, #18192	; 0x4710
 800431e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004322:	f244 7210 	movw	r2, #18192	; 0x4710
 8004326:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800432a:	6852      	ldr	r2, [r2, #4]
 800432c:	f022 0201 	bic.w	r2, r2, #1
 8004330:	605a      	str	r2, [r3, #4]
	
	   /*********************************************************
	   here we need to setup the system clock divider
	   *********************************************************/
	
		SCU_CLK->CPUCLKCR = SCU_CPUCLKCR_DIV;
 8004332:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004336:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800433a:	f04f 0200 	mov.w	r2, #0
 800433e:	611a      	str	r2, [r3, #16]
		SCU_CLK->PBCLKCR = SCU_PBCLKCR_DIV;	
 8004340:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004344:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004348:	f04f 0200 	mov.w	r2, #0
 800434c:	615a      	str	r2, [r3, #20]
		SCU_CLK->CCUCLKCR = SCU_CCUCLKCR_DIV;
 800434e:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004352:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004356:	f04f 0200 	mov.w	r2, #0
 800435a:	621a      	str	r2, [r3, #32]
	

		 /* Switch system clock to PLL */
	   SCU_CLK->SYSCLKCR |=  0x00010000; 
 800435c:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8004360:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004364:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8004368:	f2c5 0200 	movt	r2, #20480	; 0x5000
 800436c:	68d2      	ldr	r2, [r2, #12]
 800436e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004372:	60da      	str	r2, [r3, #12]
				
	   /* we may have to reset OSCDISCDIS */
	   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8004374:	f244 7310 	movw	r3, #18192	; 0x4710
 8004378:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800437c:	f244 7210 	movw	r2, #18192	; 0x4710
 8004380:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004384:	6852      	ldr	r2, [r2, #4]
 8004386:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800438a:	605a      	str	r2, [r3, #4]
				
																  
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
 800438c:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004390:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004394:	f240 5245 	movw	r2, #1349	; 0x545
 8004398:	605a      	str	r2, [r3, #4]
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 800439a:	f24e 0310 	movw	r3, #57360	; 0xe010
 800439e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80043a2:	f04f 0200 	mov.w	r2, #0
 80043a6:	609a      	str	r2, [r3, #8]
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043a8:	f24e 0310 	movw	r3, #57360	; 0xe010
 80043ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80043b0:	f04f 0205 	mov.w	r2, #5
 80043b4:	601a      	str	r2, [r3, #0]
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80043b6:	e002      	b.n	80043be <SystemClockSetup+0x352>
		   if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)==SCU_PLL_PLLSTAT_VCOLOCK_Msk)
		   		{
				/* Go back to the Main PLL */
				SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
				}
				else return(0);
 80043b8:	f04f 0300 	mov.w	r3, #0
 80043bc:	e0b6      	b.n	800452c <SystemClockSetup+0x4c0>
		 SysTick->LOAD  = ((1250+100) & SysTick_LOAD_RELOAD_Msk) - 1;/* set reload register */
		 SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
		 SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
										 SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
		 while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80043be:	f24e 0310 	movw	r3, #57360	; 0xe010
 80043c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80043c6:	689b      	ldr	r3, [r3, #8]
 80043c8:	2b63      	cmp	r3, #99	; 0x63
 80043ca:	d8f8      	bhi.n	80043be <SystemClockSetup+0x352>
		 SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80043cc:	f24e 0310 	movw	r3, #57360	; 0xe010
 80043d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80043d4:	f24e 0210 	movw	r2, #57360	; 0xe010
 80043d8:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80043dc:	6812      	ldr	r2, [r2, #0]
 80043de:	f022 0201 	bic.w	r2, r2, #1
 80043e2:	601a      	str	r2, [r3, #0]
	   /*********************************************************
	   here the ramp up of the system clock starts FSys < 60MHz
	   *********************************************************/
		if (CLOCK_FSYS > 60000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 80043e4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80043e8:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 80043ec:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
	 
			 stepping_K2DIV = (VCO/60000000)-1;	
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	ea4f 2213 	mov.w	r2, r3, lsr #8
 80043f4:	f245 43c7 	movw	r3, #21703	; 0x54c7
 80043f8:	f2c0 131e 	movt	r3, #286	; 0x11e
 80043fc:	fba3 1302 	umull	r1, r3, r3, r2
 8004400:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8004404:	f103 33ff 	add.w	r3, r3, #4294967295
 8004408:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800440a:	f244 7210 	movw	r2, #18192	; 0x4710
 800440e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	ea4f 4103 	mov.w	r1, r3, lsl #16
 8004418:	f644 7301 	movw	r3, #20225	; 0x4f01
 800441c:	f2c0 1300 	movt	r3, #256	; 0x100
 8004420:	430b      	orrs	r3, r1
 8004422:	6093      	str	r3, [r2, #8]
		 }

		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((3000+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 8004424:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004428:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800442c:	f640 421b 	movw	r2, #3099	; 0xc1b
 8004430:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 8004432:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004436:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800443a:	f04f 0200 	mov.w	r2, #0
 800443e:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004440:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004444:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004448:	f04f 0205 	mov.w	r2, #5
 800444c:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 800444e:	bf00      	nop
 8004450:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004454:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	2b63      	cmp	r3, #99	; 0x63
 800445c:	d8f8      	bhi.n	8004450 <SystemClockSetup+0x3e4>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 800445e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8004462:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8004466:	f24e 0210 	movw	r2, #57360	; 0xe010
 800446a:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800446e:	6812      	ldr	r2, [r2, #0]
 8004470:	f022 0201 	bic.w	r2, r2, #1
 8004474:	601a      	str	r2, [r3, #0]
   /*********************************************************
	   here the ramp up of the system clock starts FSys < 90MHz
	   *********************************************************/
		if (CLOCK_FSYS > 90000000){
			 /*calulation for stepping*/
			 if (SCU_PLL_CLOCK_INPUT == SCU_CLOCK_CRYSTAL)VCO = (CLOCK_CRYSTAL_FREQUENCY/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);
 8004476:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800447a:	f6c1 439c 	movt	r3, #7324	; 0x1c9c
 800447e:	607b      	str	r3, [r7, #4]
			 if ((SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_AUTOMATIC) ||(SCU_PLL_CLOCK_INPUT == SCU_CLOCK_BACK_UP_FACTORY))
					VCO = (CLOCK_BACK_UP/(SCU_PLL_PDIV+1))*(SCU_PLL_NDIV+1);

			 stepping_K2DIV = (VCO/90000000)-1;			
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8004486:	f24e 332f 	movw	r3, #58159	; 0xe32f
 800448a:	f2c0 03be 	movt	r3, #190	; 0xbe
 800448e:	fba3 1302 	umull	r1, r3, r3, r2
 8004492:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8004496:	f103 33ff 	add.w	r3, r3, #4294967295
 800449a:	603b      	str	r3, [r7, #0]

			 /* Setup devider settings for main PLL */
				SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (stepping_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 800449c:	f244 7210 	movw	r2, #18192	; 0x4710
 80044a0:	f2c5 0200 	movt	r2, #20480	; 0x5000
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80044aa:	f644 7301 	movw	r3, #20225	; 0x4f01
 80044ae:	f2c0 1300 	movt	r3, #256	; 0x100
 80044b2:	430b      	orrs	r3, r1
 80044b4:	6093      	str	r3, [r2, #8]
		 }
	
		 /*********************************************************/
		 /* Delay for next K2 step ~50s */
		 /*********************************************************/
	   SysTick->LOAD  = ((4800+100) & SysTick_LOAD_RELOAD_Msk) - 1;
 80044b6:	f24e 0310 	movw	r3, #57360	; 0xe010
 80044ba:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80044be:	f241 3223 	movw	r2, #4899	; 0x1323
 80044c2:	605a      	str	r2, [r3, #4]
	   SysTick->VAL   = 0;                                         /* Load the SysTick Counter Value */
 80044c4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80044c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80044cc:	f04f 0200 	mov.w	r2, #0
 80044d0:	609a      	str	r2, [r3, #8]
	   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044d2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80044d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80044da:	f04f 0205 	mov.w	r2, #5
 80044de:	601a      	str	r2, [r3, #0]
	                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
	
	   while (SysTick->VAL >= 100);								   /* wait for ~50s  */
 80044e0:	bf00      	nop
 80044e2:	f24e 0310 	movw	r3, #57360	; 0xe010
 80044e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	2b63      	cmp	r3, #99	; 0x63
 80044ee:	d8f8      	bhi.n	80044e2 <SystemClockSetup+0x476>
	   SysTick->CTRL  &= ~SysTick_CTRL_ENABLE_Msk;                 /* Stop SysTick Timer */
 80044f0:	f24e 0310 	movw	r3, #57360	; 0xe010
 80044f4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80044f8:	f24e 0210 	movw	r2, #57360	; 0xe010
 80044fc:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004500:	6812      	ldr	r2, [r2, #0]
 8004502:	f022 0201 	bic.w	r2, r2, #1
 8004506:	601a      	str	r2, [r3, #0]
	   /********************************/
	
	   /* Setup devider settings for main PLL */
	   SCU_PLL->PLLCON1 = ((SCU_PLL_K1DIV) | (SCU_PLL_NDIV<<8) | (SCU_PLL_K2DIV<<16) | (SCU_PLL_PDIV<<24));
 8004508:	f244 7310 	movw	r3, #18192	; 0x4710
 800450c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004510:	f644 7201 	movw	r2, #20225	; 0x4f01
 8004514:	f2c0 1203 	movt	r2, #259	; 0x103
 8004518:	609a      	str	r2, [r3, #8]
	
	   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
 800451a:	f244 1360 	movw	r3, #16736	; 0x4160
 800451e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8004522:	f04f 0205 	mov.w	r2, #5
 8004526:	60da      	str	r2, [r3, #12]
	}
 }/* end this weak function enables DAVE3 clock App usage */	
   return(1);
 8004528:	f04f 0301 	mov.w	r3, #1

}
 800452c:	4618      	mov	r0, r3
 800452e:	f107 0708 	add.w	r7, r7, #8
 8004532:	46bd      	mov	sp, r7
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop

08004538 <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
 8004544:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004548:	4618      	mov	r0, r3
 800454a:	f107 0714 	add.w	r7, r7, #20
 800454e:	46bd      	mov	sp, r7
 8004550:	bc80      	pop	{r7}
 8004552:	4770      	bx	lr

08004554 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
 8004560:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004564:	4618      	mov	r0, r3
 8004566:	f107 0714 	add.w	r7, r7, #20
 800456a:	46bd      	mov	sp, r7
 800456c:	bc80      	pop	{r7}
 800456e:	4770      	bx	lr

08004570 <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004570:	b480      	push	{r7}
 8004572:	b085      	sub	sp, #20
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
 800457c:	f04f 0300 	mov.w	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	f107 0714 	add.w	r7, r7, #20
 8004586:	46bd      	mov	sp, r7
 8004588:	bc80      	pop	{r7}
 800458a:	4770      	bx	lr

0800458c <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
 800458c:	b480      	push	{r7}
 800458e:	b085      	sub	sp, #20
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
 return -1;
 8004598:	f04f 33ff 	mov.w	r3, #4294967295
}
 800459c:	4618      	mov	r0, r3
 800459e:	f107 0714 	add.w	r7, r7, #20
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bc80      	pop	{r7}
 80045a6:	4770      	bx	lr

080045a8 <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
 return -1;
 80045ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bc80      	pop	{r7}
 80045b6:	4770      	bx	lr

080045b8 <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b083      	sub	sp, #12
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
 80045c0:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d002      	beq.n	80045ce <_fstat+0x16>
  return -1;
 80045c8:	f04f 33ff 	mov.w	r3, #4294967295
 80045cc:	e001      	b.n	80045d2 <_fstat+0x1a>
 else
  return -2;
 80045ce:	f06f 0301 	mvn.w	r3, #1
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	f107 070c 	add.w	r7, r7, #12
 80045d8:	46bd      	mov	sp, r7
 80045da:	bc80      	pop	{r7}
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop

080045e0 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b083      	sub	sp, #12
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
 if (old == new)
 80045ea:	687a      	ldr	r2, [r7, #4]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d102      	bne.n	80045f8 <_link+0x18>
  return -1;
 80045f2:	f04f 33ff 	mov.w	r3, #4294967295
 80045f6:	e001      	b.n	80045fc <_link+0x1c>
 else
  return -2;
 80045f8:	f06f 0301 	mvn.w	r3, #1
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	f107 070c 	add.w	r7, r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	bc80      	pop	{r7}
 8004606:	4770      	bx	lr

08004608 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 return -1;
 8004610:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004614:	4618      	mov	r0, r3
 8004616:	f107 070c 	add.w	r7, r7, #12
 800461a:	46bd      	mov	sp, r7
 800461c:	bc80      	pop	{r7}
 800461e:	4770      	bx	lr

08004620 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
 8004628:	f64e 0350 	movw	r3, #59472	; 0xe850
 800462c:	f2c0 0300 	movt	r3, #0
 8004630:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
 8004632:	f640 03d4 	movw	r3, #2260	; 0x8d4
 8004636:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d114      	bne.n	800466a <_sbrk+0x4a>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
 8004640:	f640 03d4 	movw	r3, #2260	; 0x8d4
 8004644:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004648:	f241 72b0 	movw	r2, #6064	; 0x17b0
 800464c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8004650:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
 8004652:	f640 03d4 	movw	r3, #2260	; 0x8d4
 8004656:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	697b      	ldr	r3, [r7, #20]
 800465e:	18d2      	adds	r2, r2, r3
 8004660:	f640 03d8 	movw	r3, #2264	; 0x8d8
 8004664:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004668:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
 800466a:	f640 03d4 	movw	r3, #2260	; 0x8d4
 800466e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 8004676:	f640 03d4 	movw	r3, #2260	; 0x8d4
 800467a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	461a      	mov	r2, r3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	18d3      	adds	r3, r2, r3
 8004686:	f103 0307 	add.w	r3, r3, #7
                                          & 0xFFFFFFF8);
 800468a:	f023 0307 	bic.w	r3, r3, #7
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
 800468e:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
 8004690:	f640 03d8 	movw	r3, #2264	; 0x8d8
 8004694:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68fa      	ldr	r2, [r7, #12]
 800469c:	429a      	cmp	r2, r3
 800469e:	d302      	bcc.n	80046a6 <_sbrk+0x86>
  return ((unsigned char *)NULL);
 80046a0:	f04f 0300 	mov.w	r3, #0
 80046a4:	e006      	b.n	80046b4 <_sbrk+0x94>
 else
 {
  heap = NextBreak;
 80046a6:	f640 03d4 	movw	r3, #2260	; 0x8d4
 80046aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	601a      	str	r2, [r3, #0]
  return CurrBreak;
 80046b2:	693b      	ldr	r3, [r7, #16]
 }
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	f107 071c 	add.w	r7, r7, #28
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bc80      	pop	{r7}
 80046be:	4770      	bx	lr

080046c0 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b083      	sub	sp, #12
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 return -1;
 80046c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	f107 070c 	add.w	r7, r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bc80      	pop	{r7}
 80046d6:	4770      	bx	lr

080046d8 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 return -1;
 80046e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	f107 070c 	add.w	r7, r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bc80      	pop	{r7}
 80046ee:	4770      	bx	lr

080046f0 <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
 80046fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80046fe:	4618      	mov	r0, r3
 8004700:	f107 070c 	add.w	r7, r7, #12
 8004704:	46bd      	mov	sp, r7
 8004706:	bc80      	pop	{r7}
 8004708:	4770      	bx	lr
 800470a:	bf00      	nop

0800470c <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
 return -1;
 8004710:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004714:	4618      	mov	r0, r3
 8004716:	46bd      	mov	sp, r7
 8004718:	bc80      	pop	{r7}
 800471a:	4770      	bx	lr

0800471c <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
 return -1;
 8004720:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004724:	4618      	mov	r0, r3
 8004726:	46bd      	mov	sp, r7
 8004728:	bc80      	pop	{r7}
 800472a:	4770      	bx	lr

0800472c <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
 8004734:	e7fe      	b.n	8004734 <_exit+0x8>
 8004736:	bf00      	nop

08004738 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
 8004738:	b480      	push	{r7}
 800473a:	af00      	add	r7, sp, #0
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop

08004744 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
 800474c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004750:	4618      	mov	r0, r3
 8004752:	f107 070c 	add.w	r7, r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	bc80      	pop	{r7}
 800475a:	4770      	bx	lr

0800475c <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
 800475c:	b480      	push	{r7}
 800475e:	b085      	sub	sp, #20
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	f023 0202 	bic.w	r2, r3, #2
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	f043 0203 	orr.w	r2, r3, #3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	691a      	ldr	r2, [r3, #16]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004796:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800479a:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800479e:	431a      	orrs	r2, r3
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80047ae:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80047b2:	f403 7140 	and.w	r1, r3, #768	; 0x300
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047ba:	ea4f 2383 	mov.w	r3, r3, lsl #10
 80047be:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
 80047c2:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047c8:	ea4f 4003 	mov.w	r0, r3, lsl #16
 80047cc:	f04f 0300 	mov.w	r3, #0
 80047d0:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80047d4:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
 80047d6:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
 80047d8:	431a      	orrs	r2, r3
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e2:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	8b9b      	ldrh	r3, [r3, #28]
 80047f2:	ea4f 4303 	mov.w	r3, r3, lsl #16
 80047f6:	f403 117c 	and.w	r1, r3, #4128768	; 0x3f0000
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	8b9b      	ldrh	r3, [r3, #28]
 80047fe:	ea4f 6303 	mov.w	r3, r3, lsl #24
 8004802:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
 8004806:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
 8004808:	431a      	orrs	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004812:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	7d5b      	ldrb	r3, [r3, #21]
 8004822:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004826:	f003 0102 	and.w	r1, r3, #2
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800482e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8004832:	f403 53f8 	and.w	r3, r3, #7936	; 0x1f00
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
 8004836:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
 8004838:	4313      	orrs	r3, r2
 800483a:	f043 0201 	orr.w	r2, r3, #1
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004848:	2b00      	cmp	r3, #0
 800484a:	d005      	beq.n	8004858 <UART001_lInit+0xfc>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004850:	f043 0220 	orr.w	r2, r3, #32
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800485e:	2b00      	cmp	r3, #0
 8004860:	d005      	beq.n	800486e <UART001_lInit+0x112>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004866:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004874:	2b00      	cmp	r3, #0
 8004876:	d005      	beq.n	8004884 <UART001_lInit+0x128>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800487c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	7f9b      	ldrb	r3, [r3, #30]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00e      	beq.n	80048aa <UART001_lInit+0x14e>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004898:	ea4f 2303 	mov.w	r3, r3, lsl #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
 800489c:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
 80048a0:	431a      	orrs	r2, r3
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80048a8:	e005      	b.n	80048b6 <UART001_lInit+0x15a>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048ae:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	7fdb      	ldrb	r3, [r3, #31]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00f      	beq.n	80048de <UART001_lInit+0x182>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80048ca:	ea4f 2303 	mov.w	r3, r3, lsl #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
 80048ce:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
 80048d2:	4313      	orrs	r3, r2
 80048d4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	7d9b      	ldrb	r3, [r3, #22]
 80048e6:	ea4f 2303 	mov.w	r3, r3, lsl #8
 80048ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 80048ee:	4313      	orrs	r3, r2
 80048f0:	f043 0202 	orr.w	r2, r3, #2
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
 80048f8:	f107 0714 	add.w	r7, r7, #20
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bc80      	pop	{r7}
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop

08004904 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
 8004904:	b480      	push	{r7}
 8004906:	b085      	sub	sp, #20
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	6852      	ldr	r2, [r2, #4]
 8004914:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
 800491a:	f04f 0001 	mov.w	r0, #1
 800491e:	fa00 f202 	lsl.w	r2, r0, r2
 8004922:	430a      	orrs	r2, r1
 8004924:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	7a1b      	ldrb	r3, [r3, #8]
 800492a:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2b03      	cmp	r3, #3
 8004930:	d810      	bhi.n	8004954 <UART001_lConfigTXPin+0x50>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	6852      	ldr	r2, [r2, #4]
 800493a:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 800493c:	68fa      	ldr	r2, [r7, #12]
 800493e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8004942:	f102 0203 	add.w	r2, r2, #3
 8004946:	f04f 0018 	mov.w	r0, #24
 800494a:	fa00 f202 	lsl.w	r2, r0, r2
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
 800494e:	430a      	orrs	r2, r1
 8004950:	611a      	str	r2, [r3, #16]
 8004952:	e04f      	b.n	80049f4 <UART001_lConfigTXPin+0xf0>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2b03      	cmp	r3, #3
 8004958:	d917      	bls.n	800498a <UART001_lConfigTXPin+0x86>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2b07      	cmp	r3, #7
 800495e:	d814      	bhi.n	800498a <UART001_lConfigTXPin+0x86>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f1a3 0304 	sub.w	r3, r3, #4
 8004966:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	6852      	ldr	r2, [r2, #4]
 8004970:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 8004978:	f102 0203 	add.w	r2, r2, #3
 800497c:	f04f 0018 	mov.w	r0, #24
 8004980:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
 8004984:	430a      	orrs	r2, r1
 8004986:	615a      	str	r2, [r3, #20]
 8004988:	e034      	b.n	80049f4 <UART001_lConfigTXPin+0xf0>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2b07      	cmp	r3, #7
 800498e:	d917      	bls.n	80049c0 <UART001_lConfigTXPin+0xbc>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2b0b      	cmp	r3, #11
 8004994:	d814      	bhi.n	80049c0 <UART001_lConfigTXPin+0xbc>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f1a3 0308 	sub.w	r3, r3, #8
 800499c:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	6852      	ldr	r2, [r2, #4]
 80049a6:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80049ae:	f102 0203 	add.w	r2, r2, #3
 80049b2:	f04f 0018 	mov.w	r0, #24
 80049b6:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 80049ba:	430a      	orrs	r2, r1
 80049bc:	619a      	str	r2, [r3, #24]
 80049be:	e019      	b.n	80049f4 <UART001_lConfigTXPin+0xf0>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2b0b      	cmp	r3, #11
 80049c4:	d916      	bls.n	80049f4 <UART001_lConfigTXPin+0xf0>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2b0f      	cmp	r3, #15
 80049ca:	d813      	bhi.n	80049f4 <UART001_lConfigTXPin+0xf0>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f1a3 030c 	sub.w	r3, r3, #12
 80049d2:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	6852      	ldr	r2, [r2, #4]
 80049dc:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
 80049de:	68fa      	ldr	r2, [r7, #12]
 80049e0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
 80049e4:	f102 0203 	add.w	r2, r2, #3
 80049e8:	f04f 0018 	mov.w	r0, #24
 80049ec:	fa00 f202 	lsl.w	r2, r0, r2
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
 80049f0:	430a      	orrs	r2, r1
 80049f2:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
 80049f4:	f107 0714 	add.w	r7, r7, #20
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bc80      	pop	{r7}
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop

08004a00 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b085      	sub	sp, #20
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
 8004a08:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a0c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a14:	d506      	bpl.n	8004a24 <UART001_labsRealType+0x24>
		return_value = -Number;
 8004a16:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a1a:	eef1 7a67 	vneg.f32	s15, s15
 8004a1e:	edc7 7a03 	vstr	s15, [r7, #12]
 8004a22:	e001      	b.n	8004a28 <UART001_labsRealType+0x28>
	}
	else{
		return_value = Number;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
 8004a28:	68fb      	ldr	r3, [r7, #12]
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f107 0714 	add.w	r7, r7, #20
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bc80      	pop	{r7}
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop

08004a38 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	ed2d 8b02 	vpush	{d8}
 8004a3e:	b0ae      	sub	sp, #184	; 0xb8
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
 8004a48:	f04f 0300 	mov.w	r3, #0
 8004a4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t brg_pdiv = 0x00U;
 8004a50:	f04f 0300 	mov.w	r3, #0
 8004a54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	uint32_t divisor_in = BaudRate ;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
 8004a5e:	f04f 0300 	mov.w	r3, #0
 8004a62:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
 8004a66:	f04f 0300 	mov.w	r3, #0
 8004a6a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	uint32_t temp = 0U;
 8004a6e:	f04f 0300 	mov.w	r3, #0
 8004a72:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
 8004a74:	f642 53c6 	movw	r3, #11718	; 0x2dc6
 8004a78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
 8004a7c:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8004a80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a84:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8004a88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a8c:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8004a90:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
 8004a94:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8004a98:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8004a9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004aa4:	dd12      	ble.n	8004acc <UART001_lConfigureBaudRate+0x94>
	{
		max = UART001_MAX_VALUE;
 8004aa6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004aaa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		swapped = 1U;
 8004aae:	f04f 0301 	mov.w	r3, #1
 8004ab2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		temp = divisor_in;
 8004ab6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004aba:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
 8004abc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004ac0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		dividend_in = temp;
 8004ac4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004ac6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004aca:	e007      	b.n	8004adc <UART001_lConfigureBaudRate+0xa4>
	}
	else
	{
		swapped = 0U;
 8004acc:	f04f 0300 	mov.w	r3, #0
 8004ad0:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		max = UART001_MAX_VALUE;
 8004ad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ad8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	}
	/*Init parameters*/
	loop_cnt = 0U;
 8004adc:	f04f 0300 	mov.w	r3, #0
 8004ae0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	array_count = 0U;
 8004ae4:	f04f 0300 	mov.w	r3, #0
 8004ae8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	array_count_1 = 0U;
 8004aec:	f04f 0300 	mov.w	r3, #0
 8004af0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	divisor[0] = divisor_in;
 8004af4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004af8:	663b      	str	r3, [r7, #96]	; 0x60
	remainder[0] = dividend_in;
 8004afa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004afe:	643b      	str	r3, [r7, #64]	; 0x40
	divisor_array[0] = 1U;
 8004b00:	f04f 0301 	mov.w	r3, #1
 8004b04:	633b      	str	r3, [r7, #48]	; 0x30
	dividend_array[0] = 0U;
 8004b06:	f04f 0300 	mov.w	r3, #0
 8004b0a:	623b      	str	r3, [r7, #32]
	do {
			++loop_cnt;
 8004b0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b10:	f103 0301 	add.w	r3, r3, #1
 8004b14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			array_count_2 = array_count_1; /* on first loop is not used */
 8004b18:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b1c:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
 8004b1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b22:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			array_count = loop_cnt % 4U;
 8004b26:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b2a:	f003 0303 	and.w	r3, r3, #3
 8004b2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
			dividend[array_count] = divisor[array_count_1];
 8004b32:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b36:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b3a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004b3e:	18cb      	adds	r3, r1, r3
 8004b40:	f853 2c58 	ldr.w	r2, [r3, #-88]
 8004b44:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b48:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b4c:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004b50:	18cb      	adds	r3, r1, r3
 8004b52:	f843 2c68 	str.w	r2, [r3, #-104]
			
			divisor[array_count] = remainder[array_count_1];
 8004b56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b5a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b5e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004b62:	18d3      	adds	r3, r2, r3
 8004b64:	f853 2c78 	ldr.w	r2, [r3, #-120]
 8004b68:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b70:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004b74:	18cb      	adds	r3, r1, r3
 8004b76:	f843 2c58 	str.w	r2, [r3, #-88]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
 8004b7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b82:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004b86:	18d3      	adds	r3, r2, r3
 8004b88:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8004b8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004b90:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004b94:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004b98:	18cb      	adds	r3, r1, r3
 8004b9a:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8004b9e:	fbb2 f2f3 	udiv	r2, r2, r3
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
 8004ba2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004ba6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004baa:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004bae:	18cb      	adds	r3, r1, r3
 8004bb0:	f843 2ca8 	str.w	r2, [r3, #-168]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
 8004bb4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004bb8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004bbc:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004bc0:	18d3      	adds	r3, r2, r3
 8004bc2:	f853 2c68 	ldr.w	r2, [r3, #-104]
 8004bc6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004bca:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004bce:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004bd2:	18cb      	adds	r3, r1, r3
 8004bd4:	f853 3c58 	ldr.w	r3, [r3, #-88]
 8004bd8:	fbb2 f1f3 	udiv	r1, r2, r3
 8004bdc:	fb03 f301 	mul.w	r3, r3, r1
 8004be0:	1ad2      	subs	r2, r2, r3
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
 8004be2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004be6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004bea:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004bee:	18cb      	adds	r3, r1, r3
 8004bf0:	f843 2c78 	str.w	r2, [r3, #-120]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
 8004bf4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d105      	bne.n	8004c08 <UART001_lConfigureBaudRate+0x1d0>
			{ 
				divisor_array[1] = div_array[1];
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	637b      	str	r3, [r7, #52]	; 0x34
				dividend_array[1] = 1U;
 8004c00:	f04f 0301 	mov.w	r3, #1
 8004c04:	627b      	str	r3, [r7, #36]	; 0x24
 8004c06:	e04b      	b.n	8004ca0 <UART001_lConfigureBaudRate+0x268>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8004c08:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004c0c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004c10:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004c14:	18d3      	adds	r3, r2, r3
 8004c16:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8004c1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004c22:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004c26:	18cb      	adds	r3, r1, r3
 8004c28:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8004c2c:	fb03 f202 	mul.w	r2, r3, r2
				       divisor_array[array_count_2];
 8004c30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c32:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004c36:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004c3a:	18cb      	adds	r3, r1, r3
 8004c3c:	f853 3c88 	ldr.w	r3, [r3, #-136]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
 8004c40:	18d2      	adds	r2, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
 8004c42:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004c46:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004c4a:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004c4e:	18cb      	adds	r3, r1, r3
 8004c50:	f843 2c88 	str.w	r2, [r3, #-136]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8004c54:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004c58:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004c5c:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004c60:	18d3      	adds	r3, r2, r3
 8004c62:	f853 2ca8 	ldr.w	r2, [r3, #-168]
 8004c66:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c6a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004c6e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004c72:	18cb      	adds	r3, r1, r3
 8004c74:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8004c78:	fb03 f202 	mul.w	r2, r3, r2
				       dividend_array[array_count_2];
 8004c7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004c82:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004c86:	18cb      	adds	r3, r1, r3
 8004c88:	f853 3c98 	ldr.w	r3, [r3, #-152]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
 8004c8c:	18d2      	adds	r2, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
 8004c8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004c92:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004c96:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004c9a:	18cb      	adds	r3, r1, r3
 8004c9c:	f843 2c98 	str.w	r2, [r3, #-152]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
 8004ca0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004ca4:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004ca8:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004cac:	18d3      	adds	r3, r2, r3
 8004cae:	f853 2c98 	ldr.w	r2, [r3, #-152]
 8004cb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	f240 80df 	bls.w	8004e7a <UART001_lConfigureBaudRate+0x442>
			{
				divisor1 = divisor_array[array_count_1];
 8004cbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004cc0:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004cc4:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004cc8:	18cb      	adds	r3, r1, r3
 8004cca:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8004cce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
				dividend1 = dividend_array[array_count_1];
 8004cd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004cd6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004cda:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004cde:	18d3      	adds	r3, r2, r3
 8004ce0:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8004ce4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				frac = (max - dividend_array[array_count_2]) / \
 8004ce8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cea:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004cee:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004cf2:	18cb      	adds	r3, r1, r3
 8004cf4:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8004cf8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8004cfc:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
 8004cfe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004d02:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004d06:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004d0a:	18cb      	adds	r3, r1, r3
 8004d0c:	f853 3c98 	ldr.w	r3, [r3, #-152]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
 8004d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d14:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8004d16:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004d1a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004d22:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004d26:	18d3      	adds	r3, r2, r3
 8004d28:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8004d2c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004d2e:	fb02 f203 	mul.w	r2, r2, r3
				                                divisor_array[array_count-2U];
 8004d32:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004d36:	f1a3 0302 	sub.w	r3, r3, #2
 8004d3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004d3e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004d42:	18cb      	adds	r3, r1, r3
 8004d44:	f853 3c88 	ldr.w	r3, [r3, #-136]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
 8004d48:	18d3      	adds	r3, r2, r3
 8004d4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8004d4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004d52:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d56:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004d5a:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004d5e:	18d3      	adds	r3, r2, r3
 8004d60:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8004d64:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004d66:	fb02 f203 	mul.w	r2, r2, r3
				                               dividend_array[array_count_2];
 8004d6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d6c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004d70:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004d74:	18cb      	adds	r3, r1, r3
 8004d76:	f853 3c98 	ldr.w	r3, [r3, #-152]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
 8004d7a:	18d3      	adds	r3, r2, r3
 8004d7c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
 8004d80:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d013      	beq.n	8004db0 <UART001_lConfigureBaudRate+0x378>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
 8004d88:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004d8c:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
 8004d8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004d92:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
						dividend1 = temp;
 8004d96:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004d98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
 8004d9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004da0:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
 8004da2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004da6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
						dividend2 = temp;
 8004daa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004dac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
 8004db0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d003      	beq.n	8004dc0 <UART001_lConfigureBaudRate+0x388>
 8004db8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d108      	bne.n	8004dd2 <UART001_lConfigureBaudRate+0x39a>
					fdr_step = divisor2;
 8004dc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004dc4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend2;
 8004dc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004dcc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004dd0:	e04e      	b.n	8004e70 <UART001_lConfigureBaudRate+0x438>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
 8004dd2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d003      	beq.n	8004de2 <UART001_lConfigureBaudRate+0x3aa>
 8004dda:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d108      	bne.n	8004df4 <UART001_lConfigureBaudRate+0x3bc>
					fdr_step = divisor1;
 8004de2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004de6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = dividend1;
 8004dea:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004dee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004df2:	e03d      	b.n	8004e70 <UART001_lConfigureBaudRate+0x438>
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
 8004df4:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8004df8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004dfc:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8004e00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e04:	eec7 7a27 	vdiv.f32	s15, s14, s15
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8004e08:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8004e0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e10:	ee17 0a90 	vmov	r0, s15
 8004e14:	f7ff fdf4 	bl	8004a00 <UART001_labsRealType>
 8004e18:	ee08 0a10 	vmov	s16, r0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
 8004e1c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8004e20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e24:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8004e28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e2c:	eec7 7a27 	vdiv.f32	s15, s14, s15
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
 8004e30:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8004e34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e38:	ee17 0a90 	vmov	r0, s15
 8004e3c:	f7ff fde0 	bl	8004a00 <UART001_labsRealType>
 8004e40:	ee07 0a90 	vmov	s15, r0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
 8004e44:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e4c:	dd08      	ble.n	8004e60 <UART001_lConfigureBaudRate+0x428>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
 8004e4e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004e52:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend2;
 8004e56:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004e5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e5e:	e007      	b.n	8004e70 <UART001_lConfigureBaudRate+0x438>
					}else {
						fdr_step = divisor1;
 8004e60:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004e64:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
						brg_pdiv = dividend1;
 8004e68:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004e6c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
					}
				}
				do_while_break = 0x05U;
 8004e70:	f04f 0305 	mov.w	r3, #5
 8004e74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004e78:	e032      	b.n	8004ee0 <UART001_lConfigureBaudRate+0x4a8>
			}
			else if (remainder[array_count]== 0U) 
 8004e7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004e7e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004e82:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004e86:	18d3      	adds	r3, r2, r3
 8004e88:	f853 3c78 	ldr.w	r3, [r3, #-120]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d127      	bne.n	8004ee0 <UART001_lConfigureBaudRate+0x4a8>
			{
				fdr_step = divisor_array[array_count];
 8004e90:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004e94:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004e98:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8004e9c:	18cb      	adds	r3, r1, r3
 8004e9e:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8004ea2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
				brg_pdiv = dividend_array[array_count];
 8004ea6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004eaa:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8004eae:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8004eb2:	18d3      	adds	r3, r2, r3
 8004eb4:	f853 3c98 	ldr.w	r3, [r3, #-152]
 8004eb8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				if (swapped)
 8004ebc:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d009      	beq.n	8004ed8 <UART001_lConfigureBaudRate+0x4a0>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
 8004ec4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004ec8:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
 8004eca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004ece:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
					brg_pdiv = temp;
 8004ed2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004ed4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
				}
				do_while_break = 0x05U;
 8004ed8:	f04f 0305 	mov.w	r3, #5
 8004edc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
 8004ee0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ee4:	2b05      	cmp	r3, #5
 8004ee6:	f47f ae11 	bne.w	8004b0c <UART001_lConfigureBaudRate+0xd4>

	if(fdr_step >= UART001_MAX_VALUE)
 8004eea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004eee:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8004ef2:	429a      	cmp	r2, r3
 8004ef4:	d903      	bls.n	8004efe <UART001_lConfigureBaudRate+0x4c6>
	{
	   fdr_step = 1023U;
 8004ef6:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8004efa:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	}

	*Step = fdr_step;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004f04:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
 8004f06:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004f0a:	f103 32ff 	add.w	r2, r3, #4294967295
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	601a      	str	r2, [r3, #0]
}
 8004f12:	f107 07b8 	add.w	r7, r7, #184	; 0xb8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	ecbd 8b02 	vpop	{d8}
 8004f1c:	bd80      	pop	{r7, pc}
 8004f1e:	bf00      	nop

08004f20 <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
	  /* Reset the Peripheral*/
   #if defined(UART001_PER0_USIC0_ENABLED)
	  RESET001_DeassertReset(PER0_USIC0);
   #endif
   #if defined(UART001_PER1_USIC1_ENABLED)
	  RESET001_DeassertReset(PER1_USIC1); 
 8004f26:	f04f 0080 	mov.w	r0, #128	; 0x80
 8004f2a:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8004f2e:	f000 ff2f 	bl	8005d90 <RESET001_DeassertReset>
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8004f32:	f04f 0300 	mov.w	r3, #0
 8004f36:	607b      	str	r3, [r7, #4]
 8004f38:	e021      	b.n	8004f7e <UART001_Init+0x5e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
 8004f3a:	f240 0330 	movw	r3, #48	; 0x30
 8004f3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f48:	7d1b      	ldrb	r3, [r3, #20]
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d109      	bne.n	8004f62 <UART001_Init+0x42>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
 8004f4e:	f240 0330 	movw	r3, #48	; 0x30
 8004f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f7ff fcd1 	bl	8004904 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
 8004f62:	f240 0330 	movw	r3, #48	; 0x30
 8004f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f70:	4618      	mov	r0, r3
 8004f72:	f7ff fbf3 	bl	800475c <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f103 0301 	add.w	r3, r3, #1
 8004f7c:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d0da      	beq.n	8004f3a <UART001_Init+0x1a>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
 8004f84:	f107 0708 	add.w	r7, r7, #8
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
 8004f94:	f107 070c 	add.w	r7, r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bc80      	pop	{r7}
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop

08004fa0 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b08a      	sub	sp, #40	; 0x28
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	71fa      	strb	r2, [r7, #7]
 8004fac:	71bb      	strb	r3, [r7, #6]
   uint32_t Brg_Pdiv = 0x00U;
 8004fae:	f04f 0300 	mov.w	r3, #0
 8004fb2:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
 8004fb4:	f04f 0300 	mov.w	r3, #0
 8004fb8:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
 8004fc0:	f04f 0305 	mov.w	r3, #5
 8004fc4:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
 8004fc6:	6a3b      	ldr	r3, [r7, #32]
 8004fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
 8004fd0:	6a3b      	ldr	r3, [r7, #32]
 8004fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fd4:	f003 0302 	and.w	r3, r3, #2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
 8004fd8:	ea4f 0353 	mov.w	r3, r3, lsr #1
 8004fdc:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
 8004fde:	69fa      	ldr	r2, [r7, #28]
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d15b      	bne.n	80050a0 <UART001_Configure+0x100>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
 8004fe8:	6a3b      	ldr	r3, [r7, #32]
 8004fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fec:	f023 0202 	bic.w	r2, r3, #2
 8004ff0:	6a3b      	ldr	r3, [r7, #32]
 8004ff2:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
 8004ff4:	f107 0214 	add.w	r2, r7, #20
 8004ff8:	f107 0310 	add.w	r3, r7, #16
 8004ffc:	68b8      	ldr	r0, [r7, #8]
 8004ffe:	4611      	mov	r1, r2
 8005000:	461a      	mov	r2, r3
 8005002:	f7ff fd19 	bl	8004a38 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 8005006:	6a3b      	ldr	r3, [r7, #32]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800500e:	f023 0303 	bic.w	r3, r3, #3
 8005012:	6a3a      	ldr	r2, [r7, #32]
 8005014:	6113      	str	r3, [r2, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
 8005016:	6a3b      	ldr	r3, [r7, #32]
 8005018:	691a      	ldr	r2, [r3, #16]
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8005020:	ea4f 5393 	mov.w	r3, r3, lsr #22
 8005024:	431a      	orrs	r2, r3
 8005026:	6a3b      	ldr	r3, [r7, #32]
 8005028:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
 800502a:	6a3b      	ldr	r3, [r7, #32]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8005032:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005036:	6a3a      	ldr	r2, [r7, #32]
 8005038:	6153      	str	r3, [r2, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 800503a:	6a3b      	ldr	r3, [r7, #32]
 800503c:	695a      	ldr	r2, [r3, #20]
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	ea4f 4103 	mov.w	r1, r3, lsl #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
 8005044:	f04f 0300 	mov.w	r3, #0
 8005048:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 800504c:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
 800504e:	431a      	orrs	r2, r3
 8005050:	6a3b      	ldr	r3, [r7, #32]
 8005052:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
 8005054:	6a3b      	ldr	r3, [r7, #32]
 8005056:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005058:	f023 0202 	bic.w	r2, r3, #2
 800505c:	6a3b      	ldr	r3, [r7, #32]
 800505e:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
 8005060:	6a3b      	ldr	r3, [r7, #32]
 8005062:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
 8005064:	79bb      	ldrb	r3, [r7, #6]
 8005066:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800506a:	f003 0302 	and.w	r3, r3, #2
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
 800506e:	431a      	orrs	r2, r3
 8005070:	6a3b      	ldr	r3, [r7, #32]
 8005072:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
 8005074:	6a3b      	ldr	r3, [r7, #32]
 8005076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005078:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800507c:	6a3b      	ldr	r3, [r7, #32]
 800507e:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 8005080:	6a3b      	ldr	r3, [r7, #32]
 8005082:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
 8005084:	79fb      	ldrb	r3, [r7, #7]
 8005086:	ea4f 2303 	mov.w	r3, r3, lsl #8
 800508a:	f403 7340 	and.w	r3, r3, #768	; 0x300
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
 800508e:	4313      	orrs	r3, r2
 8005090:	f043 0202 	orr.w	r2, r3, #2
 8005094:	6a3b      	ldr	r3, [r7, #32]
 8005096:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
 8005098:	f04f 0300 	mov.w	r3, #0
 800509c:	627b      	str	r3, [r7, #36]	; 0x24
 800509e:	e002      	b.n	80050a6 <UART001_Configure+0x106>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
 80050a0:	f04f 0303 	mov.w	r3, #3
 80050a4:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
 80050a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	f107 0728 	add.w	r7, r7, #40	; 0x28
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop

080050b4 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
 80050b4:	b480      	push	{r7}
 80050b6:	b087      	sub	sp, #28
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 80050c0:	f04f 0300 	mov.w	r3, #0
 80050c4:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	7fdb      	ldrb	r3, [r3, #31]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d01f      	beq.n	8005114 <UART001_ReadDataMultiple+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 80050d4:	e011      	b.n	80050fa <UART001_ReadDataMultiple+0x46>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80050dc:	b29a      	uxth	r2, r3
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	801a      	strh	r2, [r3, #0]
		Count--;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80050e8:	607b      	str	r3, [r7, #4]
		ReadCount++;
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	f103 0301 	add.w	r3, r3, #1
 80050f0:	617b      	str	r3, [r7, #20]
		DataPtr++;
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	f103 0302 	add.w	r3, r3, #2
 80050f8:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005100:	f003 0308 	and.w	r3, r3, #8
 8005104:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8005108:	2b00      	cmp	r3, #0
 800510a:	d10c      	bne.n	8005126 <UART001_ReadDataMultiple+0x72>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d1e1      	bne.n	80050d6 <UART001_ReadDataMultiple+0x22>
 8005112:	e008      	b.n	8005126 <UART001_ReadDataMultiple+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005118:	b29a      	uxth	r2, r3
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f103 0301 	add.w	r3, r3, #1
 8005124:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
 8005126:	697b      	ldr	r3, [r7, #20]
}
 8005128:	4618      	mov	r0, r3
 800512a:	f107 071c 	add.w	r7, r7, #28
 800512e:	46bd      	mov	sp, r7
 8005130:	bc80      	pop	{r7}
 8005132:	4770      	bx	lr

08005134 <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
 8005134:	b480      	push	{r7}
 8005136:	b087      	sub	sp, #28
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
 8005140:	f04f 0300 	mov.w	r3, #0
 8005144:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	7fdb      	ldrb	r3, [r3, #31]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d01f      	beq.n	8005194 <UART001_ReadDataBytes+0x60>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 8005154:	e011      	b.n	800517a <UART001_ReadDataBytes+0x46>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 800515c:	b2da      	uxtb	r2, r3
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	701a      	strb	r2, [r3, #0]
		Count--;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f103 33ff 	add.w	r3, r3, #4294967295
 8005168:	607b      	str	r3, [r7, #4]
		ReadCount++;
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	f103 0301 	add.w	r3, r3, #1
 8005170:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8005172:	68bb      	ldr	r3, [r7, #8]
 8005174:	f103 0301 	add.w	r3, r3, #1
 8005178:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005180:	f003 0308 	and.w	r3, r3, #8
 8005184:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10c      	bne.n	80051a6 <UART001_ReadDataBytes+0x72>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1e1      	bne.n	8005156 <UART001_ReadDataBytes+0x22>
 8005192:	e008      	b.n	80051a6 <UART001_ReadDataBytes+0x72>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005198:	b2da      	uxtb	r2, r3
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	f103 0301 	add.w	r3, r3, #1
 80051a4:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
 80051a6:	697b      	ldr	r3, [r7, #20]
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	f107 071c 	add.w	r7, r7, #28
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bc80      	pop	{r7}
 80051b2:	4770      	bx	lr

080051b4 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
 80051b4:	b480      	push	{r7}
 80051b6:	b087      	sub	sp, #28
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	60f8      	str	r0, [r7, #12]
 80051bc:	60b9      	str	r1, [r7, #8]
 80051be:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 80051c0:	f04f 0300 	mov.w	r3, #0
 80051c4:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	7f9b      	ldrb	r3, [r3, #30]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d01f      	beq.n	8005214 <UART001_WriteDataMultiple+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80051d4:	e011      	b.n	80051fa <UART001_WriteDataMultiple+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	881b      	ldrh	r3, [r3, #0]
 80051da:	461a      	mov	r2, r3
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f103 33ff 	add.w	r3, r3, #4294967295
 80051e8:	607b      	str	r3, [r7, #4]
		WriteCount++;
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	f103 0301 	add.w	r3, r3, #1
 80051f0:	617b      	str	r3, [r7, #20]
		DataPtr++;
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	f103 0302 	add.w	r3, r3, #2
 80051f8:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005200:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005204:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8005208:	2b00      	cmp	r3, #0
 800520a:	d113      	bne.n	8005234 <UART001_WriteDataMultiple+0x80>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d1e1      	bne.n	80051d6 <UART001_WriteDataMultiple+0x22>
 8005212:	e00f      	b.n	8005234 <UART001_WriteDataMultiple+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005218:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800521c:	2b00      	cmp	r3, #0
 800521e:	d109      	bne.n	8005234 <UART001_WriteDataMultiple+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	881b      	ldrh	r3, [r3, #0]
 8005224:	461a      	mov	r2, r3
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	f103 0301 	add.w	r3, r3, #1
 8005232:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 8005234:	697b      	ldr	r3, [r7, #20]
}
 8005236:	4618      	mov	r0, r3
 8005238:	f107 071c 	add.w	r7, r7, #28
 800523c:	46bd      	mov	sp, r7
 800523e:	bc80      	pop	{r7}
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop

08005244 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
 8005244:	b480      	push	{r7}
 8005246:	b087      	sub	sp, #28
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
 8005250:	f04f 0300 	mov.w	r3, #0
 8005254:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	7f9b      	ldrb	r3, [r3, #30]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d01f      	beq.n	80052a4 <UART001_WriteDataBytes+0x60>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 8005264:	e011      	b.n	800528a <UART001_WriteDataBytes+0x46>
	  {
		UartRegs->IN[0] = *DataPtr;
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	781b      	ldrb	r3, [r3, #0]
 800526a:	461a      	mov	r2, r3
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		Count--;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f103 33ff 	add.w	r3, r3, #4294967295
 8005278:	607b      	str	r3, [r7, #4]
		WriteCount++;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	f103 0301 	add.w	r3, r3, #1
 8005280:	617b      	str	r3, [r7, #20]
		DataPtr++;
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	f103 0301 	add.w	r3, r3, #1
 8005288:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8005290:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005294:	ea4f 3313 	mov.w	r3, r3, lsr #12
 8005298:	2b00      	cmp	r3, #0
 800529a:	d113      	bne.n	80052c4 <UART001_WriteDataBytes+0x80>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d1e1      	bne.n	8005266 <UART001_WriteDataBytes+0x22>
 80052a2:	e00f      	b.n	80052c4 <UART001_WriteDataBytes+0x80>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d109      	bne.n	80052c4 <UART001_WriteDataBytes+0x80>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	461a      	mov	r2, r3
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		WriteCount++; 
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	f103 0301 	add.w	r3, r3, #1
 80052c2:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
 80052c4:	697b      	ldr	r3, [r7, #20]
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	f107 071c 	add.w	r7, r7, #28
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bc80      	pop	{r7}
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop

080052d4 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b087      	sub	sp, #28
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	460b      	mov	r3, r1
 80052de:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)UART001_RESET;
 80052e0:	f04f 0301 	mov.w	r3, #1
 80052e4:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 80052e6:	f04f 0300 	mov.w	r3, #0
 80052ea:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 80052f2:	78fb      	ldrb	r3, [r7, #3]
 80052f4:	2b0f      	cmp	r3, #15
 80052f6:	d80b      	bhi.n	8005310 <UART001_GetFlagStatus+0x3c>
  {
    TempValue = UartRegs->PSR_ASCMode;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052fc:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 80052fe:	78fb      	ldrb	r3, [r7, #3]
 8005300:	f04f 0201 	mov.w	r2, #1
 8005304:	fa02 f303 	lsl.w	r3, r2, r3
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	4013      	ands	r3, r2
 800530c:	613b      	str	r3, [r7, #16]
 800530e:	e01f      	b.n	8005350 <UART001_GetFlagStatus+0x7c>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 8005310:	78fb      	ldrb	r3, [r7, #3]
 8005312:	2b12      	cmp	r3, #18
 8005314:	d80e      	bhi.n	8005334 <UART001_GetFlagStatus+0x60>
  {
    TempValue = UartRegs->TRBSR;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800531c:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
 800531e:	78fb      	ldrb	r3, [r7, #3]
 8005320:	f1a3 0310 	sub.w	r3, r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8005324:	f04f 0201 	mov.w	r2, #1
 8005328:	fa02 f303 	lsl.w	r3, r2, r3
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	4013      	ands	r3, r2
 8005330:	613b      	str	r3, [r7, #16]
 8005332:	e00d      	b.n	8005350 <UART001_GetFlagStatus+0x7c>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800533a:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
 800533c:	78fb      	ldrb	r3, [r7, #3]
 800533e:	f1a3 030b 	sub.w	r3, r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
 8005342:	f04f 0201 	mov.w	r2, #1
 8005346:	fa02 f303 	lsl.w	r3, r2, r3
 800534a:	693a      	ldr	r2, [r7, #16]
 800534c:	4013      	ands	r3, r2
 800534e:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d002      	beq.n	800535c <UART001_GetFlagStatus+0x88>
  {
    Status = (status_t)UART001_SET;
 8005356:	f04f 0302 	mov.w	r3, #2
 800535a:	617b      	str	r3, [r7, #20]
  }
  return Status;
 800535c:	697b      	ldr	r3, [r7, #20]
}
 800535e:	4618      	mov	r0, r3
 8005360:	f107 071c 	add.w	r7, r7, #28
 8005364:	46bd      	mov	sp, r7
 8005366:	bc80      	pop	{r7}
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop

0800536c <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	460b      	mov	r3, r1
 8005376:	70fb      	strb	r3, [r7, #3]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
 800537e:	78fb      	ldrb	r3, [r7, #3]
 8005380:	2b0f      	cmp	r3, #15
 8005382:	d80a      	bhi.n	800539a <UART001_ClearFlag+0x2e>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005388:	78fb      	ldrb	r3, [r7, #3]
 800538a:	f04f 0101 	mov.w	r1, #1
 800538e:	fa01 f303 	lsl.w	r3, r1, r3
 8005392:	431a      	orrs	r2, r3
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	64da      	str	r2, [r3, #76]	; 0x4c
 8005398:	e01f      	b.n	80053da <UART001_ClearFlag+0x6e>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
 800539a:	78fb      	ldrb	r3, [r7, #3]
 800539c:	2b12      	cmp	r3, #18
 800539e:	d80e      	bhi.n	80053be <UART001_ClearFlag+0x52>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
 80053a6:	78fb      	ldrb	r3, [r7, #3]
 80053a8:	f1a3 0310 	sub.w	r3, r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80053ac:	f04f 0101 	mov.w	r1, #1
 80053b0:	fa01 f303 	lsl.w	r3, r1, r3
 80053b4:	431a      	orrs	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
 80053bc:	e00d      	b.n	80053da <UART001_ClearFlag+0x6e>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
 80053c4:	78fb      	ldrb	r3, [r7, #3]
 80053c6:	f1a3 030b 	sub.w	r3, r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
 80053ca:	f04f 0101 	mov.w	r1, #1
 80053ce:	fa01 f303 	lsl.w	r3, r1, r3
 80053d2:	431a      	orrs	r2, r3
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
 80053da:	f107 0714 	add.w	r7, r7, #20
 80053de:	46bd      	mov	sp, r7
 80053e0:	bc80      	pop	{r7}
 80053e2:	4770      	bx	lr

080053e4 <NVIC_GetPriorityGrouping>:
  The function reads the priority grouping field from the NVIC Interrupt Controller.

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80053e4:	b480      	push	{r7}
 80053e6:	af00      	add	r7, sp, #0
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 80053e8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80053ec:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80053f0:	68db      	ldr	r3, [r3, #12]
 80053f2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80053f6:	ea4f 2313 	mov.w	r3, r3, lsr #8
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bc80      	pop	{r7}
 8005400:	4770      	bx	lr
 8005402:	bf00      	nop

08005404 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	4603      	mov	r3, r0
 800540c:	6039      	str	r1, [r7, #0]
 800540e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8005410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005414:	2b00      	cmp	r3, #0
 8005416:	da10      	bge.n	800543a <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8005418:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800541c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005420:	79fa      	ldrb	r2, [r7, #7]
 8005422:	f002 020f 	and.w	r2, r2, #15
 8005426:	f1a2 0104 	sub.w	r1, r2, #4
 800542a:	683a      	ldr	r2, [r7, #0]
 800542c:	b2d2      	uxtb	r2, r2
 800542e:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8005432:	b2d2      	uxtb	r2, r2
 8005434:	185b      	adds	r3, r3, r1
 8005436:	761a      	strb	r2, [r3, #24]
 8005438:	e00d      	b.n	8005456 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800543a:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 800543e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005442:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8005446:	683a      	ldr	r2, [r7, #0]
 8005448:	b2d2      	uxtb	r2, r2
 800544a:	ea4f 0282 	mov.w	r2, r2, lsl #2
 800544e:	b2d2      	uxtb	r2, r2
 8005450:	185b      	adds	r3, r3, r1
 8005452:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005456:	f107 070c 	add.w	r7, r7, #12
 800545a:	46bd      	mov	sp, r7
 800545c:	bc80      	pop	{r7}
 800545e:	4770      	bx	lr

08005460 <NVIC_EncodePriority>:
    \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
    \param [in]       SubPriority  Subpriority value (starting from 0).
    \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005460:	b480      	push	{r7}
 8005462:	b089      	sub	sp, #36	; 0x24
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f003 0307 	and.w	r3, r3, #7
 8005472:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	f1c3 0307 	rsb	r3, r3, #7
 800547a:	2b06      	cmp	r3, #6
 800547c:	bf28      	it	cs
 800547e:	2306      	movcs	r3, #6
 8005480:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8005482:	69fb      	ldr	r3, [r7, #28]
 8005484:	f103 0306 	add.w	r3, r3, #6
 8005488:	2b06      	cmp	r3, #6
 800548a:	d903      	bls.n	8005494 <NVIC_EncodePriority+0x34>
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005492:	e001      	b.n	8005498 <NVIC_EncodePriority+0x38>
 8005494:	f04f 0300 	mov.w	r3, #0
 8005498:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 800549a:	69bb      	ldr	r3, [r7, #24]
 800549c:	f04f 0201 	mov.w	r2, #1
 80054a0:	fa02 f303 	lsl.w	r3, r2, r3
 80054a4:	f103 33ff 	add.w	r3, r3, #4294967295
 80054a8:	461a      	mov	r2, r3
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	401a      	ands	r2, r3
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	fa02 f203 	lsl.w	r2, r2, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	f04f 0101 	mov.w	r1, #1
 80054ba:	fa01 f303 	lsl.w	r3, r1, r3
 80054be:	f103 33ff 	add.w	r3, r3, #4294967295
 80054c2:	4619      	mov	r1, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 80054c8:	4313      	orrs	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
         );
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bc80      	pop	{r7}
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop

080054d8 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b082      	sub	sp, #8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f103 32ff 	add.w	r2, r3, #4294967295
 80054e6:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d902      	bls.n	80054f4 <SysTick_Config+0x1c>
 80054ee:	f04f 0301 	mov.w	r3, #1
 80054f2:	e01d      	b.n	8005530 <SysTick_Config+0x58>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 80054f4:	f24e 0310 	movw	r3, #57360	; 0xe010
 80054f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	f102 32ff 	add.w	r2, r2, #4294967295
 8005502:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 8005504:	f04f 30ff 	mov.w	r0, #4294967295
 8005508:	f04f 013f 	mov.w	r1, #63	; 0x3f
 800550c:	f7ff ff7a 	bl	8005404 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8005510:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005514:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005518:	f04f 0200 	mov.w	r2, #0
 800551c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800551e:	f24e 0310 	movw	r3, #57360	; 0xe010
 8005522:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8005526:	f04f 0207 	mov.w	r2, #7
 800552a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800552c:	f04f 0300 	mov.w	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	f107 0708 	add.w	r7, r7, #8
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop

0800553c <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
 800553c:	b480      	push	{r7}
 800553e:	b087      	sub	sp, #28
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
 8005544:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005548:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005552:	189b      	adds	r3, r3, r2
 8005554:	f103 0308 	add.w	r3, r3, #8
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
 800555c:	f640 03dc 	movw	r3, #2268	; 0x8dc
 8005560:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d10d      	bne.n	8005586 <SYSTM001_lInsertTimerList+0x4a>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005570:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005574:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005578:	18d2      	adds	r2, r2, r3
 800557a:	f640 03dc 	movw	r3, #2268	; 0x8dc
 800557e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005582:	601a      	str	r2, [r3, #0]
 8005584:	e0de      	b.n	8005744 <SYSTM001_lInsertTimerList+0x208>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
 8005586:	f640 03dc 	movw	r3, #2268	; 0x8dc
 800558a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 8005596:	e0d1      	b.n	800573c <SYSTM001_lInsertTimerList+0x200>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	f280 809c 	bge.w	80056e2 <SYSTM001_lInsertTimerList+0x1a6>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	69db      	ldr	r3, [r3, #28]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d02e      	beq.n	8005610 <SYSTM001_lInsertTimerList+0xd4>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	69da      	ldr	r2, [r3, #28]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	ea4f 1143 	mov.w	r1, r3, lsl #5
 80055bc:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80055c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055c4:	18cb      	adds	r3, r1, r3
 80055c6:	6193      	str	r3, [r2, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	69da      	ldr	r2, [r3, #28]
 80055cc:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80055d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055d4:	6879      	ldr	r1, [r7, #4]
 80055d6:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80055da:	185b      	adds	r3, r3, r1
 80055dc:	f103 031c 	add.w	r3, r3, #28
 80055e0:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
 80055e2:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80055e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80055ea:	687a      	ldr	r2, [r7, #4]
 80055ec:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80055f0:	189b      	adds	r3, r3, r2
 80055f2:	f103 0318 	add.w	r3, r3, #24
 80055f6:	697a      	ldr	r2, [r7, #20]
 80055f8:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005600:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005604:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005608:	18d2      	adds	r2, r2, r3
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	61da      	str	r2, [r3, #28]
 800560e:	e02a      	b.n	8005666 <SYSTM001_lInsertTimerList+0x12a>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
 8005610:	f640 03dc 	movw	r3, #2268	; 0x8dc
 8005614:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	f241 33ac 	movw	r3, #5036	; 0x13ac
 800561e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005622:	6879      	ldr	r1, [r7, #4]
 8005624:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005628:	185b      	adds	r3, r3, r1
 800562a:	f103 0318 	add.w	r3, r3, #24
 800562e:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
 8005630:	f640 03dc 	movw	r3, #2268	; 0x8dc
 8005634:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	ea4f 1143 	mov.w	r1, r3, lsl #5
 8005640:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005644:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005648:	18cb      	adds	r3, r1, r3
 800564a:	61d3      	str	r3, [r2, #28]
          TimerList = &TimerTbl[Index];
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	ea4f 1243 	mov.w	r2, r3, lsl #5
 8005652:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005656:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800565a:	18d2      	adds	r2, r2, r3
 800565c:	f640 03dc 	movw	r3, #2268	; 0x8dc
 8005660:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005664:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
 8005666:	f241 33ac 	movw	r3, #5036	; 0x13ac
 800566a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005674:	189b      	adds	r3, r3, r2
 8005676:	f103 0318 	add.w	r3, r3, #24
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	689a      	ldr	r2, [r3, #8]
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
 8005682:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005686:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800568a:	6879      	ldr	r1, [r7, #4]
 800568c:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005690:	185b      	adds	r3, r3, r1
 8005692:	f103 0308 	add.w	r3, r3, #8
 8005696:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
 8005698:	f241 33ac 	movw	r3, #5036	; 0x13ac
 800569c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056a0:	687a      	ldr	r2, [r7, #4]
 80056a2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80056a6:	189b      	adds	r3, r3, r2
 80056a8:	f103 0318 	add.w	r3, r3, #24
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80056b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056b6:	6879      	ldr	r1, [r7, #4]
 80056b8:	ea4f 1141 	mov.w	r1, r1, lsl #5
 80056bc:	185b      	adds	r3, r3, r1
 80056be:	f103 0318 	add.w	r3, r3, #24
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	6899      	ldr	r1, [r3, #8]
 80056c6:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80056ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	ea4f 1040 	mov.w	r0, r0, lsl #5
 80056d4:	181b      	adds	r3, r3, r0
 80056d6:	f103 0308 	add.w	r3, r3, #8
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	1acb      	subs	r3, r1, r3
 80056de:	6093      	str	r3, [r2, #8]
        break;
 80056e0:	e030      	b.n	8005744 <SYSTM001_lInsertTimerList+0x208>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	db26      	blt.n	8005736 <SYSTM001_lInsertTimerList+0x1fa>
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	699b      	ldr	r3, [r3, #24]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d122      	bne.n	8005736 <SYSTM001_lInsertTimerList+0x1fa>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
 80056f0:	f241 33ac 	movw	r3, #5036	; 0x13ac
 80056f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	ea4f 1242 	mov.w	r2, r2, lsl #5
 80056fe:	189b      	adds	r3, r3, r2
 8005700:	f103 031c 	add.w	r3, r3, #28
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800570e:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005712:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005716:	18d2      	adds	r2, r2, r3
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
 800571c:	693a      	ldr	r2, [r7, #16]
 800571e:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005722:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005726:	6879      	ldr	r1, [r7, #4]
 8005728:	ea4f 1141 	mov.w	r1, r1, lsl #5
 800572c:	185b      	adds	r3, r3, r1
 800572e:	f103 0308 	add.w	r3, r3, #8
 8005732:	601a      	str	r2, [r3, #0]
          break;
 8005734:	e006      	b.n	8005744 <SYSTM001_lInsertTimerList+0x208>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	2b00      	cmp	r3, #0
 8005740:	f47f af2a 	bne.w	8005598 <SYSTM001_lInsertTimerList+0x5c>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
 8005744:	f107 071c 	add.w	r7, r7, #28
 8005748:	46bd      	mov	sp, r7
 800574a:	bc80      	pop	{r7}
 800574c:	4770      	bx	lr
 800574e:	bf00      	nop

08005750 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
 8005750:	b480      	push	{r7}
 8005752:	b085      	sub	sp, #20
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	ea4f 1243 	mov.w	r2, r3, lsl #5
 800575e:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005762:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005766:	18d3      	adds	r3, r2, r3
 8005768:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	69db      	ldr	r3, [r3, #28]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d10b      	bne.n	800578a <SYSTM001_lRemoveTimerList+0x3a>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	699b      	ldr	r3, [r3, #24]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d107      	bne.n	800578a <SYSTM001_lRemoveTimerList+0x3a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
 800577a:	f640 03dc 	movw	r3, #2268	; 0x8dc
 800577e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005782:	f04f 0200 	mov.w	r2, #0
 8005786:	601a      	str	r2, [r3, #0]
 8005788:	e049      	b.n	800581e <SYSTM001_lRemoveTimerList+0xce>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	69db      	ldr	r3, [r3, #28]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d11c      	bne.n	80057cc <SYSTM001_lRemoveTimerList+0x7c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	699a      	ldr	r2, [r3, #24]
 8005796:	f640 03dc 	movw	r3, #2268	; 0x8dc
 800579a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800579e:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
 80057a0:	f640 03dc 	movw	r3, #2268	; 0x8dc
 80057a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f04f 0200 	mov.w	r2, #0
 80057ae:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	6992      	ldr	r2, [r2, #24]
 80057b8:	6891      	ldr	r1, [r2, #8]
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	6892      	ldr	r2, [r2, #8]
 80057be:	188a      	adds	r2, r1, r2
 80057c0:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f04f 0200 	mov.w	r2, #0
 80057c8:	619a      	str	r2, [r3, #24]
 80057ca:	e028      	b.n	800581e <SYSTM001_lRemoveTimerList+0xce>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d109      	bne.n	80057e8 <SYSTM001_lRemoveTimerList+0x98>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	69db      	ldr	r3, [r3, #28]
 80057d8:	f04f 0200 	mov.w	r2, #0
 80057dc:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f04f 0200 	mov.w	r2, #0
 80057e4:	61da      	str	r2, [r3, #28]
 80057e6:	e01a      	b.n	800581e <SYSTM001_lRemoveTimerList+0xce>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	69db      	ldr	r3, [r3, #28]
 80057ec:	68fa      	ldr	r2, [r7, #12]
 80057ee:	6992      	ldr	r2, [r2, #24]
 80057f0:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	699b      	ldr	r3, [r3, #24]
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	69d2      	ldr	r2, [r2, #28]
 80057fa:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	68fa      	ldr	r2, [r7, #12]
 8005802:	6992      	ldr	r2, [r2, #24]
 8005804:	6891      	ldr	r1, [r2, #8]
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	6892      	ldr	r2, [r2, #8]
 800580a:	188a      	adds	r2, r1, r2
 800580c:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f04f 0200 	mov.w	r2, #0
 8005814:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	f04f 0200 	mov.w	r2, #0
 800581c:	61da      	str	r2, [r3, #28]
  }
}
 800581e:	f107 0714 	add.w	r7, r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	bc80      	pop	{r7}
 8005826:	4770      	bx	lr

08005828 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
 800582e:	f640 03dc 	movw	r3, #2268	; 0x8dc
 8005832:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 800583a:	e031      	b.n	80058a0 <SYSTM001_lTimerHandler+0x78>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	791b      	ldrb	r3, [r3, #4]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d10f      	bne.n	8005864 <SYSTM001_lTimerHandler+0x3c>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4618      	mov	r0, r3
 800584a:	f7ff ff81 	bl	8005750 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f04f 0201 	mov.w	r2, #1
 8005854:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6952      	ldr	r2, [r2, #20]
 800585e:	4610      	mov	r0, r2
 8005860:	4798      	blx	r3
 8005862:	e017      	b.n	8005894 <SYSTM001_lTimerHandler+0x6c>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	791b      	ldrb	r3, [r3, #4]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d121      	bne.n	80058b0 <SYSTM001_lTimerHandler+0x88>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4618      	mov	r0, r3
 8005872:	f7ff ff6d 	bl	8005750 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	68da      	ldr	r2, [r3, #12]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4618      	mov	r0, r3
 8005884:	f7ff fe5a 	bl	800553c <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	687a      	ldr	r2, [r7, #4]
 800588e:	6952      	ldr	r2, [r2, #20]
 8005890:	4610      	mov	r0, r2
 8005892:	4798      	blx	r3
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
 8005894:	f640 03dc 	movw	r3, #2268	; 0x8dc
 8005898:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d005      	beq.n	80058b2 <SYSTM001_lTimerHandler+0x8a>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d0c6      	beq.n	800583c <SYSTM001_lTimerHandler+0x14>
 80058ae:	e000      	b.n	80058b2 <SYSTM001_lTimerHandler+0x8a>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
 80058b0:	bf00      	nop
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
 80058b2:	f107 0708 	add.w	r7, r7, #8
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop

080058bc <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
 80058bc:	b580      	push	{r7, lr}
 80058be:	b082      	sub	sp, #8
 80058c0:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
 80058c2:	f640 03dc 	movw	r3, #2268	; 0x8dc
 80058c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
 80058ce:	f640 03e4 	movw	r3, #2276	; 0x8e4
 80058d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f103 0201 	add.w	r2, r3, #1
 80058dc:	f640 03e4 	movw	r3, #2276	; 0x8e4
 80058e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058e4:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d010      	beq.n	800590e <SysTick_Handler+0x52>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d906      	bls.n	8005902 <SysTick_Handler+0x46>
    {
      TmrObjPtr->TimerCount--;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	f103 32ff 	add.w	r2, r3, #4294967295
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	609a      	str	r2, [r3, #8]
 8005900:	e005      	b.n	800590e <SysTick_Handler+0x52>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f04f 0200 	mov.w	r2, #0
 8005908:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
 800590a:	f7ff ff8d 	bl	8005828 <SYSTM001_lTimerHandler>
    }
  }
}
 800590e:	f107 0708 	add.w	r7, r7, #8
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop

08005918 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
 800591e:	f04f 0300 	mov.w	r3, #0
 8005922:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
 8005924:	f640 03dc 	movw	r3, #2268	; 0x8dc
 8005928:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800592c:	f04f 0200 	mov.w	r2, #0
 8005930:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK001_Init();     
 8005932:	f001 fc33 	bl	800719c <CLK001_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
 8005936:	f24d 40c0 	movw	r0, #54464	; 0xd4c0
 800593a:	f2c0 0001 	movt	r0, #1
 800593e:	f7ff fdcb 	bl	80054d8 <SysTick_Config>
 8005942:	6078      	str	r0, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),10,0));
 8005944:	f7ff fd4e 	bl	80053e4 <NVIC_GetPriorityGrouping>
 8005948:	4603      	mov	r3, r0
 800594a:	4618      	mov	r0, r3
 800594c:	f04f 010a 	mov.w	r1, #10
 8005950:	f04f 0200 	mov.w	r2, #0
 8005954:	f7ff fd84 	bl	8005460 <NVIC_EncodePriority>
 8005958:	4603      	mov	r3, r0
 800595a:	f04f 30ff 	mov.w	r0, #4294967295
 800595e:	4619      	mov	r1, r3
 8005960:	f7ff fd50 	bl	8005404 <NVIC_SetPriority>
  TimerTracker = 0UL;
 8005964:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8005968:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800596c:	f04f 0200 	mov.w	r2, #0
 8005970:	601a      	str	r2, [r3, #0]

}
 8005972:	f107 0708 	add.w	r7, r7, #8
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop

0800597c <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
 800597c:	b480      	push	{r7}
 800597e:	b089      	sub	sp, #36	; 0x24
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	607a      	str	r2, [r7, #4]
 8005986:	603b      	str	r3, [r7, #0]
 8005988:	460b      	mov	r3, r1
 800598a:	72fb      	strb	r3, [r7, #11]
  uint32_t TimerID = 0UL;
 800598c:	f04f 0300 	mov.w	r3, #0
 8005990:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
 8005992:	f04f 0300 	mov.w	r3, #0
 8005996:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
 8005998:	f04f 0300 	mov.w	r3, #0
 800599c:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
 800599e:	7afb      	ldrb	r3, [r7, #11]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d005      	beq.n	80059b0 <SYSTM001_CreateTimer+0x34>
 80059a4:	7afb      	ldrb	r3, [r7, #11]
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d002      	beq.n	80059b0 <SYSTM001_CreateTimer+0x34>
    {
      Error=(uint32_t)1UL;
 80059aa:	f04f 0301 	mov.w	r3, #1
 80059ae:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d102      	bne.n	80059bc <SYSTM001_CreateTimer+0x40>
    {
      Error=(uint32_t)1UL;
 80059b6:	f04f 0301 	mov.w	r3, #1
 80059ba:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d102      	bne.n	80059c8 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
 80059c2:	f04f 0301 	mov.w	r3, #1
 80059c6:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d102      	bne.n	80059d4 <SYSTM001_CreateTimer+0x58>
    {
      Error=(uint32_t)1UL;
 80059ce:	f04f 0301 	mov.w	r3, #1
 80059d2:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f040 8098 	bne.w	8005b0c <SYSTM001_CreateTimer+0x190>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 80059dc:	f04f 0300 	mov.w	r3, #0
 80059e0:	61bb      	str	r3, [r7, #24]
 80059e2:	e08f      	b.n	8005b04 <SYSTM001_CreateTimer+0x188>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
 80059e4:	f640 03e0 	movw	r3, #2272	; 0x8e0
 80059e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	fa22 f303 	lsr.w	r3, r2, r3
 80059f4:	f003 0301 	and.w	r3, r3, #1
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d17f      	bne.n	8005afc <SYSTM001_CreateTimer+0x180>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	f04f 0201 	mov.w	r2, #1
 8005a02:	fa02 f203 	lsl.w	r2, r2, r3
 8005a06:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8005a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	431a      	orrs	r2, r3
 8005a12:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8005a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a1a:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
 8005a1c:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a24:	69ba      	ldr	r2, [r7, #24]
 8005a26:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005a2a:	189b      	adds	r3, r3, r2
 8005a2c:	69ba      	ldr	r2, [r7, #24]
 8005a2e:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerType   = TimerType;
 8005a30:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a38:	69ba      	ldr	r2, [r7, #24]
 8005a3a:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005a3e:	189b      	adds	r3, r3, r2
 8005a40:	7afa      	ldrb	r2, [r7, #11]
 8005a42:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
 8005a44:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a4c:	69ba      	ldr	r2, [r7, #24]
 8005a4e:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005a52:	189b      	adds	r3, r3, r2
 8005a54:	f04f 0201 	mov.w	r2, #1
 8005a58:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f103 0201 	add.w	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
 8005a60:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a68:	69b9      	ldr	r1, [r7, #24]
 8005a6a:	ea4f 1141 	mov.w	r1, r1, lsl #5
 8005a6e:	185b      	adds	r3, r3, r1
 8005a70:	f103 0308 	add.w	r3, r3, #8
 8005a74:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
 8005a76:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a7e:	69ba      	ldr	r2, [r7, #24]
 8005a80:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005a84:	189b      	adds	r3, r3, r2
 8005a86:	f103 030c 	add.w	r3, r3, #12
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
 8005a8e:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a96:	69ba      	ldr	r2, [r7, #24]
 8005a98:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005a9c:	189b      	adds	r3, r3, r2
 8005a9e:	f103 0310 	add.w	r3, r3, #16
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
 8005aa6:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005aae:	69ba      	ldr	r2, [r7, #24]
 8005ab0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005ab4:	189b      	adds	r3, r3, r2
 8005ab6:	f103 0314 	add.w	r3, r3, #20
 8005aba:	683a      	ldr	r2, [r7, #0]
 8005abc:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
 8005abe:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ac6:	69ba      	ldr	r2, [r7, #24]
 8005ac8:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005acc:	189b      	adds	r3, r3, r2
 8005ace:	f103 031c 	add.w	r3, r3, #28
 8005ad2:	f04f 0200 	mov.w	r2, #0
 8005ad6:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
 8005ad8:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ae0:	69ba      	ldr	r2, [r7, #24]
 8005ae2:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005ae6:	189b      	adds	r3, r3, r2
 8005ae8:	f103 0318 	add.w	r3, r3, #24
 8005aec:	f04f 0200 	mov.w	r2, #0
 8005af0:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	f103 0301 	add.w	r3, r3, #1
 8005af8:	61fb      	str	r3, [r7, #28]
               break;
 8005afa:	e007      	b.n	8005b0c <SYSTM001_CreateTimer+0x190>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	f103 0301 	add.w	r3, r3, #1
 8005b02:	61bb      	str	r3, [r7, #24]
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	2b1f      	cmp	r3, #31
 8005b08:	f67f af6c 	bls.w	80059e4 <SYSTM001_CreateTimer+0x68>
               break;
            }
        }
    }

  return (handle_t)TimerID;
 8005b0c:	69fb      	ldr	r3, [r7, #28]
}  
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bc80      	pop	{r7}
 8005b18:	4770      	bx	lr
 8005b1a:	bf00      	nop

08005b1c <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8005b24:	f04f 0300 	mov.w	r3, #0
 8005b28:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2b20      	cmp	r3, #32
 8005b2e:	d902      	bls.n	8005b36 <SYSTM001_StartTimer+0x1a>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
 8005b30:	f04f 0301 	mov.w	r3, #1
 8005b34:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8005b36:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8005b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f103 33ff 	add.w	r3, r3, #4294967295
 8005b46:	fa22 f303 	lsr.w	r3, r2, r3
 8005b4a:	f003 0301 	and.w	r3, r3, #1
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d102      	bne.n	8005b58 <SYSTM001_StartTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8005b52:	f04f 0301 	mov.w	r3, #1
 8005b56:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f103 32ff 	add.w	r2, r3, #4294967295
 8005b5e:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b66:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005b6a:	189b      	adds	r3, r3, r2
 8005b6c:	f103 0308 	add.w	r3, r3, #8
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d102      	bne.n	8005b7c <SYSTM001_StartTimer+0x60>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8005b76:	f04f 0301 	mov.w	r3, #1
 8005b7a:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d11f      	bne.n	8005bc2 <SYSTM001_StartTimer+0xa6>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	f103 32ff 	add.w	r2, r3, #4294967295
 8005b88:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005b90:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005b94:	189b      	adds	r3, r3, r2
 8005b96:	795b      	ldrb	r3, [r3, #5]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d012      	beq.n	8005bc2 <SYSTM001_StartTimer+0xa6>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f103 32ff 	add.w	r2, r3, #4294967295
 8005ba2:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005baa:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005bae:	189b      	adds	r3, r3, r2
 8005bb0:	f04f 0200 	mov.w	r2, #0
 8005bb4:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f103 33ff 	add.w	r3, r3, #4294967295
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f7ff fcbd 	bl	800553c <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f107 0710 	add.w	r7, r7, #16
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop

08005bd0 <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b084      	sub	sp, #16
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8005bd8:	f04f 0300 	mov.w	r3, #0
 8005bdc:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2b20      	cmp	r3, #32
 8005be2:	d902      	bls.n	8005bea <SYSTM001_StopTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8005be4:	f04f 0301 	mov.w	r3, #1
 8005be8:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8005bea:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8005bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005bfa:	fa22 f303 	lsr.w	r3, r2, r3
 8005bfe:	f003 0301 	and.w	r3, r3, #1
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d102      	bne.n	8005c0c <SYSTM001_StopTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8005c06:	f04f 0301 	mov.w	r3, #1
 8005c0a:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d11f      	bne.n	8005c52 <SYSTM001_StopTimer+0x82>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f103 32ff 	add.w	r2, r3, #4294967295
 8005c18:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c20:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005c24:	189b      	adds	r3, r3, r2
 8005c26:	795b      	ldrb	r3, [r3, #5]
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d012      	beq.n	8005c52 <SYSTM001_StopTimer+0x82>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c32:	4618      	mov	r0, r3
 8005c34:	f7ff fd8c 	bl	8005750 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f103 32ff 	add.w	r2, r3, #4294967295
 8005c3e:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c46:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005c4a:	189b      	adds	r3, r3, r2
 8005c4c:	f04f 0201 	mov.w	r2, #1
 8005c50:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
 8005c52:	68fb      	ldr	r3, [r7, #12]
}
 8005c54:	4618      	mov	r0, r3
 8005c56:	f107 0710 	add.w	r7, r7, #16
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop

08005c60 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
 8005c68:	f04f 0300 	mov.w	r3, #0
 8005c6c:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2b20      	cmp	r3, #32
 8005c72:	d902      	bls.n	8005c7a <SYSTM001_DeleteTimer+0x1a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8005c74:	f04f 0301 	mov.w	r3, #1
 8005c78:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
 8005c7a:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8005c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f103 33ff 	add.w	r3, r3, #4294967295
 8005c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d102      	bne.n	8005c9c <SYSTM001_DeleteTimer+0x3c>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
 8005c96:	f04f 0301 	mov.w	r3, #1
 8005c9a:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d126      	bne.n	8005cf0 <SYSTM001_DeleteTimer+0x90>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f103 32ff 	add.w	r2, r3, #4294967295
 8005ca8:	f241 33ac 	movw	r3, #5036	; 0x13ac
 8005cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005cb0:	ea4f 1242 	mov.w	r2, r2, lsl #5
 8005cb4:	189b      	adds	r3, r3, r2
 8005cb6:	795b      	ldrb	r3, [r3, #5]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d105      	bne.n	8005cc8 <SYSTM001_DeleteTimer+0x68>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f103 33ff 	add.w	r3, r3, #4294967295
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7ff fd44 	bl	8005750 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f103 33ff 	add.w	r3, r3, #4294967295
 8005cce:	f04f 0201 	mov.w	r2, #1
 8005cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cd6:	ea6f 0203 	mvn.w	r2, r3
 8005cda:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8005cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	401a      	ands	r2, r3
 8005ce6:	f640 03e0 	movw	r3, #2272	; 0x8e0
 8005cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005cee:	601a      	str	r2, [r3, #0]
  }

  return Error;
 8005cf0:	68fb      	ldr	r3, [r7, #12]

}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f107 0710 	add.w	r7, r7, #16
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}

08005cfc <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
 8005d00:	f640 03e4 	movw	r3, #2276	; 0x8e4
 8005d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005d08:	681b      	ldr	r3, [r3, #0]
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bc80      	pop	{r7}
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop

08005d14 <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
 8005d14:	b480      	push	{r7}
 8005d16:	b085      	sub	sp, #20
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	f24d 43c0 	movw	r3, #54464	; 0xd4c0
 8005d22:	f2c0 0301 	movt	r3, #1
 8005d26:	fb03 f302 	mul.w	r3, r3, r2
 8005d2a:	60fb      	str	r3, [r7, #12]
  return Count;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f107 0714 	add.w	r7, r7, #20
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bc80      	pop	{r7}
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop

08005d3c <RESET001_AssertReset>:
**                                                                            **
** Description     : This function is to enable reset of peripheral by        **
**                   software                                                 **
*******************************************************************************/
 void RESET001_AssertReset(RESET001_ResetnType Resetn)
 {
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo = 0U;
 8005d44:	f04f 0300 	mov.w	r3, #0
 8005d48:	617b      	str	r3, [r7, #20]
  RCUControlReg = 0U;
 8005d4a:	f04f 0300 	mov.w	r3, #0
 8005d4e:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_1>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8005d50:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005d54:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005d58:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
  * Shift the MSB to LSB position and store it in a local variable Temp  */  
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK ) >> 
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8005d60:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f103 0310 	add.w	r3, r3, #16
 8005d68:	4619      	mov	r1, r3
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8005d6a:	697a      	ldr	r2, [r7, #20]
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005d72:	189b      	adds	r3, r3, r2
 8005d74:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  *  address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSET peripheral address to get the actual 
  *  RCU PRSET register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSET0) + 
 8005d78:	18cb      	adds	r3, r1, r3
 8005d7a:	613b      	str	r3, [r7, #16]
		                   ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRSET register with the reset value after ignoring the Most 
   * Significant Nibble.    */  
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK );
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	601a      	str	r2, [r3, #0]
}
 8005d86:	f107 071c 	add.w	r7, r7, #28
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bc80      	pop	{r7}
 8005d8e:	4770      	bx	lr

08005d90 <RESET001_DeassertReset>:
**                                                                            **
** Description     : This function is to Deassert the reset of peripheral     **
**                    by software                                             **
*******************************************************************************/
void RESET001_DeassertReset(RESET001_ResetnType Resetn)
{
 8005d90:	b480      	push	{r7}
 8005d92:	b087      	sub	sp, #28
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  PeripheralInfo   = 0U;
 8005d98:	f04f 0300 	mov.w	r3, #0
 8005d9c:	617b      	str	r3, [r7, #20]
  RCUControlReg    = 0U;
 8005d9e:	f04f 0300 	mov.w	r3, #0
 8005da2:	613b      	str	r3, [r7, #16]

  /* <<<DD_RESET001_API_2>>> */
  
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;  
 8005da4:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005da8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005dac:	60fb      	str	r3, [r7, #12]
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp   */    
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8005db4:	617b      	str	r3, [r7, #20]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f103 0314 	add.w	r3, r3, #20
 8005dbc:	4619      	mov	r1, r3
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005dc6:	189b      	adds	r3, r3, r2
 8005dc8:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRCLR peripheral address to get the actual 
  *  RCU PRCLR register address  */  
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRCLR0) + 
 8005dcc:	18cb      	adds	r3, r1, r3
 8005dce:	613b      	str	r3, [r7, #16]
		                    ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Load the PRCLR register with the reset value after ignoring the Most 
   * Significant Nibble.    */   
  *RCUControlReg = ((uint32_t)Resetn & RESET001_BITMASK) ;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	601a      	str	r2, [r3, #0]
}
 8005dda:	f107 071c 	add.w	r7, r7, #28
 8005dde:	46bd      	mov	sp, r7
 8005de0:	bc80      	pop	{r7}
 8005de2:	4770      	bx	lr

08005de4 <RESET001_GetResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to get the  reason of last reset             **
*******************************************************************************/	
RESET001_InfoType RESET001_GetResetInfo(void)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
  SCU_RESET_TypeDef* RCUCtrlReg;  
  RESET001_InfoType ResetInfo;
  
  RCUCtrlReg = SCU_RESET;
 8005dea:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005dee:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005df2:	607b      	str	r3, [r7, #4]
  ResetInfo  = (RESET001_InfoType)0x00000000;
 8005df4:	f04f 0300 	mov.w	r3, #0
 8005df8:	70fb      	strb	r3, [r7, #3]
  /* <<<DD_RESET001_API_4>>> */
  
  /* Read the Last reset status info from RSTSTAT register*/  
  ResetInfo = (RESET001_InfoType)(RCUCtrlReg->RSTSTAT & 
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	70fb      	strb	r3, [r7, #3]
		                                      SCU_RESET_RSTSTAT_RSTSTAT_Msk);
          
  return ResetInfo;
 8005e00:	78fb      	ldrb	r3, [r7, #3]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	f107 070c 	add.w	r7, r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bc80      	pop	{r7}
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop

08005e10 <RESET001_GetStatus>:
**                                                                            **
** Description     : This API is to get the reset status of the peripheral    **
*******************************************************************************/		
	
status_t RESET001_GetStatus(RESET001_ResetnType Resetn)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b089      	sub	sp, #36	; 0x24
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  uint32_t  status ;
  uint32_t* RCUControlReg;
  uint32_t  PeripheralInfo;
  uint32_t  Getstatus;
  
  status        = RESET001_RCU_INVALID_INPUT;
 8005e18:	f04f 030f 	mov.w	r3, #15
 8005e1c:	61fb      	str	r3, [r7, #28]
  PeripheralInfo= 0U;
 8005e1e:	f04f 0300 	mov.w	r3, #0
 8005e22:	61bb      	str	r3, [r7, #24]
  RCUControlReg = 0U;  
 8005e24:	f04f 0300 	mov.w	r3, #0
 8005e28:	617b      	str	r3, [r7, #20]
  Getstatus     = 0U;
 8005e2a:	f04f 0300 	mov.w	r3, #0
 8005e2e:	613b      	str	r3, [r7, #16]
  
  /* <<<DD_RESET001_API_3>>> */
  SCU_RESET_TypeDef* RCUCtrlReg = SCU_RESET;
 8005e30:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005e34:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e38:	60fb      	str	r3, [r7, #12]
  
  /* Extract the MSB to identify the peripheral in which the module is residing.
   * Shift the MSB to LSB position and store it in a local variable Temp */     
  PeripheralInfo = (((uint32_t)Resetn & RESET001_CLEAR_BITMASK) >> 
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	ea4f 7313 	mov.w	r3, r3, lsr #28
 8005e40:	61bb      	str	r3, [r7, #24]
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f103 030c 	add.w	r3, r3, #12
 8005e48:	4619      	mov	r1, r3
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
 8005e4a:	69ba      	ldr	r2, [r7, #24]
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005e52:	189b      	adds	r3, r3, r2
 8005e54:	ea4f 0383 	mov.w	r3, r3, lsl #2
  
  /* Multiply the peripheral info stored in Temp variable with the corresponding
  * address shift value to get the offset address of RCU register.
  *  Add the offset address with base PRSTAT peripheral address to get actual 
  *  RCU PRSTAT register address  */   
  RCUControlReg = (uint32_t*)((uint32_t)(&RCUCtrlReg->PRSTAT0) + 
 8005e58:	18cb      	adds	r3, r1, r3
 8005e5a:	617b      	str	r3, [r7, #20]
		                  ( RESET001_PERIPHERAL_ADDR_SHIFT * PeripheralInfo));
  
  /* Read the PRCLR register with the masked reset value after ignoring the Most 
   * Significant Nibble.    */   
  Getstatus	 = (uint32_t)((*RCUControlReg) & 
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	4013      	ands	r3, r2
 8005e64:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005e68:	613b      	str	r3, [r7, #16]
		                               (uint32_t)Resetn & RESET001_BITMASK);
  
  /* If the register return value is set then return SET else return RESET 
   * status   */   
  if(0U != Getstatus)
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d003      	beq.n	8005e78 <RESET001_GetStatus+0x68>
  {
	  status = RESET001_RCU_SET;
 8005e70:	f04f 0301 	mov.w	r3, #1
 8005e74:	61fb      	str	r3, [r7, #28]
 8005e76:	e002      	b.n	8005e7e <RESET001_GetStatus+0x6e>
  }
  else
  {
	  status = RESET001_RCU_RESET;
 8005e78:	f04f 0300 	mov.w	r3, #0
 8005e7c:	61fb      	str	r3, [r7, #28]
  }
  return status;
 8005e7e:	69fb      	ldr	r3, [r7, #28]
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bc80      	pop	{r7}
 8005e8a:	4770      	bx	lr

08005e8c <RESET001_ClearResetInfo>:
** Return value    : None                                                     **
**                                                                            **
** Description     : This API is to clear the  reset info status              **
*******************************************************************************/
void RESET001_ClearResetInfo(void)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
   SCU_RESET_TypeDef* RCUCtrlReg;

   RCUCtrlReg = SCU_RESET;
 8005e92:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8005e96:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8005e9a:	607b      	str	r3, [r7, #4]
   /* <<<DD_RESET001_API_5>>> */

   /* Clear the last reset status info by setting RSCLR bit in RSTCLR register*/
   RCUCtrlReg->RSTCLR |=  (uint32_t)(SCU_RESET_RSTCLR_RSCLR_Msk);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f043 0201 	orr.w	r2, r3, #1
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	609a      	str	r2, [r3, #8]

}
 8005ea8:	f107 070c 	add.w	r7, r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bc80      	pop	{r7}
 8005eb0:	4770      	bx	lr
 8005eb2:	bf00      	nop

08005eb4 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 5 Port 7 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 7;
 8005eb8:	f249 5330 	movw	r3, #38192	; 0x9530
 8005ebc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	f04f 0200 	mov.w	r2, #0
 8005ec6:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->PDR0   &= (uint32_t)(~(PORT5_PDR0_PD7_Msk));
 8005ec8:	f249 5330 	movw	r3, #38192	; 0x9530
 8005ecc:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	f249 5330 	movw	r3, #38192	; 0x9530
 8005ed6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ede:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8005ee2:	6413      	str	r3, [r2, #64]	; 0x40
  IO004_Handle0.PortRegs->PDR0   |= (uint32_t)((4UL << PORT5_PDR0_PD7_Pos) & \
 8005ee4:	f249 5330 	movw	r3, #38192	; 0x9530
 8005ee8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005eec:	685a      	ldr	r2, [r3, #4]
 8005eee:	f249 5330 	movw	r3, #38192	; 0x9530
 8005ef2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005efa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005efe:	6413      	str	r3, [r2, #64]	; 0x40
                                          PORT5_PDR0_PD7_Msk);
  IO004_Handle0.PortRegs->IOCR4 |= (8U << 27);   
 8005f00:	f249 5330 	movw	r3, #38192	; 0x9530
 8005f04:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f08:	685a      	ldr	r2, [r3, #4]
 8005f0a:	f249 5330 	movw	r3, #38192	; 0x9530
 8005f0e:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	695b      	ldr	r3, [r3, #20]
 8005f16:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005f1a:	6153      	str	r3, [r2, #20]

  /* Configuration of 1 Port 15 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 15;
 8005f1c:	f249 5338 	movw	r3, #38200	; 0x9538
 8005f20:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	f04f 0200 	mov.w	r2, #0
 8005f2a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD15_Msk));
 8005f2c:	f249 5338 	movw	r3, #38200	; 0x9538
 8005f30:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f34:	685a      	ldr	r2, [r3, #4]
 8005f36:	f249 5338 	movw	r3, #38200	; 0x9538
 8005f3a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f3e:	685b      	ldr	r3, [r3, #4]
 8005f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f42:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
 8005f46:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD15_Pos) & \
 8005f48:	f249 5338 	movw	r3, #38200	; 0x9538
 8005f4c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f50:	685a      	ldr	r2, [r3, #4]
 8005f52:	f249 5338 	movw	r3, #38200	; 0x9538
 8005f56:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f5e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005f62:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD15_Msk);
  IO004_Handle1.PortRegs->IOCR12 |= (0U << 27);   
 8005f64:	f249 5338 	movw	r3, #38200	; 0x9538
 8005f68:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f6c:	685a      	ldr	r2, [r3, #4]
 8005f6e:	f249 5338 	movw	r3, #38200	; 0x9538
 8005f72:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	69db      	ldr	r3, [r3, #28]
 8005f7a:	61d3      	str	r3, [r2, #28]

  /* Configuration of 1 Port 13 based on User configuration */
  IO004_Handle2.PortRegs->OMR = 0U<< 13;
 8005f7c:	f249 5340 	movw	r3, #38208	; 0x9540
 8005f80:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	f04f 0200 	mov.w	r2, #0
 8005f8a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle2.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD13_Msk));
 8005f8c:	f249 5340 	movw	r3, #38208	; 0x9540
 8005f90:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f94:	685a      	ldr	r2, [r3, #4]
 8005f96:	f249 5340 	movw	r3, #38208	; 0x9540
 8005f9a:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fa2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005fa6:	6453      	str	r3, [r2, #68]	; 0x44
  IO004_Handle2.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD13_Pos) & \
 8005fa8:	f249 5340 	movw	r3, #38208	; 0x9540
 8005fac:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	f249 5340 	movw	r3, #38208	; 0x9540
 8005fb6:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fbe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005fc2:	6453      	str	r3, [r2, #68]	; 0x44
                                     PORT1_PDR1_PD13_Msk);
  IO004_Handle2.PortRegs->IOCR12 |= (0U << 11);
 8005fc4:	f249 5340 	movw	r3, #38208	; 0x9540
 8005fc8:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005fcc:	685a      	ldr	r2, [r3, #4]
 8005fce:	f249 5340 	movw	r3, #38208	; 0x9540
 8005fd2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005fd6:	685b      	ldr	r3, [r3, #4]
 8005fd8:	69db      	ldr	r3, [r3, #28]
 8005fda:	61d3      	str	r3, [r2, #28]
}
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	bc80      	pop	{r7}
 8005fe0:	4770      	bx	lr
 8005fe2:	bf00      	nop

08005fe4 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b085      	sub	sp, #20
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	460b      	mov	r3, r1
 8005fee:	70fb      	strb	r3, [r7, #3]
  uint8_t Pin = Handle->PortPin;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	785b      	ldrb	r3, [r3, #1]
 8005ff4:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8005ff6:	7bfb      	ldrb	r3, [r7, #15]
 8005ff8:	2b03      	cmp	r3, #3
 8005ffa:	d823      	bhi.n	8006044 <IO004_DisableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	687a      	ldr	r2, [r7, #4]
 8006002:	6852      	ldr	r2, [r2, #4]
 8006004:	6911      	ldr	r1, [r2, #16]
 8006006:	7bfa      	ldrb	r2, [r7, #15]
 8006008:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800600c:	f102 0203 	add.w	r2, r2, #3
 8006010:	f04f 001f 	mov.w	r0, #31
 8006014:	fa00 f202 	lsl.w	r2, r0, r2
 8006018:	ea6f 0202 	mvn.w	r2, r2
 800601c:	400a      	ands	r2, r1
 800601e:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	6852      	ldr	r2, [r2, #4]
 8006028:	6911      	ldr	r1, [r2, #16]
 800602a:	78fa      	ldrb	r2, [r7, #3]
 800602c:	f002 001f 	and.w	r0, r2, #31
 8006030:	7bfa      	ldrb	r2, [r7, #15]
 8006032:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006036:	f102 0203 	add.w	r2, r2, #3
 800603a:	fa00 f202 	lsl.w	r2, r0, r2
 800603e:	430a      	orrs	r2, r1
 8006040:	611a      	str	r2, [r3, #16]
 8006042:	e088      	b.n	8006156 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 8006044:	7bfb      	ldrb	r3, [r7, #15]
 8006046:	2b03      	cmp	r3, #3
 8006048:	d92a      	bls.n	80060a0 <IO004_DisableOutputDriver+0xbc>
 800604a:	7bfb      	ldrb	r3, [r7, #15]
 800604c:	2b07      	cmp	r3, #7
 800604e:	d827      	bhi.n	80060a0 <IO004_DisableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 8006050:	7bfb      	ldrb	r3, [r7, #15]
 8006052:	f1a3 0304 	sub.w	r3, r3, #4
 8006056:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	687a      	ldr	r2, [r7, #4]
 800605e:	6852      	ldr	r2, [r2, #4]
 8006060:	6951      	ldr	r1, [r2, #20]
 8006062:	7bfa      	ldrb	r2, [r7, #15]
 8006064:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006068:	f102 0203 	add.w	r2, r2, #3
 800606c:	f04f 001f 	mov.w	r0, #31
 8006070:	fa00 f202 	lsl.w	r2, r0, r2
 8006074:	ea6f 0202 	mvn.w	r2, r2
 8006078:	400a      	ands	r2, r1
 800607a:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	6852      	ldr	r2, [r2, #4]
 8006084:	6951      	ldr	r1, [r2, #20]
 8006086:	78fa      	ldrb	r2, [r7, #3]
 8006088:	f002 001f 	and.w	r0, r2, #31
 800608c:	7bfa      	ldrb	r2, [r7, #15]
 800608e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006092:	f102 0203 	add.w	r2, r2, #3
 8006096:	fa00 f202 	lsl.w	r2, r0, r2
 800609a:	430a      	orrs	r2, r1
 800609c:	615a      	str	r2, [r3, #20]
 800609e:	e05a      	b.n	8006156 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 80060a0:	7bfb      	ldrb	r3, [r7, #15]
 80060a2:	2b07      	cmp	r3, #7
 80060a4:	d92a      	bls.n	80060fc <IO004_DisableOutputDriver+0x118>
 80060a6:	7bfb      	ldrb	r3, [r7, #15]
 80060a8:	2b0b      	cmp	r3, #11
 80060aa:	d827      	bhi.n	80060fc <IO004_DisableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 80060ac:	7bfb      	ldrb	r3, [r7, #15]
 80060ae:	f1a3 0308 	sub.w	r3, r3, #8
 80060b2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	6852      	ldr	r2, [r2, #4]
 80060bc:	6991      	ldr	r1, [r2, #24]
 80060be:	7bfa      	ldrb	r2, [r7, #15]
 80060c0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80060c4:	f102 0203 	add.w	r2, r2, #3
 80060c8:	f04f 001f 	mov.w	r0, #31
 80060cc:	fa00 f202 	lsl.w	r2, r0, r2
 80060d0:	ea6f 0202 	mvn.w	r2, r2
 80060d4:	400a      	ands	r2, r1
 80060d6:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	685b      	ldr	r3, [r3, #4]
 80060dc:	687a      	ldr	r2, [r7, #4]
 80060de:	6852      	ldr	r2, [r2, #4]
 80060e0:	6991      	ldr	r1, [r2, #24]
 80060e2:	78fa      	ldrb	r2, [r7, #3]
 80060e4:	f002 001f 	and.w	r0, r2, #31
 80060e8:	7bfa      	ldrb	r2, [r7, #15]
 80060ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80060ee:	f102 0203 	add.w	r2, r2, #3
 80060f2:	fa00 f202 	lsl.w	r2, r0, r2
 80060f6:	430a      	orrs	r2, r1
 80060f8:	619a      	str	r2, [r3, #24]
 80060fa:	e02c      	b.n	8006156 <IO004_DisableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 80060fc:	7bfb      	ldrb	r3, [r7, #15]
 80060fe:	2b0b      	cmp	r3, #11
 8006100:	d929      	bls.n	8006156 <IO004_DisableOutputDriver+0x172>
 8006102:	7bfb      	ldrb	r3, [r7, #15]
 8006104:	2b0f      	cmp	r3, #15
 8006106:	d826      	bhi.n	8006156 <IO004_DisableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8006108:	7bfb      	ldrb	r3, [r7, #15]
 800610a:	f1a3 030c 	sub.w	r3, r3, #12
 800610e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	6852      	ldr	r2, [r2, #4]
 8006118:	69d1      	ldr	r1, [r2, #28]
 800611a:	7bfa      	ldrb	r2, [r7, #15]
 800611c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006120:	f102 0203 	add.w	r2, r2, #3
 8006124:	f04f 001f 	mov.w	r0, #31
 8006128:	fa00 f202 	lsl.w	r2, r0, r2
 800612c:	ea6f 0202 	mvn.w	r2, r2
 8006130:	400a      	ands	r2, r1
 8006132:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	687a      	ldr	r2, [r7, #4]
 800613a:	6852      	ldr	r2, [r2, #4]
 800613c:	69d1      	ldr	r1, [r2, #28]
 800613e:	78fa      	ldrb	r2, [r7, #3]
 8006140:	f002 001f 	and.w	r0, r2, #31
 8006144:	7bfa      	ldrb	r2, [r7, #15]
 8006146:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800614a:	f102 0203 	add.w	r2, r2, #3
 800614e:	fa00 f202 	lsl.w	r2, r0, r2
 8006152:	430a      	orrs	r2, r1
 8006154:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
 8006156:	f107 0714 	add.w	r7, r7, #20
 800615a:	46bd      	mov	sp, r7
 800615c:	bc80      	pop	{r7}
 800615e:	4770      	bx	lr

08006160 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	460b      	mov	r3, r1
 800616a:	70fb      	strb	r3, [r7, #3]

  uint8_t Pin = Handle->PortPin;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	785b      	ldrb	r3, [r3, #1]
 8006170:	73fb      	strb	r3, [r7, #15]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
 8006172:	7bfb      	ldrb	r3, [r7, #15]
 8006174:	2b03      	cmp	r3, #3
 8006176:	d823      	bhi.n	80061c0 <IO004_EnableOutputDriver+0x60>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	6852      	ldr	r2, [r2, #4]
 8006180:	6911      	ldr	r1, [r2, #16]
 8006182:	7bfa      	ldrb	r2, [r7, #15]
 8006184:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006188:	f102 0203 	add.w	r2, r2, #3
 800618c:	f04f 001f 	mov.w	r0, #31
 8006190:	fa00 f202 	lsl.w	r2, r0, r2
 8006194:	ea6f 0202 	mvn.w	r2, r2
 8006198:	400a      	ands	r2, r1
 800619a:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	6852      	ldr	r2, [r2, #4]
 80061a4:	6911      	ldr	r1, [r2, #16]
 80061a6:	78fa      	ldrb	r2, [r7, #3]
 80061a8:	f002 001f 	and.w	r0, r2, #31
 80061ac:	7bfa      	ldrb	r2, [r7, #15]
 80061ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80061b2:	f102 0203 	add.w	r2, r2, #3
 80061b6:	fa00 f202 	lsl.w	r2, r0, r2
 80061ba:	430a      	orrs	r2, r1
 80061bc:	611a      	str	r2, [r3, #16]
 80061be:	e088      	b.n	80062d2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 4U) && (Pin <= 7U))
 80061c0:	7bfb      	ldrb	r3, [r7, #15]
 80061c2:	2b03      	cmp	r3, #3
 80061c4:	d92a      	bls.n	800621c <IO004_EnableOutputDriver+0xbc>
 80061c6:	7bfb      	ldrb	r3, [r7, #15]
 80061c8:	2b07      	cmp	r3, #7
 80061ca:	d827      	bhi.n	800621c <IO004_EnableOutputDriver+0xbc>
  {
    Pin = Pin - 4U;
 80061cc:	7bfb      	ldrb	r3, [r7, #15]
 80061ce:	f1a3 0304 	sub.w	r3, r3, #4
 80061d2:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	6852      	ldr	r2, [r2, #4]
 80061dc:	6951      	ldr	r1, [r2, #20]
 80061de:	7bfa      	ldrb	r2, [r7, #15]
 80061e0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80061e4:	f102 0203 	add.w	r2, r2, #3
 80061e8:	f04f 001f 	mov.w	r0, #31
 80061ec:	fa00 f202 	lsl.w	r2, r0, r2
 80061f0:	ea6f 0202 	mvn.w	r2, r2
 80061f4:	400a      	ands	r2, r1
 80061f6:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	687a      	ldr	r2, [r7, #4]
 80061fe:	6852      	ldr	r2, [r2, #4]
 8006200:	6951      	ldr	r1, [r2, #20]
 8006202:	78fa      	ldrb	r2, [r7, #3]
 8006204:	f002 001f 	and.w	r0, r2, #31
 8006208:	7bfa      	ldrb	r2, [r7, #15]
 800620a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800620e:	f102 0203 	add.w	r2, r2, #3
 8006212:	fa00 f202 	lsl.w	r2, r0, r2
 8006216:	430a      	orrs	r2, r1
 8006218:	615a      	str	r2, [r3, #20]
 800621a:	e05a      	b.n	80062d2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 8U) && (Pin <= 11U))
 800621c:	7bfb      	ldrb	r3, [r7, #15]
 800621e:	2b07      	cmp	r3, #7
 8006220:	d92a      	bls.n	8006278 <IO004_EnableOutputDriver+0x118>
 8006222:	7bfb      	ldrb	r3, [r7, #15]
 8006224:	2b0b      	cmp	r3, #11
 8006226:	d827      	bhi.n	8006278 <IO004_EnableOutputDriver+0x118>
  {
    Pin = Pin - 8U;
 8006228:	7bfb      	ldrb	r3, [r7, #15]
 800622a:	f1a3 0308 	sub.w	r3, r3, #8
 800622e:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	6852      	ldr	r2, [r2, #4]
 8006238:	6991      	ldr	r1, [r2, #24]
 800623a:	7bfa      	ldrb	r2, [r7, #15]
 800623c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006240:	f102 0203 	add.w	r2, r2, #3
 8006244:	f04f 001f 	mov.w	r0, #31
 8006248:	fa00 f202 	lsl.w	r2, r0, r2
 800624c:	ea6f 0202 	mvn.w	r2, r2
 8006250:	400a      	ands	r2, r1
 8006252:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	6852      	ldr	r2, [r2, #4]
 800625c:	6991      	ldr	r1, [r2, #24]
 800625e:	78fa      	ldrb	r2, [r7, #3]
 8006260:	f002 001f 	and.w	r0, r2, #31
 8006264:	7bfa      	ldrb	r2, [r7, #15]
 8006266:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800626a:	f102 0203 	add.w	r2, r2, #3
 800626e:	fa00 f202 	lsl.w	r2, r0, r2
 8006272:	430a      	orrs	r2, r1
 8006274:	619a      	str	r2, [r3, #24]
 8006276:	e02c      	b.n	80062d2 <IO004_EnableOutputDriver+0x172>
  } else if ((Pin >= 12U) && (Pin <= 15U))
 8006278:	7bfb      	ldrb	r3, [r7, #15]
 800627a:	2b0b      	cmp	r3, #11
 800627c:	d929      	bls.n	80062d2 <IO004_EnableOutputDriver+0x172>
 800627e:	7bfb      	ldrb	r3, [r7, #15]
 8006280:	2b0f      	cmp	r3, #15
 8006282:	d826      	bhi.n	80062d2 <IO004_EnableOutputDriver+0x172>
  {
    Pin = Pin - 12U;
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	f1a3 030c 	sub.w	r3, r3, #12
 800628a:	73fb      	strb	r3, [r7, #15]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	687a      	ldr	r2, [r7, #4]
 8006292:	6852      	ldr	r2, [r2, #4]
 8006294:	69d1      	ldr	r1, [r2, #28]
 8006296:	7bfa      	ldrb	r2, [r7, #15]
 8006298:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800629c:	f102 0203 	add.w	r2, r2, #3
 80062a0:	f04f 001f 	mov.w	r0, #31
 80062a4:	fa00 f202 	lsl.w	r2, r0, r2
 80062a8:	ea6f 0202 	mvn.w	r2, r2
 80062ac:	400a      	ands	r2, r1
 80062ae:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	687a      	ldr	r2, [r7, #4]
 80062b6:	6852      	ldr	r2, [r2, #4]
 80062b8:	69d1      	ldr	r1, [r2, #28]
 80062ba:	78fa      	ldrb	r2, [r7, #3]
 80062bc:	f002 001f 	and.w	r0, r2, #31
 80062c0:	7bfa      	ldrb	r2, [r7, #15]
 80062c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80062c6:	f102 0203 	add.w	r2, r2, #3
 80062ca:	fa00 f202 	lsl.w	r2, r0, r2
 80062ce:	430a      	orrs	r2, r1
 80062d0:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
 80062d2:	f107 0714 	add.w	r7, r7, #20
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bc80      	pop	{r7}
 80062da:	4770      	bx	lr

080062dc <I2C001_lInit>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
 /* Initializes the App based on User provide configuration. */
 void I2C001_lInit (const I2C001Handle_type* I2CHandle)
{ 
 80062dc:	b580      	push	{r7, lr}
 80062de:	b086      	sub	sp, #24
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
   uint32_t Brg_PDivValue = 0x00U;
 80062e4:	f04f 0300 	mov.w	r3, #0
 80062e8:	613b      	str	r3, [r7, #16]
   uint32_t Fdr_StepValue = 0x00U;  
 80062ea:	f04f 0300 	mov.w	r3, #0
 80062ee:	60fb      	str	r3, [r7, #12]
   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	617b      	str	r3, [r7, #20]

   /* <<<DD_I2C001_API_1>>>*/

   /** I2C initialization  */
   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062fa:	f023 0204 	bic.w	r2, r3, #4
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	641a      	str	r2, [r3, #64]	; 0x40

   /* Enable the USIC Channel */
   I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	68db      	ldr	r3, [r3, #12]
 8006306:	f043 0203 	orr.w	r2, r3, #3
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	60da      	str	r2, [r3, #12]
    (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
    
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6899      	ldr	r1, [r3, #8]
 8006312:	f107 0210 	add.w	r2, r7, #16
 8006316:	f107 030c 	add.w	r3, r7, #12
 800631a:	4608      	mov	r0, r1
 800631c:	4611      	mov	r1, r2
 800631e:	461a      	mov	r2, r3
 8006320:	f000 f8ba 	bl	8006498 <I2C001_lConfigureBitRate>
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	691a      	ldr	r2, [r3, #16]
           ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	ea4f 5383 	mov.w	r3, r3, lsl #22
 800632e:	ea4f 5393 	mov.w	r3, r3, lsr #22
   /* Get the optimum PDIV and STEP value for the given bitrate */
   I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
   /* Configuration of USIC Channel Fractional Divider */

   /* Fractional divider mode selected */
   I2CRegs->FDR |= \
 8006332:	4313      	orrs	r3, r2
 8006334:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	611a      	str	r2, [r3, #16]
             USIC_CH_FDR_DM_Msk) | \
            (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
            USIC_CH_FDR_STEP_Msk));
   
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	689b      	ldr	r3, [r3, #8]
 8006340:	2b64      	cmp	r3, #100	; 0x64
 8006342:	d80f      	bhi.n	8006364 <I2C001_lInit+0x88>
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800634e:	f04f 0300 	mov.w	r3, #0
 8006352:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8006356:	400b      	ands	r3, r1
           
   if(I2CHandle->BitRate <= I2C001_BITRATE)
   {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006358:	4313      	orrs	r3, r2
 800635a:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	615a      	str	r2, [r3, #20]
 8006362:	e00e      	b.n	8006382 <I2C001_lInit+0xa6>
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	695a      	ldr	r2, [r3, #20]
                      (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 8006368:	693b      	ldr	r3, [r7, #16]
 800636a:	ea4f 4103 	mov.w	r1, r3, lsl #16
 800636e:	f04f 0300 	mov.w	r3, #0
 8006372:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 8006376:	400b      	ands	r3, r1
   }
   else
   {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 8006378:	4313      	orrs	r3, r2
 800637a:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	615a      	str	r2, [r3, #20]
   /* Transmission Mode (TRM) = 3  */
   /* Passive Data Level (PDL) = 1 */
   /* Frame Length (FLE) = 63 (3F) */
   /* Word Length (WLE) = 7  */

   I2CRegs->SCTR |=  \
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006386:	f240 3303 	movw	r3, #771	; 0x303
 800638a:	f2c0 733f 	movt	r3, #1855	; 0x73f
 800638e:	4313      	orrs	r3, r2
 8006390:	697a      	ldr	r2, [r7, #20]
 8006392:	6353      	str	r3, [r2, #52]	; 0x34

       
   /* Configuration of USIC Transmit Control/Status Register */ 
   /* TBUF Data Enable (TDEN) = 1 */
   /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
   I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006398:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	639a      	str	r2, [r3, #56]	; 0x38
   /* Non-Acknowledge interrupt enabled */
   /* Arbitration Lost interrupt enabled */
   /* Slave read request interrupt enabled */
   /* Error interrupt enabled */
   /* Configuration of Protocol Control Register */ 
   if(I2CHandle->BitRate <= I2C001_BITRATE)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	2b64      	cmp	r3, #100	; 0x64
 80063a6:	d804      	bhi.n	80063b2 <I2C001_lInit+0xd6>
   {
	   /* Symbol timing = 10 time quanta */
	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	63da      	str	r2, [r3, #60]	; 0x3c
 80063b0:	e005      	b.n	80063be <I2C001_lInit+0xe2>
			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }
   else
   {
	   /* Symbol timing = 25 time quanta */
  	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063b6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	63da      	str	r2, [r3, #60]	; 0x3c
                            	USIC_CH_PCR_IICMode_STIM_Pos)) & \
                        			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
   }

   if(I2CHandle->StartCondRecvIntEn)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	7c1b      	ldrb	r3, [r3, #16]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d005      	beq.n	80063d2 <I2C001_lInit+0xf6>
   {
     /* Enable Start Condition Recv Interrupt*/  
     I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063ca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
   }
      
   if(I2CHandle->RepStartCondRecvIntEn)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	7c5b      	ldrb	r3, [r3, #17]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d005      	beq.n	80063e6 <I2C001_lInit+0x10a>
   {
    	/* Enable Repeated Start Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063de:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
   }
     
   if(I2CHandle->StopCondRecvIntEn)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	7c9b      	ldrb	r3, [r3, #18]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d005      	beq.n	80063fa <I2C001_lInit+0x11e>
   {
     	/* Enable Stop Condition Interrupt*/  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063f2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
   }
      
   if(I2CHandle->NackDetectIntEn)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	7cdb      	ldrb	r3, [r3, #19]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d005      	beq.n	800640e <I2C001_lInit+0x132>
   {
     	/* Enable Non Ack Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006406:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	63da      	str	r2, [r3, #60]	; 0x3c
    		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
   }
      
   if(I2CHandle->ArbLostIntEn)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	7d1b      	ldrb	r3, [r3, #20]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d005      	beq.n	8006422 <I2C001_lInit+0x146>
   {
    	/* Enable Arbitration lost Interrupt */  
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800641a:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800641e:	697b      	ldr	r3, [r7, #20]
 8006420:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
   }
      
   if(I2CHandle->ErrorIntEn)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	7d5b      	ldrb	r3, [r3, #21]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d005      	beq.n	8006436 <I2C001_lInit+0x15a>
   {
    	/* Enable IIC Error Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800642e:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	63da      	str	r2, [r3, #60]	; 0x3c
   		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
   }
      
   if(I2CHandle->AckIntEn)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	7d9b      	ldrb	r3, [r3, #22]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d005      	beq.n	800644a <I2C001_lInit+0x16e>
   {
    	/*  Enable Ack  Interrupt */ 
      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006442:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	63da      	str	r2, [r3, #60]	; 0x3c
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
             ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	7b1b      	ldrb	r3, [r3, #12]
 8006454:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006458:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
   /** FIFO Configuration */
       
   /* Configuration of Transmitter Buffer Control Register */ 
   /* Limit for transmit FIFO interrupt generation is set based on UI */

   I2CRegs->TBCTR |= \
 800645c:	431a      	orrs	r2, r3
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	7b5b      	ldrb	r3, [r3, #13]
 800646e:	ea4f 2303 	mov.w	r3, r3, lsl #8
 8006472:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
        
   /* Configuration of Receiver Buffer Control Register */ 
   /* Limit for receive FIFO interrupt generation is set based on UI*/
   /* Filling level mode is selected */
   I2CRegs->RBCTR |= \
 8006476:	4313      	orrs	r3, r2
 8006478:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
               ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
                (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
                USIC_CH_RBCTR_LOF_Msk));
   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006486:	f043 0204 	orr.w	r2, r3, #4
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800648e:	f107 0718 	add.w	r7, r7, #24
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
 8006496:	bf00      	nop

08006498 <I2C001_lConfigureBitRate>:


/* Give optimized PDIV and STEP value for the given baud rate */ 
void I2C001_lConfigureBitRate\
                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
{
 8006498:	b480      	push	{r7}
 800649a:	b089      	sub	sp, #36	; 0x24
 800649c:	af00      	add	r7, sp, #0
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	607a      	str	r2, [r7, #4]
  float ratio = (float)0.0;
 80064a4:	f04f 0300 	mov.w	r3, #0
 80064a8:	61fb      	str	r3, [r7, #28]
  float TempBitrate = ((float)BitRate * ((float)1000));
 80064aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80064ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80064b2:	eddf 7a59 	vldr	s15, [pc, #356]	; 8006618 <I2C001_lConfigureBitRate+0x180>
 80064b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ba:	edc7 7a04 	vstr	s15, [r7, #16]
  float TempPdiv = (float)0.0;
 80064be:	f04f 0300 	mov.w	r3, #0
 80064c2:	61bb      	str	r3, [r7, #24]
  float TempStep = (float)0.0;
 80064c4:	f04f 0300 	mov.w	r3, #0
 80064c8:	617b      	str	r3, [r7, #20]

  if(TempBitrate <= 100000.0)
 80064ca:	ed97 7a04 	vldr	s14, [r7, #16]
 80064ce:	eddf 7a53 	vldr	s15, [pc, #332]	; 800661c <I2C001_lConfigureBitRate+0x184>
 80064d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064da:	d808      	bhi.n	80064ee <I2C001_lConfigureBitRate+0x56>
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 80064dc:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8006620 <I2C001_lConfigureBitRate+0x188>
 80064e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80064e4:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80064e8:	edc7 7a07 	vstr	s15, [r7, #28]
 80064ec:	e007      	b.n	80064fe <I2C001_lConfigureBitRate+0x66>
             (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  else
  {
    ratio = ((((USIC_CLOCK * (float)1000000)/ \
 80064ee:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8006624 <I2C001_lConfigureBitRate+0x18c>
 80064f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80064f6:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80064fa:	edc7 7a07 	vstr	s15, [r7, #28]
             (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
             I2C001_IM_STEPVALUE)/TempBitrate);
  }
  /* Calculating optimum PDIV value */
  if( ratio <= (float)1)
 80064fe:	ed97 7a07 	vldr	s14, [r7, #28]
 8006502:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8006506:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800650a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800650e:	d803      	bhi.n	8006518 <I2C001_lConfigureBitRate+0x80>
  {
    TempPdiv = (float)0;
 8006510:	f04f 0300 	mov.w	r3, #0
 8006514:	61bb      	str	r3, [r7, #24]
 8006516:	e015      	b.n	8006544 <I2C001_lConfigureBitRate+0xac>
  }
  else
  {
    TempPdiv =  ratio - (float)1;
 8006518:	ed97 7a07 	vldr	s14, [r7, #28]
 800651c:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 8006520:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006524:	edc7 7a06 	vstr	s15, [r7, #24]
    if( TempPdiv > I2C001_MAX_VALUE)
 8006528:	ed97 7a06 	vldr	s14, [r7, #24]
 800652c:	eddf 7a3e 	vldr	s15, [pc, #248]	; 8006628 <I2C001_lConfigureBitRate+0x190>
 8006530:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006538:	dd04      	ble.n	8006544 <I2C001_lConfigureBitRate+0xac>
    {
  	  TempPdiv = I2C001_MAX_VALUE;
 800653a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800653e:	f2c4 437f 	movt	r3, #17535	; 0x447f
 8006542:	61bb      	str	r3, [r7, #24]
    }
  }
  *PDivValue = (uint32_t)(TempPdiv);
 8006544:	edd7 7a06 	vldr	s15, [r7, #24]
 8006548:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	edc3 7a00 	vstr	s15, [r3]
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
 8006552:	ed97 7a04 	vldr	s14, [r7, #16]
 8006556:	eddf 7a31 	vldr	s15, [pc, #196]	; 800661c <I2C001_lConfigureBitRate+0x184>
 800655a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800655e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006562:	d81f      	bhi.n	80065a4 <I2C001_lConfigureBitRate+0x10c>
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 8006564:	ed97 7a04 	vldr	s14, [r7, #16]
 8006568:	eef2 7a04 	vmov.f32	s15, #36	; 0x24
 800656c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006570:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800662c <I2C001_lConfigureBitRate+0x194>
 8006574:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 8006578:	eddf 7a2d 	vldr	s15, [pc, #180]	; 8006630 <I2C001_lConfigureBitRate+0x198>
 800657c:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	edd3 7a00 	vldr	s15, [r3]
 8006586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800658a:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 800658e:	ee76 7aa7 	vadd.f32	s15, s13, s15
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 8006592:	ee27 7a27 	vmul.f32	s14, s14, s15
  }
  *PDivValue = (uint32_t)(TempPdiv);
  /* Calculating STEP value */
  if(TempBitrate <= 100000.0)
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 8006596:	eddf 7a27 	vldr	s15, [pc, #156]	; 8006634 <I2C001_lConfigureBitRate+0x19c>
 800659a:	eec7 7a27 	vdiv.f32	s15, s14, s15
 800659e:	edc7 7a05 	vstr	s15, [r7, #20]
 80065a2:	e01e      	b.n	80065e2 <I2C001_lConfigureBitRate+0x14a>
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 80065a4:	ed97 7a04 	vldr	s14, [r7, #16]
 80065a8:	eef3 7a09 	vmov.f32	s15, #57	; 0x39
 80065ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065b0:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800662c <I2C001_lConfigureBitRate+0x194>
 80065b4:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 80065b8:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8006630 <I2C001_lConfigureBitRate+0x198>
 80065bc:	ee87 7a27 	vdiv.f32	s14, s14, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	edd3 7a00 	vldr	s15, [r3]
 80065c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065ca:	eef7 7a00 	vmov.f32	s15, #112	; 0x70
 80065ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 80065d2:	ee27 7a27 	vmul.f32	s14, s14, s15
                 I2C001_MAX_STEPVALUE)/(float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  else
  {
    TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 80065d6:	eddf 7a17 	vldr	s15, [pc, #92]	; 8006634 <I2C001_lConfigureBitRate+0x19c>
 80065da:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80065de:	edc7 7a05 	vstr	s15, [r7, #20]
                 I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
  }
  if(TempStep > I2C001_MAX_VALUE)
 80065e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80065e6:	eddf 7a10 	vldr	s15, [pc, #64]	; 8006628 <I2C001_lConfigureBitRate+0x190>
 80065ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80065ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065f2:	dd04      	ble.n	80065fe <I2C001_lConfigureBitRate+0x166>
  {
	  TempStep = I2C001_MAX_VALUE;
 80065f4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80065f8:	f2c4 437f 	movt	r3, #17535	; 0x447f
 80065fc:	617b      	str	r3, [r7, #20]
  }
  *StepValue = (uint32_t)(TempStep);
 80065fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8006602:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	edc3 7a00 	vstr	s15, [r3]
}
 800660c:	f107 0724 	add.w	r7, r7, #36	; 0x24
 8006610:	46bd      	mov	sp, r7
 8006612:	bc80      	pop	{r7}
 8006614:	4770      	bx	lr
 8006616:	bf00      	nop
 8006618:	447a0000 	.word	0x447a0000
 800661c:	47c35000 	.word	0x47c35000
 8006620:	4ab2d05e 	.word	0x4ab2d05e
 8006624:	4a0f0d18 	.word	0x4a0f0d18
 8006628:	447fc000 	.word	0x447fc000
 800662c:	44800000 	.word	0x44800000
 8006630:	49742400 	.word	0x49742400
 8006634:	42f00000 	.word	0x42f00000

08006638 <I2C001_Init>:
/******************************************************************************
**                      Public Function Definitions                          **
******************************************************************************/
void I2C001_Init(void)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	af00      	add	r7, sp, #0
  /* Reset the Peripheral*/
  RESET001_DeassertReset(PER1_USIC2); 
 800663c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006640:	f2c1 0000 	movt	r0, #4096	; 0x1000
 8006644:	f7ff fba4 	bl	8005d90 <RESET001_DeassertReset>
  I2C001_lInit(&I2C001_Handle0);          
 8006648:	f249 5048 	movw	r0, #38216	; 0x9548
 800664c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8006650:	f7ff fe44 	bl	80062dc <I2C001_lInit>
     /* Configuration of SCL Pin 5.2 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 8006654:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006658:	f6c4 0302 	movt	r3, #18434	; 0x4802
 800665c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006660:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006664:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006666:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800666a:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 800666c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006670:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006674:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006678:	f6c4 0202 	movt	r2, #18434	; 0x4802
 800667c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800667e:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->IOCR0 |= ((uint32_t)24 << 19);
 8006680:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006684:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006688:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 800668c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006690:	6912      	ldr	r2, [r2, #16]
 8006692:	f442 0240 	orr.w	r2, r2, #12582912	; 0xc00000
 8006696:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 2);          
 8006698:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 800669c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80066a0:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80066a4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80066a8:	6852      	ldr	r2, [r2, #4]
 80066aa:	f042 0204 	orr.w	r2, r2, #4
 80066ae:	605a      	str	r2, [r3, #4]
     /* Configuration of SDA Pin 5.0 based on User configuration */
  PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 80066b0:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80066b4:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80066b8:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80066bc:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80066c0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80066c2:	f022 0207 	bic.w	r2, r2, #7
 80066c6:	641a      	str	r2, [r3, #64]	; 0x40
  PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 80066c8:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80066cc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80066d0:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80066d4:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80066d8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80066da:	641a      	str	r2, [r3, #64]	; 0x40
 	
 	
  PORT5->IOCR0 |= ((uint32_t)24 << 3);
 80066dc:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80066e0:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80066e4:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 80066e8:	f6c4 0202 	movt	r2, #18434	; 0x4802
 80066ec:	6912      	ldr	r2, [r2, #16]
 80066ee:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80066f2:	611a      	str	r2, [r3, #16]
 	 
  PORT5->OMR |= ((uint32_t)0x01 << 0);
 80066f4:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 80066f8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 80066fc:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006700:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006704:	6852      	ldr	r2, [r2, #4]
 8006706:	f042 0201 	orr.w	r2, r2, #1
 800670a:	605a      	str	r2, [r3, #4]

}
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop

08006710 <I2C001_DeInit>:
 /* Function provide to reset the App to default values. */
 
void  I2C001_DeInit (void)
{
 8006710:	b480      	push	{r7}
 8006712:	af00      	add	r7, sp, #0
  /* <<<DD_I2C001_API_2>>>*/
  /* Redundant Api */
}
 8006714:	46bd      	mov	sp, r7
 8006716:	bc80      	pop	{r7}
 8006718:	4770      	bx	lr
 800671a:	bf00      	nop

0800671c <I2C001_Configure>:


/* Function which allows changing of bitrate at run time.*/
status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
{
 800671c:	b580      	push	{r7, lr}
 800671e:	b086      	sub	sp, #24
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
 8006724:	6039      	str	r1, [r7, #0]
  uint32_t Brg_PDivValue = 0x00U;
 8006726:	f04f 0300 	mov.w	r3, #0
 800672a:	60fb      	str	r3, [r7, #12]
  uint32_t Fdr_StepValue = 0x00U;
 800672c:	f04f 0300 	mov.w	r3, #0
 8006730:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	617b      	str	r3, [r7, #20]
  status_t Status = (status_t)I2C001_FAIL; 
 8006738:	f04f 0304 	mov.w	r3, #4
 800673c:	613b      	str	r3, [r7, #16]
 
  /* <<<DD_I2C001_API_3>>>*/    
  /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
  I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006742:	f023 0204 	bic.w	r2, r3, #4
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configuration of USIC Channel Fractional Divider */
  /* Get the optimum PDIV and STEP value for the given bitrate */
  I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 800674a:	f107 020c 	add.w	r2, r7, #12
 800674e:	f107 0308 	add.w	r3, r7, #8
 8006752:	6838      	ldr	r0, [r7, #0]
 8006754:	4611      	mov	r1, r2
 8006756:	461a      	mov	r2, r3
 8006758:	f7ff fe9e 	bl	8006498 <I2C001_lConfigureBitRate>
      
  /* Fractional divider mode selected */
  I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	691b      	ldr	r3, [r3, #16]
 8006760:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006764:	f023 0303 	bic.w	r3, r3, #3
 8006768:	697a      	ldr	r2, [r7, #20]
 800676a:	6113      	str	r3, [r2, #16]
  I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 800676c:	697b      	ldr	r3, [r7, #20]
 800676e:	691a      	ldr	r2, [r3, #16]
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	ea4f 5383 	mov.w	r3, r3, lsl #22
 8006776:	ea4f 5393 	mov.w	r3, r3, lsr #22
 800677a:	431a      	orrs	r2, r3
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	611a      	str	r2, [r3, #16]
              
  /* Configure BitRate */
  I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	695a      	ldr	r2, [r3, #20]
 8006784:	f248 03ff 	movw	r3, #33023	; 0x80ff
 8006788:	f6cf 4300 	movt	r3, #64512	; 0xfc00
 800678c:	4013      	ands	r3, r2
 800678e:	697a      	ldr	r2, [r7, #20]
 8006790:	6153      	str	r3, [r2, #20]
	                    USIC_CH_BRG_PCTQ_Msk);
    		                           
  if(BitRate <= I2C001_BITRATE)
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	2b64      	cmp	r3, #100	; 0x64
 8006796:	d80f      	bhi.n	80067b8 <I2C001_Configure+0x9c>
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80067a2:	f04f 0300 	mov.w	r3, #0
 80067a6:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80067aa:	400b      	ands	r3, r1
    		                           
  if(BitRate <= I2C001_BITRATE)
  {  
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 9 */
     I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80067ac:	4313      	orrs	r3, r2
 80067ae:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	615a      	str	r2, [r3, #20]
 80067b6:	e00e      	b.n	80067d6 <I2C001_Configure+0xba>
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	695a      	ldr	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	ea4f 4103 	mov.w	r1, r3, lsl #16
 80067c2:	f04f 0300 	mov.w	r3, #0
 80067c6:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
 80067ca:	400b      	ands	r3, r1
  }
  else
  {
     /* The PreDivider for CTQ, PCTQ = 0  */
     /* The Denominator for CTQ, DCTQ = 24 */
     I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 80067cc:	4313      	orrs	r3, r2
 80067ce:	f443 42c0 	orr.w	r2, r3, #24576	; 0x6000
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	615a      	str	r2, [r3, #20]
      (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
        USIC_CH_BRG_PDIV_Msk));
  }
      	 
  I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067da:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Configuration of Protocol Control Register */ 
  if(BitRate <= I2C001_BITRATE)
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	2b64      	cmp	r3, #100	; 0x64
 80067e6:	d804      	bhi.n	80067f2 <I2C001_Configure+0xd6>
  {
     /* Symbol timing = 10 time quanta */
     I2CRegs->PCR_IICMode |= \
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	63da      	str	r2, [r3, #60]	; 0x3c
 80067f0:	e005      	b.n	80067fe <I2C001_Configure+0xe2>
                                            USIC_CH_PCR_IICMode_STIM_Msk)); 
  }
  else
  {
     /* Symbol timing = 25 time quanta */
     I2CRegs->PCR_IICMode |= \
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067f6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	63da      	str	r2, [r3, #60]	; 0x3c
                 (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
                                             USIC_CH_PCR_IICMode_STIM_Msk));  
  }
      	                            
  Status = (status_t)DAVEApp_SUCCESS;
 80067fe:	f04f 0300 	mov.w	r3, #0
 8006802:	613b      	str	r3, [r7, #16]
  /* Enable I2C mode */
  I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006808:	f043 0204 	orr.w	r2, r3, #4
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	641a      	str	r2, [r3, #64]	; 0x40
  
  return Status;
 8006810:	693b      	ldr	r3, [r7, #16]
}
 8006812:	4618      	mov	r0, r3
 8006814:	f107 0718 	add.w	r7, r7, #24
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <I2C001_ReadData>:
/* This function reads out  the content of the USIC receive FIFO Buffer. 
 * Returns true in case FIFO is not empty.else  otherwise.
 *
 */
bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
{ 
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 8006826:	f04f 0300 	mov.w	r3, #0
 800682a:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_4>>>*/
  if(USIC_ubIsRxFIFOempty(I2CRegs))
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006838:	f003 0308 	and.w	r3, r3, #8
 800683c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8006840:	2b00      	cmp	r3, #0
 8006842:	d003      	beq.n	800684c <I2C001_ReadData+0x30>
  {
    Result = (bool)FALSE;
 8006844:	f04f 0300 	mov.w	r3, #0
 8006848:	73fb      	strb	r3, [r7, #15]
 800684a:	e009      	b.n	8006860 <I2C001_ReadData+0x44>
  }
  else
  {
    *buffer = (uint8_t)I2CRegs->OUTR;
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006852:	b2db      	uxtb	r3, r3
 8006854:	461a      	mov	r2, r3
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	801a      	strh	r2, [r3, #0]
    Result = (bool)TRUE;
 800685a:	f04f 0301 	mov.w	r3, #1
 800685e:	73fb      	strb	r3, [r7, #15]
  }
  
  return Result;
 8006860:	7bfb      	ldrb	r3, [r7, #15]
}
 8006862:	4618      	mov	r0, r3
 8006864:	f107 0714 	add.w	r7, r7, #20
 8006868:	46bd      	mov	sp, r7
 800686a:	bc80      	pop	{r7}
 800686c:	4770      	bx	lr
 800686e:	bf00      	nop

08006870 <I2C001_WriteData>:
 * Returns true in case if the FIFO is not full else otherwise.
 *
 */
bool I2C001_WriteData \
                   (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
{
 8006870:	b480      	push	{r7}
 8006872:	b085      	sub	sp, #20
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
  bool Result = (bool)FALSE;
 800687a:	f04f 0300 	mov.w	r3, #0
 800687e:	73fb      	strb	r3, [r7, #15]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	60bb      	str	r3, [r7, #8]
  
  /* <<<DD_I2C001_API_5>>>*/
  do
  {
     if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800688a:	f003 0302 	and.w	r3, r3, #2
 800688e:	2b00      	cmp	r3, #0
 8006890:	d003      	beq.n	800689a <I2C001_WriteData+0x2a>
     {
	     Result = (bool)FALSE;
 8006892:	f04f 0300 	mov.w	r3, #0
 8006896:	73fb      	strb	r3, [r7, #15]
       break;
 8006898:	e019      	b.n	80068ce <I2C001_WriteData+0x5e>
     }

     if(USIC_IsTxFIFOfull(I2CRegs))
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80068a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80068a4:	ea4f 3313 	mov.w	r3, r3, lsr #12
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d003      	beq.n	80068b4 <I2C001_WriteData+0x44>
     {
       Result = (bool)FALSE;
 80068ac:	f04f 0300 	mov.w	r3, #0
 80068b0:	73fb      	strb	r3, [r7, #15]
 80068b2:	e00c      	b.n	80068ce <I2C001_WriteData+0x5e>
     }

     else
     {
       I2CRegs->IN[0] = \
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	785b      	ldrb	r3, [r3, #1]
 80068b8:	ea4f 2203 	mov.w	r2, r3, lsl #8
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	431a      	orrs	r2, r3
       Result = (bool)FALSE;
     }

     else
     {
       I2CRegs->IN[0] = \
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
                    (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
       Result = (bool)TRUE;     
 80068c8:	f04f 0301 	mov.w	r3, #1
 80068cc:	73fb      	strb	r3, [r7, #15]
     }
  
  }while(0);
  return Result;
 80068ce:	7bfb      	ldrb	r3, [r7, #15]

}
 80068d0:	4618      	mov	r0, r3
 80068d2:	f107 0714 	add.w	r7, r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bc80      	pop	{r7}
 80068da:	4770      	bx	lr

080068dc <I2C001_GetFlagStatus>:
 *
 * */

status_t I2C001_GetFlagStatus \
               (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 80068dc:	b480      	push	{r7}
 80068de:	b087      	sub	sp, #28
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	460b      	mov	r3, r1
 80068e6:	70fb      	strb	r3, [r7, #3]
  status_t Status = (status_t)I2C001_RESET;
 80068e8:	f04f 0302 	mov.w	r3, #2
 80068ec:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
 80068ee:	f04f 0300 	mov.w	r3, #0
 80068f2:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_I2C001_API_6>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 80068fa:	78fb      	ldrb	r3, [r7, #3]
 80068fc:	2b04      	cmp	r3, #4
 80068fe:	d80d      	bhi.n	800691c <I2C001_GetFlagStatus+0x40>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006904:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 8006906:	78fb      	ldrb	r3, [r7, #3]
 8006908:	f103 030a 	add.w	r3, r3, #10
 800690c:	f04f 0201 	mov.w	r2, #1
 8006910:	fa02 f303 	lsl.w	r3, r2, r3
 8006914:	693a      	ldr	r2, [r7, #16]
 8006916:	4013      	ands	r3, r2
 8006918:	613b      	str	r3, [r7, #16]
 800691a:	e035      	b.n	8006988 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 800691c:	78fb      	ldrb	r3, [r7, #3]
 800691e:	2b06      	cmp	r3, #6
 8006920:	d107      	bne.n	8006932 <I2C001_GetFlagStatus+0x56>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006926:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	f003 0320 	and.w	r3, r3, #32
 800692e:	613b      	str	r3, [r7, #16]
 8006930:	e02a      	b.n	8006988 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 8006932:	78fb      	ldrb	r3, [r7, #3]
 8006934:	2b05      	cmp	r3, #5
 8006936:	d107      	bne.n	8006948 <I2C001_GetFlagStatus+0x6c>
  {
    TempValue = I2CRegs->PSR_IICMode;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800693c:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	f003 0302 	and.w	r3, r3, #2
 8006944:	613b      	str	r3, [r7, #16]
 8006946:	e01f      	b.n	8006988 <I2C001_GetFlagStatus+0xac>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 8006948:	78fb      	ldrb	r3, [r7, #3]
 800694a:	2b08      	cmp	r3, #8
 800694c:	d80e      	bhi.n	800696c <I2C001_GetFlagStatus+0x90>
  {
    TempValue = I2CRegs->TRBSR;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006954:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 8006956:	78fb      	ldrb	r3, [r7, #3]
 8006958:	f1a3 0307 	sub.w	r3, r3, #7
 800695c:	f04f 0201 	mov.w	r2, #1
 8006960:	fa02 f303 	lsl.w	r3, r2, r3
 8006964:	693a      	ldr	r2, [r7, #16]
 8006966:	4013      	ands	r3, r2
 8006968:	613b      	str	r3, [r7, #16]
 800696a:	e00d      	b.n	8006988 <I2C001_GetFlagStatus+0xac>
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8006972:	613b      	str	r3, [r7, #16]
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 8006974:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
 8006976:	f103 33ff 	add.w	r3, r3, #4294967295
                                               (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    TempValue = I2CRegs->TRBSR;
    TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 800697a:	f04f 0201 	mov.w	r2, #1
 800697e:	fa02 f303 	lsl.w	r3, r2, r3
 8006982:	693a      	ldr	r2, [r7, #16]
 8006984:	4013      	ands	r3, r2
 8006986:	613b      	str	r3, [r7, #16]
                                  (uint32_t)I2C001_FLAG_STBI) + 8U));		
  }
  if(TempValue != 0x00U)
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d002      	beq.n	8006994 <I2C001_GetFlagStatus+0xb8>
  {
    Status = (status_t)I2C001_SET;
 800698e:	f04f 0303 	mov.w	r3, #3
 8006992:	617b      	str	r3, [r7, #20]
  }
  return Status;
 8006994:	697b      	ldr	r3, [r7, #20]
}
 8006996:	4618      	mov	r0, r3
 8006998:	f107 071c 	add.w	r7, r7, #28
 800699c:	46bd      	mov	sp, r7
 800699e:	bc80      	pop	{r7}
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop

080069a4 <I2C001_ClearFlag>:

/* Clears the specified flag status.*/
void I2C001_ClearFlag\
                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b085      	sub	sp, #20
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	460b      	mov	r3, r1
 80069ae:	70fb      	strb	r3, [r7, #3]
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	60fb      	str	r3, [r7, #12]

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
 80069b6:	78fb      	ldrb	r3, [r7, #3]
 80069b8:	2b04      	cmp	r3, #4
 80069ba:	d809      	bhi.n	80069d0 <I2C001_ClearFlag+0x2c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 80069bc:	78fb      	ldrb	r3, [r7, #3]
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
 80069be:	f103 030a 	add.w	r3, r3, #10
  USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;

  /* <<<DD_SIMPLE_I2C_API_7>>>*/
  if(Flag <= I2C001_FLAG_RIF)
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 80069c2:	f04f 0201 	mov.w	r2, #1
 80069c6:	fa02 f203 	lsl.w	r2, r2, r3
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	64da      	str	r2, [r3, #76]	; 0x4c
 80069ce:	e025      	b.n	8006a1c <I2C001_ClearFlag+0x78>
                                  (uint32_t)I2C001_FLAG_RSIF) + 10U));
  }
  else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 80069d0:	78fb      	ldrb	r3, [r7, #3]
 80069d2:	2b06      	cmp	r3, #6
 80069d4:	d104      	bne.n	80069e0 <I2C001_ClearFlag+0x3c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	f04f 0220 	mov.w	r2, #32
 80069dc:	64da      	str	r2, [r3, #76]	; 0x4c
 80069de:	e01d      	b.n	8006a1c <I2C001_ClearFlag+0x78>
  }
  else if(Flag == I2C001_FLAG_WRONG_TDF)
 80069e0:	78fb      	ldrb	r3, [r7, #3]
 80069e2:	2b05      	cmp	r3, #5
 80069e4:	d104      	bne.n	80069f0 <I2C001_ClearFlag+0x4c>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	f04f 0202 	mov.w	r2, #2
 80069ec:	64da      	str	r2, [r3, #76]	; 0x4c
 80069ee:	e015      	b.n	8006a1c <I2C001_ClearFlag+0x78>
  }
  else if(Flag <= I2C001_FLAG_RBERI)
 80069f0:	78fb      	ldrb	r3, [r7, #3]
 80069f2:	2b08      	cmp	r3, #8
 80069f4:	d809      	bhi.n	8006a0a <I2C001_ClearFlag+0x66>
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 80069f6:	78fb      	ldrb	r3, [r7, #3]
 80069f8:	f1a3 0307 	sub.w	r3, r3, #7
 80069fc:	f04f 0201 	mov.w	r2, #1
 8006a00:	fa02 f203 	lsl.w	r2, r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	64da      	str	r2, [r3, #76]	; 0x4c
 8006a08:	e008      	b.n	8006a1c <I2C001_ClearFlag+0x78>
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8006a0a:	78fb      	ldrb	r3, [r7, #3]
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
 8006a0c:	f103 33ff 	add.w	r3, r3, #4294967295
    I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
                                        (uint32_t)I2C001_FLAG_SRBI));		
  }
  else
  {
    I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 8006a10:	f04f 0201 	mov.w	r2, #1
 8006a14:	fa02 f203 	lsl.w	r2, r2, r3
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	64da      	str	r2, [r3, #76]	; 0x4c
                                          (uint32_t)I2C001_FLAG_STBI) + 8U));
  }
}
 8006a1c:	f107 0714 	add.w	r7, r7, #20
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bc80      	pop	{r7}
 8006a24:	4770      	bx	lr
 8006a26:	bf00      	nop

08006a28 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b085      	sub	sp, #20
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f003 0307 	and.w	r3, r3, #7
 8006a36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006a38:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8006a3c:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006a40:	68db      	ldr	r3, [r3, #12]
 8006a42:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8006a44:	68ba      	ldr	r2, [r7, #8]
 8006a46:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006a4a:	4013      	ands	r3, r2
 8006a4c:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	ea4f 2203 	mov.w	r2, r3, lsl #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8006a58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006a5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a60:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8006a62:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8006a66:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8006a6a:	68ba      	ldr	r2, [r7, #8]
 8006a6c:	60da      	str	r2, [r3, #12]
}
 8006a6e:	f107 0714 	add.w	r7, r7, #20
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bc80      	pop	{r7}
 8006a76:	4770      	bx	lr

08006a78 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	af00      	add	r7, sp, #0
          
    //  NVIC Priority Grouping
    NVIC_SetPriorityGrouping(1);
 8006a7c:	f04f 0001 	mov.w	r0, #1
 8006a80:	f7ff ffd2 	bl	8006a28 <NVIC_SetPriorityGrouping>

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
 8006a84:	f000 f904 	bl	8006c90 <DAVE_MUX_PreInit>
	//  Initialization of app 'IO004'		     
	IO004_Init();
 8006a88:	f7ff fa14 	bl	8005eb4 <IO004_Init>
	 
	//  Initialization of app 'CLK001'		     
	CLK001_Init();
 8006a8c:	f000 fb86 	bl	800719c <CLK001_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
 8006a90:	f7fe fa46 	bl	8004f20 <UART001_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
 8006a94:	f7fe ff40 	bl	8005918 <SYSTM001_Init>
	 
	//  Initialization of app 'I2C001'		     
	I2C001_Init();
 8006a98:	f7ff fdce 	bl	8006638 <I2C001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
 8006a9c:	f000 f808 	bl	8006ab0 <DAVE_MUX_Init>
} //  End of function DAVE_Init
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop

08006aa4 <SystemInit_DAVE3>:
// @Parameters    None
//
//****************************************************************************

void SystemInit_DAVE3(void)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	af00      	add	r7, sp, #0
	// CLK Initialisation
	CLK001_Init();
 8006aa8:	f000 fb78 	bl	800719c <CLK001_Init>
} //  End of function SystemInit_DAVE3
 8006aac:	bd80      	pop	{r7, pc}
 8006aae:	bf00      	nop

08006ab0 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
 8006ab0:	b480      	push	{r7}
 8006ab2:	b087      	sub	sp, #28
 8006ab4:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
 8006ab6:	463b      	mov	r3, r7
 8006ab8:	f04f 0200 	mov.w	r2, #0
 8006abc:	601a      	str	r2, [r3, #0]
 8006abe:	f103 0304 	add.w	r3, r3, #4
 8006ac2:	f04f 0200 	mov.w	r2, #0
 8006ac6:	601a      	str	r2, [r3, #0]
 8006ac8:	f103 0304 	add.w	r3, r3, #4
 8006acc:	f04f 0200 	mov.w	r2, #0
 8006ad0:	601a      	str	r2, [r3, #0]
 8006ad2:	f103 0304 	add.w	r3, r3, #4
 8006ad6:	f04f 0200 	mov.w	r2, #0
 8006ada:	601a      	str	r2, [r3, #0]
 8006adc:	f103 0304 	add.w	r3, r3, #4
 8006ae0:	f04f 0200 	mov.w	r2, #0
 8006ae4:	601a      	str	r2, [r3, #0]
 8006ae6:	f103 0304 	add.w	r3, r3, #4
 8006aea:	f04f 0200 	mov.w	r2, #0
 8006aee:	601a      	str	r2, [r3, #0]
 8006af0:	f103 0304 	add.w	r3, r3, #4
                 
    UsicCcrMode[2] |= (uint32_t) RD_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);   
 8006af4:	68ba      	ldr	r2, [r7, #8]
 8006af6:	f04f 0300 	mov.w	r3, #0
 8006afa:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b00:	f003 030f 	and.w	r3, r3, #15
 8006b04:	4313      	orrs	r3, r2
 8006b06:	60bb      	str	r3, [r7, #8]
    WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8006b08:	f04f 0300 	mov.w	r3, #0
 8006b0c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006b10:	f04f 0200 	mov.w	r2, #0
 8006b14:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006b18:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006b1a:	f022 020f 	bic.w	r2, r2, #15
 8006b1e:	641a      	str	r2, [r3, #64]	; 0x40
                    
    UsicCcrMode[4] |= (uint32_t) RD_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);  
 8006b20:	693a      	ldr	r2, [r7, #16]
 8006b22:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006b26:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b2c:	f003 030f 	and.w	r3, r3, #15
 8006b30:	4313      	orrs	r3, r2
 8006b32:	613b      	str	r3, [r7, #16]
    WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);
 8006b34:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006b38:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006b3c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006b40:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006b44:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006b46:	f022 020f 	bic.w	r2, r2, #15
 8006b4a:	641a      	str	r2, [r3, #64]	; 0x40
   /*USIC 0 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 1 Channel 0 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
            
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC1_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x06000000);		/*    DPTR = 0,  SIZE = 6 */ 
 8006b4c:	f04f 0300 	mov.w	r3, #0
 8006b50:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006b54:	f04f 0200 	mov.w	r2, #0
 8006b58:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006b5c:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8006b60:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8006b64:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8006b68:	f042 62c0 	orr.w	r2, r2, #100663296	; 0x6000000
 8006b6c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 						
   /*USIC 1 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         						
   /*USIC 2 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC2_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,1); 
 8006b70:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006b74:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006b78:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006b7c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006b80:	69d2      	ldr	r2, [r2, #28]
 8006b82:	f022 0207 	bic.w	r2, r2, #7
 8006b86:	f042 0201 	orr.w	r2, r2, #1
 8006b8a:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC2_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000002);		/*    DPTR = 2,  SIZE = 1 */ 
 8006b8c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006b90:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006b94:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006b98:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006b9c:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
 8006ba0:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8006ba4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8006ba8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8006bac:	f042 0202 	orr.w	r2, r2, #2
 8006bb0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC2_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000000);		/*    DPTR = 0,  SIZE = 1 */ 
 8006bb4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006bb8:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006bbc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006bc0:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006bc4:	f8d2 210c 	ldr.w	r2, [r2, #268]	; 0x10c
 8006bc8:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8006bcc:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8006bd0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8006bd4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
              
   WR_REG(USIC1_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[2]);
 8006bd8:	f04f 0300 	mov.w	r3, #0
 8006bdc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	f002 010f 	and.w	r1, r2, #15
 8006be6:	f04f 0200 	mov.w	r2, #0
 8006bea:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006bee:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006bf0:	f022 020f 	bic.w	r2, r2, #15
 8006bf4:	430a      	orrs	r2, r1
 8006bf6:	641a      	str	r2, [r3, #64]	; 0x40
                 
   WR_REG(USIC2_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[4]);
 8006bf8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006bfc:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006c00:	693a      	ldr	r2, [r7, #16]
 8006c02:	f002 010f 	and.w	r1, r2, #15
 8006c06:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006c0a:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006c0e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006c10:	f022 020f 	bic.w	r2, r2, #15
 8006c14:	430a      	orrs	r2, r1
 8006c16:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                          

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT0->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P0.5 : PORT0_IOCR4_PC5_PCR and PORT0_IOCR4_PC5_OE */					   
 8006c18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c1c:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006c20:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006c24:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006c28:	6952      	ldr	r2, [r2, #20]
 8006c2a:	f422 4238 	bic.w	r2, r2, #47104	; 0xb800
 8006c2e:	f442 4210 	orr.w	r2, r2, #36864	; 0x9000
 8006c32:	615a      	str	r2, [r3, #20]
					                         
  WR_REG(PORT5->IOCR0, 0xb8U, PORT_IOCR_PC0_PCR_Pos, 0x11U);                /*P5.0 : PORT5_IOCR0_PC0_PCR and PORT5_IOCR0_PC0_OE */					   
 8006c34:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006c38:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006c3c:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006c40:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006c44:	6912      	ldr	r2, [r2, #16]
 8006c46:	f022 02b8 	bic.w	r2, r2, #184	; 0xb8
 8006c4a:	f042 0288 	orr.w	r2, r2, #136	; 0x88
 8006c4e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR0, 0xb80000U, PORT_IOCR_PC2_PCR_Pos, 0x11U);                /*P5.2 : PORT5_IOCR0_PC2_PCR and PORT5_IOCR0_PC2_OE */					   
 8006c50:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006c54:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006c58:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006c5c:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006c60:	6912      	ldr	r2, [r2, #16]
 8006c62:	f422 0238 	bic.w	r2, r2, #12058624	; 0xb80000
 8006c66:	f442 0208 	orr.w	r2, r2, #8912896	; 0x880000
 8006c6a:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT5->IOCR4, PORT_IOCR_PC3_OE_Msk, PORT_IOCR_PC3_OE_Pos, PORT_IOCR_OE1);                /*    P5.7 : PORT5_IOCR4_PC7_OE */					   
 8006c6c:	f44f 4305 	mov.w	r3, #34048	; 0x8500
 8006c70:	f6c4 0302 	movt	r3, #18434	; 0x4802
 8006c74:	f44f 4205 	mov.w	r2, #34048	; 0x8500
 8006c78:	f6c4 0202 	movt	r2, #18434	; 0x4802
 8006c7c:	6952      	ldr	r2, [r2, #20]
 8006c7e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006c82:	615a      	str	r2, [r3, #20]
					      
}
 8006c84:	f107 071c 	add.w	r7, r7, #28
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bc80      	pop	{r7}
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop

08006c90 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
 8006c90:	b480      	push	{r7}
 8006c92:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                   
}
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bc80      	pop	{r7}
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop

08006c9c <CLK001_Delay>:
  * @note   -  
  * @param  number of loops
  * @retval None
  */
static void CLK001_Delay(uint32_t time_1)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;
  for(i=0UL; i < time_1;i++)
 8006ca4:	f04f 0300 	mov.w	r3, #0
 8006ca8:	60fb      	str	r3, [r7, #12]
 8006caa:	e007      	b.n	8006cbc <CLK001_Delay+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8006cac:	bf00      	nop
 8006cae:	bf00      	nop
 8006cb0:	bf00      	nop
 8006cb2:	bf00      	nop
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f103 0301 	add.w	r3, r3, #1
 8006cba:	60fb      	str	r3, [r7, #12]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d3f3      	bcc.n	8006cac <CLK001_Delay+0x10>
  {
    __NOP();__NOP();__NOP();__NOP();
  }
}
 8006cc4:	f107 0714 	add.w	r7, r7, #20
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bc80      	pop	{r7}
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop

08006cd0 <CLK001_SysClk_Valid>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Valid(void)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
  uint32_t MAIN_clock_status = 1UL;
 8006cd6:	f04f 0301 	mov.w	r3, #1
 8006cda:	607b      	str	r3, [r7, #4]

  /* check if PLL is switched on */
  if((SCU_PLL->PLLCON0 & (SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8006cdc:	f244 7310 	movw	r3, #18192	; 0x4710
 8006ce0:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006ce4:	685a      	ldr	r2, [r3, #4]
 8006ce6:	f04f 0302 	mov.w	r3, #2
 8006cea:	f2c0 0301 	movt	r3, #1
 8006cee:	4013      	ands	r3, r2
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d002      	beq.n	8006cfa <CLK001_SysClk_Valid+0x2a>
      SCU_PLL_PLLCON0_PLLPWD_Msk))!= 0UL)
  {
    MAIN_clock_status=0UL;
 8006cf4:	f04f 0300 	mov.w	r3, #0
 8006cf8:	607b      	str	r3, [r7, #4]
  }
  return(MAIN_clock_status);
 8006cfa:	687b      	ldr	r3, [r7, #4]
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f107 070c 	add.w	r7, r7, #12
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bc80      	pop	{r7}
 8006d06:	4770      	bx	lr

08006d08 <CLK001_BackupClkTrim>:

static void CLK001_BackupClkTrim (void)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	af00      	add	r7, sp, #0
  #if ((CLK001_TRIM_OPTION == CLK001_CLOCK_TRIM_AUTOMATIC) && \
       (CLK001_STANDBY_CLOCK == CLK001_HIB_CLOCK_FOSI))
  {
    /* check if HIB Domain enabled  */
    if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8006d0c:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8006d10:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 0301 	and.w	r3, r3, #1
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d10b      	bne.n	8006d36 <CLK001_BackupClkTrim+0x2e>
    {
      /*enable Hibernate domain*/
      SCU_POWER->PWRSET |= (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8006d1e:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8006d22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d26:	f44f 4284 	mov.w	r2, #16896	; 0x4200
 8006d2a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006d2e:	6852      	ldr	r2, [r2, #4]
 8006d30:	f042 0201 	orr.w	r2, r2, #1
 8006d34:	605a      	str	r2, [r3, #4]
    }

    /* check if HIB Domain is not in reset state  */
    if ((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8006d36:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8006d3a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d00b      	beq.n	8006d60 <CLK001_BackupClkTrim+0x58>
    {
	    /*de-assert hibernate reset*/
      SCU_RESET->RSTCLR |= (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8006d48:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 8006d4c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d50:	f44f 4288 	mov.w	r2, #17408	; 0x4400
 8006d54:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006d58:	6892      	ldr	r2, [r2, #8]
 8006d5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d5e:	609a      	str	r2, [r3, #8]
    }

    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8006d60:	f244 7310 	movw	r3, #18192	; 0x4710
 8006d64:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d68:	f244 7210 	movw	r2, #18192	; 0x4710
 8006d6c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006d70:	6852      	ldr	r2, [r2, #4]
 8006d72:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8006d76:	605a      	str	r2, [r3, #4]
    /*insert ~50us delay @ maximum back up clock freq */
    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 8006d78:	f04f 0064 	mov.w	r0, #100	; 0x64
 8006d7c:	f7ff ff8e 	bl	8006c9c <CLK001_Delay>
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8006d80:	f244 7310 	movw	r3, #18192	; 0x4710
 8006d84:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006d88:	f244 7210 	movw	r2, #18192	; 0x4710
 8006d8c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006d90:	6852      	ldr	r2, [r2, #4]
 8006d92:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8006d96:	605a      	str	r2, [r3, #4]
  #else /*trimming option is factory trimming*/
  {
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
  }
  #endif /*end of trimming options*/
}
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop

08006d9c <CLK001_SetMainPLLClkSrc>:

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
static uint32_t CLK001_SetMainPLLClkSrc(void)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b082      	sub	sp, #8
 8006da0:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8006da2:	f04f 0301 	mov.w	r3, #1
 8006da6:	607b      	str	r3, [r7, #4]
       (CLK001_PLL_CLOCK_INPUT != CLK001_CLOCK_BACK_UP_CLOCK)))
    uint32_t timeout_count;
  #endif
  
  /* enable PLL first */
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | 
 8006da8:	f244 7310 	movw	r3, #18192	; 0x4710
 8006dac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006db0:	f244 7210 	movw	r2, #18192	; 0x4710
 8006db4:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006db8:	6852      	ldr	r2, [r2, #4]
 8006dba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006dbe:	f022 0202 	bic.w	r2, r2, #2
 8006dc2:	605a      	str	r2, [r3, #4]
  {
    /************************************************************************/
    /*    Use external crystal or digital input for PLL clock input         */
    /************************************************************************/ 
    /* Enable OSC_HP if not already on */
    if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 
 8006dc4:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8006dc8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d054      	beq.n	8006e80 <CLK001_SetMainPLLClkSrc+0xe4>
        ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos))
    {
      /*The OSC HP mode is guaranteed to  be = 11b at this point
       * so we can just clear the bit(s) as per the selected mode
       */
      SCU_OSC->OSCHPCTRL &= (((uint32_t)(~SCU_OSC_OSCHPCTRL_MODE_Msk)) | 
 8006dd6:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8006dda:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006dde:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8006de2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006de6:	6852      	ldr	r2, [r2, #4]
 8006de8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8006dec:	605a      	str	r2, [r3, #4]
           ((uint32_t)CLK001_OSC_HP_MODE << SCU_OSC_OSCHPCTRL_MODE_Pos));

      /* setup OSC WDG divider - at this point the bitfield would be 0
         hence we can OR with the desired value*/
      SCU_OSC->OSCHPCTRL |= ((uint32_t)((CLK001_CLOCK_CRYSTAL_FREQUENCY /
 8006dee:	f44f 438e 	mov.w	r3, #18176	; 0x4700
 8006df2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006df6:	f44f 428e 	mov.w	r2, #18176	; 0x4700
 8006dfa:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006dfe:	6852      	ldr	r2, [r2, #4]
 8006e00:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8006e04:	605a      	str	r2, [r3, #4]
                     CLK001_SOSCWDG_FREF)-1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos);
      /* select external OSC as PLL input */
      SCU_PLL->PLLCON2 &= (uint32_t)~SCU_PLL_PLLCON2_PINSEL_Msk;
 8006e06:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e0a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006e0e:	f244 7210 	movw	r2, #18192	; 0x4710
 8006e12:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006e16:	68d2      	ldr	r2, [r2, #12]
 8006e18:	f022 0201 	bic.w	r2, r2, #1
 8006e1c:	60da      	str	r2, [r3, #12]
      /* restart OSC Watchdog */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8006e1e:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e22:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006e26:	f244 7210 	movw	r2, #18192	; 0x4710
 8006e2a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006e2e:	6852      	ldr	r2, [r2, #4]
 8006e30:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8006e34:	605a      	str	r2, [r3, #4]

      /* approximate loop count for 150ms @ max untrimmed Backup clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS; 
 8006e36:	f244 6350 	movw	r3, #18000	; 0x4650
 8006e3a:	603b      	str	r3, [r7, #0]
      do 
      {
        /* time out after ~150ms  */
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);
 8006e3c:	f04f 000a 	mov.w	r0, #10
 8006e40:	f7ff ff2c 	bl	8006c9c <CLK001_Delay>
        timeout_count--;
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e4a:	603b      	str	r3, [r7, #0]
      }while((((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8006e4c:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e50:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f403 7360 	and.w	r3, r3, #896	; 0x380
                CLK001_PLLSTAT_OSC_USABLE_MASK) && (timeout_count !=0UL));
 8006e5a:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8006e5e:	d002      	beq.n	8006e66 <CLK001_SetMainPLLClkSrc+0xca>
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1ea      	bne.n	8006e3c <CLK001_SetMainPLLClkSrc+0xa0>

      if (((SCU_PLL->PLLSTAT) & CLK001_PLLSTAT_OSC_USABLE_MASK) != 
 8006e66:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e6a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8006e74:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8006e78:	d002      	beq.n	8006e80 <CLK001_SetMainPLLClkSrc+0xe4>
            CLK001_PLLSTAT_OSC_USABLE_MASK)
      {
        /* Return Error */
      	Return_status = 0UL;
 8006e7a:	f04f 0300 	mov.w	r3, #0
 8006e7e:	607b      	str	r3, [r7, #4]
    /*select Backup Clock as input to PLL*/
    SCU_PLL->PLLCON2 |= (uint32_t)SCU_PLL_PLLCON2_PINSEL_Msk;
  }
  #endif /*end of PLL clock source check */

  return Return_status;
 8006e80:	687b      	ldr	r3, [r7, #4]
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	f107 0708 	add.w	r7, r7, #8
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <CLK001_ConfigMainPLL>:

static uint32_t CLK001_ConfigMainPLL (void)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8006e92:	f04f 0301 	mov.w	r3, #1
 8006e96:	607b      	str	r3, [r7, #4]
  /*   Setup and lock the main PLL (PLL is in normal mode)                  */
  /**************************************************************************/
  #if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
       (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
  {
    if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8006e98:	f244 7310 	movw	r3, #18192	; 0x4710
 8006e9c:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 0304 	and.w	r3, r3, #4
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f040 8097 	bne.w	8006fda <CLK001_ConfigMainPLL+0x14e>
      /* System is still running from Backup clock */ 
      /*Calculation for stepping*/
      #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)||\
          (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
      {
        VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 8006eac:	f640 03e8 	movw	r3, #2280	; 0x8e8
 8006eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006eb4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006eb8:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 8006ebc:	601a      	str	r2, [r3, #0]
      {
        VCO = (CLK001_CLOCK_BACK_UP/(CLK001_PLL_PDIV+1UL))*(CLK001_PLL_NDIV+1UL);
      }
      #endif /*End of PLL clock source check in normal mode*/

      stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP1)-1UL;
 8006ebe:	f640 03e8 	movw	r3, #2280	; 0x8e8
 8006ec2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	f649 7381 	movw	r3, #40833	; 0x9f81
 8006ecc:	f2c1 635e 	movt	r3, #5726	; 0x165e
 8006ed0:	fba3 1302 	umull	r1, r3, r3, r2
 8006ed4:	ea4f 5353 	mov.w	r3, r3, lsr #21
 8006ed8:	f103 32ff 	add.w	r2, r3, #4294967295
 8006edc:	f640 03ec 	movw	r3, #2284	; 0x8ec
 8006ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006ee4:	601a      	str	r2, [r3, #0]
           
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8006ee6:	f244 7310 	movw	r3, #18192	; 0x4710
 8006eea:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006eee:	f244 7210 	movw	r2, #18192	; 0x4710
 8006ef2:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006ef6:	6852      	ldr	r2, [r2, #4]
 8006ef8:	f042 0201 	orr.w	r2, r2, #1
 8006efc:	605a      	str	r2, [r3, #4]
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8006efe:	f244 7310 	movw	r3, #18192	; 0x4710
 8006f02:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f06:	f244 7210 	movw	r2, #18192	; 0x4710
 8006f0a:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006f0e:	6852      	ldr	r2, [r2, #4]
 8006f10:	f042 0210 	orr.w	r2, r2, #16
 8006f14:	605a      	str	r2, [r3, #4]
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8006f16:	f244 7310 	movw	r3, #18192	; 0x4710
 8006f1a:	f2c5 0300 	movt	r3, #20480	; 0x5000
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
 8006f1e:	f640 02ec 	movw	r2, #2284	; 0x8ec
 8006f22:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006f26:	6812      	ldr	r2, [r2, #0]
 8006f28:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8006f2c:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
      /* Go to bypass the Main PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
      /* disconnect Oscillator from PLL */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
      /* Setup divider settings for main PLL */
      SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8006f30:	609a      	str	r2, [r3, #8]
               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos) | 
               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos) | 
               ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));
      /* Set OSCDISCDIS */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8006f32:	f244 7310 	movw	r3, #18192	; 0x4710
 8006f36:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f3a:	f244 7210 	movw	r2, #18192	; 0x4710
 8006f3e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006f42:	6852      	ldr	r2, [r2, #4]
 8006f44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f48:	605a      	str	r2, [r3, #4]
      /* connect Oscillator to PLL */
      SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8006f4a:	f244 7310 	movw	r3, #18192	; 0x4710
 8006f4e:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f52:	f244 7210 	movw	r2, #18192	; 0x4710
 8006f56:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006f5a:	6852      	ldr	r2, [r2, #4]
 8006f5c:	f022 0210 	bic.w	r2, r2, #16
 8006f60:	605a      	str	r2, [r3, #4]
      /* restart PLL Lock detection */
      SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8006f62:	f244 7310 	movw	r3, #18192	; 0x4710
 8006f66:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f6a:	f244 7210 	movw	r2, #18192	; 0x4710
 8006f6e:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006f72:	6852      	ldr	r2, [r2, #4]
 8006f74:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006f78:	605a      	str	r2, [r3, #4]
      /* wait for PLL Lock */
      /* Timeout for wait loop ~150ms */
      /*approximate loop count for 150ms @ Backup Clock freq*/
      timeout_count = CLK001_LOOP_CNT_150MS;
 8006f7a:	f244 6350 	movw	r3, #18000	; 0x4650
 8006f7e:	603b      	str	r3, [r7, #0]
      do
      {
        CLK001_Delay(CLK001_DELAY_CNT_8US_50MHZ);  /*~8us Delay*/
 8006f80:	f04f 000a 	mov.w	r0, #10
 8006f84:	f7ff fe8a 	bl	8006c9c <CLK001_Delay>
        timeout_count--;
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f8e:	603b      	str	r3, [r7, #0]
      } while (((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)!= 
 8006f90:	f244 7310 	movw	r3, #18192	; 0x4710
 8006f94:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f003 0304 	and.w	r3, r3, #4
		             SCU_PLL_PLLSTAT_VCOLOCK_Msk)&& (timeout_count !=0UL));
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d102      	bne.n	8006fa8 <CLK001_ConfigMainPLL+0x11c>
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d1eb      	bne.n	8006f80 <CLK001_ConfigMainPLL+0xf4>

      if ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)== 
 8006fa8:	f244 7310 	movw	r3, #18192	; 0x4710
 8006fac:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 0304 	and.w	r3, r3, #4
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d00c      	beq.n	8006fd4 <CLK001_ConfigMainPLL+0x148>
           SCU_PLL_PLLSTAT_VCOLOCK_Msk)
      {
        /* Disable bypass- put PLL clock back */
        SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8006fba:	f244 7310 	movw	r3, #18192	; 0x4710
 8006fbe:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006fc2:	f244 7210 	movw	r2, #18192	; 0x4710
 8006fc6:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8006fca:	6852      	ldr	r2, [r2, #4]
 8006fcc:	f022 0201 	bic.w	r2, r2, #1
 8006fd0:	605a      	str	r2, [r3, #4]
 8006fd2:	e002      	b.n	8006fda <CLK001_ConfigMainPLL+0x14e>
      }
      else
      {
        Return_status =0UL;
 8006fd4:	f04f 0300 	mov.w	r3, #0
 8006fd8:	607b      	str	r3, [r7, #4]
    /* Setup K1 divider for main PLL */
    SCU_PLL->PLLCON1 = CLK001_PLL_K1DIV;
  }
  #endif /*end of Prescaler mode settings*/

  return Return_status;
 8006fda:	687b      	ldr	r3, [r7, #4]
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f107 0708 	add.w	r7, r7, #8
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}
 8006fe6:	bf00      	nop

08006fe8 <CLK001_FreqStepupMainPLL>:

static uint32_t CLK001_FreqStepupMainPLL(void)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
  uint32_t Return_status;
  Return_status = 1UL;
 8006fee:	f04f 0301 	mov.w	r3, #1
 8006ff2:	607b      	str	r3, [r7, #4]
	/***************************************************************************/
	#if ((CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL) && \
	     (CLK001_CLOCK_PLL_MODE == CLK001_CLOCK_PLL_NORMAL))
	{
	  /* Reset OSCDISCDIS */
	  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8006ff4:	f244 7310 	movw	r3, #18192	; 0x4710
 8006ff8:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8006ffc:	f244 7210 	movw	r2, #18192	; 0x4710
 8007000:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007004:	6852      	ldr	r2, [r2, #4]
 8007006:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800700a:	605a      	str	r2, [r3, #4]

    #if((CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_CRYSTAL)|| \
        (CLK001_PLL_CLOCK_INPUT == CLK001_CLOCK_EXT_CLOCK))
    {
      VCO = (CLK001_CLOCK_CRYSTAL_FREQUENCY/ 
 800700c:	f640 03e8 	movw	r3, #2280	; 0x8e8
 8007010:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007014:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8007018:	f6c1 429c 	movt	r2, #7324	; 0x1c9c
 800701c:	601a      	str	r2, [r3, #0]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP2)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50s */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50us Backup clock*/
 800701e:	f04f 0064 	mov.w	r0, #100	; 0x64
 8007022:	f7ff fe3b 	bl	8006c9c <CLK001_Delay>

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;
 8007026:	f640 03e8 	movw	r3, #2280	; 0x8e8
 800702a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	ea4f 2213 	mov.w	r2, r3, lsr #8
 8007034:	f245 43c7 	movw	r3, #21703	; 0x54c7
 8007038:	f2c0 131e 	movt	r3, #286	; 0x11e
 800703c:	fba3 1302 	umull	r1, r3, r3, r2
 8007040:	ea4f 2393 	mov.w	r3, r3, lsr #10
 8007044:	f103 32ff 	add.w	r2, r3, #4294967295
 8007048:	f640 03ec 	movw	r3, #2284	; 0x8ec
 800704c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007050:	601a      	str	r2, [r3, #0]

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 8007052:	f244 7310 	movw	r3, #18192	; 0x4710
 8007056:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)|
 800705a:	f640 02ec 	movw	r2, #2284	; 0x8ec
 800705e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007062:	6812      	ldr	r2, [r2, #0]
 8007064:	ea4f 4202 	mov.w	r2, r2, lsl #16
 8007068:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700

	    /*calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP2)-1UL;

	    /*Setup divider settings for main PLL */
	    SCU_PLL->PLLCON1 =(((uint32_t)CLK001_PLL_K1DIV) | 
 800706c:	609a      	str	r2, [r3, #8]
	  #if (CLK001_CLOCK_FSYS > CLK001_PLL_FREQ_STEP3)
	  {
	    /*********************************************************/
	    /* Delay for next K2 step ~50us */
	    /*********************************************************/
	    CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ); /*~50?s @ 60MHz clock*/
 800706e:	f04f 0064 	mov.w	r0, #100	; 0x64
 8007072:	f7ff fe13 	bl	8006c9c <CLK001_Delay>

	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;
 8007076:	f640 03e8 	movw	r3, #2280	; 0x8e8
 800707a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	ea4f 12d3 	mov.w	r2, r3, lsr #7
 8007084:	f24e 332f 	movw	r3, #58159	; 0xe32f
 8007088:	f2c0 03be 	movt	r3, #190	; 0xbe
 800708c:	fba3 1302 	umull	r1, r3, r3, r2
 8007090:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8007094:	f103 32ff 	add.w	r2, r3, #4294967295
 8007098:	f640 03ec 	movw	r3, #2284	; 0x8ec
 800709c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80070a0:	601a      	str	r2, [r3, #0]

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80070a2:	f244 7310 	movw	r3, #18192	; 0x4710
 80070a6:	f2c5 0300 	movt	r3, #20480	; 0x5000
	               ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)|
	               ((uint32_t)stepping_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
 80070aa:	f640 02ec 	movw	r2, #2284	; 0x8ec
 80070ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
 80070b2:	6812      	ldr	r2, [r2, #0]
 80070b4:	ea4f 4202 	mov.w	r2, r2, lsl #16
 80070b8:	f442 521c 	orr.w	r2, r2, #9984	; 0x2700
	    /* calculation for stepping*/
	    stepping_K2DIV = (VCO/CLK001_PLL_FREQ_STEP3)-1UL;

	    /* Setup Divider settings for main PLL */

	    SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80070bc:	609a      	str	r2, [r3, #8]
	  #endif /*end of check if PLL target frequency is more than 90 MHz*/

	  /*********************************************************/
	  /* Delay for next K2 step ~50s */
	  /*********************************************************/
    CLK001_Delay(CLK001_DELAY_CNT_50US_90MHZ); /*~50us @ 90 MHz clock*/
 80070be:	f04f 0096 	mov.w	r0, #150	; 0x96
 80070c2:	f7ff fdeb 	bl	8006c9c <CLK001_Delay>

    /* Setup Divider settings for main PLL */
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
 80070c6:	f244 7310 	movw	r3, #18192	; 0x4710
 80070ca:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80070ce:	f44f 521c 	mov.w	r2, #9984	; 0x2700
 80070d2:	f2c0 0203 	movt	r2, #3
 80070d6:	609a      	str	r2, [r3, #8]
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 80070d8:	f244 7310 	movw	r3, #18192	; 0x4710
 80070dc:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80070e0:	689b      	ldr	r3, [r3, #8]
 80070e2:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80070e6:	ea4f 6313 	mov.w	r3, r3, lsr #24
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d11e      	bne.n	800712c <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 80070ee:	f244 7310 	movw	r3, #18192	; 0x4710
 80070f2:	f2c5 0300 	movt	r3, #20480	; 0x5000
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 80070fc:	ea4f 2313 	mov.w	r3, r3, lsr #8
	  SCU_PLL->PLLCON1 = (((uint32_t)CLK001_PLL_K1DIV) | 
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
 8007100:	2b27      	cmp	r3, #39	; 0x27
 8007102:	d113      	bne.n	800712c <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8007104:	f244 7310 	movw	r3, #18192	; 0x4710
 8007108:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	            ((uint32_t)CLK001_PLL_NDIV<<SCU_PLL_PLLCON1_NDIV_Pos)  | 
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
 8007112:	2b00      	cmp	r3, #0
 8007114:	d10a      	bne.n	800712c <CLK001_FreqStepupMainPLL+0x144>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
 8007116:	f244 7310 	movw	r3, #18192	; 0x4710
 800711a:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007124:	ea4f 4313 	mov.w	r3, r3, lsr #16
	            ((uint32_t)CLK001_PLL_K2DIV<<SCU_PLL_PLLCON1_K2DIV_Pos)| 
	            ((uint32_t)CLK001_PLL_PDIV<<SCU_PLL_PLLCON1_PDIV_Pos));

	  if((((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk)>>SCU_PLL_PLLCON1_PDIV_Pos) != CLK001_PLL_PDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk)>>SCU_PLL_PLLCON1_NDIV_Pos) != CLK001_PLL_NDIV) || \
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk)>>SCU_PLL_PLLCON1_K1DIV_Pos) != CLK001_PLL_K1DIV) || \
 8007128:	2b03      	cmp	r3, #3
 800712a:	d002      	beq.n	8007132 <CLK001_FreqStepupMainPLL+0x14a>
	       (((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk)>>SCU_PLL_PLLCON1_K2DIV_Pos) != CLK001_PLL_K2DIV))
	  {
	    Return_status =0U;
 800712c:	f04f 0300 	mov.w	r3, #0
 8007130:	607b      	str	r3, [r7, #4]
	  }

	  /* clear request for System OCS Watchdog Trap and System VCO Lock Trap  */
	  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk |
 8007132:	f244 1360 	movw	r3, #16736	; 0x4160
 8007136:	f2c5 0300 	movt	r3, #20480	; 0x5000
 800713a:	f04f 0205 	mov.w	r2, #5
 800713e:	60da      	str	r2, [r3, #12]
	                      SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
	}/*end PLL frequency stepping...*/
	#endif /*end of PLL frequency stepping in case of PLL normal mode*/

  return Return_status;
 8007140:	687b      	ldr	r3, [r7, #4]
}
 8007142:	4618      	mov	r0, r3
 8007144:	f107 0708 	add.w	r7, r7, #8
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}

0800714c <CLK001_SysClk_Init>:
  * @note   -  
  * @param  None
  * @retval PASS/FAIL
  */
static uint32_t CLK001_SysClk_Init(void)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
	uint32_t Return_status = 1UL;
 8007152:	f04f 0301 	mov.w	r3, #1
 8007156:	607b      	str	r3, [r7, #4]

  /*Back up clock trimming*/
  CLK001_BackupClkTrim();
 8007158:	f7ff fdd6 	bl	8006d08 <CLK001_BackupClkTrim>

  /*insert ~50us delay @ maximum back up clock freq after trimming is enabled*/
  CLK001_Delay(CLK001_DELAY_CNT_50US_50MHZ);
 800715c:	f04f 0064 	mov.w	r0, #100	; 0x64
 8007160:	f7ff fd9c 	bl	8006c9c <CLK001_Delay>
  /*system clock = PLL */
  #else/*(CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)*/
  {
	/* Select PLL Clock source: External Crystal Oscillator or External Digital
	 Clock Backup Clock */
	Return_status = CLK001_SetMainPLLClkSrc();
 8007164:	f7ff fe1a 	bl	8006d9c <CLK001_SetMainPLLClkSrc>
 8007168:	6078      	str	r0, [r7, #4]
	/* Configure a PLL clock */
	Return_status = CLK001_ConfigMainPLL();
 800716a:	f7ff fe8f 	bl	8006e8c <CLK001_ConfigMainPLL>
 800716e:	6078      	str	r0, [r7, #4]

	/* Switch system clock to PLL */
    SCU_CLK->SYSCLKCR |=  (CLK001_CLOCK_SRC_PLL << SCU_CLK_SYSCLKCR_SYSSEL_Pos);
 8007170:	f44f 438c 	mov.w	r3, #17920	; 0x4600
 8007174:	f2c5 0300 	movt	r3, #20480	; 0x5000
 8007178:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 800717c:	f2c5 0200 	movt	r2, #20480	; 0x5000
 8007180:	68d2      	ldr	r2, [r2, #12]
 8007182:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8007186:	60da      	str	r2, [r3, #12]
    #endif
  #endif

#if (CLK001_CLOCK_SYS_SRC == CLK001_CLOCK_SRC_PLL)
	  /* PLL frequency stepping...*/
  Return_status = CLK001_FreqStepupMainPLL();
 8007188:	f7ff ff2e 	bl	8006fe8 <CLK001_FreqStepupMainPLL>
 800718c:	6078      	str	r0, [r7, #4]
#endif

  /*return success*/
  return Return_status;
 800718e:	687b      	ldr	r3, [r7, #4]
}
 8007190:	4618      	mov	r0, r3
 8007192:	f107 0708 	add.w	r7, r7, #8
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}
 800719a:	bf00      	nop

0800719c <CLK001_Init>:
  * @note   -  
  * @param  None
  * @retval None
  */
void CLK001_Init(void)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b082      	sub	sp, #8
 80071a0:	af00      	add	r7, sp, #0
  uint32_t SysClkinitialized;
  SysClkinitialized = 0UL; /* Default Value */
 80071a2:	f04f 0300 	mov.w	r3, #0
 80071a6:	607b      	str	r3, [r7, #4]
  /*  Function to check the clock status based on UI configuration */
  if(CLK001_SysClk_Valid() == 0UL)
 80071a8:	f7ff fd92 	bl	8006cd0 <CLK001_SysClk_Valid>
 80071ac:	4603      	mov	r3, r0
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d105      	bne.n	80071be <CLK001_Init+0x22>
  {   
    /*  Function to initialize the System Clock based on UI configuration */
	  SysClkinitialized |= CLK001_SysClk_Init();
 80071b2:	f7ff ffcb 	bl	800714c <CLK001_SysClk_Init>
 80071b6:	4603      	mov	r3, r0
 80071b8:	687a      	ldr	r2, [r7, #4]
 80071ba:	4313      	orrs	r3, r2
 80071bc:	607b      	str	r3, [r7, #4]
    /*  Function to initialize the External clock pin */
    CLK001_ExtClk_Init();
  #endif

  /* Update the clock variable */
  SystemCoreClockUpdate();
 80071be:	f7fc feb1 	bl	8003f24 <SystemCoreClockUpdate>
}
 80071c2:	f107 0708 	add.w	r7, r7, #8
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}
 80071ca:	bf00      	nop

080071cc <AllowPLLInitByStartup>:
 * loading.
 *
 * Return 0 to disallow CStart from performing clock tree setup.
 */
uint32_t AllowPLLInitByStartup(void)
{
 80071cc:	b480      	push	{r7}
 80071ce:	af00      	add	r7, sp, #0
	/*
	 * Let the CStart know that there is no more a need to perform clock tree
	 * initialization.
	 */
	return 0UL;
 80071d0:	f04f 0300 	mov.w	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bc80      	pop	{r7}
 80071da:	4770      	bx	lr
 80071dc:	0000      	movs	r0, r0
	...

080071e0 <ceil>:
 80071e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e4:	f3c1 590a 	ubfx	r9, r1, #20, #11
 80071e8:	f2a9 36ff 	subw	r6, r9, #1023	; 0x3ff
 80071ec:	2e13      	cmp	r6, #19
 80071ee:	4602      	mov	r2, r0
 80071f0:	460b      	mov	r3, r1
 80071f2:	4604      	mov	r4, r0
 80071f4:	460d      	mov	r5, r1
 80071f6:	460f      	mov	r7, r1
 80071f8:	468a      	mov	sl, r1
 80071fa:	4680      	mov	r8, r0
 80071fc:	dc27      	bgt.n	800724e <ceil+0x6e>
 80071fe:	2e00      	cmp	r6, #0
 8007200:	db59      	blt.n	80072b6 <ceil+0xd6>
 8007202:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8007206:	f2c0 040f 	movt	r4, #15
 800720a:	fa44 f406 	asr.w	r4, r4, r6
 800720e:	ea04 0501 	and.w	r5, r4, r1
 8007212:	4305      	orrs	r5, r0
 8007214:	d017      	beq.n	8007246 <ceil+0x66>
 8007216:	a338      	add	r3, pc, #224	; (adr r3, 80072f8 <ceil+0x118>)
 8007218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800721c:	f000 f8c6 	bl	80073ac <__adddf3>
 8007220:	2200      	movs	r2, #0
 8007222:	2300      	movs	r3, #0
 8007224:	f000 fd04 	bl	8007c30 <__aeabi_dcmpgt>
 8007228:	b158      	cbz	r0, 8007242 <ceil+0x62>
 800722a:	2f00      	cmp	r7, #0
 800722c:	dd05      	ble.n	800723a <ceil+0x5a>
 800722e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007232:	fa43 f606 	asr.w	r6, r3, r6
 8007236:	eb07 0a06 	add.w	sl, r7, r6
 800723a:	ea2a 0704 	bic.w	r7, sl, r4
 800723e:	f04f 0800 	mov.w	r8, #0
 8007242:	463b      	mov	r3, r7
 8007244:	4642      	mov	r2, r8
 8007246:	4610      	mov	r0, r2
 8007248:	4619      	mov	r1, r3
 800724a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800724e:	2e33      	cmp	r6, #51	; 0x33
 8007250:	dd07      	ble.n	8007262 <ceil+0x82>
 8007252:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007256:	d1f6      	bne.n	8007246 <ceil+0x66>
 8007258:	f000 f8a8 	bl	80073ac <__adddf3>
 800725c:	4602      	mov	r2, r0
 800725e:	460b      	mov	r3, r1
 8007260:	e7f1      	b.n	8007246 <ceil+0x66>
 8007262:	f2a9 4c13 	subw	ip, r9, #1043	; 0x413
 8007266:	f04f 3bff 	mov.w	fp, #4294967295
 800726a:	fa2b fb0c 	lsr.w	fp, fp, ip
 800726e:	ea1b 0f00 	tst.w	fp, r0
 8007272:	d0e8      	beq.n	8007246 <ceil+0x66>
 8007274:	a320      	add	r3, pc, #128	; (adr r3, 80072f8 <ceil+0x118>)
 8007276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800727a:	f000 f897 	bl	80073ac <__adddf3>
 800727e:	2200      	movs	r2, #0
 8007280:	2300      	movs	r3, #0
 8007282:	f000 fcd5 	bl	8007c30 <__aeabi_dcmpgt>
 8007286:	2800      	cmp	r0, #0
 8007288:	d0db      	beq.n	8007242 <ceil+0x62>
 800728a:	2d00      	cmp	r5, #0
 800728c:	dd0d      	ble.n	80072aa <ceil+0xca>
 800728e:	2e14      	cmp	r6, #20
 8007290:	d009      	beq.n	80072a6 <ceil+0xc6>
 8007292:	f5c9 6986 	rsb	r9, r9, #1072	; 0x430
 8007296:	2401      	movs	r4, #1
 8007298:	f109 0903 	add.w	r9, r9, #3
 800729c:	fa04 f009 	lsl.w	r0, r4, r9
 80072a0:	eb10 0408 	adds.w	r4, r0, r8
 80072a4:	d301      	bcc.n	80072aa <ceil+0xca>
 80072a6:	f10a 0a01 	add.w	sl, sl, #1
 80072aa:	ea24 080b 	bic.w	r8, r4, fp
 80072ae:	4657      	mov	r7, sl
 80072b0:	463b      	mov	r3, r7
 80072b2:	4642      	mov	r2, r8
 80072b4:	e7c7      	b.n	8007246 <ceil+0x66>
 80072b6:	a310      	add	r3, pc, #64	; (adr r3, 80072f8 <ceil+0x118>)
 80072b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072bc:	f000 f876 	bl	80073ac <__adddf3>
 80072c0:	2200      	movs	r2, #0
 80072c2:	2300      	movs	r3, #0
 80072c4:	f000 fcb4 	bl	8007c30 <__aeabi_dcmpgt>
 80072c8:	2800      	cmp	r0, #0
 80072ca:	d0ba      	beq.n	8007242 <ceil+0x62>
 80072cc:	2d00      	cmp	r5, #0
 80072ce:	db0b      	blt.n	80072e8 <ceil+0x108>
 80072d0:	2100      	movs	r1, #0
 80072d2:	ea44 0205 	orr.w	r2, r4, r5
 80072d6:	428a      	cmp	r2, r1
 80072d8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80072dc:	bf18      	it	ne
 80072de:	f04f 0800 	movne.w	r8, #0
 80072e2:	bf18      	it	ne
 80072e4:	460f      	movne	r7, r1
 80072e6:	e7ac      	b.n	8007242 <ceil+0x62>
 80072e8:	f04f 0800 	mov.w	r8, #0
 80072ec:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 80072f0:	e7a7      	b.n	8007242 <ceil+0x62>
 80072f2:	bf00      	nop
 80072f4:	f3af 8000 	nop.w
 80072f8:	8800759c 	.word	0x8800759c
 80072fc:	7e37e43c 	.word	0x7e37e43c

08007300 <round>:
 8007300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007302:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8007306:	f2a7 35ff 	subw	r5, r7, #1023	; 0x3ff
 800730a:	2d13      	cmp	r5, #19
 800730c:	4602      	mov	r2, r0
 800730e:	460b      	mov	r3, r1
 8007310:	4604      	mov	r4, r0
 8007312:	460e      	mov	r6, r1
 8007314:	dc16      	bgt.n	8007344 <round+0x44>
 8007316:	2d00      	cmp	r5, #0
 8007318:	db35      	blt.n	8007386 <round+0x86>
 800731a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800731e:	f2c0 000f 	movt	r0, #15
 8007322:	fa40 f005 	asr.w	r0, r0, r5
 8007326:	4208      	tst	r0, r1
 8007328:	d02a      	beq.n	8007380 <round+0x80>
 800732a:	f44f 2400 	mov.w	r4, #524288	; 0x80000
 800732e:	fa44 f505 	asr.w	r5, r4, r5
 8007332:	19ae      	adds	r6, r5, r6
 8007334:	ea26 0600 	bic.w	r6, r6, r0
 8007338:	2400      	movs	r4, #0
 800733a:	4633      	mov	r3, r6
 800733c:	4622      	mov	r2, r4
 800733e:	4610      	mov	r0, r2
 8007340:	4619      	mov	r1, r3
 8007342:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007344:	2d33      	cmp	r5, #51	; 0x33
 8007346:	dd07      	ble.n	8007358 <round+0x58>
 8007348:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800734c:	d1f7      	bne.n	800733e <round+0x3e>
 800734e:	f000 f82d 	bl	80073ac <__adddf3>
 8007352:	4602      	mov	r2, r0
 8007354:	460b      	mov	r3, r1
 8007356:	e7f2      	b.n	800733e <round+0x3e>
 8007358:	f2a7 4113 	subw	r1, r7, #1043	; 0x413
 800735c:	f04f 30ff 	mov.w	r0, #4294967295
 8007360:	fa20 f101 	lsr.w	r1, r0, r1
 8007364:	4211      	tst	r1, r2
 8007366:	d0ea      	beq.n	800733e <round+0x3e>
 8007368:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
 800736c:	2301      	movs	r3, #1
 800736e:	1cba      	adds	r2, r7, #2
 8007370:	fa03 f702 	lsl.w	r7, r3, r2
 8007374:	193c      	adds	r4, r7, r4
 8007376:	bf28      	it	cs
 8007378:	18f6      	addcs	r6, r6, r3
 800737a:	ea24 0401 	bic.w	r4, r4, r1
 800737e:	e7dc      	b.n	800733a <round+0x3a>
 8007380:	2a00      	cmp	r2, #0
 8007382:	d1d2      	bne.n	800732a <round+0x2a>
 8007384:	e7db      	b.n	800733e <round+0x3e>
 8007386:	1c6b      	adds	r3, r5, #1
 8007388:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800738c:	d001      	beq.n	8007392 <round+0x92>
 800738e:	2400      	movs	r4, #0
 8007390:	e7d3      	b.n	800733a <round+0x3a>
 8007392:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8007396:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 800739a:	2400      	movs	r4, #0
 800739c:	e7cd      	b.n	800733a <round+0x3a>
 800739e:	bf00      	nop

080073a0 <__aeabi_drsub>:
 80073a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80073a4:	e002      	b.n	80073ac <__adddf3>
 80073a6:	bf00      	nop

080073a8 <__aeabi_dsub>:
 80073a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080073ac <__adddf3>:
 80073ac:	b530      	push	{r4, r5, lr}
 80073ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80073b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80073b6:	ea94 0f05 	teq	r4, r5
 80073ba:	bf08      	it	eq
 80073bc:	ea90 0f02 	teqeq	r0, r2
 80073c0:	bf1f      	itttt	ne
 80073c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80073c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80073ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80073ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80073d2:	f000 80e2 	beq.w	800759a <__adddf3+0x1ee>
 80073d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80073da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80073de:	bfb8      	it	lt
 80073e0:	426d      	neglt	r5, r5
 80073e2:	dd0c      	ble.n	80073fe <__adddf3+0x52>
 80073e4:	442c      	add	r4, r5
 80073e6:	ea80 0202 	eor.w	r2, r0, r2
 80073ea:	ea81 0303 	eor.w	r3, r1, r3
 80073ee:	ea82 0000 	eor.w	r0, r2, r0
 80073f2:	ea83 0101 	eor.w	r1, r3, r1
 80073f6:	ea80 0202 	eor.w	r2, r0, r2
 80073fa:	ea81 0303 	eor.w	r3, r1, r3
 80073fe:	2d36      	cmp	r5, #54	; 0x36
 8007400:	bf88      	it	hi
 8007402:	bd30      	pophi	{r4, r5, pc}
 8007404:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800740c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8007410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8007414:	d002      	beq.n	800741c <__adddf3+0x70>
 8007416:	4240      	negs	r0, r0
 8007418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800741c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8007420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8007424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8007428:	d002      	beq.n	8007430 <__adddf3+0x84>
 800742a:	4252      	negs	r2, r2
 800742c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8007430:	ea94 0f05 	teq	r4, r5
 8007434:	f000 80a7 	beq.w	8007586 <__adddf3+0x1da>
 8007438:	f1a4 0401 	sub.w	r4, r4, #1
 800743c:	f1d5 0e20 	rsbs	lr, r5, #32
 8007440:	db0d      	blt.n	800745e <__adddf3+0xb2>
 8007442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8007446:	fa22 f205 	lsr.w	r2, r2, r5
 800744a:	1880      	adds	r0, r0, r2
 800744c:	f141 0100 	adc.w	r1, r1, #0
 8007450:	fa03 f20e 	lsl.w	r2, r3, lr
 8007454:	1880      	adds	r0, r0, r2
 8007456:	fa43 f305 	asr.w	r3, r3, r5
 800745a:	4159      	adcs	r1, r3
 800745c:	e00e      	b.n	800747c <__adddf3+0xd0>
 800745e:	f1a5 0520 	sub.w	r5, r5, #32
 8007462:	f10e 0e20 	add.w	lr, lr, #32
 8007466:	2a01      	cmp	r2, #1
 8007468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800746c:	bf28      	it	cs
 800746e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8007472:	fa43 f305 	asr.w	r3, r3, r5
 8007476:	18c0      	adds	r0, r0, r3
 8007478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800747c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8007480:	d507      	bpl.n	8007492 <__adddf3+0xe6>
 8007482:	f04f 0e00 	mov.w	lr, #0
 8007486:	f1dc 0c00 	rsbs	ip, ip, #0
 800748a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800748e:	eb6e 0101 	sbc.w	r1, lr, r1
 8007492:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007496:	d31b      	bcc.n	80074d0 <__adddf3+0x124>
 8007498:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800749c:	d30c      	bcc.n	80074b8 <__adddf3+0x10c>
 800749e:	0849      	lsrs	r1, r1, #1
 80074a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80074a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80074a8:	f104 0401 	add.w	r4, r4, #1
 80074ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80074b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80074b4:	f080 809a 	bcs.w	80075ec <__adddf3+0x240>
 80074b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80074bc:	bf08      	it	eq
 80074be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80074c2:	f150 0000 	adcs.w	r0, r0, #0
 80074c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80074ca:	ea41 0105 	orr.w	r1, r1, r5
 80074ce:	bd30      	pop	{r4, r5, pc}
 80074d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80074d4:	4140      	adcs	r0, r0
 80074d6:	eb41 0101 	adc.w	r1, r1, r1
 80074da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80074de:	f1a4 0401 	sub.w	r4, r4, #1
 80074e2:	d1e9      	bne.n	80074b8 <__adddf3+0x10c>
 80074e4:	f091 0f00 	teq	r1, #0
 80074e8:	bf04      	itt	eq
 80074ea:	4601      	moveq	r1, r0
 80074ec:	2000      	moveq	r0, #0
 80074ee:	fab1 f381 	clz	r3, r1
 80074f2:	bf08      	it	eq
 80074f4:	3320      	addeq	r3, #32
 80074f6:	f1a3 030b 	sub.w	r3, r3, #11
 80074fa:	f1b3 0220 	subs.w	r2, r3, #32
 80074fe:	da0c      	bge.n	800751a <__adddf3+0x16e>
 8007500:	320c      	adds	r2, #12
 8007502:	dd08      	ble.n	8007516 <__adddf3+0x16a>
 8007504:	f102 0c14 	add.w	ip, r2, #20
 8007508:	f1c2 020c 	rsb	r2, r2, #12
 800750c:	fa01 f00c 	lsl.w	r0, r1, ip
 8007510:	fa21 f102 	lsr.w	r1, r1, r2
 8007514:	e00c      	b.n	8007530 <__adddf3+0x184>
 8007516:	f102 0214 	add.w	r2, r2, #20
 800751a:	bfd8      	it	le
 800751c:	f1c2 0c20 	rsble	ip, r2, #32
 8007520:	fa01 f102 	lsl.w	r1, r1, r2
 8007524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8007528:	bfdc      	itt	le
 800752a:	ea41 010c 	orrle.w	r1, r1, ip
 800752e:	4090      	lslle	r0, r2
 8007530:	1ae4      	subs	r4, r4, r3
 8007532:	bfa2      	ittt	ge
 8007534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8007538:	4329      	orrge	r1, r5
 800753a:	bd30      	popge	{r4, r5, pc}
 800753c:	ea6f 0404 	mvn.w	r4, r4
 8007540:	3c1f      	subs	r4, #31
 8007542:	da1c      	bge.n	800757e <__adddf3+0x1d2>
 8007544:	340c      	adds	r4, #12
 8007546:	dc0e      	bgt.n	8007566 <__adddf3+0x1ba>
 8007548:	f104 0414 	add.w	r4, r4, #20
 800754c:	f1c4 0220 	rsb	r2, r4, #32
 8007550:	fa20 f004 	lsr.w	r0, r0, r4
 8007554:	fa01 f302 	lsl.w	r3, r1, r2
 8007558:	ea40 0003 	orr.w	r0, r0, r3
 800755c:	fa21 f304 	lsr.w	r3, r1, r4
 8007560:	ea45 0103 	orr.w	r1, r5, r3
 8007564:	bd30      	pop	{r4, r5, pc}
 8007566:	f1c4 040c 	rsb	r4, r4, #12
 800756a:	f1c4 0220 	rsb	r2, r4, #32
 800756e:	fa20 f002 	lsr.w	r0, r0, r2
 8007572:	fa01 f304 	lsl.w	r3, r1, r4
 8007576:	ea40 0003 	orr.w	r0, r0, r3
 800757a:	4629      	mov	r1, r5
 800757c:	bd30      	pop	{r4, r5, pc}
 800757e:	fa21 f004 	lsr.w	r0, r1, r4
 8007582:	4629      	mov	r1, r5
 8007584:	bd30      	pop	{r4, r5, pc}
 8007586:	f094 0f00 	teq	r4, #0
 800758a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800758e:	bf06      	itte	eq
 8007590:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8007594:	3401      	addeq	r4, #1
 8007596:	3d01      	subne	r5, #1
 8007598:	e74e      	b.n	8007438 <__adddf3+0x8c>
 800759a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800759e:	bf18      	it	ne
 80075a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80075a4:	d029      	beq.n	80075fa <__adddf3+0x24e>
 80075a6:	ea94 0f05 	teq	r4, r5
 80075aa:	bf08      	it	eq
 80075ac:	ea90 0f02 	teqeq	r0, r2
 80075b0:	d005      	beq.n	80075be <__adddf3+0x212>
 80075b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80075b6:	bf04      	itt	eq
 80075b8:	4619      	moveq	r1, r3
 80075ba:	4610      	moveq	r0, r2
 80075bc:	bd30      	pop	{r4, r5, pc}
 80075be:	ea91 0f03 	teq	r1, r3
 80075c2:	bf1e      	ittt	ne
 80075c4:	2100      	movne	r1, #0
 80075c6:	2000      	movne	r0, #0
 80075c8:	bd30      	popne	{r4, r5, pc}
 80075ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80075ce:	d105      	bne.n	80075dc <__adddf3+0x230>
 80075d0:	0040      	lsls	r0, r0, #1
 80075d2:	4149      	adcs	r1, r1
 80075d4:	bf28      	it	cs
 80075d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80075da:	bd30      	pop	{r4, r5, pc}
 80075dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80075e0:	bf3c      	itt	cc
 80075e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80075e6:	bd30      	popcc	{r4, r5, pc}
 80075e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80075ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80075f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80075f4:	f04f 0000 	mov.w	r0, #0
 80075f8:	bd30      	pop	{r4, r5, pc}
 80075fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80075fe:	bf1a      	itte	ne
 8007600:	4619      	movne	r1, r3
 8007602:	4610      	movne	r0, r2
 8007604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8007608:	bf1c      	itt	ne
 800760a:	460b      	movne	r3, r1
 800760c:	4602      	movne	r2, r0
 800760e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8007612:	bf06      	itte	eq
 8007614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8007618:	ea91 0f03 	teqeq	r1, r3
 800761c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8007620:	bd30      	pop	{r4, r5, pc}
 8007622:	bf00      	nop

08007624 <__aeabi_ui2d>:
 8007624:	f090 0f00 	teq	r0, #0
 8007628:	bf04      	itt	eq
 800762a:	2100      	moveq	r1, #0
 800762c:	4770      	bxeq	lr
 800762e:	b530      	push	{r4, r5, lr}
 8007630:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007634:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007638:	f04f 0500 	mov.w	r5, #0
 800763c:	f04f 0100 	mov.w	r1, #0
 8007640:	e750      	b.n	80074e4 <__adddf3+0x138>
 8007642:	bf00      	nop

08007644 <__aeabi_i2d>:
 8007644:	f090 0f00 	teq	r0, #0
 8007648:	bf04      	itt	eq
 800764a:	2100      	moveq	r1, #0
 800764c:	4770      	bxeq	lr
 800764e:	b530      	push	{r4, r5, lr}
 8007650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8007654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8007658:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800765c:	bf48      	it	mi
 800765e:	4240      	negmi	r0, r0
 8007660:	f04f 0100 	mov.w	r1, #0
 8007664:	e73e      	b.n	80074e4 <__adddf3+0x138>
 8007666:	bf00      	nop

08007668 <__aeabi_f2d>:
 8007668:	0042      	lsls	r2, r0, #1
 800766a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800766e:	ea4f 0131 	mov.w	r1, r1, rrx
 8007672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8007676:	bf1f      	itttt	ne
 8007678:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800767c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007680:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8007684:	4770      	bxne	lr
 8007686:	f092 0f00 	teq	r2, #0
 800768a:	bf14      	ite	ne
 800768c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8007690:	4770      	bxeq	lr
 8007692:	b530      	push	{r4, r5, lr}
 8007694:	f44f 7460 	mov.w	r4, #896	; 0x380
 8007698:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800769c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80076a0:	e720      	b.n	80074e4 <__adddf3+0x138>
 80076a2:	bf00      	nop

080076a4 <__aeabi_ul2d>:
 80076a4:	ea50 0201 	orrs.w	r2, r0, r1
 80076a8:	bf08      	it	eq
 80076aa:	4770      	bxeq	lr
 80076ac:	b530      	push	{r4, r5, lr}
 80076ae:	f04f 0500 	mov.w	r5, #0
 80076b2:	e00a      	b.n	80076ca <__aeabi_l2d+0x16>

080076b4 <__aeabi_l2d>:
 80076b4:	ea50 0201 	orrs.w	r2, r0, r1
 80076b8:	bf08      	it	eq
 80076ba:	4770      	bxeq	lr
 80076bc:	b530      	push	{r4, r5, lr}
 80076be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80076c2:	d502      	bpl.n	80076ca <__aeabi_l2d+0x16>
 80076c4:	4240      	negs	r0, r0
 80076c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80076ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80076ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80076d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80076d6:	f43f aedc 	beq.w	8007492 <__adddf3+0xe6>
 80076da:	f04f 0203 	mov.w	r2, #3
 80076de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80076e2:	bf18      	it	ne
 80076e4:	3203      	addne	r2, #3
 80076e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80076ea:	bf18      	it	ne
 80076ec:	3203      	addne	r2, #3
 80076ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80076f2:	f1c2 0320 	rsb	r3, r2, #32
 80076f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80076fa:	fa20 f002 	lsr.w	r0, r0, r2
 80076fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8007702:	ea40 000e 	orr.w	r0, r0, lr
 8007706:	fa21 f102 	lsr.w	r1, r1, r2
 800770a:	4414      	add	r4, r2
 800770c:	e6c1      	b.n	8007492 <__adddf3+0xe6>
 800770e:	bf00      	nop

08007710 <__aeabi_dmul>:
 8007710:	b570      	push	{r4, r5, r6, lr}
 8007712:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8007716:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800771a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800771e:	bf1d      	ittte	ne
 8007720:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8007724:	ea94 0f0c 	teqne	r4, ip
 8007728:	ea95 0f0c 	teqne	r5, ip
 800772c:	f000 f8de 	bleq	80078ec <__aeabi_dmul+0x1dc>
 8007730:	442c      	add	r4, r5
 8007732:	ea81 0603 	eor.w	r6, r1, r3
 8007736:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800773a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800773e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8007742:	bf18      	it	ne
 8007744:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8007748:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800774c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007750:	d038      	beq.n	80077c4 <__aeabi_dmul+0xb4>
 8007752:	fba0 ce02 	umull	ip, lr, r0, r2
 8007756:	f04f 0500 	mov.w	r5, #0
 800775a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800775e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8007762:	fbe0 e503 	umlal	lr, r5, r0, r3
 8007766:	f04f 0600 	mov.w	r6, #0
 800776a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800776e:	f09c 0f00 	teq	ip, #0
 8007772:	bf18      	it	ne
 8007774:	f04e 0e01 	orrne.w	lr, lr, #1
 8007778:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800777c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8007780:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8007784:	d204      	bcs.n	8007790 <__aeabi_dmul+0x80>
 8007786:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800778a:	416d      	adcs	r5, r5
 800778c:	eb46 0606 	adc.w	r6, r6, r6
 8007790:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8007794:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8007798:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800779c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80077a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80077a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80077a8:	bf88      	it	hi
 80077aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80077ae:	d81e      	bhi.n	80077ee <__aeabi_dmul+0xde>
 80077b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80077b4:	bf08      	it	eq
 80077b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80077ba:	f150 0000 	adcs.w	r0, r0, #0
 80077be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80077c2:	bd70      	pop	{r4, r5, r6, pc}
 80077c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80077c8:	ea46 0101 	orr.w	r1, r6, r1
 80077cc:	ea40 0002 	orr.w	r0, r0, r2
 80077d0:	ea81 0103 	eor.w	r1, r1, r3
 80077d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80077d8:	bfc2      	ittt	gt
 80077da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80077de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80077e2:	bd70      	popgt	{r4, r5, r6, pc}
 80077e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80077e8:	f04f 0e00 	mov.w	lr, #0
 80077ec:	3c01      	subs	r4, #1
 80077ee:	f300 80ab 	bgt.w	8007948 <__aeabi_dmul+0x238>
 80077f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80077f6:	bfde      	ittt	le
 80077f8:	2000      	movle	r0, #0
 80077fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80077fe:	bd70      	pople	{r4, r5, r6, pc}
 8007800:	f1c4 0400 	rsb	r4, r4, #0
 8007804:	3c20      	subs	r4, #32
 8007806:	da35      	bge.n	8007874 <__aeabi_dmul+0x164>
 8007808:	340c      	adds	r4, #12
 800780a:	dc1b      	bgt.n	8007844 <__aeabi_dmul+0x134>
 800780c:	f104 0414 	add.w	r4, r4, #20
 8007810:	f1c4 0520 	rsb	r5, r4, #32
 8007814:	fa00 f305 	lsl.w	r3, r0, r5
 8007818:	fa20 f004 	lsr.w	r0, r0, r4
 800781c:	fa01 f205 	lsl.w	r2, r1, r5
 8007820:	ea40 0002 	orr.w	r0, r0, r2
 8007824:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8007828:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800782c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8007830:	fa21 f604 	lsr.w	r6, r1, r4
 8007834:	eb42 0106 	adc.w	r1, r2, r6
 8007838:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800783c:	bf08      	it	eq
 800783e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007842:	bd70      	pop	{r4, r5, r6, pc}
 8007844:	f1c4 040c 	rsb	r4, r4, #12
 8007848:	f1c4 0520 	rsb	r5, r4, #32
 800784c:	fa00 f304 	lsl.w	r3, r0, r4
 8007850:	fa20 f005 	lsr.w	r0, r0, r5
 8007854:	fa01 f204 	lsl.w	r2, r1, r4
 8007858:	ea40 0002 	orr.w	r0, r0, r2
 800785c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007860:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8007864:	f141 0100 	adc.w	r1, r1, #0
 8007868:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800786c:	bf08      	it	eq
 800786e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007872:	bd70      	pop	{r4, r5, r6, pc}
 8007874:	f1c4 0520 	rsb	r5, r4, #32
 8007878:	fa00 f205 	lsl.w	r2, r0, r5
 800787c:	ea4e 0e02 	orr.w	lr, lr, r2
 8007880:	fa20 f304 	lsr.w	r3, r0, r4
 8007884:	fa01 f205 	lsl.w	r2, r1, r5
 8007888:	ea43 0302 	orr.w	r3, r3, r2
 800788c:	fa21 f004 	lsr.w	r0, r1, r4
 8007890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007894:	fa21 f204 	lsr.w	r2, r1, r4
 8007898:	ea20 0002 	bic.w	r0, r0, r2
 800789c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80078a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80078a4:	bf08      	it	eq
 80078a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80078aa:	bd70      	pop	{r4, r5, r6, pc}
 80078ac:	f094 0f00 	teq	r4, #0
 80078b0:	d10f      	bne.n	80078d2 <__aeabi_dmul+0x1c2>
 80078b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80078b6:	0040      	lsls	r0, r0, #1
 80078b8:	eb41 0101 	adc.w	r1, r1, r1
 80078bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80078c0:	bf08      	it	eq
 80078c2:	3c01      	subeq	r4, #1
 80078c4:	d0f7      	beq.n	80078b6 <__aeabi_dmul+0x1a6>
 80078c6:	ea41 0106 	orr.w	r1, r1, r6
 80078ca:	f095 0f00 	teq	r5, #0
 80078ce:	bf18      	it	ne
 80078d0:	4770      	bxne	lr
 80078d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80078d6:	0052      	lsls	r2, r2, #1
 80078d8:	eb43 0303 	adc.w	r3, r3, r3
 80078dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80078e0:	bf08      	it	eq
 80078e2:	3d01      	subeq	r5, #1
 80078e4:	d0f7      	beq.n	80078d6 <__aeabi_dmul+0x1c6>
 80078e6:	ea43 0306 	orr.w	r3, r3, r6
 80078ea:	4770      	bx	lr
 80078ec:	ea94 0f0c 	teq	r4, ip
 80078f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80078f4:	bf18      	it	ne
 80078f6:	ea95 0f0c 	teqne	r5, ip
 80078fa:	d00c      	beq.n	8007916 <__aeabi_dmul+0x206>
 80078fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007900:	bf18      	it	ne
 8007902:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007906:	d1d1      	bne.n	80078ac <__aeabi_dmul+0x19c>
 8007908:	ea81 0103 	eor.w	r1, r1, r3
 800790c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8007910:	f04f 0000 	mov.w	r0, #0
 8007914:	bd70      	pop	{r4, r5, r6, pc}
 8007916:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800791a:	bf06      	itte	eq
 800791c:	4610      	moveq	r0, r2
 800791e:	4619      	moveq	r1, r3
 8007920:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007924:	d019      	beq.n	800795a <__aeabi_dmul+0x24a>
 8007926:	ea94 0f0c 	teq	r4, ip
 800792a:	d102      	bne.n	8007932 <__aeabi_dmul+0x222>
 800792c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8007930:	d113      	bne.n	800795a <__aeabi_dmul+0x24a>
 8007932:	ea95 0f0c 	teq	r5, ip
 8007936:	d105      	bne.n	8007944 <__aeabi_dmul+0x234>
 8007938:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800793c:	bf1c      	itt	ne
 800793e:	4610      	movne	r0, r2
 8007940:	4619      	movne	r1, r3
 8007942:	d10a      	bne.n	800795a <__aeabi_dmul+0x24a>
 8007944:	ea81 0103 	eor.w	r1, r1, r3
 8007948:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800794c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8007950:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007954:	f04f 0000 	mov.w	r0, #0
 8007958:	bd70      	pop	{r4, r5, r6, pc}
 800795a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800795e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8007962:	bd70      	pop	{r4, r5, r6, pc}

08007964 <__aeabi_ddiv>:
 8007964:	b570      	push	{r4, r5, r6, lr}
 8007966:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800796a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800796e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8007972:	bf1d      	ittte	ne
 8007974:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8007978:	ea94 0f0c 	teqne	r4, ip
 800797c:	ea95 0f0c 	teqne	r5, ip
 8007980:	f000 f8a7 	bleq	8007ad2 <__aeabi_ddiv+0x16e>
 8007984:	eba4 0405 	sub.w	r4, r4, r5
 8007988:	ea81 0e03 	eor.w	lr, r1, r3
 800798c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007990:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8007994:	f000 8088 	beq.w	8007aa8 <__aeabi_ddiv+0x144>
 8007998:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800799c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80079a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80079a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80079a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80079ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80079b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80079b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80079b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80079bc:	429d      	cmp	r5, r3
 80079be:	bf08      	it	eq
 80079c0:	4296      	cmpeq	r6, r2
 80079c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80079c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80079ca:	d202      	bcs.n	80079d2 <__aeabi_ddiv+0x6e>
 80079cc:	085b      	lsrs	r3, r3, #1
 80079ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80079d2:	1ab6      	subs	r6, r6, r2
 80079d4:	eb65 0503 	sbc.w	r5, r5, r3
 80079d8:	085b      	lsrs	r3, r3, #1
 80079da:	ea4f 0232 	mov.w	r2, r2, rrx
 80079de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80079e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80079e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80079ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80079ee:	bf22      	ittt	cs
 80079f0:	1ab6      	subcs	r6, r6, r2
 80079f2:	4675      	movcs	r5, lr
 80079f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80079f8:	085b      	lsrs	r3, r3, #1
 80079fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80079fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8007a02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007a06:	bf22      	ittt	cs
 8007a08:	1ab6      	subcs	r6, r6, r2
 8007a0a:	4675      	movcs	r5, lr
 8007a0c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8007a10:	085b      	lsrs	r3, r3, #1
 8007a12:	ea4f 0232 	mov.w	r2, r2, rrx
 8007a16:	ebb6 0e02 	subs.w	lr, r6, r2
 8007a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007a1e:	bf22      	ittt	cs
 8007a20:	1ab6      	subcs	r6, r6, r2
 8007a22:	4675      	movcs	r5, lr
 8007a24:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8007a28:	085b      	lsrs	r3, r3, #1
 8007a2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8007a2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8007a32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8007a36:	bf22      	ittt	cs
 8007a38:	1ab6      	subcs	r6, r6, r2
 8007a3a:	4675      	movcs	r5, lr
 8007a3c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8007a40:	ea55 0e06 	orrs.w	lr, r5, r6
 8007a44:	d018      	beq.n	8007a78 <__aeabi_ddiv+0x114>
 8007a46:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8007a4a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8007a4e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8007a52:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8007a56:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8007a5a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007a5e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8007a62:	d1c0      	bne.n	80079e6 <__aeabi_ddiv+0x82>
 8007a64:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007a68:	d10b      	bne.n	8007a82 <__aeabi_ddiv+0x11e>
 8007a6a:	ea41 0100 	orr.w	r1, r1, r0
 8007a6e:	f04f 0000 	mov.w	r0, #0
 8007a72:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8007a76:	e7b6      	b.n	80079e6 <__aeabi_ddiv+0x82>
 8007a78:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8007a7c:	bf04      	itt	eq
 8007a7e:	4301      	orreq	r1, r0
 8007a80:	2000      	moveq	r0, #0
 8007a82:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8007a86:	bf88      	it	hi
 8007a88:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8007a8c:	f63f aeaf 	bhi.w	80077ee <__aeabi_dmul+0xde>
 8007a90:	ebb5 0c03 	subs.w	ip, r5, r3
 8007a94:	bf04      	itt	eq
 8007a96:	ebb6 0c02 	subseq.w	ip, r6, r2
 8007a9a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007a9e:	f150 0000 	adcs.w	r0, r0, #0
 8007aa2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8007aa6:	bd70      	pop	{r4, r5, r6, pc}
 8007aa8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8007aac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8007ab0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8007ab4:	bfc2      	ittt	gt
 8007ab6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8007aba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8007abe:	bd70      	popgt	{r4, r5, r6, pc}
 8007ac0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007ac4:	f04f 0e00 	mov.w	lr, #0
 8007ac8:	3c01      	subs	r4, #1
 8007aca:	e690      	b.n	80077ee <__aeabi_dmul+0xde>
 8007acc:	ea45 0e06 	orr.w	lr, r5, r6
 8007ad0:	e68d      	b.n	80077ee <__aeabi_dmul+0xde>
 8007ad2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8007ad6:	ea94 0f0c 	teq	r4, ip
 8007ada:	bf08      	it	eq
 8007adc:	ea95 0f0c 	teqeq	r5, ip
 8007ae0:	f43f af3b 	beq.w	800795a <__aeabi_dmul+0x24a>
 8007ae4:	ea94 0f0c 	teq	r4, ip
 8007ae8:	d10a      	bne.n	8007b00 <__aeabi_ddiv+0x19c>
 8007aea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8007aee:	f47f af34 	bne.w	800795a <__aeabi_dmul+0x24a>
 8007af2:	ea95 0f0c 	teq	r5, ip
 8007af6:	f47f af25 	bne.w	8007944 <__aeabi_dmul+0x234>
 8007afa:	4610      	mov	r0, r2
 8007afc:	4619      	mov	r1, r3
 8007afe:	e72c      	b.n	800795a <__aeabi_dmul+0x24a>
 8007b00:	ea95 0f0c 	teq	r5, ip
 8007b04:	d106      	bne.n	8007b14 <__aeabi_ddiv+0x1b0>
 8007b06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007b0a:	f43f aefd 	beq.w	8007908 <__aeabi_dmul+0x1f8>
 8007b0e:	4610      	mov	r0, r2
 8007b10:	4619      	mov	r1, r3
 8007b12:	e722      	b.n	800795a <__aeabi_dmul+0x24a>
 8007b14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8007b18:	bf18      	it	ne
 8007b1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8007b1e:	f47f aec5 	bne.w	80078ac <__aeabi_dmul+0x19c>
 8007b22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8007b26:	f47f af0d 	bne.w	8007944 <__aeabi_dmul+0x234>
 8007b2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8007b2e:	f47f aeeb 	bne.w	8007908 <__aeabi_dmul+0x1f8>
 8007b32:	e712      	b.n	800795a <__aeabi_dmul+0x24a>

08007b34 <__gedf2>:
 8007b34:	f04f 3cff 	mov.w	ip, #4294967295
 8007b38:	e006      	b.n	8007b48 <__cmpdf2+0x4>
 8007b3a:	bf00      	nop

08007b3c <__ledf2>:
 8007b3c:	f04f 0c01 	mov.w	ip, #1
 8007b40:	e002      	b.n	8007b48 <__cmpdf2+0x4>
 8007b42:	bf00      	nop

08007b44 <__cmpdf2>:
 8007b44:	f04f 0c01 	mov.w	ip, #1
 8007b48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8007b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007b58:	bf18      	it	ne
 8007b5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8007b5e:	d01b      	beq.n	8007b98 <__cmpdf2+0x54>
 8007b60:	b001      	add	sp, #4
 8007b62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8007b66:	bf0c      	ite	eq
 8007b68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8007b6c:	ea91 0f03 	teqne	r1, r3
 8007b70:	bf02      	ittt	eq
 8007b72:	ea90 0f02 	teqeq	r0, r2
 8007b76:	2000      	moveq	r0, #0
 8007b78:	4770      	bxeq	lr
 8007b7a:	f110 0f00 	cmn.w	r0, #0
 8007b7e:	ea91 0f03 	teq	r1, r3
 8007b82:	bf58      	it	pl
 8007b84:	4299      	cmppl	r1, r3
 8007b86:	bf08      	it	eq
 8007b88:	4290      	cmpeq	r0, r2
 8007b8a:	bf2c      	ite	cs
 8007b8c:	17d8      	asrcs	r0, r3, #31
 8007b8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8007b92:	f040 0001 	orr.w	r0, r0, #1
 8007b96:	4770      	bx	lr
 8007b98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007b9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007ba0:	d102      	bne.n	8007ba8 <__cmpdf2+0x64>
 8007ba2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8007ba6:	d107      	bne.n	8007bb8 <__cmpdf2+0x74>
 8007ba8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007bac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007bb0:	d1d6      	bne.n	8007b60 <__cmpdf2+0x1c>
 8007bb2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8007bb6:	d0d3      	beq.n	8007b60 <__cmpdf2+0x1c>
 8007bb8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8007bbc:	4770      	bx	lr
 8007bbe:	bf00      	nop

08007bc0 <__aeabi_cdrcmple>:
 8007bc0:	4684      	mov	ip, r0
 8007bc2:	4610      	mov	r0, r2
 8007bc4:	4662      	mov	r2, ip
 8007bc6:	468c      	mov	ip, r1
 8007bc8:	4619      	mov	r1, r3
 8007bca:	4663      	mov	r3, ip
 8007bcc:	e000      	b.n	8007bd0 <__aeabi_cdcmpeq>
 8007bce:	bf00      	nop

08007bd0 <__aeabi_cdcmpeq>:
 8007bd0:	b501      	push	{r0, lr}
 8007bd2:	f7ff ffb7 	bl	8007b44 <__cmpdf2>
 8007bd6:	2800      	cmp	r0, #0
 8007bd8:	bf48      	it	mi
 8007bda:	f110 0f00 	cmnmi.w	r0, #0
 8007bde:	bd01      	pop	{r0, pc}

08007be0 <__aeabi_dcmpeq>:
 8007be0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007be4:	f7ff fff4 	bl	8007bd0 <__aeabi_cdcmpeq>
 8007be8:	bf0c      	ite	eq
 8007bea:	2001      	moveq	r0, #1
 8007bec:	2000      	movne	r0, #0
 8007bee:	f85d fb08 	ldr.w	pc, [sp], #8
 8007bf2:	bf00      	nop

08007bf4 <__aeabi_dcmplt>:
 8007bf4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007bf8:	f7ff ffea 	bl	8007bd0 <__aeabi_cdcmpeq>
 8007bfc:	bf34      	ite	cc
 8007bfe:	2001      	movcc	r0, #1
 8007c00:	2000      	movcs	r0, #0
 8007c02:	f85d fb08 	ldr.w	pc, [sp], #8
 8007c06:	bf00      	nop

08007c08 <__aeabi_dcmple>:
 8007c08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007c0c:	f7ff ffe0 	bl	8007bd0 <__aeabi_cdcmpeq>
 8007c10:	bf94      	ite	ls
 8007c12:	2001      	movls	r0, #1
 8007c14:	2000      	movhi	r0, #0
 8007c16:	f85d fb08 	ldr.w	pc, [sp], #8
 8007c1a:	bf00      	nop

08007c1c <__aeabi_dcmpge>:
 8007c1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007c20:	f7ff ffce 	bl	8007bc0 <__aeabi_cdrcmple>
 8007c24:	bf94      	ite	ls
 8007c26:	2001      	movls	r0, #1
 8007c28:	2000      	movhi	r0, #0
 8007c2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8007c2e:	bf00      	nop

08007c30 <__aeabi_dcmpgt>:
 8007c30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8007c34:	f7ff ffc4 	bl	8007bc0 <__aeabi_cdrcmple>
 8007c38:	bf34      	ite	cc
 8007c3a:	2001      	movcc	r0, #1
 8007c3c:	2000      	movcs	r0, #0
 8007c3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8007c42:	bf00      	nop

08007c44 <__aeabi_d2iz>:
 8007c44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8007c48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8007c4c:	d215      	bcs.n	8007c7a <__aeabi_d2iz+0x36>
 8007c4e:	d511      	bpl.n	8007c74 <__aeabi_d2iz+0x30>
 8007c50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8007c54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8007c58:	d912      	bls.n	8007c80 <__aeabi_d2iz+0x3c>
 8007c5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007c5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007c62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8007c66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8007c6a:	fa23 f002 	lsr.w	r0, r3, r2
 8007c6e:	bf18      	it	ne
 8007c70:	4240      	negne	r0, r0
 8007c72:	4770      	bx	lr
 8007c74:	f04f 0000 	mov.w	r0, #0
 8007c78:	4770      	bx	lr
 8007c7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8007c7e:	d105      	bne.n	8007c8c <__aeabi_d2iz+0x48>
 8007c80:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8007c84:	bf08      	it	eq
 8007c86:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8007c8a:	4770      	bx	lr
 8007c8c:	f04f 0000 	mov.w	r0, #0
 8007c90:	4770      	bx	lr
 8007c92:	bf00      	nop

08007c94 <__aeabi_d2f>:
 8007c94:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8007c98:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8007c9c:	bf24      	itt	cs
 8007c9e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8007ca2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8007ca6:	d90d      	bls.n	8007cc4 <__aeabi_d2f+0x30>
 8007ca8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8007cac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8007cb0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8007cb4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8007cb8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8007cbc:	bf08      	it	eq
 8007cbe:	f020 0001 	biceq.w	r0, r0, #1
 8007cc2:	4770      	bx	lr
 8007cc4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8007cc8:	d121      	bne.n	8007d0e <__aeabi_d2f+0x7a>
 8007cca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8007cce:	bfbc      	itt	lt
 8007cd0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8007cd4:	4770      	bxlt	lr
 8007cd6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8007cda:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8007cde:	f1c2 0218 	rsb	r2, r2, #24
 8007ce2:	f1c2 0c20 	rsb	ip, r2, #32
 8007ce6:	fa10 f30c 	lsls.w	r3, r0, ip
 8007cea:	fa20 f002 	lsr.w	r0, r0, r2
 8007cee:	bf18      	it	ne
 8007cf0:	f040 0001 	orrne.w	r0, r0, #1
 8007cf4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007cf8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8007cfc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8007d00:	ea40 000c 	orr.w	r0, r0, ip
 8007d04:	fa23 f302 	lsr.w	r3, r3, r2
 8007d08:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007d0c:	e7cc      	b.n	8007ca8 <__aeabi_d2f+0x14>
 8007d0e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8007d12:	d107      	bne.n	8007d24 <__aeabi_d2f+0x90>
 8007d14:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8007d18:	bf1e      	ittt	ne
 8007d1a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8007d1e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8007d22:	4770      	bxne	lr
 8007d24:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8007d28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8007d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007d30:	4770      	bx	lr
 8007d32:	bf00      	nop

08007d34 <__libc_init_array>:
 8007d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d36:	4f20      	ldr	r7, [pc, #128]	; (8007db8 <__libc_init_array+0x84>)
 8007d38:	4c20      	ldr	r4, [pc, #128]	; (8007dbc <__libc_init_array+0x88>)
 8007d3a:	1b38      	subs	r0, r7, r4
 8007d3c:	1087      	asrs	r7, r0, #2
 8007d3e:	d017      	beq.n	8007d70 <__libc_init_array+0x3c>
 8007d40:	1e7a      	subs	r2, r7, #1
 8007d42:	6823      	ldr	r3, [r4, #0]
 8007d44:	2501      	movs	r5, #1
 8007d46:	f002 0601 	and.w	r6, r2, #1
 8007d4a:	4798      	blx	r3
 8007d4c:	42af      	cmp	r7, r5
 8007d4e:	d00f      	beq.n	8007d70 <__libc_init_array+0x3c>
 8007d50:	b12e      	cbz	r6, 8007d5e <__libc_init_array+0x2a>
 8007d52:	f854 1f04 	ldr.w	r1, [r4, #4]!
 8007d56:	2502      	movs	r5, #2
 8007d58:	4788      	blx	r1
 8007d5a:	42af      	cmp	r7, r5
 8007d5c:	d008      	beq.n	8007d70 <__libc_init_array+0x3c>
 8007d5e:	6860      	ldr	r0, [r4, #4]
 8007d60:	4780      	blx	r0
 8007d62:	3502      	adds	r5, #2
 8007d64:	68a2      	ldr	r2, [r4, #8]
 8007d66:	1d26      	adds	r6, r4, #4
 8007d68:	4790      	blx	r2
 8007d6a:	3408      	adds	r4, #8
 8007d6c:	42af      	cmp	r7, r5
 8007d6e:	d1f6      	bne.n	8007d5e <__libc_init_array+0x2a>
 8007d70:	4f13      	ldr	r7, [pc, #76]	; (8007dc0 <__libc_init_array+0x8c>)
 8007d72:	4c14      	ldr	r4, [pc, #80]	; (8007dc4 <__libc_init_array+0x90>)
 8007d74:	f7fc fce0 	bl	8004738 <_init>
 8007d78:	1b3b      	subs	r3, r7, r4
 8007d7a:	109f      	asrs	r7, r3, #2
 8007d7c:	d018      	beq.n	8007db0 <__libc_init_array+0x7c>
 8007d7e:	1e7d      	subs	r5, r7, #1
 8007d80:	6821      	ldr	r1, [r4, #0]
 8007d82:	f005 0601 	and.w	r6, r5, #1
 8007d86:	2501      	movs	r5, #1
 8007d88:	4788      	blx	r1
 8007d8a:	42af      	cmp	r7, r5
 8007d8c:	d011      	beq.n	8007db2 <__libc_init_array+0x7e>
 8007d8e:	b12e      	cbz	r6, 8007d9c <__libc_init_array+0x68>
 8007d90:	f854 0f04 	ldr.w	r0, [r4, #4]!
 8007d94:	2502      	movs	r5, #2
 8007d96:	4780      	blx	r0
 8007d98:	42af      	cmp	r7, r5
 8007d9a:	d00b      	beq.n	8007db4 <__libc_init_array+0x80>
 8007d9c:	6862      	ldr	r2, [r4, #4]
 8007d9e:	4790      	blx	r2
 8007da0:	3502      	adds	r5, #2
 8007da2:	68a3      	ldr	r3, [r4, #8]
 8007da4:	1d26      	adds	r6, r4, #4
 8007da6:	4798      	blx	r3
 8007da8:	3408      	adds	r4, #8
 8007daa:	42af      	cmp	r7, r5
 8007dac:	d1f6      	bne.n	8007d9c <__libc_init_array+0x68>
 8007dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007db4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007db6:	bf00      	nop
 8007db8:	080093f0 	.word	0x080093f0
 8007dbc:	080093f0 	.word	0x080093f0
 8007dc0:	080093f0 	.word	0x080093f0
 8007dc4:	080093f0 	.word	0x080093f0

08007dc8 <malloc>:
 8007dc8:	f640 0370 	movw	r3, #2160	; 0x870
 8007dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007dd0:	4601      	mov	r1, r0
 8007dd2:	6818      	ldr	r0, [r3, #0]
 8007dd4:	f000 b808 	b.w	8007de8 <_malloc_r>

08007dd8 <free>:
 8007dd8:	f640 0370 	movw	r3, #2160	; 0x870
 8007ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007de0:	4601      	mov	r1, r0
 8007de2:	6818      	ldr	r0, [r3, #0]
 8007de4:	f001 b8b0 	b.w	8008f48 <_free_r>

08007de8 <_malloc_r>:
 8007de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dec:	f101 050b 	add.w	r5, r1, #11
 8007df0:	2d16      	cmp	r5, #22
 8007df2:	b083      	sub	sp, #12
 8007df4:	4606      	mov	r6, r0
 8007df6:	d927      	bls.n	8007e48 <_malloc_r+0x60>
 8007df8:	f035 0507 	bics.w	r5, r5, #7
 8007dfc:	d427      	bmi.n	8007e4e <_malloc_r+0x66>
 8007dfe:	42a9      	cmp	r1, r5
 8007e00:	d825      	bhi.n	8007e4e <_malloc_r+0x66>
 8007e02:	4630      	mov	r0, r6
 8007e04:	f000 fb40 	bl	8008488 <__malloc_lock>
 8007e08:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8007e0c:	d223      	bcs.n	8007e56 <_malloc_r+0x6e>
 8007e0e:	4fba      	ldr	r7, [pc, #744]	; (80080f8 <_malloc_r+0x310>)
 8007e10:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 8007e14:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8007e18:	68d4      	ldr	r4, [r2, #12]
 8007e1a:	4294      	cmp	r4, r2
 8007e1c:	f000 81de 	beq.w	80081dc <_malloc_r+0x3f4>
 8007e20:	6863      	ldr	r3, [r4, #4]
 8007e22:	68e2      	ldr	r2, [r4, #12]
 8007e24:	68a1      	ldr	r1, [r4, #8]
 8007e26:	f023 0003 	bic.w	r0, r3, #3
 8007e2a:	1823      	adds	r3, r4, r0
 8007e2c:	60ca      	str	r2, [r1, #12]
 8007e2e:	6858      	ldr	r0, [r3, #4]
 8007e30:	6091      	str	r1, [r2, #8]
 8007e32:	f040 0201 	orr.w	r2, r0, #1
 8007e36:	605a      	str	r2, [r3, #4]
 8007e38:	4630      	mov	r0, r6
 8007e3a:	f000 fb27 	bl	800848c <__malloc_unlock>
 8007e3e:	3408      	adds	r4, #8
 8007e40:	4620      	mov	r0, r4
 8007e42:	b003      	add	sp, #12
 8007e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e48:	2510      	movs	r5, #16
 8007e4a:	42a9      	cmp	r1, r5
 8007e4c:	d9d9      	bls.n	8007e02 <_malloc_r+0x1a>
 8007e4e:	240c      	movs	r4, #12
 8007e50:	6034      	str	r4, [r6, #0]
 8007e52:	2400      	movs	r4, #0
 8007e54:	e7f4      	b.n	8007e40 <_malloc_r+0x58>
 8007e56:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 8007e5a:	f000 808b 	beq.w	8007f74 <_malloc_r+0x18c>
 8007e5e:	f1bc 0f04 	cmp.w	ip, #4
 8007e62:	f200 8155 	bhi.w	8008110 <_malloc_r+0x328>
 8007e66:	ea4f 1795 	mov.w	r7, r5, lsr #6
 8007e6a:	f107 0e38 	add.w	lr, r7, #56	; 0x38
 8007e6e:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8007e72:	4fa1      	ldr	r7, [pc, #644]	; (80080f8 <_malloc_r+0x310>)
 8007e74:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 8007e78:	68cc      	ldr	r4, [r1, #12]
 8007e7a:	42a1      	cmp	r1, r4
 8007e7c:	d105      	bne.n	8007e8a <_malloc_r+0xa2>
 8007e7e:	e00c      	b.n	8007e9a <_malloc_r+0xb2>
 8007e80:	2a00      	cmp	r2, #0
 8007e82:	da7c      	bge.n	8007f7e <_malloc_r+0x196>
 8007e84:	68e4      	ldr	r4, [r4, #12]
 8007e86:	42a1      	cmp	r1, r4
 8007e88:	d007      	beq.n	8007e9a <_malloc_r+0xb2>
 8007e8a:	6863      	ldr	r3, [r4, #4]
 8007e8c:	f023 0003 	bic.w	r0, r3, #3
 8007e90:	1b42      	subs	r2, r0, r5
 8007e92:	2a0f      	cmp	r2, #15
 8007e94:	ddf4      	ble.n	8007e80 <_malloc_r+0x98>
 8007e96:	f10e 3eff 	add.w	lr, lr, #4294967295
 8007e9a:	f10e 0c01 	add.w	ip, lr, #1
 8007e9e:	4b96      	ldr	r3, [pc, #600]	; (80080f8 <_malloc_r+0x310>)
 8007ea0:	693c      	ldr	r4, [r7, #16]
 8007ea2:	f103 0e08 	add.w	lr, r3, #8
 8007ea6:	4574      	cmp	r4, lr
 8007ea8:	f000 8175 	beq.w	8008196 <_malloc_r+0x3ae>
 8007eac:	6861      	ldr	r1, [r4, #4]
 8007eae:	f021 0103 	bic.w	r1, r1, #3
 8007eb2:	1b4a      	subs	r2, r1, r5
 8007eb4:	2a0f      	cmp	r2, #15
 8007eb6:	f300 815b 	bgt.w	8008170 <_malloc_r+0x388>
 8007eba:	2a00      	cmp	r2, #0
 8007ebc:	f8c3 e014 	str.w	lr, [r3, #20]
 8007ec0:	f8c3 e010 	str.w	lr, [r3, #16]
 8007ec4:	da69      	bge.n	8007f9a <_malloc_r+0x1b2>
 8007ec6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007eca:	f080 812f 	bcs.w	800812c <_malloc_r+0x344>
 8007ece:	08ca      	lsrs	r2, r1, #3
 8007ed0:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 8007ed4:	f04f 0901 	mov.w	r9, #1
 8007ed8:	1092      	asrs	r2, r2, #2
 8007eda:	fa09 f902 	lsl.w	r9, r9, r2
 8007ede:	685a      	ldr	r2, [r3, #4]
 8007ee0:	6888      	ldr	r0, [r1, #8]
 8007ee2:	60e1      	str	r1, [r4, #12]
 8007ee4:	ea49 0902 	orr.w	r9, r9, r2
 8007ee8:	60a0      	str	r0, [r4, #8]
 8007eea:	f8c3 9004 	str.w	r9, [r3, #4]
 8007eee:	608c      	str	r4, [r1, #8]
 8007ef0:	60c4      	str	r4, [r0, #12]
 8007ef2:	2001      	movs	r0, #1
 8007ef4:	ea4f 04ac 	mov.w	r4, ip, asr #2
 8007ef8:	fa00 f004 	lsl.w	r0, r0, r4
 8007efc:	4548      	cmp	r0, r9
 8007efe:	d856      	bhi.n	8007fae <_malloc_r+0x1c6>
 8007f00:	ea19 0f00 	tst.w	r9, r0
 8007f04:	d107      	bne.n	8007f16 <_malloc_r+0x12e>
 8007f06:	f02c 0c03 	bic.w	ip, ip, #3
 8007f0a:	0040      	lsls	r0, r0, #1
 8007f0c:	ea19 0f00 	tst.w	r9, r0
 8007f10:	f10c 0c04 	add.w	ip, ip, #4
 8007f14:	d0f9      	beq.n	8007f0a <_malloc_r+0x122>
 8007f16:	eb07 09cc 	add.w	r9, r7, ip, lsl #3
 8007f1a:	464c      	mov	r4, r9
 8007f1c:	46e0      	mov	r8, ip
 8007f1e:	68e3      	ldr	r3, [r4, #12]
 8007f20:	429c      	cmp	r4, r3
 8007f22:	d107      	bne.n	8007f34 <_malloc_r+0x14c>
 8007f24:	e13a      	b.n	800819c <_malloc_r+0x3b4>
 8007f26:	2a00      	cmp	r2, #0
 8007f28:	f280 8162 	bge.w	80081f0 <_malloc_r+0x408>
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	429c      	cmp	r4, r3
 8007f30:	f000 8134 	beq.w	800819c <_malloc_r+0x3b4>
 8007f34:	6859      	ldr	r1, [r3, #4]
 8007f36:	f021 0103 	bic.w	r1, r1, #3
 8007f3a:	1b4a      	subs	r2, r1, r5
 8007f3c:	2a0f      	cmp	r2, #15
 8007f3e:	ddf2      	ble.n	8007f26 <_malloc_r+0x13e>
 8007f40:	461c      	mov	r4, r3
 8007f42:	1959      	adds	r1, r3, r5
 8007f44:	68d8      	ldr	r0, [r3, #12]
 8007f46:	f854 cf08 	ldr.w	ip, [r4, #8]!
 8007f4a:	508a      	str	r2, [r1, r2]
 8007f4c:	f045 0501 	orr.w	r5, r5, #1
 8007f50:	f042 0201 	orr.w	r2, r2, #1
 8007f54:	f8cc 000c 	str.w	r0, [ip, #12]
 8007f58:	f8c0 c008 	str.w	ip, [r0, #8]
 8007f5c:	605d      	str	r5, [r3, #4]
 8007f5e:	6179      	str	r1, [r7, #20]
 8007f60:	6139      	str	r1, [r7, #16]
 8007f62:	f8c1 e00c 	str.w	lr, [r1, #12]
 8007f66:	f8c1 e008 	str.w	lr, [r1, #8]
 8007f6a:	604a      	str	r2, [r1, #4]
 8007f6c:	4630      	mov	r0, r6
 8007f6e:	f000 fa8d 	bl	800848c <__malloc_unlock>
 8007f72:	e765      	b.n	8007e40 <_malloc_r+0x58>
 8007f74:	ea4f 0ed5 	mov.w	lr, r5, lsr #3
 8007f78:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8007f7c:	e779      	b.n	8007e72 <_malloc_r+0x8a>
 8007f7e:	1822      	adds	r2, r4, r0
 8007f80:	68e3      	ldr	r3, [r4, #12]
 8007f82:	6850      	ldr	r0, [r2, #4]
 8007f84:	68a1      	ldr	r1, [r4, #8]
 8007f86:	f040 0001 	orr.w	r0, r0, #1
 8007f8a:	6050      	str	r0, [r2, #4]
 8007f8c:	60cb      	str	r3, [r1, #12]
 8007f8e:	6099      	str	r1, [r3, #8]
 8007f90:	4630      	mov	r0, r6
 8007f92:	f000 fa7b 	bl	800848c <__malloc_unlock>
 8007f96:	3408      	adds	r4, #8
 8007f98:	e752      	b.n	8007e40 <_malloc_r+0x58>
 8007f9a:	1861      	adds	r1, r4, r1
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	684b      	ldr	r3, [r1, #4]
 8007fa0:	f043 0201 	orr.w	r2, r3, #1
 8007fa4:	604a      	str	r2, [r1, #4]
 8007fa6:	f000 fa71 	bl	800848c <__malloc_unlock>
 8007faa:	3408      	adds	r4, #8
 8007fac:	e748      	b.n	8007e40 <_malloc_r+0x58>
 8007fae:	68bc      	ldr	r4, [r7, #8]
 8007fb0:	6860      	ldr	r0, [r4, #4]
 8007fb2:	f020 0903 	bic.w	r9, r0, #3
 8007fb6:	45a9      	cmp	r9, r5
 8007fb8:	d304      	bcc.n	8007fc4 <_malloc_r+0x1dc>
 8007fba:	ebc5 0309 	rsb	r3, r5, r9
 8007fbe:	2b0f      	cmp	r3, #15
 8007fc0:	f300 808d 	bgt.w	80080de <_malloc_r+0x2f6>
 8007fc4:	4a4d      	ldr	r2, [pc, #308]	; (80080fc <_malloc_r+0x314>)
 8007fc6:	4b4e      	ldr	r3, [pc, #312]	; (8008100 <_malloc_r+0x318>)
 8007fc8:	6811      	ldr	r1, [r2, #0]
 8007fca:	6818      	ldr	r0, [r3, #0]
 8007fcc:	3101      	adds	r1, #1
 8007fce:	eb04 0b09 	add.w	fp, r4, r9
 8007fd2:	eb05 0300 	add.w	r3, r5, r0
 8007fd6:	f000 815a 	beq.w	800828e <_malloc_r+0x4a6>
 8007fda:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8007fde:	300f      	adds	r0, #15
 8007fe0:	f420 617f 	bic.w	r1, r0, #4080	; 0xff0
 8007fe4:	f021 0c0f 	bic.w	ip, r1, #15
 8007fe8:	4661      	mov	r1, ip
 8007fea:	4630      	mov	r0, r6
 8007fec:	e88d 1004 	stmia.w	sp, {r2, ip}
 8007ff0:	f000 fa4e 	bl	8008490 <_sbrk_r>
 8007ff4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007ff8:	4680      	mov	r8, r0
 8007ffa:	e89d 1004 	ldmia.w	sp, {r2, ip}
 8007ffe:	f000 8152 	beq.w	80082a6 <_malloc_r+0x4be>
 8008002:	4583      	cmp	fp, r0
 8008004:	f200 810f 	bhi.w	8008226 <_malloc_r+0x43e>
 8008008:	f8df a100 	ldr.w	sl, [pc, #256]	; 800810c <_malloc_r+0x324>
 800800c:	f8da 3000 	ldr.w	r3, [sl]
 8008010:	45c3      	cmp	fp, r8
 8008012:	4463      	add	r3, ip
 8008014:	f8ca 3000 	str.w	r3, [sl]
 8008018:	f000 814a 	beq.w	80082b0 <_malloc_r+0x4c8>
 800801c:	6812      	ldr	r2, [r2, #0]
 800801e:	3201      	adds	r2, #1
 8008020:	f000 8157 	beq.w	80082d2 <_malloc_r+0x4ea>
 8008024:	ebcb 0b08 	rsb	fp, fp, r8
 8008028:	445b      	add	r3, fp
 800802a:	f8ca 3000 	str.w	r3, [sl]
 800802e:	f018 0107 	ands.w	r1, r8, #7
 8008032:	f000 810b 	beq.w	800824c <_malloc_r+0x464>
 8008036:	f1c1 0008 	rsb	r0, r1, #8
 800803a:	f5c1 5380 	rsb	r3, r1, #4096	; 0x1000
 800803e:	4480      	add	r8, r0
 8008040:	f103 0208 	add.w	r2, r3, #8
 8008044:	eb08 010c 	add.w	r1, r8, ip
 8008048:	0508      	lsls	r0, r1, #20
 800804a:	0d03      	lsrs	r3, r0, #20
 800804c:	ebc3 0b02 	rsb	fp, r3, r2
 8008050:	4630      	mov	r0, r6
 8008052:	4659      	mov	r1, fp
 8008054:	f000 fa1c 	bl	8008490 <_sbrk_r>
 8008058:	1c43      	adds	r3, r0, #1
 800805a:	f000 8146 	beq.w	80082ea <_malloc_r+0x502>
 800805e:	ebc8 0200 	rsb	r2, r8, r0
 8008062:	eb0b 0102 	add.w	r1, fp, r2
 8008066:	f041 0001 	orr.w	r0, r1, #1
 800806a:	f8da 3000 	ldr.w	r3, [sl]
 800806e:	f8c7 8008 	str.w	r8, [r7, #8]
 8008072:	445b      	add	r3, fp
 8008074:	42bc      	cmp	r4, r7
 8008076:	f8ca 3000 	str.w	r3, [sl]
 800807a:	f8c8 0004 	str.w	r0, [r8, #4]
 800807e:	d015      	beq.n	80080ac <_malloc_r+0x2c4>
 8008080:	f1b9 0f0f 	cmp.w	r9, #15
 8008084:	f240 80f2 	bls.w	800826c <_malloc_r+0x484>
 8008088:	6861      	ldr	r1, [r4, #4]
 800808a:	f1a9 020c 	sub.w	r2, r9, #12
 800808e:	f022 0207 	bic.w	r2, r2, #7
 8008092:	18a0      	adds	r0, r4, r2
 8008094:	f001 0c01 	and.w	ip, r1, #1
 8008098:	ea42 0e0c 	orr.w	lr, r2, ip
 800809c:	2105      	movs	r1, #5
 800809e:	2a0f      	cmp	r2, #15
 80080a0:	f8c4 e004 	str.w	lr, [r4, #4]
 80080a4:	6041      	str	r1, [r0, #4]
 80080a6:	6081      	str	r1, [r0, #8]
 80080a8:	f200 8117 	bhi.w	80082da <_malloc_r+0x4f2>
 80080ac:	4a15      	ldr	r2, [pc, #84]	; (8008104 <_malloc_r+0x31c>)
 80080ae:	68bc      	ldr	r4, [r7, #8]
 80080b0:	6810      	ldr	r0, [r2, #0]
 80080b2:	4283      	cmp	r3, r0
 80080b4:	bf88      	it	hi
 80080b6:	6013      	strhi	r3, [r2, #0]
 80080b8:	4a13      	ldr	r2, [pc, #76]	; (8008108 <_malloc_r+0x320>)
 80080ba:	6811      	ldr	r1, [r2, #0]
 80080bc:	428b      	cmp	r3, r1
 80080be:	bf88      	it	hi
 80080c0:	6013      	strhi	r3, [r2, #0]
 80080c2:	6863      	ldr	r3, [r4, #4]
 80080c4:	f023 0003 	bic.w	r0, r3, #3
 80080c8:	42a8      	cmp	r0, r5
 80080ca:	ebc5 0300 	rsb	r3, r5, r0
 80080ce:	d301      	bcc.n	80080d4 <_malloc_r+0x2ec>
 80080d0:	2b0f      	cmp	r3, #15
 80080d2:	dc04      	bgt.n	80080de <_malloc_r+0x2f6>
 80080d4:	4630      	mov	r0, r6
 80080d6:	f000 f9d9 	bl	800848c <__malloc_unlock>
 80080da:	2400      	movs	r4, #0
 80080dc:	e6b0      	b.n	8007e40 <_malloc_r+0x58>
 80080de:	1962      	adds	r2, r4, r5
 80080e0:	f043 0101 	orr.w	r1, r3, #1
 80080e4:	f045 0501 	orr.w	r5, r5, #1
 80080e8:	6065      	str	r5, [r4, #4]
 80080ea:	4630      	mov	r0, r6
 80080ec:	6051      	str	r1, [r2, #4]
 80080ee:	60ba      	str	r2, [r7, #8]
 80080f0:	f000 f9cc 	bl	800848c <__malloc_unlock>
 80080f4:	3408      	adds	r4, #8
 80080f6:	e6a3      	b.n	8007e40 <_malloc_r+0x58>
 80080f8:	20000034 	.word	0x20000034
 80080fc:	20000440 	.word	0x20000440
 8008100:	200008f8 	.word	0x200008f8
 8008104:	200008f4 	.word	0x200008f4
 8008108:	200008f0 	.word	0x200008f0
 800810c:	200008fc 	.word	0x200008fc
 8008110:	f1bc 0f14 	cmp.w	ip, #20
 8008114:	d97b      	bls.n	800820e <_malloc_r+0x426>
 8008116:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 800811a:	f200 808d 	bhi.w	8008238 <_malloc_r+0x450>
 800811e:	ea4f 3415 	mov.w	r4, r5, lsr #12
 8008122:	f104 0e6e 	add.w	lr, r4, #110	; 0x6e
 8008126:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800812a:	e6a2      	b.n	8007e72 <_malloc_r+0x8a>
 800812c:	0a48      	lsrs	r0, r1, #9
 800812e:	2804      	cmp	r0, #4
 8008130:	d972      	bls.n	8008218 <_malloc_r+0x430>
 8008132:	2814      	cmp	r0, #20
 8008134:	f200 80ae 	bhi.w	8008294 <_malloc_r+0x4ac>
 8008138:	f100 095b 	add.w	r9, r0, #91	; 0x5b
 800813c:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8008140:	eb07 0082 	add.w	r0, r7, r2, lsl #2
 8008144:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 8008338 <_malloc_r+0x550>
 8008148:	6883      	ldr	r3, [r0, #8]
 800814a:	4283      	cmp	r3, r0
 800814c:	f000 8081 	beq.w	8008252 <_malloc_r+0x46a>
 8008150:	685a      	ldr	r2, [r3, #4]
 8008152:	f022 0203 	bic.w	r2, r2, #3
 8008156:	4291      	cmp	r1, r2
 8008158:	d202      	bcs.n	8008160 <_malloc_r+0x378>
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	4298      	cmp	r0, r3
 800815e:	d1f7      	bne.n	8008150 <_malloc_r+0x368>
 8008160:	68da      	ldr	r2, [r3, #12]
 8008162:	f8d7 9004 	ldr.w	r9, [r7, #4]
 8008166:	60e2      	str	r2, [r4, #12]
 8008168:	60a3      	str	r3, [r4, #8]
 800816a:	60dc      	str	r4, [r3, #12]
 800816c:	6094      	str	r4, [r2, #8]
 800816e:	e6c0      	b.n	8007ef2 <_malloc_r+0x10a>
 8008170:	1961      	adds	r1, r4, r5
 8008172:	f042 0001 	orr.w	r0, r2, #1
 8008176:	f045 0501 	orr.w	r5, r5, #1
 800817a:	6065      	str	r5, [r4, #4]
 800817c:	6159      	str	r1, [r3, #20]
 800817e:	6119      	str	r1, [r3, #16]
 8008180:	6048      	str	r0, [r1, #4]
 8008182:	f8c1 e00c 	str.w	lr, [r1, #12]
 8008186:	f8c1 e008 	str.w	lr, [r1, #8]
 800818a:	508a      	str	r2, [r1, r2]
 800818c:	4630      	mov	r0, r6
 800818e:	f000 f97d 	bl	800848c <__malloc_unlock>
 8008192:	3408      	adds	r4, #8
 8008194:	e654      	b.n	8007e40 <_malloc_r+0x58>
 8008196:	f8d3 9004 	ldr.w	r9, [r3, #4]
 800819a:	e6aa      	b.n	8007ef2 <_malloc_r+0x10a>
 800819c:	f108 0801 	add.w	r8, r8, #1
 80081a0:	3408      	adds	r4, #8
 80081a2:	f018 0f03 	tst.w	r8, #3
 80081a6:	f47f aeba 	bne.w	8007f1e <_malloc_r+0x136>
 80081aa:	4649      	mov	r1, r9
 80081ac:	f01c 0f03 	tst.w	ip, #3
 80081b0:	f1a1 0408 	sub.w	r4, r1, #8
 80081b4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80081b8:	f000 80b0 	beq.w	800831c <_malloc_r+0x534>
 80081bc:	6809      	ldr	r1, [r1, #0]
 80081be:	42a1      	cmp	r1, r4
 80081c0:	d0f4      	beq.n	80081ac <_malloc_r+0x3c4>
 80081c2:	687c      	ldr	r4, [r7, #4]
 80081c4:	0040      	lsls	r0, r0, #1
 80081c6:	42a0      	cmp	r0, r4
 80081c8:	f63f aef1 	bhi.w	8007fae <_malloc_r+0x1c6>
 80081cc:	2800      	cmp	r0, #0
 80081ce:	f43f aeee 	beq.w	8007fae <_malloc_r+0x1c6>
 80081d2:	4204      	tst	r4, r0
 80081d4:	f000 80a7 	beq.w	8008326 <_malloc_r+0x53e>
 80081d8:	46c4      	mov	ip, r8
 80081da:	e69c      	b.n	8007f16 <_malloc_r+0x12e>
 80081dc:	f104 0308 	add.w	r3, r4, #8
 80081e0:	6964      	ldr	r4, [r4, #20]
 80081e2:	42a3      	cmp	r3, r4
 80081e4:	bf08      	it	eq
 80081e6:	f10c 0c02 	addeq.w	ip, ip, #2
 80081ea:	f43f ae58 	beq.w	8007e9e <_malloc_r+0xb6>
 80081ee:	e617      	b.n	8007e20 <_malloc_r+0x38>
 80081f0:	1859      	adds	r1, r3, r1
 80081f2:	461c      	mov	r4, r3
 80081f4:	6848      	ldr	r0, [r1, #4]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	f854 2f08 	ldr.w	r2, [r4, #8]!
 80081fc:	f040 0001 	orr.w	r0, r0, #1
 8008200:	6048      	str	r0, [r1, #4]
 8008202:	60d3      	str	r3, [r2, #12]
 8008204:	609a      	str	r2, [r3, #8]
 8008206:	4630      	mov	r0, r6
 8008208:	f000 f940 	bl	800848c <__malloc_unlock>
 800820c:	e618      	b.n	8007e40 <_malloc_r+0x58>
 800820e:	f10c 0e5b 	add.w	lr, ip, #91	; 0x5b
 8008212:	ea4f 014e 	mov.w	r1, lr, lsl #1
 8008216:	e62c      	b.n	8007e72 <_malloc_r+0x8a>
 8008218:	ea4f 1891 	mov.w	r8, r1, lsr #6
 800821c:	f108 0938 	add.w	r9, r8, #56	; 0x38
 8008220:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8008224:	e78c      	b.n	8008140 <_malloc_r+0x358>
 8008226:	42bc      	cmp	r4, r7
 8008228:	f43f aeee 	beq.w	8008008 <_malloc_r+0x220>
 800822c:	4c42      	ldr	r4, [pc, #264]	; (8008338 <_malloc_r+0x550>)
 800822e:	68a4      	ldr	r4, [r4, #8]
 8008230:	6862      	ldr	r2, [r4, #4]
 8008232:	f022 0003 	bic.w	r0, r2, #3
 8008236:	e747      	b.n	80080c8 <_malloc_r+0x2e0>
 8008238:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 800823c:	d81c      	bhi.n	8008278 <_malloc_r+0x490>
 800823e:	ea4f 32d5 	mov.w	r2, r5, lsr #15
 8008242:	f102 0e77 	add.w	lr, r2, #119	; 0x77
 8008246:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800824a:	e612      	b.n	8007e72 <_malloc_r+0x8a>
 800824c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008250:	e6f8      	b.n	8008044 <_malloc_r+0x25c>
 8008252:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008256:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800825a:	2101      	movs	r1, #1
 800825c:	fa01 f202 	lsl.w	r2, r1, r2
 8008260:	ea42 0900 	orr.w	r9, r2, r0
 8008264:	f8c8 9004 	str.w	r9, [r8, #4]
 8008268:	461a      	mov	r2, r3
 800826a:	e77c      	b.n	8008166 <_malloc_r+0x37e>
 800826c:	2201      	movs	r2, #1
 800826e:	f8c8 2004 	str.w	r2, [r8, #4]
 8008272:	4644      	mov	r4, r8
 8008274:	2000      	movs	r0, #0
 8008276:	e727      	b.n	80080c8 <_malloc_r+0x2e0>
 8008278:	f240 5354 	movw	r3, #1364	; 0x554
 800827c:	459c      	cmp	ip, r3
 800827e:	d824      	bhi.n	80082ca <_malloc_r+0x4e2>
 8008280:	ea4f 4095 	mov.w	r0, r5, lsr #18
 8008284:	f100 0e7c 	add.w	lr, r0, #124	; 0x7c
 8008288:	ea4f 014e 	mov.w	r1, lr, lsl #1
 800828c:	e5f1      	b.n	8007e72 <_malloc_r+0x8a>
 800828e:	f103 0c10 	add.w	ip, r3, #16
 8008292:	e6a9      	b.n	8007fe8 <_malloc_r+0x200>
 8008294:	2854      	cmp	r0, #84	; 0x54
 8008296:	d82c      	bhi.n	80082f2 <_malloc_r+0x50a>
 8008298:	ea4f 3211 	mov.w	r2, r1, lsr #12
 800829c:	f102 096e 	add.w	r9, r2, #110	; 0x6e
 80082a0:	ea4f 0249 	mov.w	r2, r9, lsl #1
 80082a4:	e74c      	b.n	8008140 <_malloc_r+0x358>
 80082a6:	68bc      	ldr	r4, [r7, #8]
 80082a8:	6861      	ldr	r1, [r4, #4]
 80082aa:	f021 0003 	bic.w	r0, r1, #3
 80082ae:	e70b      	b.n	80080c8 <_malloc_r+0x2e0>
 80082b0:	ea4f 500b 	mov.w	r0, fp, lsl #20
 80082b4:	0d01      	lsrs	r1, r0, #20
 80082b6:	2900      	cmp	r1, #0
 80082b8:	f47f aeb0 	bne.w	800801c <_malloc_r+0x234>
 80082bc:	68b8      	ldr	r0, [r7, #8]
 80082be:	eb0c 0109 	add.w	r1, ip, r9
 80082c2:	f041 0401 	orr.w	r4, r1, #1
 80082c6:	6044      	str	r4, [r0, #4]
 80082c8:	e6f0      	b.n	80080ac <_malloc_r+0x2c4>
 80082ca:	21fc      	movs	r1, #252	; 0xfc
 80082cc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 80082d0:	e5cf      	b.n	8007e72 <_malloc_r+0x8a>
 80082d2:	481a      	ldr	r0, [pc, #104]	; (800833c <_malloc_r+0x554>)
 80082d4:	f8c0 8000 	str.w	r8, [r0]
 80082d8:	e6a9      	b.n	800802e <_malloc_r+0x246>
 80082da:	f104 0108 	add.w	r1, r4, #8
 80082de:	4c18      	ldr	r4, [pc, #96]	; (8008340 <_malloc_r+0x558>)
 80082e0:	4630      	mov	r0, r6
 80082e2:	f000 fe31 	bl	8008f48 <_free_r>
 80082e6:	6823      	ldr	r3, [r4, #0]
 80082e8:	e6e0      	b.n	80080ac <_malloc_r+0x2c4>
 80082ea:	2001      	movs	r0, #1
 80082ec:	f04f 0b00 	mov.w	fp, #0
 80082f0:	e6bb      	b.n	800806a <_malloc_r+0x282>
 80082f2:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 80082f6:	d806      	bhi.n	8008306 <_malloc_r+0x51e>
 80082f8:	ea4f 33d1 	mov.w	r3, r1, lsr #15
 80082fc:	f103 0977 	add.w	r9, r3, #119	; 0x77
 8008300:	ea4f 0249 	mov.w	r2, r9, lsl #1
 8008304:	e71c      	b.n	8008140 <_malloc_r+0x358>
 8008306:	f240 5354 	movw	r3, #1364	; 0x554
 800830a:	4298      	cmp	r0, r3
 800830c:	d80f      	bhi.n	800832e <_malloc_r+0x546>
 800830e:	ea4f 4091 	mov.w	r0, r1, lsr #18
 8008312:	f100 097c 	add.w	r9, r0, #124	; 0x7c
 8008316:	ea4f 0249 	mov.w	r2, r9, lsl #1
 800831a:	e711      	b.n	8008140 <_malloc_r+0x358>
 800831c:	687c      	ldr	r4, [r7, #4]
 800831e:	ea24 0400 	bic.w	r4, r4, r0
 8008322:	607c      	str	r4, [r7, #4]
 8008324:	e74e      	b.n	80081c4 <_malloc_r+0x3dc>
 8008326:	0040      	lsls	r0, r0, #1
 8008328:	f108 0804 	add.w	r8, r8, #4
 800832c:	e751      	b.n	80081d2 <_malloc_r+0x3ea>
 800832e:	22fc      	movs	r2, #252	; 0xfc
 8008330:	f04f 097e 	mov.w	r9, #126	; 0x7e
 8008334:	e704      	b.n	8008140 <_malloc_r+0x358>
 8008336:	bf00      	nop
 8008338:	20000034 	.word	0x20000034
 800833c:	20000440 	.word	0x20000440
 8008340:	200008fc 	.word	0x200008fc

08008344 <memcpy>:
 8008344:	2a0f      	cmp	r2, #15
 8008346:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800834a:	f240 8095 	bls.w	8008478 <memcpy+0x134>
 800834e:	ea41 0300 	orr.w	r3, r1, r0
 8008352:	079b      	lsls	r3, r3, #30
 8008354:	f040 8092 	bne.w	800847c <memcpy+0x138>
 8008358:	680c      	ldr	r4, [r1, #0]
 800835a:	6004      	str	r4, [r0, #0]
 800835c:	684d      	ldr	r5, [r1, #4]
 800835e:	6045      	str	r5, [r0, #4]
 8008360:	688e      	ldr	r6, [r1, #8]
 8008362:	f1a2 0310 	sub.w	r3, r2, #16
 8008366:	6086      	str	r6, [r0, #8]
 8008368:	68cc      	ldr	r4, [r1, #12]
 800836a:	461d      	mov	r5, r3
 800836c:	2d0f      	cmp	r5, #15
 800836e:	60c4      	str	r4, [r0, #12]
 8008370:	f3c3 1600 	ubfx	r6, r3, #4, #1
 8008374:	f101 0410 	add.w	r4, r1, #16
 8008378:	f100 0310 	add.w	r3, r0, #16
 800837c:	d922      	bls.n	80083c4 <memcpy+0x80>
 800837e:	b166      	cbz	r6, 800839a <memcpy+0x56>
 8008380:	6826      	ldr	r6, [r4, #0]
 8008382:	601e      	str	r6, [r3, #0]
 8008384:	6866      	ldr	r6, [r4, #4]
 8008386:	605e      	str	r6, [r3, #4]
 8008388:	68a6      	ldr	r6, [r4, #8]
 800838a:	609e      	str	r6, [r3, #8]
 800838c:	68e6      	ldr	r6, [r4, #12]
 800838e:	3d10      	subs	r5, #16
 8008390:	60de      	str	r6, [r3, #12]
 8008392:	3410      	adds	r4, #16
 8008394:	3310      	adds	r3, #16
 8008396:	2d0f      	cmp	r5, #15
 8008398:	d914      	bls.n	80083c4 <memcpy+0x80>
 800839a:	6826      	ldr	r6, [r4, #0]
 800839c:	601e      	str	r6, [r3, #0]
 800839e:	6866      	ldr	r6, [r4, #4]
 80083a0:	605e      	str	r6, [r3, #4]
 80083a2:	68a6      	ldr	r6, [r4, #8]
 80083a4:	609e      	str	r6, [r3, #8]
 80083a6:	68e6      	ldr	r6, [r4, #12]
 80083a8:	60de      	str	r6, [r3, #12]
 80083aa:	6926      	ldr	r6, [r4, #16]
 80083ac:	611e      	str	r6, [r3, #16]
 80083ae:	6966      	ldr	r6, [r4, #20]
 80083b0:	615e      	str	r6, [r3, #20]
 80083b2:	69a6      	ldr	r6, [r4, #24]
 80083b4:	619e      	str	r6, [r3, #24]
 80083b6:	69e6      	ldr	r6, [r4, #28]
 80083b8:	3d20      	subs	r5, #32
 80083ba:	61de      	str	r6, [r3, #28]
 80083bc:	3420      	adds	r4, #32
 80083be:	3320      	adds	r3, #32
 80083c0:	2d0f      	cmp	r5, #15
 80083c2:	d8ea      	bhi.n	800839a <memcpy+0x56>
 80083c4:	f1a2 0310 	sub.w	r3, r2, #16
 80083c8:	f023 040f 	bic.w	r4, r3, #15
 80083cc:	f002 030f 	and.w	r3, r2, #15
 80083d0:	3410      	adds	r4, #16
 80083d2:	2b03      	cmp	r3, #3
 80083d4:	eb00 0804 	add.w	r8, r0, r4
 80083d8:	4421      	add	r1, r4
 80083da:	d951      	bls.n	8008480 <memcpy+0x13c>
 80083dc:	f1a3 0904 	sub.w	r9, r3, #4
 80083e0:	460b      	mov	r3, r1
 80083e2:	ea4f 0999 	mov.w	r9, r9, lsr #2
 80083e6:	eb01 0c89 	add.w	ip, r1, r9, lsl #2
 80083ea:	f853 6b04 	ldr.w	r6, [r3], #4
 80083ee:	ebc1 050c 	rsb	r5, r1, ip
 80083f2:	4644      	mov	r4, r8
 80083f4:	f10c 0c04 	add.w	ip, ip, #4
 80083f8:	4563      	cmp	r3, ip
 80083fa:	f844 6b04 	str.w	r6, [r4], #4
 80083fe:	f3c5 0580 	ubfx	r5, r5, #2, #1
 8008402:	d012      	beq.n	800842a <memcpy+0xe6>
 8008404:	b12d      	cbz	r5, 8008412 <memcpy+0xce>
 8008406:	f853 5b04 	ldr.w	r5, [r3], #4
 800840a:	4563      	cmp	r3, ip
 800840c:	f844 5b04 	str.w	r5, [r4], #4
 8008410:	d00b      	beq.n	800842a <memcpy+0xe6>
 8008412:	461e      	mov	r6, r3
 8008414:	4625      	mov	r5, r4
 8008416:	f856 7b04 	ldr.w	r7, [r6], #4
 800841a:	f845 7b04 	str.w	r7, [r5], #4
 800841e:	685f      	ldr	r7, [r3, #4]
 8008420:	1d33      	adds	r3, r6, #4
 8008422:	6067      	str	r7, [r4, #4]
 8008424:	1d2c      	adds	r4, r5, #4
 8008426:	4563      	cmp	r3, ip
 8008428:	d1f3      	bne.n	8008412 <memcpy+0xce>
 800842a:	f109 0301 	add.w	r3, r9, #1
 800842e:	009c      	lsls	r4, r3, #2
 8008430:	1909      	adds	r1, r1, r4
 8008432:	f002 0203 	and.w	r2, r2, #3
 8008436:	4444      	add	r4, r8
 8008438:	b1da      	cbz	r2, 8008472 <memcpy+0x12e>
 800843a:	4623      	mov	r3, r4
 800843c:	780d      	ldrb	r5, [r1, #0]
 800843e:	f803 5b01 	strb.w	r5, [r3], #1
 8008442:	18a2      	adds	r2, r4, r2
 8008444:	43e4      	mvns	r4, r4
 8008446:	1914      	adds	r4, r2, r4
 8008448:	4293      	cmp	r3, r2
 800844a:	f004 0401 	and.w	r4, r4, #1
 800844e:	d010      	beq.n	8008472 <memcpy+0x12e>
 8008450:	b12c      	cbz	r4, 800845e <memcpy+0x11a>
 8008452:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8008456:	f803 4b01 	strb.w	r4, [r3], #1
 800845a:	4293      	cmp	r3, r2
 800845c:	d009      	beq.n	8008472 <memcpy+0x12e>
 800845e:	784d      	ldrb	r5, [r1, #1]
 8008460:	461c      	mov	r4, r3
 8008462:	f804 5b01 	strb.w	r5, [r4], #1
 8008466:	788d      	ldrb	r5, [r1, #2]
 8008468:	705d      	strb	r5, [r3, #1]
 800846a:	1c63      	adds	r3, r4, #1
 800846c:	3102      	adds	r1, #2
 800846e:	4293      	cmp	r3, r2
 8008470:	d1f5      	bne.n	800845e <memcpy+0x11a>
 8008472:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8008476:	4770      	bx	lr
 8008478:	4604      	mov	r4, r0
 800847a:	e7dd      	b.n	8008438 <memcpy+0xf4>
 800847c:	4604      	mov	r4, r0
 800847e:	e7dc      	b.n	800843a <memcpy+0xf6>
 8008480:	4644      	mov	r4, r8
 8008482:	461a      	mov	r2, r3
 8008484:	e7d8      	b.n	8008438 <memcpy+0xf4>
 8008486:	bf00      	nop

08008488 <__malloc_lock>:
 8008488:	4770      	bx	lr
 800848a:	bf00      	nop

0800848c <__malloc_unlock>:
 800848c:	4770      	bx	lr
 800848e:	bf00      	nop

08008490 <_sbrk_r>:
 8008490:	b538      	push	{r3, r4, r5, lr}
 8008492:	4c07      	ldr	r4, [pc, #28]	; (80084b0 <_sbrk_r+0x20>)
 8008494:	2300      	movs	r3, #0
 8008496:	4605      	mov	r5, r0
 8008498:	4608      	mov	r0, r1
 800849a:	6023      	str	r3, [r4, #0]
 800849c:	f7fc f8c0 	bl	8004620 <_sbrk>
 80084a0:	1c43      	adds	r3, r0, #1
 80084a2:	d000      	beq.n	80084a6 <_sbrk_r+0x16>
 80084a4:	bd38      	pop	{r3, r4, r5, pc}
 80084a6:	6821      	ldr	r1, [r4, #0]
 80084a8:	2900      	cmp	r1, #0
 80084aa:	d0fb      	beq.n	80084a4 <_sbrk_r+0x14>
 80084ac:	6029      	str	r1, [r5, #0]
 80084ae:	bd38      	pop	{r3, r4, r5, pc}
 80084b0:	200017ac 	.word	0x200017ac

080084b4 <strchr>:
 80084b4:	b2c9      	uxtb	r1, r1
 80084b6:	b4f0      	push	{r4, r5, r6, r7}
 80084b8:	2900      	cmp	r1, #0
 80084ba:	d04b      	beq.n	8008554 <strchr+0xa0>
 80084bc:	0782      	lsls	r2, r0, #30
 80084be:	d00f      	beq.n	80084e0 <strchr+0x2c>
 80084c0:	7802      	ldrb	r2, [r0, #0]
 80084c2:	2a00      	cmp	r2, #0
 80084c4:	d071      	beq.n	80085aa <strchr+0xf6>
 80084c6:	4291      	cmp	r1, r2
 80084c8:	d042      	beq.n	8008550 <strchr+0x9c>
 80084ca:	1c43      	adds	r3, r0, #1
 80084cc:	e005      	b.n	80084da <strchr+0x26>
 80084ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084d2:	2a00      	cmp	r2, #0
 80084d4:	d03b      	beq.n	800854e <strchr+0x9a>
 80084d6:	4291      	cmp	r1, r2
 80084d8:	d03a      	beq.n	8008550 <strchr+0x9c>
 80084da:	079a      	lsls	r2, r3, #30
 80084dc:	4618      	mov	r0, r3
 80084de:	d1f6      	bne.n	80084ce <strchr+0x1a>
 80084e0:	6803      	ldr	r3, [r0, #0]
 80084e2:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 80084e6:	ea22 0203 	bic.w	r2, r2, r3
 80084ea:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
 80084ee:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80084f2:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
 80084f6:	d11c      	bne.n	8008532 <strchr+0x7e>
 80084f8:	407b      	eors	r3, r7
 80084fa:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 80084fe:	ea22 0303 	bic.w	r3, r2, r3
 8008502:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8008506:	d114      	bne.n	8008532 <strchr+0x7e>
 8008508:	1d02      	adds	r2, r0, #4
 800850a:	e002      	b.n	8008512 <strchr+0x5e>
 800850c:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 8008510:	d10f      	bne.n	8008532 <strchr+0x7e>
 8008512:	4610      	mov	r0, r2
 8008514:	f852 3b04 	ldr.w	r3, [r2], #4
 8008518:	f1a3 3601 	sub.w	r6, r3, #16843009	; 0x1010101
 800851c:	ea87 0403 	eor.w	r4, r7, r3
 8008520:	ea26 0303 	bic.w	r3, r6, r3
 8008524:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 8008528:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 800852c:	ea25 0404 	bic.w	r4, r5, r4
 8008530:	d0ec      	beq.n	800850c <strchr+0x58>
 8008532:	7802      	ldrb	r2, [r0, #0]
 8008534:	2a00      	cmp	r2, #0
 8008536:	d038      	beq.n	80085aa <strchr+0xf6>
 8008538:	4291      	cmp	r1, r2
 800853a:	d009      	beq.n	8008550 <strchr+0x9c>
 800853c:	1c43      	adds	r3, r0, #1
 800853e:	e001      	b.n	8008544 <strchr+0x90>
 8008540:	4291      	cmp	r1, r2
 8008542:	d005      	beq.n	8008550 <strchr+0x9c>
 8008544:	4618      	mov	r0, r3
 8008546:	f813 2b01 	ldrb.w	r2, [r3], #1
 800854a:	2a00      	cmp	r2, #0
 800854c:	d1f8      	bne.n	8008540 <strchr+0x8c>
 800854e:	4610      	mov	r0, r2
 8008550:	bcf0      	pop	{r4, r5, r6, r7}
 8008552:	4770      	bx	lr
 8008554:	0783      	lsls	r3, r0, #30
 8008556:	d00b      	beq.n	8008570 <strchr+0xbc>
 8008558:	7802      	ldrb	r2, [r0, #0]
 800855a:	2a00      	cmp	r2, #0
 800855c:	d0f8      	beq.n	8008550 <strchr+0x9c>
 800855e:	1c43      	adds	r3, r0, #1
 8008560:	e003      	b.n	800856a <strchr+0xb6>
 8008562:	7801      	ldrb	r1, [r0, #0]
 8008564:	3301      	adds	r3, #1
 8008566:	2900      	cmp	r1, #0
 8008568:	d0f2      	beq.n	8008550 <strchr+0x9c>
 800856a:	0799      	lsls	r1, r3, #30
 800856c:	4618      	mov	r0, r3
 800856e:	d1f8      	bne.n	8008562 <strchr+0xae>
 8008570:	6801      	ldr	r1, [r0, #0]
 8008572:	f1a1 3301 	sub.w	r3, r1, #16843009	; 0x1010101
 8008576:	ea23 0201 	bic.w	r2, r3, r1
 800857a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800857e:	d10a      	bne.n	8008596 <strchr+0xe2>
 8008580:	1d03      	adds	r3, r0, #4
 8008582:	4618      	mov	r0, r3
 8008584:	f853 1b04 	ldr.w	r1, [r3], #4
 8008588:	f1a1 3401 	sub.w	r4, r1, #16843009	; 0x1010101
 800858c:	ea24 0201 	bic.w	r2, r4, r1
 8008590:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8008594:	d0f5      	beq.n	8008582 <strchr+0xce>
 8008596:	7803      	ldrb	r3, [r0, #0]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d0d9      	beq.n	8008550 <strchr+0x9c>
 800859c:	1c41      	adds	r1, r0, #1
 800859e:	4608      	mov	r0, r1
 80085a0:	3101      	adds	r1, #1
 80085a2:	7802      	ldrb	r2, [r0, #0]
 80085a4:	2a00      	cmp	r2, #0
 80085a6:	d1fa      	bne.n	800859e <strchr+0xea>
 80085a8:	e7d2      	b.n	8008550 <strchr+0x9c>
 80085aa:	4610      	mov	r0, r2
 80085ac:	e7d0      	b.n	8008550 <strchr+0x9c>
 80085ae:	bf00      	nop

080085b0 <strcmp>:
 80085b0:	ea80 0201 	eor.w	r2, r0, r1
 80085b4:	f012 0f03 	tst.w	r2, #3
 80085b8:	f040 803a 	bne.w	8008630 <strcmp_unaligned>
 80085bc:	f010 0203 	ands.w	r2, r0, #3
 80085c0:	f020 0003 	bic.w	r0, r0, #3
 80085c4:	f021 0103 	bic.w	r1, r1, #3
 80085c8:	f850 cb04 	ldr.w	ip, [r0], #4
 80085cc:	bf08      	it	eq
 80085ce:	f851 3b04 	ldreq.w	r3, [r1], #4
 80085d2:	d00d      	beq.n	80085f0 <strcmp+0x40>
 80085d4:	f082 0203 	eor.w	r2, r2, #3
 80085d8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80085dc:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80085e0:	fa23 f202 	lsr.w	r2, r3, r2
 80085e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80085e8:	ea4c 0c02 	orr.w	ip, ip, r2
 80085ec:	ea43 0302 	orr.w	r3, r3, r2
 80085f0:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 80085f4:	459c      	cmp	ip, r3
 80085f6:	bf01      	itttt	eq
 80085f8:	ea22 020c 	biceq.w	r2, r2, ip
 80085fc:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 8008600:	f850 cb04 	ldreq.w	ip, [r0], #4
 8008604:	f851 3b04 	ldreq.w	r3, [r1], #4
 8008608:	d0f2      	beq.n	80085f0 <strcmp+0x40>
 800860a:	ea4f 600c 	mov.w	r0, ip, lsl #24
 800860e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 8008612:	2801      	cmp	r0, #1
 8008614:	bf28      	it	cs
 8008616:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 800861a:	bf08      	it	eq
 800861c:	0a1b      	lsreq	r3, r3, #8
 800861e:	d0f4      	beq.n	800860a <strcmp+0x5a>
 8008620:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8008624:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8008628:	eba0 0003 	sub.w	r0, r0, r3
 800862c:	4770      	bx	lr
 800862e:	bf00      	nop

08008630 <strcmp_unaligned>:
 8008630:	f010 0f03 	tst.w	r0, #3
 8008634:	d00a      	beq.n	800864c <strcmp_unaligned+0x1c>
 8008636:	f810 2b01 	ldrb.w	r2, [r0], #1
 800863a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800863e:	2a01      	cmp	r2, #1
 8008640:	bf28      	it	cs
 8008642:	429a      	cmpcs	r2, r3
 8008644:	d0f4      	beq.n	8008630 <strcmp_unaligned>
 8008646:	eba2 0003 	sub.w	r0, r2, r3
 800864a:	4770      	bx	lr
 800864c:	f84d 5d04 	str.w	r5, [sp, #-4]!
 8008650:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8008654:	f04f 0201 	mov.w	r2, #1
 8008658:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 800865c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 8008660:	f001 0c03 	and.w	ip, r1, #3
 8008664:	f021 0103 	bic.w	r1, r1, #3
 8008668:	f850 4b04 	ldr.w	r4, [r0], #4
 800866c:	f851 5b04 	ldr.w	r5, [r1], #4
 8008670:	f1bc 0f02 	cmp.w	ip, #2
 8008674:	d026      	beq.n	80086c4 <strcmp_unaligned+0x94>
 8008676:	d84b      	bhi.n	8008710 <strcmp_unaligned+0xe0>
 8008678:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 800867c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 8008680:	eba4 0302 	sub.w	r3, r4, r2
 8008684:	ea23 0304 	bic.w	r3, r3, r4
 8008688:	d10d      	bne.n	80086a6 <strcmp_unaligned+0x76>
 800868a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 800868e:	bf08      	it	eq
 8008690:	f851 5b04 	ldreq.w	r5, [r1], #4
 8008694:	d10a      	bne.n	80086ac <strcmp_unaligned+0x7c>
 8008696:	ea8c 0c04 	eor.w	ip, ip, r4
 800869a:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 800869e:	d10c      	bne.n	80086ba <strcmp_unaligned+0x8a>
 80086a0:	f850 4b04 	ldr.w	r4, [r0], #4
 80086a4:	e7e8      	b.n	8008678 <strcmp_unaligned+0x48>
 80086a6:	ea4f 2515 	mov.w	r5, r5, lsr #8
 80086aa:	e05c      	b.n	8008766 <strcmp_unaligned+0x136>
 80086ac:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 80086b0:	d152      	bne.n	8008758 <strcmp_unaligned+0x128>
 80086b2:	780d      	ldrb	r5, [r1, #0]
 80086b4:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 80086b8:	e055      	b.n	8008766 <strcmp_unaligned+0x136>
 80086ba:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 80086be:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 80086c2:	e050      	b.n	8008766 <strcmp_unaligned+0x136>
 80086c4:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 80086c8:	eba4 0302 	sub.w	r3, r4, r2
 80086cc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80086d0:	ea23 0304 	bic.w	r3, r3, r4
 80086d4:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 80086d8:	d117      	bne.n	800870a <strcmp_unaligned+0xda>
 80086da:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 80086de:	bf08      	it	eq
 80086e0:	f851 5b04 	ldreq.w	r5, [r1], #4
 80086e4:	d107      	bne.n	80086f6 <strcmp_unaligned+0xc6>
 80086e6:	ea8c 0c04 	eor.w	ip, ip, r4
 80086ea:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 80086ee:	d108      	bne.n	8008702 <strcmp_unaligned+0xd2>
 80086f0:	f850 4b04 	ldr.w	r4, [r0], #4
 80086f4:	e7e6      	b.n	80086c4 <strcmp_unaligned+0x94>
 80086f6:	041b      	lsls	r3, r3, #16
 80086f8:	d12e      	bne.n	8008758 <strcmp_unaligned+0x128>
 80086fa:	880d      	ldrh	r5, [r1, #0]
 80086fc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008700:	e031      	b.n	8008766 <strcmp_unaligned+0x136>
 8008702:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8008706:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800870a:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800870e:	e02a      	b.n	8008766 <strcmp_unaligned+0x136>
 8008710:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8008714:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8008718:	eba4 0302 	sub.w	r3, r4, r2
 800871c:	ea23 0304 	bic.w	r3, r3, r4
 8008720:	d10d      	bne.n	800873e <strcmp_unaligned+0x10e>
 8008722:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8008726:	bf08      	it	eq
 8008728:	f851 5b04 	ldreq.w	r5, [r1], #4
 800872c:	d10a      	bne.n	8008744 <strcmp_unaligned+0x114>
 800872e:	ea8c 0c04 	eor.w	ip, ip, r4
 8008732:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8008736:	d10a      	bne.n	800874e <strcmp_unaligned+0x11e>
 8008738:	f850 4b04 	ldr.w	r4, [r0], #4
 800873c:	e7e8      	b.n	8008710 <strcmp_unaligned+0xe0>
 800873e:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8008742:	e010      	b.n	8008766 <strcmp_unaligned+0x136>
 8008744:	f014 0fff 	tst.w	r4, #255	; 0xff
 8008748:	d006      	beq.n	8008758 <strcmp_unaligned+0x128>
 800874a:	f851 5b04 	ldr.w	r5, [r1], #4
 800874e:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 8008752:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8008756:	e006      	b.n	8008766 <strcmp_unaligned+0x136>
 8008758:	f04f 0000 	mov.w	r0, #0
 800875c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008760:	f85d 5b04 	ldr.w	r5, [sp], #4
 8008764:	4770      	bx	lr
 8008766:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 800876a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 800876e:	2801      	cmp	r0, #1
 8008770:	bf28      	it	cs
 8008772:	4290      	cmpcs	r0, r2
 8008774:	bf04      	itt	eq
 8008776:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 800877a:	0a2d      	lsreq	r5, r5, #8
 800877c:	d0f3      	beq.n	8008766 <strcmp_unaligned+0x136>
 800877e:	eba2 0000 	sub.w	r0, r2, r0
 8008782:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008786:	f85d 5b04 	ldr.w	r5, [sp], #4
 800878a:	4770      	bx	lr

0800878c <strlen>:
 800878c:	f020 0103 	bic.w	r1, r0, #3
 8008790:	f010 0003 	ands.w	r0, r0, #3
 8008794:	f1c0 0000 	rsb	r0, r0, #0
 8008798:	f851 3b04 	ldr.w	r3, [r1], #4
 800879c:	f100 0c04 	add.w	ip, r0, #4
 80087a0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80087a4:	f06f 0200 	mvn.w	r2, #0
 80087a8:	bf1c      	itt	ne
 80087aa:	fa22 f20c 	lsrne.w	r2, r2, ip
 80087ae:	4313      	orrne	r3, r2
 80087b0:	f04f 0c01 	mov.w	ip, #1
 80087b4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80087b8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80087bc:	eba3 020c 	sub.w	r2, r3, ip
 80087c0:	ea22 0203 	bic.w	r2, r2, r3
 80087c4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 80087c8:	bf04      	itt	eq
 80087ca:	f851 3b04 	ldreq.w	r3, [r1], #4
 80087ce:	3004      	addeq	r0, #4
 80087d0:	d0f4      	beq.n	80087bc <strlen+0x30>
 80087d2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80087d6:	bf1f      	itttt	ne
 80087d8:	3001      	addne	r0, #1
 80087da:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 80087de:	3001      	addne	r0, #1
 80087e0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 80087e4:	bf18      	it	ne
 80087e6:	3001      	addne	r0, #1
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop

080087ec <critical_factorization>:
 80087ec:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80087f0:	2701      	movs	r7, #1
 80087f2:	463c      	mov	r4, r7
 80087f4:	2500      	movs	r5, #0
 80087f6:	f04f 36ff 	mov.w	r6, #4294967295
 80087fa:	1963      	adds	r3, r4, r5
 80087fc:	428b      	cmp	r3, r1
 80087fe:	eb00 0c06 	add.w	ip, r0, r6
 8008802:	d20d      	bcs.n	8008820 <critical_factorization+0x34>
 8008804:	f81c a004 	ldrb.w	sl, [ip, r4]
 8008808:	f810 8003 	ldrb.w	r8, [r0, r3]
 800880c:	45d0      	cmp	r8, sl
 800880e:	d22e      	bcs.n	800886e <critical_factorization+0x82>
 8008810:	2401      	movs	r4, #1
 8008812:	461d      	mov	r5, r3
 8008814:	1b9f      	subs	r7, r3, r6
 8008816:	1963      	adds	r3, r4, r5
 8008818:	428b      	cmp	r3, r1
 800881a:	eb00 0c06 	add.w	ip, r0, r6
 800881e:	d3f1      	bcc.n	8008804 <critical_factorization+0x18>
 8008820:	f04f 0a01 	mov.w	sl, #1
 8008824:	6017      	str	r7, [r2, #0]
 8008826:	4654      	mov	r4, sl
 8008828:	2500      	movs	r5, #0
 800882a:	f04f 3cff 	mov.w	ip, #4294967295
 800882e:	1963      	adds	r3, r4, r5
 8008830:	4299      	cmp	r1, r3
 8008832:	eb00 080c 	add.w	r8, r0, ip
 8008836:	d90e      	bls.n	8008856 <critical_factorization+0x6a>
 8008838:	f818 8004 	ldrb.w	r8, [r8, r4]
 800883c:	f810 9003 	ldrb.w	r9, [r0, r3]
 8008840:	45c1      	cmp	r9, r8
 8008842:	d91a      	bls.n	800887a <critical_factorization+0x8e>
 8008844:	2401      	movs	r4, #1
 8008846:	461d      	mov	r5, r3
 8008848:	ebcc 0a03 	rsb	sl, ip, r3
 800884c:	1963      	adds	r3, r4, r5
 800884e:	4299      	cmp	r1, r3
 8008850:	eb00 080c 	add.w	r8, r0, ip
 8008854:	d8f0      	bhi.n	8008838 <critical_factorization+0x4c>
 8008856:	f10c 0001 	add.w	r0, ip, #1
 800885a:	3601      	adds	r6, #1
 800885c:	42b0      	cmp	r0, r6
 800885e:	bf3c      	itt	cc
 8008860:	46ba      	movcc	sl, r7
 8008862:	4630      	movcc	r0, r6
 8008864:	f8c2 a000 	str.w	sl, [r2]
 8008868:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 800886c:	4770      	bx	lr
 800886e:	d00b      	beq.n	8008888 <critical_factorization+0x9c>
 8008870:	2701      	movs	r7, #1
 8008872:	462e      	mov	r6, r5
 8008874:	463c      	mov	r4, r7
 8008876:	19ed      	adds	r5, r5, r7
 8008878:	e7bf      	b.n	80087fa <critical_factorization+0xe>
 800887a:	d009      	beq.n	8008890 <critical_factorization+0xa4>
 800887c:	f04f 0a01 	mov.w	sl, #1
 8008880:	46ac      	mov	ip, r5
 8008882:	4654      	mov	r4, sl
 8008884:	4455      	add	r5, sl
 8008886:	e7d2      	b.n	800882e <critical_factorization+0x42>
 8008888:	42bc      	cmp	r4, r7
 800888a:	d005      	beq.n	8008898 <critical_factorization+0xac>
 800888c:	3401      	adds	r4, #1
 800888e:	e7b4      	b.n	80087fa <critical_factorization+0xe>
 8008890:	4554      	cmp	r4, sl
 8008892:	d005      	beq.n	80088a0 <critical_factorization+0xb4>
 8008894:	3401      	adds	r4, #1
 8008896:	e7ca      	b.n	800882e <critical_factorization+0x42>
 8008898:	4627      	mov	r7, r4
 800889a:	461d      	mov	r5, r3
 800889c:	2401      	movs	r4, #1
 800889e:	e7ac      	b.n	80087fa <critical_factorization+0xe>
 80088a0:	46a2      	mov	sl, r4
 80088a2:	461d      	mov	r5, r3
 80088a4:	2401      	movs	r4, #1
 80088a6:	e7c2      	b.n	800882e <critical_factorization+0x42>

080088a8 <two_way_long_needle>:
 80088a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ac:	f2ad 4d24 	subw	sp, sp, #1060	; 0x424
 80088b0:	4616      	mov	r6, r2
 80088b2:	4607      	mov	r7, r0
 80088b4:	460c      	mov	r4, r1
 80088b6:	4610      	mov	r0, r2
 80088b8:	4619      	mov	r1, r3
 80088ba:	aa07      	add	r2, sp, #28
 80088bc:	461d      	mov	r5, r3
 80088be:	f7ff ff95 	bl	80087ec <critical_factorization>
 80088c2:	ab07      	add	r3, sp, #28
 80088c4:	9001      	str	r0, [sp, #4]
 80088c6:	f20d 411c 	addw	r1, sp, #1052	; 0x41c
 80088ca:	1d1a      	adds	r2, r3, #4
 80088cc:	605d      	str	r5, [r3, #4]
 80088ce:	3308      	adds	r3, #8
 80088d0:	428b      	cmp	r3, r1
 80088d2:	6055      	str	r5, [r2, #4]
 80088d4:	d1f9      	bne.n	80088ca <two_way_long_needle+0x22>
 80088d6:	b31d      	cbz	r5, 8008920 <two_way_long_needle+0x78>
 80088d8:	7832      	ldrb	r2, [r6, #0]
 80088da:	2301      	movs	r3, #1
 80088dc:	a808      	add	r0, sp, #32
 80088de:	1e69      	subs	r1, r5, #1
 80088e0:	42ab      	cmp	r3, r5
 80088e2:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
 80088e6:	ea01 0203 	and.w	r2, r1, r3
 80088ea:	d019      	beq.n	8008920 <two_way_long_needle+0x78>
 80088ec:	b13a      	cbz	r2, 80088fe <two_way_long_needle+0x56>
 80088ee:	7872      	ldrb	r2, [r6, #1]
 80088f0:	2302      	movs	r3, #2
 80088f2:	f101 3eff 	add.w	lr, r1, #4294967295
 80088f6:	42ab      	cmp	r3, r5
 80088f8:	f840 e022 	str.w	lr, [r0, r2, lsl #2]
 80088fc:	d010      	beq.n	8008920 <two_way_long_needle+0x78>
 80088fe:	46a1      	mov	r9, r4
 8008900:	46a8      	mov	r8, r5
 8008902:	1c5c      	adds	r4, r3, #1
 8008904:	f816 c003 	ldrb.w	ip, [r6, r3]
 8008908:	5d32      	ldrb	r2, [r6, r4]
 800890a:	1acd      	subs	r5, r1, r3
 800890c:	3302      	adds	r3, #2
 800890e:	1b0c      	subs	r4, r1, r4
 8008910:	4543      	cmp	r3, r8
 8008912:	f840 502c 	str.w	r5, [r0, ip, lsl #2]
 8008916:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
 800891a:	d1f2      	bne.n	8008902 <two_way_long_needle+0x5a>
 800891c:	464c      	mov	r4, r9
 800891e:	4645      	mov	r5, r8
 8008920:	9907      	ldr	r1, [sp, #28]
 8008922:	9a01      	ldr	r2, [sp, #4]
 8008924:	4630      	mov	r0, r6
 8008926:	1871      	adds	r1, r6, r1
 8008928:	f000 fc78 	bl	800921c <memcmp>
 800892c:	2800      	cmp	r0, #0
 800892e:	f040 80be 	bne.w	8008aae <two_way_long_needle+0x206>
 8008932:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008936:	f8dd e004 	ldr.w	lr, [sp, #4]
 800893a:	9502      	str	r5, [sp, #8]
 800893c:	f109 3bff 	add.w	fp, r9, #4294967295
 8008940:	eb06 0c0b 	add.w	ip, r6, fp
 8008944:	f8cd b00c 	str.w	fp, [sp, #12]
 8008948:	f1ce 0b01 	rsb	fp, lr, #1
 800894c:	4622      	mov	r2, r4
 800894e:	4682      	mov	sl, r0
 8008950:	f105 39ff 	add.w	r9, r5, #4294967295
 8008954:	f8cd c010 	str.w	ip, [sp, #16]
 8008958:	f8cd b014 	str.w	fp, [sp, #20]
 800895c:	4604      	mov	r4, r0
 800895e:	e008      	b.n	8008972 <two_way_long_needle+0xca>
 8008960:	b124      	cbz	r4, 800896c <two_way_long_needle+0xc4>
 8008962:	9c07      	ldr	r4, [sp, #28]
 8008964:	42a3      	cmp	r3, r4
 8008966:	d201      	bcs.n	800896c <two_way_long_needle+0xc4>
 8008968:	9902      	ldr	r1, [sp, #8]
 800896a:	1b0b      	subs	r3, r1, r4
 800896c:	449a      	add	sl, r3
 800896e:	2400      	movs	r4, #0
 8008970:	462a      	mov	r2, r5
 8008972:	9d02      	ldr	r5, [sp, #8]
 8008974:	4455      	add	r5, sl
 8008976:	18b8      	adds	r0, r7, r2
 8008978:	2100      	movs	r1, #0
 800897a:	1aaa      	subs	r2, r5, r2
 800897c:	f000 fbae 	bl	80090dc <memchr>
 8008980:	2800      	cmp	r0, #0
 8008982:	f040 808e 	bne.w	8008aa2 <two_way_long_needle+0x1fa>
 8008986:	2d00      	cmp	r5, #0
 8008988:	f000 808b 	beq.w	8008aa2 <two_way_long_needle+0x1fa>
 800898c:	1979      	adds	r1, r7, r5
 800898e:	a808      	add	r0, sp, #32
 8008990:	f811 3c01 	ldrb.w	r3, [r1, #-1]
 8008994:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d1e1      	bne.n	8008960 <two_way_long_needle+0xb8>
 800899c:	9b01      	ldr	r3, [sp, #4]
 800899e:	429c      	cmp	r4, r3
 80089a0:	bf28      	it	cs
 80089a2:	4623      	movcs	r3, r4
 80089a4:	454b      	cmp	r3, r9
 80089a6:	d22a      	bcs.n	80089fe <two_way_long_needle+0x156>
 80089a8:	eb07 010a 	add.w	r1, r7, sl
 80089ac:	f816 b003 	ldrb.w	fp, [r6, r3]
 80089b0:	5cca      	ldrb	r2, [r1, r3]
 80089b2:	4593      	cmp	fp, r2
 80089b4:	eb06 0003 	add.w	r0, r6, r3
 80089b8:	d16f      	bne.n	8008a9a <two_way_long_needle+0x1f2>
 80089ba:	ea6f 0c03 	mvn.w	ip, r3
 80089be:	eb0c 0e09 	add.w	lr, ip, r9
 80089c2:	f01e 0f01 	tst.w	lr, #1
 80089c6:	4602      	mov	r2, r0
 80089c8:	d016      	beq.n	80089f8 <two_way_long_needle+0x150>
 80089ca:	3301      	adds	r3, #1
 80089cc:	454b      	cmp	r3, r9
 80089ce:	d216      	bcs.n	80089fe <two_way_long_needle+0x156>
 80089d0:	7840      	ldrb	r0, [r0, #1]
 80089d2:	f811 b003 	ldrb.w	fp, [r1, r3]
 80089d6:	3201      	adds	r2, #1
 80089d8:	4583      	cmp	fp, r0
 80089da:	d00d      	beq.n	80089f8 <two_way_long_needle+0x150>
 80089dc:	e05d      	b.n	8008a9a <two_way_long_needle+0x1f2>
 80089de:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 80089e2:	f811 c003 	ldrb.w	ip, [r1, r3]
 80089e6:	4584      	cmp	ip, r0
 80089e8:	d157      	bne.n	8008a9a <two_way_long_needle+0x1f2>
 80089ea:	3301      	adds	r3, #1
 80089ec:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 80089f0:	f811 e003 	ldrb.w	lr, [r1, r3]
 80089f4:	4586      	cmp	lr, r0
 80089f6:	d150      	bne.n	8008a9a <two_way_long_needle+0x1f2>
 80089f8:	3301      	adds	r3, #1
 80089fa:	454b      	cmp	r3, r9
 80089fc:	d3ef      	bcc.n	80089de <two_way_long_needle+0x136>
 80089fe:	f8dd b004 	ldr.w	fp, [sp, #4]
 8008a02:	9b03      	ldr	r3, [sp, #12]
 8008a04:	455c      	cmp	r4, fp
 8008a06:	bf28      	it	cs
 8008a08:	465b      	movcs	r3, fp
 8008a0a:	d23d      	bcs.n	8008a88 <two_way_long_needle+0x1e0>
 8008a0c:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008a10:	eb07 0c0a 	add.w	ip, r7, sl
 8008a14:	f816 100b 	ldrb.w	r1, [r6, fp]
 8008a18:	f81c 000b 	ldrb.w	r0, [ip, fp]
 8008a1c:	4281      	cmp	r1, r0
 8008a1e:	f040 80ca 	bne.w	8008bb6 <two_way_long_needle+0x30e>
 8008a22:	f8dd b010 	ldr.w	fp, [sp, #16]
 8008a26:	eb06 0804 	add.w	r8, r6, r4
 8008a2a:	ebc8 010b 	rsb	r1, r8, fp
 8008a2e:	07c8      	lsls	r0, r1, #31
 8008a30:	465a      	mov	r2, fp
 8008a32:	d524      	bpl.n	8008a7e <two_way_long_needle+0x1d6>
 8008a34:	9a04      	ldr	r2, [sp, #16]
 8008a36:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8008a3a:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 8008a3e:	f8dd b010 	ldr.w	fp, [sp, #16]
 8008a42:	9000      	str	r0, [sp, #0]
 8008a44:	f10e 31ff 	add.w	r1, lr, #4294967295
 8008a48:	f10b 32ff 	add.w	r2, fp, #4294967295
 8008a4c:	f81c 0001 	ldrb.w	r0, [ip, r1]
 8008a50:	f8dd b000 	ldr.w	fp, [sp]
 8008a54:	4583      	cmp	fp, r0
 8008a56:	d117      	bne.n	8008a88 <two_way_long_needle+0x1e0>
 8008a58:	460b      	mov	r3, r1
 8008a5a:	e010      	b.n	8008a7e <two_way_long_needle+0x1d6>
 8008a5c:	f812 bc01 	ldrb.w	fp, [r2, #-1]
 8008a60:	f81c 2000 	ldrb.w	r2, [ip, r0]
 8008a64:	4593      	cmp	fp, r2
 8008a66:	f101 32ff 	add.w	r2, r1, #4294967295
 8008a6a:	d10d      	bne.n	8008a88 <two_way_long_needle+0x1e0>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	3801      	subs	r0, #1
 8008a70:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8008a74:	f81c 1000 	ldrb.w	r1, [ip, r0]
 8008a78:	458b      	cmp	fp, r1
 8008a7a:	d105      	bne.n	8008a88 <two_way_long_needle+0x1e0>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	1e58      	subs	r0, r3, #1
 8008a80:	4542      	cmp	r2, r8
 8008a82:	f102 31ff 	add.w	r1, r2, #4294967295
 8008a86:	d1e9      	bne.n	8008a5c <two_way_long_needle+0x1b4>
 8008a88:	3401      	adds	r4, #1
 8008a8a:	429c      	cmp	r4, r3
 8008a8c:	f200 8095 	bhi.w	8008bba <two_way_long_needle+0x312>
 8008a90:	9c07      	ldr	r4, [sp, #28]
 8008a92:	9a02      	ldr	r2, [sp, #8]
 8008a94:	44a2      	add	sl, r4
 8008a96:	1b14      	subs	r4, r2, r4
 8008a98:	e76a      	b.n	8008970 <two_way_long_needle+0xc8>
 8008a9a:	f8dd b014 	ldr.w	fp, [sp, #20]
 8008a9e:	44da      	add	sl, fp
 8008aa0:	e764      	b.n	800896c <two_way_long_needle+0xc4>
 8008aa2:	2000      	movs	r0, #0
 8008aa4:	b009      	add	sp, #36	; 0x24
 8008aa6:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
 8008aaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aae:	f8dd b004 	ldr.w	fp, [sp, #4]
 8008ab2:	9a01      	ldr	r2, [sp, #4]
 8008ab4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008ab8:	ebcb 0005 	rsb	r0, fp, r5
 8008abc:	4558      	cmp	r0, fp
 8008abe:	bf38      	it	cc
 8008ac0:	4658      	movcc	r0, fp
 8008ac2:	1c43      	adds	r3, r0, #1
 8008ac4:	9801      	ldr	r0, [sp, #4]
 8008ac6:	9307      	str	r3, [sp, #28]
 8008ac8:	18b1      	adds	r1, r6, r2
 8008aca:	f1c0 0301 	rsb	r3, r0, #1
 8008ace:	f105 3bff 	add.w	fp, r5, #4294967295
 8008ad2:	9302      	str	r3, [sp, #8]
 8008ad4:	9501      	str	r5, [sp, #4]
 8008ad6:	f04f 0a00 	mov.w	sl, #0
 8008ada:	f102 39ff 	add.w	r9, r2, #4294967295
 8008ade:	4623      	mov	r3, r4
 8008ae0:	460d      	mov	r5, r1
 8008ae2:	9c01      	ldr	r4, [sp, #4]
 8008ae4:	4454      	add	r4, sl
 8008ae6:	18f8      	adds	r0, r7, r3
 8008ae8:	2100      	movs	r1, #0
 8008aea:	1ae2      	subs	r2, r4, r3
 8008aec:	f000 faf6 	bl	80090dc <memchr>
 8008af0:	2800      	cmp	r0, #0
 8008af2:	d1d6      	bne.n	8008aa2 <two_way_long_needle+0x1fa>
 8008af4:	2c00      	cmp	r4, #0
 8008af6:	d0d4      	beq.n	8008aa2 <two_way_long_needle+0x1fa>
 8008af8:	193a      	adds	r2, r7, r4
 8008afa:	a908      	add	r1, sp, #32
 8008afc:	f812 0c01 	ldrb.w	r0, [r2, #-1]
 8008b00:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8008b04:	2800      	cmp	r0, #0
 8008b06:	d14f      	bne.n	8008ba8 <two_way_long_needle+0x300>
 8008b08:	45d8      	cmp	r8, fp
 8008b0a:	eb07 000a 	add.w	r0, r7, sl
 8008b0e:	d22a      	bcs.n	8008b66 <two_way_long_needle+0x2be>
 8008b10:	f810 3008 	ldrb.w	r3, [r0, r8]
 8008b14:	782a      	ldrb	r2, [r5, #0]
 8008b16:	429a      	cmp	r2, r3
 8008b18:	bf18      	it	ne
 8008b1a:	4643      	movne	r3, r8
 8008b1c:	d147      	bne.n	8008bae <two_way_long_needle+0x306>
 8008b1e:	ea6f 0308 	mvn.w	r3, r8
 8008b22:	eb03 010b 	add.w	r1, r3, fp
 8008b26:	07c9      	lsls	r1, r1, #31
 8008b28:	462a      	mov	r2, r5
 8008b2a:	4643      	mov	r3, r8
 8008b2c:	d518      	bpl.n	8008b60 <two_way_long_needle+0x2b8>
 8008b2e:	f108 0301 	add.w	r3, r8, #1
 8008b32:	455b      	cmp	r3, fp
 8008b34:	d217      	bcs.n	8008b66 <two_way_long_needle+0x2be>
 8008b36:	462a      	mov	r2, r5
 8008b38:	f810 e003 	ldrb.w	lr, [r0, r3]
 8008b3c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8008b40:	458e      	cmp	lr, r1
 8008b42:	d00d      	beq.n	8008b60 <two_way_long_needle+0x2b8>
 8008b44:	e033      	b.n	8008bae <two_way_long_needle+0x306>
 8008b46:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8008b4a:	f810 c003 	ldrb.w	ip, [r0, r3]
 8008b4e:	458c      	cmp	ip, r1
 8008b50:	d12d      	bne.n	8008bae <two_way_long_needle+0x306>
 8008b52:	3301      	adds	r3, #1
 8008b54:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8008b58:	f810 e003 	ldrb.w	lr, [r0, r3]
 8008b5c:	458e      	cmp	lr, r1
 8008b5e:	d126      	bne.n	8008bae <two_way_long_needle+0x306>
 8008b60:	3301      	adds	r3, #1
 8008b62:	455b      	cmp	r3, fp
 8008b64:	d3ef      	bcc.n	8008b46 <two_way_long_needle+0x29e>
 8008b66:	f1b9 3fff 	cmp.w	r9, #4294967295
 8008b6a:	464b      	mov	r3, r9
 8008b6c:	d09a      	beq.n	8008aa4 <two_way_long_needle+0x1fc>
 8008b6e:	f816 1009 	ldrb.w	r1, [r6, r9]
 8008b72:	f810 2009 	ldrb.w	r2, [r0, r9]
 8008b76:	4291      	cmp	r1, r2
 8008b78:	d115      	bne.n	8008ba6 <two_way_long_needle+0x2fe>
 8008b7a:	f019 0f01 	tst.w	r9, #1
 8008b7e:	d00a      	beq.n	8008b96 <two_way_long_needle+0x2ee>
 8008b80:	f109 33ff 	add.w	r3, r9, #4294967295
 8008b84:	5cf1      	ldrb	r1, [r6, r3]
 8008b86:	5cc2      	ldrb	r2, [r0, r3]
 8008b88:	4291      	cmp	r1, r2
 8008b8a:	d004      	beq.n	8008b96 <two_way_long_needle+0x2ee>
 8008b8c:	e00b      	b.n	8008ba6 <two_way_long_needle+0x2fe>
 8008b8e:	5cf1      	ldrb	r1, [r6, r3]
 8008b90:	5cc2      	ldrb	r2, [r0, r3]
 8008b92:	4291      	cmp	r1, r2
 8008b94:	d107      	bne.n	8008ba6 <two_way_long_needle+0x2fe>
 8008b96:	1e5a      	subs	r2, r3, #1
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d083      	beq.n	8008aa4 <two_way_long_needle+0x1fc>
 8008b9c:	5cb1      	ldrb	r1, [r6, r2]
 8008b9e:	5c82      	ldrb	r2, [r0, r2]
 8008ba0:	3b02      	subs	r3, #2
 8008ba2:	4291      	cmp	r1, r2
 8008ba4:	d0f3      	beq.n	8008b8e <two_way_long_needle+0x2e6>
 8008ba6:	9807      	ldr	r0, [sp, #28]
 8008ba8:	4482      	add	sl, r0
 8008baa:	4623      	mov	r3, r4
 8008bac:	e799      	b.n	8008ae2 <two_way_long_needle+0x23a>
 8008bae:	9a02      	ldr	r2, [sp, #8]
 8008bb0:	4492      	add	sl, r2
 8008bb2:	449a      	add	sl, r3
 8008bb4:	e7f9      	b.n	8008baa <two_way_long_needle+0x302>
 8008bb6:	9b01      	ldr	r3, [sp, #4]
 8008bb8:	e766      	b.n	8008a88 <two_way_long_needle+0x1e0>
 8008bba:	eb07 000a 	add.w	r0, r7, sl
 8008bbe:	e771      	b.n	8008aa4 <two_way_long_needle+0x1fc>

08008bc0 <strstr>:
 8008bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc4:	7803      	ldrb	r3, [r0, #0]
 8008bc6:	b089      	sub	sp, #36	; 0x24
 8008bc8:	4605      	mov	r5, r0
 8008bca:	460f      	mov	r7, r1
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	f000 8167 	beq.w	8008ea0 <strstr+0x2e0>
 8008bd2:	780a      	ldrb	r2, [r1, #0]
 8008bd4:	b19a      	cbz	r2, 8008bfe <strstr+0x3e>
 8008bd6:	4684      	mov	ip, r0
 8008bd8:	3101      	adds	r1, #1
 8008bda:	2401      	movs	r4, #1
 8008bdc:	e002      	b.n	8008be4 <strstr+0x24>
 8008bde:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008be2:	b15a      	cbz	r2, 8008bfc <strstr+0x3c>
 8008be4:	4293      	cmp	r3, r2
 8008be6:	bf14      	ite	ne
 8008be8:	2400      	movne	r4, #0
 8008bea:	f004 0401 	andeq.w	r4, r4, #1
 8008bee:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8008bf2:	460e      	mov	r6, r1
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1f2      	bne.n	8008bde <strstr+0x1e>
 8008bf8:	7830      	ldrb	r0, [r6, #0]
 8008bfa:	b920      	cbnz	r0, 8008c06 <strstr+0x46>
 8008bfc:	b12c      	cbz	r4, 8008c0a <strstr+0x4a>
 8008bfe:	4628      	mov	r0, r5
 8008c00:	b009      	add	sp, #36	; 0x24
 8008c02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c06:	2500      	movs	r5, #0
 8008c08:	e7f9      	b.n	8008bfe <strstr+0x3e>
 8008c0a:	1c68      	adds	r0, r5, #1
 8008c0c:	7839      	ldrb	r1, [r7, #0]
 8008c0e:	f7ff fc51 	bl	80084b4 <strchr>
 8008c12:	1bf6      	subs	r6, r6, r7
 8008c14:	4680      	mov	r8, r0
 8008c16:	2800      	cmp	r0, #0
 8008c18:	d0f5      	beq.n	8008c06 <strstr+0x46>
 8008c1a:	2e01      	cmp	r6, #1
 8008c1c:	f000 80be 	beq.w	8008d9c <strstr+0x1dc>
 8008c20:	19ad      	adds	r5, r5, r6
 8008c22:	42a8      	cmp	r0, r5
 8008c24:	bf94      	ite	ls
 8008c26:	ebc0 0405 	rsbls	r4, r0, r5
 8008c2a:	2401      	movhi	r4, #1
 8008c2c:	2e1f      	cmp	r6, #31
 8008c2e:	d906      	bls.n	8008c3e <strstr+0x7e>
 8008c30:	4621      	mov	r1, r4
 8008c32:	463a      	mov	r2, r7
 8008c34:	4633      	mov	r3, r6
 8008c36:	f7ff fe37 	bl	80088a8 <two_way_long_needle>
 8008c3a:	4605      	mov	r5, r0
 8008c3c:	e7df      	b.n	8008bfe <strstr+0x3e>
 8008c3e:	4631      	mov	r1, r6
 8008c40:	aa07      	add	r2, sp, #28
 8008c42:	4638      	mov	r0, r7
 8008c44:	f7ff fdd2 	bl	80087ec <critical_factorization>
 8008c48:	9907      	ldr	r1, [sp, #28]
 8008c4a:	4681      	mov	r9, r0
 8008c4c:	1879      	adds	r1, r7, r1
 8008c4e:	4638      	mov	r0, r7
 8008c50:	464a      	mov	r2, r9
 8008c52:	f000 fae3 	bl	800921c <memcmp>
 8008c56:	2800      	cmp	r0, #0
 8008c58:	f040 80a2 	bne.w	8008da0 <strstr+0x1e0>
 8008c5c:	f109 3bff 	add.w	fp, r9, #4294967295
 8008c60:	eb07 0e0b 	add.w	lr, r7, fp
 8008c64:	f8cd b008 	str.w	fp, [sp, #8]
 8008c68:	f1c9 0b01 	rsb	fp, r9, #1
 8008c6c:	f8cd 9010 	str.w	r9, [sp, #16]
 8008c70:	4605      	mov	r5, r0
 8008c72:	f8cd e00c 	str.w	lr, [sp, #12]
 8008c76:	f8cd b014 	str.w	fp, [sp, #20]
 8008c7a:	4622      	mov	r2, r4
 8008c7c:	4681      	mov	r9, r0
 8008c7e:	19ac      	adds	r4, r5, r6
 8008c80:	eb08 0002 	add.w	r0, r8, r2
 8008c84:	2100      	movs	r1, #0
 8008c86:	1aa2      	subs	r2, r4, r2
 8008c88:	f000 fa28 	bl	80090dc <memchr>
 8008c8c:	2800      	cmp	r0, #0
 8008c8e:	d1ba      	bne.n	8008c06 <strstr+0x46>
 8008c90:	2c00      	cmp	r4, #0
 8008c92:	d0b8      	beq.n	8008c06 <strstr+0x46>
 8008c94:	9b04      	ldr	r3, [sp, #16]
 8008c96:	4599      	cmp	r9, r3
 8008c98:	bf28      	it	cs
 8008c9a:	464b      	movcs	r3, r9
 8008c9c:	429e      	cmp	r6, r3
 8008c9e:	d92b      	bls.n	8008cf8 <strstr+0x138>
 8008ca0:	eb08 0003 	add.w	r0, r8, r3
 8008ca4:	5cf9      	ldrb	r1, [r7, r3]
 8008ca6:	5d42      	ldrb	r2, [r0, r5]
 8008ca8:	4291      	cmp	r1, r2
 8008caa:	eb07 0003 	add.w	r0, r7, r3
 8008cae:	d16e      	bne.n	8008d8e <strstr+0x1ce>
 8008cb0:	ea6f 0c03 	mvn.w	ip, r3
 8008cb4:	eb0c 0e06 	add.w	lr, ip, r6
 8008cb8:	f01e 0f01 	tst.w	lr, #1
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	eb08 0105 	add.w	r1, r8, r5
 8008cc2:	d016      	beq.n	8008cf2 <strstr+0x132>
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	429e      	cmp	r6, r3
 8008cc8:	d916      	bls.n	8008cf8 <strstr+0x138>
 8008cca:	7840      	ldrb	r0, [r0, #1]
 8008ccc:	f811 c003 	ldrb.w	ip, [r1, r3]
 8008cd0:	3201      	adds	r2, #1
 8008cd2:	4584      	cmp	ip, r0
 8008cd4:	d00d      	beq.n	8008cf2 <strstr+0x132>
 8008cd6:	e05a      	b.n	8008d8e <strstr+0x1ce>
 8008cd8:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8008cdc:	f811 e003 	ldrb.w	lr, [r1, r3]
 8008ce0:	4586      	cmp	lr, r0
 8008ce2:	d154      	bne.n	8008d8e <strstr+0x1ce>
 8008ce4:	3301      	adds	r3, #1
 8008ce6:	f812 0f01 	ldrb.w	r0, [r2, #1]!
 8008cea:	f811 c003 	ldrb.w	ip, [r1, r3]
 8008cee:	4584      	cmp	ip, r0
 8008cf0:	d14d      	bne.n	8008d8e <strstr+0x1ce>
 8008cf2:	3301      	adds	r3, #1
 8008cf4:	429e      	cmp	r6, r3
 8008cf6:	d8ef      	bhi.n	8008cd8 <strstr+0x118>
 8008cf8:	9b04      	ldr	r3, [sp, #16]
 8008cfa:	9a02      	ldr	r2, [sp, #8]
 8008cfc:	454b      	cmp	r3, r9
 8008cfe:	f240 80d2 	bls.w	8008ea6 <strstr+0x2e6>
 8008d02:	eb08 0e05 	add.w	lr, r8, r5
 8008d06:	5cb9      	ldrb	r1, [r7, r2]
 8008d08:	f81e 0002 	ldrb.w	r0, [lr, r2]
 8008d0c:	4281      	cmp	r1, r0
 8008d0e:	f040 80ca 	bne.w	8008ea6 <strstr+0x2e6>
 8008d12:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008d16:	eb07 0a09 	add.w	sl, r7, r9
 8008d1a:	ebca 010b 	rsb	r1, sl, fp
 8008d1e:	07c9      	lsls	r1, r1, #31
 8008d20:	465b      	mov	r3, fp
 8008d22:	d524      	bpl.n	8008d6e <strstr+0x1ae>
 8008d24:	9b03      	ldr	r3, [sp, #12]
 8008d26:	f8dd b008 	ldr.w	fp, [sp, #8]
 8008d2a:	f813 0c01 	ldrb.w	r0, [r3, #-1]
 8008d2e:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8008d32:	9001      	str	r0, [sp, #4]
 8008d34:	f10b 31ff 	add.w	r1, fp, #4294967295
 8008d38:	f8dd b004 	ldr.w	fp, [sp, #4]
 8008d3c:	f81e 0001 	ldrb.w	r0, [lr, r1]
 8008d40:	4583      	cmp	fp, r0
 8008d42:	f10c 33ff 	add.w	r3, ip, #4294967295
 8008d46:	d117      	bne.n	8008d78 <strstr+0x1b8>
 8008d48:	460a      	mov	r2, r1
 8008d4a:	e010      	b.n	8008d6e <strstr+0x1ae>
 8008d4c:	f813 bc01 	ldrb.w	fp, [r3, #-1]
 8008d50:	f81e 3000 	ldrb.w	r3, [lr, r0]
 8008d54:	459b      	cmp	fp, r3
 8008d56:	f101 33ff 	add.w	r3, r1, #4294967295
 8008d5a:	d10d      	bne.n	8008d78 <strstr+0x1b8>
 8008d5c:	4602      	mov	r2, r0
 8008d5e:	3801      	subs	r0, #1
 8008d60:	f811 bc01 	ldrb.w	fp, [r1, #-1]
 8008d64:	f81e 1000 	ldrb.w	r1, [lr, r0]
 8008d68:	458b      	cmp	fp, r1
 8008d6a:	d105      	bne.n	8008d78 <strstr+0x1b8>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	1e50      	subs	r0, r2, #1
 8008d70:	4553      	cmp	r3, sl
 8008d72:	f103 31ff 	add.w	r1, r3, #4294967295
 8008d76:	d1e9      	bne.n	8008d4c <strstr+0x18c>
 8008d78:	f109 0901 	add.w	r9, r9, #1
 8008d7c:	4591      	cmp	r9, r2
 8008d7e:	f200 8094 	bhi.w	8008eaa <strstr+0x2ea>
 8008d82:	9a07      	ldr	r2, [sp, #28]
 8008d84:	18ad      	adds	r5, r5, r2
 8008d86:	ebc2 0906 	rsb	r9, r2, r6
 8008d8a:	4622      	mov	r2, r4
 8008d8c:	e777      	b.n	8008c7e <strstr+0xbe>
 8008d8e:	f8dd b014 	ldr.w	fp, [sp, #20]
 8008d92:	445d      	add	r5, fp
 8008d94:	18ed      	adds	r5, r5, r3
 8008d96:	f04f 0900 	mov.w	r9, #0
 8008d9a:	e7f6      	b.n	8008d8a <strstr+0x1ca>
 8008d9c:	4605      	mov	r5, r0
 8008d9e:	e72e      	b.n	8008bfe <strstr+0x3e>
 8008da0:	ebc9 0306 	rsb	r3, r9, r6
 8008da4:	454b      	cmp	r3, r9
 8008da6:	bf38      	it	cc
 8008da8:	464b      	movcc	r3, r9
 8008daa:	1c58      	adds	r0, r3, #1
 8008dac:	f1c9 0b01 	rsb	fp, r9, #1
 8008db0:	eb07 0e09 	add.w	lr, r7, r9
 8008db4:	eb08 0209 	add.w	r2, r8, r9
 8008db8:	f109 35ff 	add.w	r5, r9, #4294967295
 8008dbc:	f8cd b00c 	str.w	fp, [sp, #12]
 8008dc0:	4623      	mov	r3, r4
 8008dc2:	9007      	str	r0, [sp, #28]
 8008dc4:	f04f 0a00 	mov.w	sl, #0
 8008dc8:	9202      	str	r2, [sp, #8]
 8008dca:	4674      	mov	r4, lr
 8008dcc:	46ab      	mov	fp, r5
 8008dce:	eb0a 0506 	add.w	r5, sl, r6
 8008dd2:	eb08 0003 	add.w	r0, r8, r3
 8008dd6:	2100      	movs	r1, #0
 8008dd8:	1aea      	subs	r2, r5, r3
 8008dda:	f000 f97f 	bl	80090dc <memchr>
 8008dde:	2800      	cmp	r0, #0
 8008de0:	f47f af11 	bne.w	8008c06 <strstr+0x46>
 8008de4:	2d00      	cmp	r5, #0
 8008de6:	f43f af0e 	beq.w	8008c06 <strstr+0x46>
 8008dea:	454e      	cmp	r6, r9
 8008dec:	bf98      	it	ls
 8008dee:	eb08 000a 	addls.w	r0, r8, sl
 8008df2:	d92a      	bls.n	8008e4a <strstr+0x28a>
 8008df4:	9b02      	ldr	r3, [sp, #8]
 8008df6:	7821      	ldrb	r1, [r4, #0]
 8008df8:	f813 000a 	ldrb.w	r0, [r3, sl]
 8008dfc:	4281      	cmp	r1, r0
 8008dfe:	d14a      	bne.n	8008e96 <strstr+0x2d6>
 8008e00:	ea6f 0209 	mvn.w	r2, r9
 8008e04:	1993      	adds	r3, r2, r6
 8008e06:	07db      	lsls	r3, r3, #31
 8008e08:	4621      	mov	r1, r4
 8008e0a:	464a      	mov	r2, r9
 8008e0c:	eb08 000a 	add.w	r0, r8, sl
 8008e10:	d518      	bpl.n	8008e44 <strstr+0x284>
 8008e12:	f109 0201 	add.w	r2, r9, #1
 8008e16:	4296      	cmp	r6, r2
 8008e18:	d917      	bls.n	8008e4a <strstr+0x28a>
 8008e1a:	4621      	mov	r1, r4
 8008e1c:	f810 c002 	ldrb.w	ip, [r0, r2]
 8008e20:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008e24:	459c      	cmp	ip, r3
 8008e26:	d00d      	beq.n	8008e44 <strstr+0x284>
 8008e28:	e036      	b.n	8008e98 <strstr+0x2d8>
 8008e2a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008e2e:	f810 e002 	ldrb.w	lr, [r0, r2]
 8008e32:	459e      	cmp	lr, r3
 8008e34:	d130      	bne.n	8008e98 <strstr+0x2d8>
 8008e36:	3201      	adds	r2, #1
 8008e38:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008e3c:	f810 c002 	ldrb.w	ip, [r0, r2]
 8008e40:	459c      	cmp	ip, r3
 8008e42:	d129      	bne.n	8008e98 <strstr+0x2d8>
 8008e44:	3201      	adds	r2, #1
 8008e46:	4296      	cmp	r6, r2
 8008e48:	d8ef      	bhi.n	8008e2a <strstr+0x26a>
 8008e4a:	f1bb 3fff 	cmp.w	fp, #4294967295
 8008e4e:	465b      	mov	r3, fp
 8008e50:	f43f aef3 	beq.w	8008c3a <strstr+0x7a>
 8008e54:	f817 100b 	ldrb.w	r1, [r7, fp]
 8008e58:	f810 200b 	ldrb.w	r2, [r0, fp]
 8008e5c:	4291      	cmp	r1, r2
 8008e5e:	d116      	bne.n	8008e8e <strstr+0x2ce>
 8008e60:	f01b 0f01 	tst.w	fp, #1
 8008e64:	d00a      	beq.n	8008e7c <strstr+0x2bc>
 8008e66:	f10b 33ff 	add.w	r3, fp, #4294967295
 8008e6a:	5cf9      	ldrb	r1, [r7, r3]
 8008e6c:	5cc2      	ldrb	r2, [r0, r3]
 8008e6e:	4291      	cmp	r1, r2
 8008e70:	d004      	beq.n	8008e7c <strstr+0x2bc>
 8008e72:	e00c      	b.n	8008e8e <strstr+0x2ce>
 8008e74:	5cf9      	ldrb	r1, [r7, r3]
 8008e76:	5cc2      	ldrb	r2, [r0, r3]
 8008e78:	4291      	cmp	r1, r2
 8008e7a:	d108      	bne.n	8008e8e <strstr+0x2ce>
 8008e7c:	1e5a      	subs	r2, r3, #1
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	f43f aedb 	beq.w	8008c3a <strstr+0x7a>
 8008e84:	5cb9      	ldrb	r1, [r7, r2]
 8008e86:	5c82      	ldrb	r2, [r0, r2]
 8008e88:	3b02      	subs	r3, #2
 8008e8a:	4291      	cmp	r1, r2
 8008e8c:	d0f2      	beq.n	8008e74 <strstr+0x2b4>
 8008e8e:	9807      	ldr	r0, [sp, #28]
 8008e90:	4482      	add	sl, r0
 8008e92:	462b      	mov	r3, r5
 8008e94:	e79b      	b.n	8008dce <strstr+0x20e>
 8008e96:	464a      	mov	r2, r9
 8008e98:	9803      	ldr	r0, [sp, #12]
 8008e9a:	4482      	add	sl, r0
 8008e9c:	4492      	add	sl, r2
 8008e9e:	e7f8      	b.n	8008e92 <strstr+0x2d2>
 8008ea0:	460e      	mov	r6, r1
 8008ea2:	2401      	movs	r4, #1
 8008ea4:	e6a8      	b.n	8008bf8 <strstr+0x38>
 8008ea6:	9a04      	ldr	r2, [sp, #16]
 8008ea8:	e766      	b.n	8008d78 <strstr+0x1b8>
 8008eaa:	4445      	add	r5, r8
 8008eac:	e6a7      	b.n	8008bfe <strstr+0x3e>
 8008eae:	bf00      	nop

08008eb0 <_malloc_trim_r>:
 8008eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb2:	4d22      	ldr	r5, [pc, #136]	; (8008f3c <_malloc_trim_r+0x8c>)
 8008eb4:	460f      	mov	r7, r1
 8008eb6:	4604      	mov	r4, r0
 8008eb8:	f7ff fae6 	bl	8008488 <__malloc_lock>
 8008ebc:	68ab      	ldr	r3, [r5, #8]
 8008ebe:	685e      	ldr	r6, [r3, #4]
 8008ec0:	f026 0603 	bic.w	r6, r6, #3
 8008ec4:	f606 70ef 	addw	r0, r6, #4079	; 0xfef
 8008ec8:	1bc1      	subs	r1, r0, r7
 8008eca:	0b0a      	lsrs	r2, r1, #12
 8008ecc:	1e57      	subs	r7, r2, #1
 8008ece:	033f      	lsls	r7, r7, #12
 8008ed0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8008ed4:	db07      	blt.n	8008ee6 <_malloc_trim_r+0x36>
 8008ed6:	2100      	movs	r1, #0
 8008ed8:	4620      	mov	r0, r4
 8008eda:	f7ff fad9 	bl	8008490 <_sbrk_r>
 8008ede:	68ab      	ldr	r3, [r5, #8]
 8008ee0:	1999      	adds	r1, r3, r6
 8008ee2:	4288      	cmp	r0, r1
 8008ee4:	d004      	beq.n	8008ef0 <_malloc_trim_r+0x40>
 8008ee6:	4620      	mov	r0, r4
 8008ee8:	f7ff fad0 	bl	800848c <__malloc_unlock>
 8008eec:	2000      	movs	r0, #0
 8008eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ef0:	4279      	negs	r1, r7
 8008ef2:	4620      	mov	r0, r4
 8008ef4:	f7ff facc 	bl	8008490 <_sbrk_r>
 8008ef8:	3001      	adds	r0, #1
 8008efa:	d00d      	beq.n	8008f18 <_malloc_trim_r+0x68>
 8008efc:	4b10      	ldr	r3, [pc, #64]	; (8008f40 <_malloc_trim_r+0x90>)
 8008efe:	68a8      	ldr	r0, [r5, #8]
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	1bf6      	subs	r6, r6, r7
 8008f04:	f046 0601 	orr.w	r6, r6, #1
 8008f08:	1bd7      	subs	r7, r2, r7
 8008f0a:	6046      	str	r6, [r0, #4]
 8008f0c:	4620      	mov	r0, r4
 8008f0e:	601f      	str	r7, [r3, #0]
 8008f10:	f7ff fabc 	bl	800848c <__malloc_unlock>
 8008f14:	2001      	movs	r0, #1
 8008f16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f18:	2100      	movs	r1, #0
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f7ff fab8 	bl	8008490 <_sbrk_r>
 8008f20:	68ab      	ldr	r3, [r5, #8]
 8008f22:	1ac2      	subs	r2, r0, r3
 8008f24:	2a0f      	cmp	r2, #15
 8008f26:	ddde      	ble.n	8008ee6 <_malloc_trim_r+0x36>
 8008f28:	4906      	ldr	r1, [pc, #24]	; (8008f44 <_malloc_trim_r+0x94>)
 8008f2a:	6809      	ldr	r1, [r1, #0]
 8008f2c:	1a40      	subs	r0, r0, r1
 8008f2e:	4904      	ldr	r1, [pc, #16]	; (8008f40 <_malloc_trim_r+0x90>)
 8008f30:	f042 0201 	orr.w	r2, r2, #1
 8008f34:	6008      	str	r0, [r1, #0]
 8008f36:	605a      	str	r2, [r3, #4]
 8008f38:	e7d5      	b.n	8008ee6 <_malloc_trim_r+0x36>
 8008f3a:	bf00      	nop
 8008f3c:	20000034 	.word	0x20000034
 8008f40:	200008fc 	.word	0x200008fc
 8008f44:	20000440 	.word	0x20000440

08008f48 <_free_r>:
 8008f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f4c:	460d      	mov	r5, r1
 8008f4e:	4606      	mov	r6, r0
 8008f50:	2900      	cmp	r1, #0
 8008f52:	d055      	beq.n	8009000 <_free_r+0xb8>
 8008f54:	f7ff fa98 	bl	8008488 <__malloc_lock>
 8008f58:	f855 1c04 	ldr.w	r1, [r5, #-4]
 8008f5c:	f8df c16c 	ldr.w	ip, [pc, #364]	; 80090cc <_free_r+0x184>
 8008f60:	f1a5 0408 	sub.w	r4, r5, #8
 8008f64:	f021 0301 	bic.w	r3, r1, #1
 8008f68:	18e2      	adds	r2, r4, r3
 8008f6a:	f8dc 0008 	ldr.w	r0, [ip, #8]
 8008f6e:	6857      	ldr	r7, [r2, #4]
 8008f70:	4290      	cmp	r0, r2
 8008f72:	f027 0703 	bic.w	r7, r7, #3
 8008f76:	d065      	beq.n	8009044 <_free_r+0xfc>
 8008f78:	f011 0101 	ands.w	r1, r1, #1
 8008f7c:	6057      	str	r7, [r2, #4]
 8008f7e:	d032      	beq.n	8008fe6 <_free_r+0x9e>
 8008f80:	2100      	movs	r1, #0
 8008f82:	19d0      	adds	r0, r2, r7
 8008f84:	6840      	ldr	r0, [r0, #4]
 8008f86:	07c0      	lsls	r0, r0, #31
 8008f88:	d406      	bmi.n	8008f98 <_free_r+0x50>
 8008f8a:	19db      	adds	r3, r3, r7
 8008f8c:	6890      	ldr	r0, [r2, #8]
 8008f8e:	2900      	cmp	r1, #0
 8008f90:	d04a      	beq.n	8009028 <_free_r+0xe0>
 8008f92:	68d2      	ldr	r2, [r2, #12]
 8008f94:	60c2      	str	r2, [r0, #12]
 8008f96:	6090      	str	r0, [r2, #8]
 8008f98:	f043 0001 	orr.w	r0, r3, #1
 8008f9c:	6060      	str	r0, [r4, #4]
 8008f9e:	50e3      	str	r3, [r4, r3]
 8008fa0:	b9e1      	cbnz	r1, 8008fdc <_free_r+0x94>
 8008fa2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fa6:	d32d      	bcc.n	8009004 <_free_r+0xbc>
 8008fa8:	0a5a      	lsrs	r2, r3, #9
 8008faa:	2a04      	cmp	r2, #4
 8008fac:	d866      	bhi.n	800907c <_free_r+0x134>
 8008fae:	0998      	lsrs	r0, r3, #6
 8008fb0:	3038      	adds	r0, #56	; 0x38
 8008fb2:	0042      	lsls	r2, r0, #1
 8008fb4:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 8008fb8:	4944      	ldr	r1, [pc, #272]	; (80090cc <_free_r+0x184>)
 8008fba:	f8de 2008 	ldr.w	r2, [lr, #8]
 8008fbe:	4572      	cmp	r2, lr
 8008fc0:	d062      	beq.n	8009088 <_free_r+0x140>
 8008fc2:	6850      	ldr	r0, [r2, #4]
 8008fc4:	f020 0103 	bic.w	r1, r0, #3
 8008fc8:	428b      	cmp	r3, r1
 8008fca:	d202      	bcs.n	8008fd2 <_free_r+0x8a>
 8008fcc:	6892      	ldr	r2, [r2, #8]
 8008fce:	4596      	cmp	lr, r2
 8008fd0:	d1f7      	bne.n	8008fc2 <_free_r+0x7a>
 8008fd2:	68d0      	ldr	r0, [r2, #12]
 8008fd4:	60e0      	str	r0, [r4, #12]
 8008fd6:	60a2      	str	r2, [r4, #8]
 8008fd8:	60d4      	str	r4, [r2, #12]
 8008fda:	6084      	str	r4, [r0, #8]
 8008fdc:	4630      	mov	r0, r6
 8008fde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008fe2:	f7ff ba53 	b.w	800848c <__malloc_unlock>
 8008fe6:	f855 5c08 	ldr.w	r5, [r5, #-8]
 8008fea:	1b64      	subs	r4, r4, r5
 8008fec:	f10c 0808 	add.w	r8, ip, #8
 8008ff0:	68a0      	ldr	r0, [r4, #8]
 8008ff2:	4540      	cmp	r0, r8
 8008ff4:	442b      	add	r3, r5
 8008ff6:	d03f      	beq.n	8009078 <_free_r+0x130>
 8008ff8:	68e5      	ldr	r5, [r4, #12]
 8008ffa:	60c5      	str	r5, [r0, #12]
 8008ffc:	60a8      	str	r0, [r5, #8]
 8008ffe:	e7c0      	b.n	8008f82 <_free_r+0x3a>
 8009000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009004:	08dd      	lsrs	r5, r3, #3
 8009006:	eb0c 02c5 	add.w	r2, ip, r5, lsl #3
 800900a:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800900e:	6891      	ldr	r1, [r2, #8]
 8009010:	60e2      	str	r2, [r4, #12]
 8009012:	10ab      	asrs	r3, r5, #2
 8009014:	2501      	movs	r5, #1
 8009016:	fa05 f303 	lsl.w	r3, r5, r3
 800901a:	4318      	orrs	r0, r3
 800901c:	60a1      	str	r1, [r4, #8]
 800901e:	f8cc 0004 	str.w	r0, [ip, #4]
 8009022:	6094      	str	r4, [r2, #8]
 8009024:	60cc      	str	r4, [r1, #12]
 8009026:	e7d9      	b.n	8008fdc <_free_r+0x94>
 8009028:	4d29      	ldr	r5, [pc, #164]	; (80090d0 <_free_r+0x188>)
 800902a:	42a8      	cmp	r0, r5
 800902c:	d1b1      	bne.n	8008f92 <_free_r+0x4a>
 800902e:	f043 0201 	orr.w	r2, r3, #1
 8009032:	f8cc 4014 	str.w	r4, [ip, #20]
 8009036:	f8cc 4010 	str.w	r4, [ip, #16]
 800903a:	60e0      	str	r0, [r4, #12]
 800903c:	60a0      	str	r0, [r4, #8]
 800903e:	6062      	str	r2, [r4, #4]
 8009040:	50e3      	str	r3, [r4, r3]
 8009042:	e7cb      	b.n	8008fdc <_free_r+0x94>
 8009044:	18ff      	adds	r7, r7, r3
 8009046:	07cb      	lsls	r3, r1, #31
 8009048:	d407      	bmi.n	800905a <_free_r+0x112>
 800904a:	f855 1c08 	ldr.w	r1, [r5, #-8]
 800904e:	1a64      	subs	r4, r4, r1
 8009050:	187f      	adds	r7, r7, r1
 8009052:	68e3      	ldr	r3, [r4, #12]
 8009054:	68a0      	ldr	r0, [r4, #8]
 8009056:	60c3      	str	r3, [r0, #12]
 8009058:	6098      	str	r0, [r3, #8]
 800905a:	4a1e      	ldr	r2, [pc, #120]	; (80090d4 <_free_r+0x18c>)
 800905c:	f8cc 4008 	str.w	r4, [ip, #8]
 8009060:	6811      	ldr	r1, [r2, #0]
 8009062:	f047 0301 	orr.w	r3, r7, #1
 8009066:	428f      	cmp	r7, r1
 8009068:	6063      	str	r3, [r4, #4]
 800906a:	d3b7      	bcc.n	8008fdc <_free_r+0x94>
 800906c:	4a1a      	ldr	r2, [pc, #104]	; (80090d8 <_free_r+0x190>)
 800906e:	4630      	mov	r0, r6
 8009070:	6811      	ldr	r1, [r2, #0]
 8009072:	f7ff ff1d 	bl	8008eb0 <_malloc_trim_r>
 8009076:	e7b1      	b.n	8008fdc <_free_r+0x94>
 8009078:	2101      	movs	r1, #1
 800907a:	e782      	b.n	8008f82 <_free_r+0x3a>
 800907c:	2a14      	cmp	r2, #20
 800907e:	d80c      	bhi.n	800909a <_free_r+0x152>
 8009080:	f102 005b 	add.w	r0, r2, #91	; 0x5b
 8009084:	0042      	lsls	r2, r0, #1
 8009086:	e795      	b.n	8008fb4 <_free_r+0x6c>
 8009088:	684b      	ldr	r3, [r1, #4]
 800908a:	1080      	asrs	r0, r0, #2
 800908c:	2501      	movs	r5, #1
 800908e:	fa05 f000 	lsl.w	r0, r5, r0
 8009092:	4303      	orrs	r3, r0
 8009094:	604b      	str	r3, [r1, #4]
 8009096:	4610      	mov	r0, r2
 8009098:	e79c      	b.n	8008fd4 <_free_r+0x8c>
 800909a:	2a54      	cmp	r2, #84	; 0x54
 800909c:	d803      	bhi.n	80090a6 <_free_r+0x15e>
 800909e:	0b18      	lsrs	r0, r3, #12
 80090a0:	306e      	adds	r0, #110	; 0x6e
 80090a2:	0042      	lsls	r2, r0, #1
 80090a4:	e786      	b.n	8008fb4 <_free_r+0x6c>
 80090a6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80090aa:	d803      	bhi.n	80090b4 <_free_r+0x16c>
 80090ac:	0bd8      	lsrs	r0, r3, #15
 80090ae:	3077      	adds	r0, #119	; 0x77
 80090b0:	0042      	lsls	r2, r0, #1
 80090b2:	e77f      	b.n	8008fb4 <_free_r+0x6c>
 80090b4:	f240 5154 	movw	r1, #1364	; 0x554
 80090b8:	428a      	cmp	r2, r1
 80090ba:	d803      	bhi.n	80090c4 <_free_r+0x17c>
 80090bc:	0c98      	lsrs	r0, r3, #18
 80090be:	307c      	adds	r0, #124	; 0x7c
 80090c0:	0042      	lsls	r2, r0, #1
 80090c2:	e777      	b.n	8008fb4 <_free_r+0x6c>
 80090c4:	22fc      	movs	r2, #252	; 0xfc
 80090c6:	207e      	movs	r0, #126	; 0x7e
 80090c8:	e774      	b.n	8008fb4 <_free_r+0x6c>
 80090ca:	bf00      	nop
 80090cc:	20000034 	.word	0x20000034
 80090d0:	2000003c 	.word	0x2000003c
 80090d4:	2000043c 	.word	0x2000043c
 80090d8:	200008f8 	.word	0x200008f8

080090dc <memchr>:
 80090dc:	0783      	lsls	r3, r0, #30
 80090de:	b4f0      	push	{r4, r5, r6, r7}
 80090e0:	b2c9      	uxtb	r1, r1
 80090e2:	f000 8096 	beq.w	8009212 <memchr+0x136>
 80090e6:	1e53      	subs	r3, r2, #1
 80090e8:	2a00      	cmp	r2, #0
 80090ea:	f000 8094 	beq.w	8009216 <memchr+0x13a>
 80090ee:	7802      	ldrb	r2, [r0, #0]
 80090f0:	428a      	cmp	r2, r1
 80090f2:	d00b      	beq.n	800910c <memchr+0x30>
 80090f4:	1c42      	adds	r2, r0, #1
 80090f6:	07d8      	lsls	r0, r3, #31
 80090f8:	d51a      	bpl.n	8009130 <memchr+0x54>
 80090fa:	f012 0f03 	tst.w	r2, #3
 80090fe:	4610      	mov	r0, r2
 8009100:	d01c      	beq.n	800913c <memchr+0x60>
 8009102:	7814      	ldrb	r4, [r2, #0]
 8009104:	3b01      	subs	r3, #1
 8009106:	3201      	adds	r2, #1
 8009108:	428c      	cmp	r4, r1
 800910a:	d111      	bne.n	8009130 <memchr+0x54>
 800910c:	bcf0      	pop	{r4, r5, r6, r7}
 800910e:	4770      	bx	lr
 8009110:	2b00      	cmp	r3, #0
 8009112:	d07c      	beq.n	800920e <memchr+0x132>
 8009114:	7812      	ldrb	r2, [r2, #0]
 8009116:	3b01      	subs	r3, #1
 8009118:	428a      	cmp	r2, r1
 800911a:	d0f7      	beq.n	800910c <memchr+0x30>
 800911c:	f014 0f03 	tst.w	r4, #3
 8009120:	4620      	mov	r0, r4
 8009122:	f104 0201 	add.w	r2, r4, #1
 8009126:	d009      	beq.n	800913c <memchr+0x60>
 8009128:	7824      	ldrb	r4, [r4, #0]
 800912a:	3b01      	subs	r3, #1
 800912c:	428c      	cmp	r4, r1
 800912e:	d0ed      	beq.n	800910c <memchr+0x30>
 8009130:	f012 0f03 	tst.w	r2, #3
 8009134:	4610      	mov	r0, r2
 8009136:	f102 0401 	add.w	r4, r2, #1
 800913a:	d1e9      	bne.n	8009110 <memchr+0x34>
 800913c:	2b03      	cmp	r3, #3
 800913e:	d93f      	bls.n	80091c0 <memchr+0xe4>
 8009140:	6804      	ldr	r4, [r0, #0]
 8009142:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
 8009146:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800914a:	ea85 0704 	eor.w	r7, r5, r4
 800914e:	f1a7 3201 	sub.w	r2, r7, #16843009	; 0x1010101
 8009152:	ea22 0207 	bic.w	r2, r2, r7
 8009156:	1f1e      	subs	r6, r3, #4
 8009158:	1d04      	adds	r4, r0, #4
 800915a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800915e:	f3c6 0780 	ubfx	r7, r6, #2, #1
 8009162:	d12d      	bne.n	80091c0 <memchr+0xe4>
 8009164:	2e03      	cmp	r6, #3
 8009166:	4633      	mov	r3, r6
 8009168:	d929      	bls.n	80091be <memchr+0xe2>
 800916a:	b167      	cbz	r7, 8009186 <memchr+0xaa>
 800916c:	4620      	mov	r0, r4
 800916e:	3404      	adds	r4, #4
 8009170:	6806      	ldr	r6, [r0, #0]
 8009172:	ea85 0206 	eor.w	r2, r5, r6
 8009176:	f1a2 3601 	sub.w	r6, r2, #16843009	; 0x1010101
 800917a:	ea26 0202 	bic.w	r2, r6, r2
 800917e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8009182:	d019      	beq.n	80091b8 <memchr+0xdc>
 8009184:	e01c      	b.n	80091c0 <memchr+0xe4>
 8009186:	1d26      	adds	r6, r4, #4
 8009188:	4620      	mov	r0, r4
 800918a:	6824      	ldr	r4, [r4, #0]
 800918c:	ea85 0204 	eor.w	r2, r5, r4
 8009190:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 8009194:	ea24 0202 	bic.w	r2, r4, r2
 8009198:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800919c:	d110      	bne.n	80091c0 <memchr+0xe4>
 800919e:	6834      	ldr	r4, [r6, #0]
 80091a0:	ea85 0204 	eor.w	r2, r5, r4
 80091a4:	f1a2 3401 	sub.w	r4, r2, #16843009	; 0x1010101
 80091a8:	ea24 0202 	bic.w	r2, r4, r2
 80091ac:	3b04      	subs	r3, #4
 80091ae:	1d34      	adds	r4, r6, #4
 80091b0:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80091b4:	4630      	mov	r0, r6
 80091b6:	d103      	bne.n	80091c0 <memchr+0xe4>
 80091b8:	3b04      	subs	r3, #4
 80091ba:	2b03      	cmp	r3, #3
 80091bc:	d8e3      	bhi.n	8009186 <memchr+0xaa>
 80091be:	4620      	mov	r0, r4
 80091c0:	1e5d      	subs	r5, r3, #1
 80091c2:	b323      	cbz	r3, 800920e <memchr+0x132>
 80091c4:	7803      	ldrb	r3, [r0, #0]
 80091c6:	428b      	cmp	r3, r1
 80091c8:	d0a0      	beq.n	800910c <memchr+0x30>
 80091ca:	1c43      	adds	r3, r0, #1
 80091cc:	2200      	movs	r2, #0
 80091ce:	07e8      	lsls	r0, r5, #31
 80091d0:	d514      	bpl.n	80091fc <memchr+0x120>
 80091d2:	4618      	mov	r0, r3
 80091d4:	2201      	movs	r2, #1
 80091d6:	7804      	ldrb	r4, [r0, #0]
 80091d8:	3301      	adds	r3, #1
 80091da:	428c      	cmp	r4, r1
 80091dc:	d096      	beq.n	800910c <memchr+0x30>
 80091de:	4295      	cmp	r5, r2
 80091e0:	4618      	mov	r0, r3
 80091e2:	f103 0401 	add.w	r4, r3, #1
 80091e6:	f102 0202 	add.w	r2, r2, #2
 80091ea:	d00e      	beq.n	800920a <memchr+0x12e>
 80091ec:	781b      	ldrb	r3, [r3, #0]
 80091ee:	428b      	cmp	r3, r1
 80091f0:	d08c      	beq.n	800910c <memchr+0x30>
 80091f2:	1c63      	adds	r3, r4, #1
 80091f4:	4620      	mov	r0, r4
 80091f6:	7824      	ldrb	r4, [r4, #0]
 80091f8:	428c      	cmp	r4, r1
 80091fa:	d087      	beq.n	800910c <memchr+0x30>
 80091fc:	4295      	cmp	r5, r2
 80091fe:	4618      	mov	r0, r3
 8009200:	f103 0401 	add.w	r4, r3, #1
 8009204:	f102 0202 	add.w	r2, r2, #2
 8009208:	d1f0      	bne.n	80091ec <memchr+0x110>
 800920a:	2000      	movs	r0, #0
 800920c:	e77e      	b.n	800910c <memchr+0x30>
 800920e:	4618      	mov	r0, r3
 8009210:	e77c      	b.n	800910c <memchr+0x30>
 8009212:	4613      	mov	r3, r2
 8009214:	e792      	b.n	800913c <memchr+0x60>
 8009216:	4610      	mov	r0, r2
 8009218:	e778      	b.n	800910c <memchr+0x30>
 800921a:	bf00      	nop

0800921c <memcmp>:
 800921c:	2a03      	cmp	r2, #3
 800921e:	b4f0      	push	{r4, r5, r6, r7}
 8009220:	d931      	bls.n	8009286 <memcmp+0x6a>
 8009222:	ea41 0300 	orr.w	r3, r1, r0
 8009226:	079c      	lsls	r4, r3, #30
 8009228:	d12e      	bne.n	8009288 <memcmp+0x6c>
 800922a:	6806      	ldr	r6, [r0, #0]
 800922c:	680f      	ldr	r7, [r1, #0]
 800922e:	1f15      	subs	r5, r2, #4
 8009230:	1d03      	adds	r3, r0, #4
 8009232:	1d0c      	adds	r4, r1, #4
 8009234:	42be      	cmp	r6, r7
 8009236:	f3c5 0c80 	ubfx	ip, r5, #2, #1
 800923a:	d124      	bne.n	8009286 <memcmp+0x6a>
 800923c:	2d03      	cmp	r5, #3
 800923e:	462a      	mov	r2, r5
 8009240:	d91f      	bls.n	8009282 <memcmp+0x66>
 8009242:	f1bc 0f00 	cmp.w	ip, #0
 8009246:	d008      	beq.n	800925a <memcmp+0x3e>
 8009248:	6825      	ldr	r5, [r4, #0]
 800924a:	681e      	ldr	r6, [r3, #0]
 800924c:	4621      	mov	r1, r4
 800924e:	4618      	mov	r0, r3
 8009250:	3404      	adds	r4, #4
 8009252:	3304      	adds	r3, #4
 8009254:	42ae      	cmp	r6, r5
 8009256:	d011      	beq.n	800927c <memcmp+0x60>
 8009258:	e015      	b.n	8009286 <memcmp+0x6a>
 800925a:	4618      	mov	r0, r3
 800925c:	4621      	mov	r1, r4
 800925e:	6823      	ldr	r3, [r4, #0]
 8009260:	6804      	ldr	r4, [r0, #0]
 8009262:	1d05      	adds	r5, r0, #4
 8009264:	1d0e      	adds	r6, r1, #4
 8009266:	429c      	cmp	r4, r3
 8009268:	d10d      	bne.n	8009286 <memcmp+0x6a>
 800926a:	4628      	mov	r0, r5
 800926c:	4631      	mov	r1, r6
 800926e:	6835      	ldr	r5, [r6, #0]
 8009270:	6806      	ldr	r6, [r0, #0]
 8009272:	3a04      	subs	r2, #4
 8009274:	1d03      	adds	r3, r0, #4
 8009276:	1d0c      	adds	r4, r1, #4
 8009278:	42ae      	cmp	r6, r5
 800927a:	d104      	bne.n	8009286 <memcmp+0x6a>
 800927c:	3a04      	subs	r2, #4
 800927e:	2a03      	cmp	r2, #3
 8009280:	d8eb      	bhi.n	800925a <memcmp+0x3e>
 8009282:	4621      	mov	r1, r4
 8009284:	4618      	mov	r0, r3
 8009286:	b31a      	cbz	r2, 80092d0 <memcmp+0xb4>
 8009288:	7803      	ldrb	r3, [r0, #0]
 800928a:	780c      	ldrb	r4, [r1, #0]
 800928c:	42a3      	cmp	r3, r4
 800928e:	d10a      	bne.n	80092a6 <memcmp+0x8a>
 8009290:	1e55      	subs	r5, r2, #1
 8009292:	2200      	movs	r2, #0
 8009294:	07eb      	lsls	r3, r5, #31
 8009296:	d514      	bpl.n	80092c2 <memcmp+0xa6>
 8009298:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800929c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80092a0:	2201      	movs	r2, #1
 80092a2:	42a3      	cmp	r3, r4
 80092a4:	d00d      	beq.n	80092c2 <memcmp+0xa6>
 80092a6:	1b18      	subs	r0, r3, r4
 80092a8:	e010      	b.n	80092cc <memcmp+0xb0>
 80092aa:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80092ae:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80092b2:	42a3      	cmp	r3, r4
 80092b4:	d1f7      	bne.n	80092a6 <memcmp+0x8a>
 80092b6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80092ba:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80092be:	42a3      	cmp	r3, r4
 80092c0:	d1f1      	bne.n	80092a6 <memcmp+0x8a>
 80092c2:	42aa      	cmp	r2, r5
 80092c4:	f102 0202 	add.w	r2, r2, #2
 80092c8:	d1ef      	bne.n	80092aa <memcmp+0x8e>
 80092ca:	2000      	movs	r0, #0
 80092cc:	bcf0      	pop	{r4, r5, r6, r7}
 80092ce:	4770      	bx	lr
 80092d0:	4610      	mov	r0, r2
 80092d2:	e7fb      	b.n	80092cc <memcmp+0xb0>

080092d4 <cleanup_glue>:
 80092d4:	b538      	push	{r3, r4, r5, lr}
 80092d6:	460c      	mov	r4, r1
 80092d8:	6809      	ldr	r1, [r1, #0]
 80092da:	4605      	mov	r5, r0
 80092dc:	b109      	cbz	r1, 80092e2 <cleanup_glue+0xe>
 80092de:	f7ff fff9 	bl	80092d4 <cleanup_glue>
 80092e2:	4628      	mov	r0, r5
 80092e4:	4621      	mov	r1, r4
 80092e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092ea:	f7ff be2d 	b.w	8008f48 <_free_r>
 80092ee:	bf00      	nop

080092f0 <_reclaim_reent>:
 80092f0:	4b21      	ldr	r3, [pc, #132]	; (8009378 <_reclaim_reent+0x88>)
 80092f2:	6819      	ldr	r1, [r3, #0]
 80092f4:	4288      	cmp	r0, r1
 80092f6:	b570      	push	{r4, r5, r6, lr}
 80092f8:	4605      	mov	r5, r0
 80092fa:	d030      	beq.n	800935e <_reclaim_reent+0x6e>
 80092fc:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80092fe:	b1a2      	cbz	r2, 800932a <_reclaim_reent+0x3a>
 8009300:	2000      	movs	r0, #0
 8009302:	4606      	mov	r6, r0
 8009304:	f852 1020 	ldr.w	r1, [r2, r0, lsl #2]
 8009308:	b139      	cbz	r1, 800931a <_reclaim_reent+0x2a>
 800930a:	680c      	ldr	r4, [r1, #0]
 800930c:	4628      	mov	r0, r5
 800930e:	f7ff fe1b 	bl	8008f48 <_free_r>
 8009312:	4621      	mov	r1, r4
 8009314:	2c00      	cmp	r4, #0
 8009316:	d1f8      	bne.n	800930a <_reclaim_reent+0x1a>
 8009318:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 800931a:	3601      	adds	r6, #1
 800931c:	2e20      	cmp	r6, #32
 800931e:	4630      	mov	r0, r6
 8009320:	d1f0      	bne.n	8009304 <_reclaim_reent+0x14>
 8009322:	4628      	mov	r0, r5
 8009324:	4611      	mov	r1, r2
 8009326:	f7ff fe0f 	bl	8008f48 <_free_r>
 800932a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800932c:	b111      	cbz	r1, 8009334 <_reclaim_reent+0x44>
 800932e:	4628      	mov	r0, r5
 8009330:	f7ff fe0a 	bl	8008f48 <_free_r>
 8009334:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 8009338:	b151      	cbz	r1, 8009350 <_reclaim_reent+0x60>
 800933a:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 800933e:	42b1      	cmp	r1, r6
 8009340:	d006      	beq.n	8009350 <_reclaim_reent+0x60>
 8009342:	680c      	ldr	r4, [r1, #0]
 8009344:	4628      	mov	r0, r5
 8009346:	f7ff fdff 	bl	8008f48 <_free_r>
 800934a:	42a6      	cmp	r6, r4
 800934c:	4621      	mov	r1, r4
 800934e:	d1f8      	bne.n	8009342 <_reclaim_reent+0x52>
 8009350:	6d69      	ldr	r1, [r5, #84]	; 0x54
 8009352:	b111      	cbz	r1, 800935a <_reclaim_reent+0x6a>
 8009354:	4628      	mov	r0, r5
 8009356:	f7ff fdf7 	bl	8008f48 <_free_r>
 800935a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800935c:	b903      	cbnz	r3, 8009360 <_reclaim_reent+0x70>
 800935e:	bd70      	pop	{r4, r5, r6, pc}
 8009360:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8009362:	4628      	mov	r0, r5
 8009364:	4788      	blx	r1
 8009366:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 800936a:	2900      	cmp	r1, #0
 800936c:	d0f7      	beq.n	800935e <_reclaim_reent+0x6e>
 800936e:	4628      	mov	r0, r5
 8009370:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009374:	f7ff bfae 	b.w	80092d4 <cleanup_glue>
 8009378:	20000870 	.word	0x20000870

0800937c <_wrapup_reent>:
 800937c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009380:	4680      	mov	r8, r0
 8009382:	2800      	cmp	r0, #0
 8009384:	d02e      	beq.n	80093e4 <_wrapup_reent+0x68>
 8009386:	f8d8 7148 	ldr.w	r7, [r8, #328]	; 0x148
 800938a:	b317      	cbz	r7, 80093d2 <_wrapup_reent+0x56>
 800938c:	687c      	ldr	r4, [r7, #4]
 800938e:	1e65      	subs	r5, r4, #1
 8009390:	d41c      	bmi.n	80093cc <_wrapup_reent+0x50>
 8009392:	3402      	adds	r4, #2
 8009394:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 8009398:	f005 0901 	and.w	r9, r5, #1
 800939c:	f854 0d04 	ldr.w	r0, [r4, #-4]!
 80093a0:	4780      	blx	r0
 80093a2:	1e6e      	subs	r6, r5, #1
 80093a4:	b195      	cbz	r5, 80093cc <_wrapup_reent+0x50>
 80093a6:	f1b9 0f00 	cmp.w	r9, #0
 80093aa:	d005      	beq.n	80093b8 <_wrapup_reent+0x3c>
 80093ac:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 80093b0:	3e01      	subs	r6, #1
 80093b2:	4788      	blx	r1
 80093b4:	1c73      	adds	r3, r6, #1
 80093b6:	d009      	beq.n	80093cc <_wrapup_reent+0x50>
 80093b8:	f854 2d04 	ldr.w	r2, [r4, #-4]!
 80093bc:	4790      	blx	r2
 80093be:	1e75      	subs	r5, r6, #1
 80093c0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
 80093c4:	4798      	blx	r3
 80093c6:	3e02      	subs	r6, #2
 80093c8:	2d00      	cmp	r5, #0
 80093ca:	d1f5      	bne.n	80093b8 <_wrapup_reent+0x3c>
 80093cc:	683f      	ldr	r7, [r7, #0]
 80093ce:	2f00      	cmp	r7, #0
 80093d0:	d1dc      	bne.n	800938c <_wrapup_reent+0x10>
 80093d2:	f8d8 103c 	ldr.w	r1, [r8, #60]	; 0x3c
 80093d6:	b119      	cbz	r1, 80093e0 <_wrapup_reent+0x64>
 80093d8:	4640      	mov	r0, r8
 80093da:	4788      	blx	r1
 80093dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093e4:	4b01      	ldr	r3, [pc, #4]	; (80093ec <_wrapup_reent+0x70>)
 80093e6:	f8d3 8000 	ldr.w	r8, [r3]
 80093ea:	e7cc      	b.n	8009386 <_wrapup_reent+0xa>
 80093ec:	20000870 	.word	0x20000870
