//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Sun Nov 17 07:29:29 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_set_state                  O     1 const
// RDY_set_a                      O     1 reg
// RDY_set_b                      O     1 reg
// RDY_set_c                      O     1 reg
// RDY_set_s1_or_s2               O     1 reg
// get_result                     O    32
// RDY_get_result                 O     1
// get_a                          O    16 reg
// RDY_get_a                      O     1
// get_b                          O    16 reg
// RDY_get_b                      O     1
// get_s1_or_s2                   O     1 reg
// RDY_get_s1_or_s2               O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// set_state_transfer_b_state     I     1 reg
// set_a_a_in                     I    16 reg
// set_b_b_in                     I    16 reg
// set_c_c_in                     I    32 reg
// set_s1_or_s2_s1_or_s2_in       I     1 reg
// EN_set_state                   I     1
// EN_set_a                       I     1
// EN_set_b                       I     1
// EN_set_c                       I     1
// EN_set_s1_or_s2                I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMacSystolic(CLK,
		     RST_N,

		     set_state_transfer_b_state,
		     EN_set_state,
		     RDY_set_state,

		     set_a_a_in,
		     EN_set_a,
		     RDY_set_a,

		     set_b_b_in,
		     EN_set_b,
		     RDY_set_b,

		     set_c_c_in,
		     EN_set_c,
		     RDY_set_c,

		     set_s1_or_s2_s1_or_s2_in,
		     EN_set_s1_or_s2,
		     RDY_set_s1_or_s2,

		     get_result,
		     RDY_get_result,

		     get_a,
		     RDY_get_a,

		     get_b,
		     RDY_get_b,

		     get_s1_or_s2,
		     RDY_get_s1_or_s2);
  input  CLK;
  input  RST_N;

  // action method set_state
  input  set_state_transfer_b_state;
  input  EN_set_state;
  output RDY_set_state;

  // action method set_a
  input  [15 : 0] set_a_a_in;
  input  EN_set_a;
  output RDY_set_a;

  // action method set_b
  input  [15 : 0] set_b_b_in;
  input  EN_set_b;
  output RDY_set_b;

  // action method set_c
  input  [31 : 0] set_c_c_in;
  input  EN_set_c;
  output RDY_set_c;

  // action method set_s1_or_s2
  input  set_s1_or_s2_s1_or_s2_in;
  input  EN_set_s1_or_s2;
  output RDY_set_s1_or_s2;

  // value method get_result
  output [31 : 0] get_result;
  output RDY_get_result;

  // value method get_a
  output [15 : 0] get_a;
  output RDY_get_a;

  // value method get_b
  output [15 : 0] get_b;
  output RDY_get_b;

  // value method get_s1_or_s2
  output get_s1_or_s2;
  output RDY_get_s1_or_s2;

  // signals for module outputs
  wire [31 : 0] get_result;
  wire [15 : 0] get_a, get_b;
  wire RDY_get_a,
       RDY_get_b,
       RDY_get_result,
       RDY_get_s1_or_s2,
       RDY_set_a,
       RDY_set_b,
       RDY_set_c,
       RDY_set_s1_or_s2,
       RDY_set_state,
       get_s1_or_s2;

  // register counter
  reg [31 : 0] counter;
  wire [31 : 0] counter_D_IN;
  wire counter_EN;

  // register transfer_b
  reg transfer_b;
  wire transfer_b_D_IN, transfer_b_EN;

  // ports of submodule a_1
  wire [15 : 0] a_1_D_IN, a_1_D_OUT;
  wire a_1_CLR, a_1_DEQ, a_1_EMPTY_N, a_1_ENQ, a_1_FULL_N;

  // ports of submodule a_2
  wire [15 : 0] a_2_D_IN, a_2_D_OUT;
  wire a_2_CLR, a_2_DEQ, a_2_EMPTY_N, a_2_ENQ, a_2_FULL_N;

  // ports of submodule b_1
  wire [15 : 0] b_1_D_IN, b_1_D_OUT;
  wire b_1_CLR, b_1_DEQ, b_1_EMPTY_N, b_1_ENQ, b_1_FULL_N;

  // ports of submodule c_1
  wire [31 : 0] c_1_D_IN, c_1_D_OUT;
  wire c_1_CLR, c_1_DEQ, c_1_EMPTY_N, c_1_ENQ, c_1_FULL_N;

  // ports of submodule c_2
  wire [31 : 0] c_2_D_IN, c_2_D_OUT;
  wire c_2_CLR, c_2_DEQ, c_2_EMPTY_N, c_2_ENQ, c_2_FULL_N;

  // ports of submodule mac_intermediate_AB
  wire [31 : 0] mac_intermediate_AB_D_IN, mac_intermediate_AB_D_OUT;
  wire mac_intermediate_AB_CLR,
       mac_intermediate_AB_DEQ,
       mac_intermediate_AB_EMPTY_N,
       mac_intermediate_AB_ENQ,
       mac_intermediate_AB_FULL_N;

  // ports of submodule s1_or_s2_1
  wire s1_or_s2_1_CLR,
       s1_or_s2_1_DEQ,
       s1_or_s2_1_D_IN,
       s1_or_s2_1_D_OUT,
       s1_or_s2_1_EMPTY_N,
       s1_or_s2_1_ENQ,
       s1_or_s2_1_FULL_N;

  // ports of submodule s1_or_s2_2
  wire s1_or_s2_2_CLR,
       s1_or_s2_2_DEQ,
       s1_or_s2_2_D_IN,
       s1_or_s2_2_D_OUT,
       s1_or_s2_2_EMPTY_N,
       s1_or_s2_2_ENQ,
       s1_or_s2_2_FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_count_up,
       CAN_FIRE_RL_perform_mac_stage1,
       CAN_FIRE_RL_perform_mac_stage2,
       CAN_FIRE_RL_send_b,
       CAN_FIRE_set_a,
       CAN_FIRE_set_b,
       CAN_FIRE_set_c,
       CAN_FIRE_set_s1_or_s2,
       CAN_FIRE_set_state,
       WILL_FIRE_RL_count_up,
       WILL_FIRE_RL_perform_mac_stage1,
       WILL_FIRE_RL_perform_mac_stage2,
       WILL_FIRE_RL_send_b,
       WILL_FIRE_set_a,
       WILL_FIRE_set_b,
       WILL_FIRE_set_c,
       WILL_FIRE_set_s1_or_s2,
       WILL_FIRE_set_state;

  // remaining internal signals
  wire [31 : 0] IF_mac_intermediate_ABD_OUT_BIT_0_AND_c_2D_O_ETC__q2,
		IF_mac_intermediate_ABD_OUT_BIT_0_XOR_c_2D_O_ETC__q71,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1931,
		mac_intermediate_AB_first__626_BIT_31_627_XOR__ETC___d1925,
		v__h65624,
		x__h65601;
  wire [30 : 0] IF_IF_mac_intermediate_AB_first__626_BITS_30_T_ETC___d2639,
		IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2638;
  wire [29 : 0] mac_intermediate_AB_first__626_BIT_29_835_XOR__ETC___d1924;
  wire [27 : 0] mac_intermediate_AB_first__626_BIT_27_823_XOR__ETC___d1923;
  wire [25 : 0] mac_intermediate_AB_first__626_BIT_25_811_XOR__ETC___d1922;
  wire [24 : 0] IF_INV_INV_intermediate_mantissa2028945_BIT_0__ETC__q47,
		IF_INV_intermediate_mantissa2028945_BIT_0_THEN_ETC__q46,
		INV_intermediate_mantissa202894__q45,
		intermediate_mantissa2__h102894,
		mantissa2__h100823;
  wire [23 : 0] IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2402,
		mac_intermediate_AB_first__626_BIT_23_799_XOR__ETC___d1921;
  wire [22 : 0] NOT_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2623,
		output_mantissa__h92455;
  wire [21 : 0] mac_intermediate_AB_first__626_BIT_21_787_XOR__ETC___d1920;
  wire [19 : 0] mac_intermediate_AB_first__626_BIT_19_775_XOR__ETC___d1919;
  wire [17 : 0] mac_intermediate_AB_first__626_BIT_17_763_XOR__ETC___d1918;
  wire [15 : 0] IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0__ETC__q54,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_ETC__q16,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_ETC__q62,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_ETC__q17,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_ETC__q61,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_ETC__q18,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_ETC__q64,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_ETC__q19,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_ETC__q63,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_14_ETC__q20,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_14_ETC__q67,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_15_ETC__q66,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1__ETC__q53,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1__ETC__q7,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2__ETC__q52,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2__ETC__q8,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3__ETC__q51,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3__ETC__q9,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4__ETC__q10,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4__ETC__q56,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5__ETC__q11,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5__ETC__q55,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6__ETC__q12,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6__ETC__q58,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7__ETC__q13,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7__ETC__q57,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8__ETC__q14,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8__ETC__q60,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9__ETC__q15,
		IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9__ETC__q59,
		IF_IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_firs_ETC__q33,
		IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_7__ETC___d38,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_4__ETC___d35,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_14_1__ETC___d32,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_15_TH_ETC__q65,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50,
		IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47,
		SEXT_b_1_first__2_BITS_7_TO_0_3___d24,
		mac_intermediate_AB_first__626_BIT_15_751_XOR__ETC___d1917,
		op1__h1473,
		v__h1470,
		v__h65655;
  wire [14 : 0] x__h92521;
  wire [13 : 0] IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_ETC___d956,
		mac_intermediate_AB_first__626_BIT_13_739_XOR__ETC___d1916;
  wire [11 : 0] IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_ETC___d955,
		mac_intermediate_AB_first__626_BIT_11_727_XOR__ETC___d1915;
  wire [9 : 0] IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9__ETC___d954,
	       mac_intermediate_AB_first__626_BIT_9_715_XOR_c_ETC___d1914;
  wire [7 : 0] IF_IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BI_ETC__q40,
	       IF_IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BI_ETC__q70,
	       IF_IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_f_ETC__q38,
	       IF_IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_f_ETC__q69,
	       IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_ETC__q29,
	       IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_ETC__q39,
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7__ETC___d953,
	       IF_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_THEN_1_ETC__q4,
	       IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC___d1541,
	       IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC__q27,
	       IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC__q36,
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1606,
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC__q21,
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC__q32,
	       IF_IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_firs_ETC__q22,
	       IF_IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_firs_ETC__q31,
	       IF_IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_firs_ETC__q23,
	       IF_IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_firs_ETC__q30,
	       IF_IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_firs_ETC__q24,
	       IF_IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_firs_ETC__q35,
	       IF_IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_firs_ETC__q25,
	       IF_IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_firs_ETC__q34,
	       IF_IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_firs_ETC__q26,
	       IF_IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_firs_ETC__q37,
	       IF_IF_mac_intermediate_AB_first__626_BITS_30_T_ETC__q41,
	       IF_INV_IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_ETC__q68,
	       IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_TH_ETC__q28,
	       IF_INV_IF_mac_intermediate_AB_first__626_BITS__ETC__q44,
	       IF_INV_IF_mac_intermediate_AB_first__626_BITS__ETC__q49,
	       IF_INV_IF_mac_intermediate_AB_first__626_BITS__ETC__q50,
	       IF_a_1D_OUT_BIT_7_AND_b_1D_OUT_BIT_7_THEN_1__ETC__q1,
	       IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_THEN_1__ETC__q3,
	       IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428,
	       IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056,
	       IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053,
	       IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117,
	       IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179,
	       IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241,
	       IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303,
	       IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365,
	       IF_x01164_OR_IF_mac_intermediate_AB_first__626_ETC__q43,
	       IF_x17670_OR_IF_mac_intermediate_AB_first__626_ETC__q48,
	       INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42,
	       a_1D_OUT_BITS_7_TO_0__q5,
	       b_1D_OUT_BITS_7_TO_0__q6,
	       exponent_diff__h102893,
	       mac_intermediate_AB_first__626_BIT_7_703_XOR_c_ETC___d1913,
	       mantissa1__h65650,
	       output_exponent__h92454,
	       spliced_bits__h119644,
	       spliced_bits__h119880,
	       temp_val__h81617;
  wire [6 : 0] IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1512;
  wire [5 : 0] IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5__ETC___d952,
	       IF_IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_firs_ETC___d1540,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2015,
	       INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2375,
	       a_1_first__6_BIT_12_001_XOR_b_1_first__2_BIT_1_ETC___d1589,
	       mac_intermediate_AB_first__626_BIT_5_691_XOR_c_ETC___d1912;
  wire [4 : 0] IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2297,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2299,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2301,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2303,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2305,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2307,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2309,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2311,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2313,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2315,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2317,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2379,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2381,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2383,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2385,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2387,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2389,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2391,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2393,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2395,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2397,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2399,
	       IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319,
	       IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1511,
	       sub_mantissa_shift__h117327;
  wire [3 : 0] IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3__ETC___d951,
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1604,
	       IF_IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_firs_ETC___d1539,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2014,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2236,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2374,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2564,
	       a_1_first__6_BIT_10_89_XOR_b_1_first__2_BIT_10_ETC___d1588,
	       mac_intermediate_AB_first__626_BIT_3_679_XOR_c_ETC___d1911;
  wire [2 : 0] IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1510;
  wire [1 : 0] IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2013,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2373,
	       a_1_first__6_BIT_8_77_XOR_b_1_first__2_BIT_8_7_ETC___d1587,
	       mac_intermediate_AB_first__626_BIT_1_667_XOR_c_ETC___d1910;
  wire IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2187,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2189,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2191,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2193,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2195,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2197,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2199,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2201,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2203,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2205,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2207,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2209,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2211,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2213,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2215,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2217,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2219,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2221,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2223,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2225,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2227,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2229,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2231,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2570,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2572,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2574,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2576,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2578,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2580,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2582,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2584,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2586,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2588,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2590,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2592,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2594,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2596,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2598,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2600,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2602,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2604,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2606,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2608,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2610,
       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2612,
       NOT_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2185,
       c_1_i_notEmpty_AND_s1_or_s2_1_i_notEmpty_AND_b_ETC___d16,
       c_in__h101506,
       c_in__h101653,
       c_in__h101800,
       c_in__h101947,
       c_in__h102094,
       c_in__h102241,
       c_in__h104160,
       c_in__h104307,
       c_in__h104454,
       c_in__h104601,
       c_in__h104748,
       c_in__h104895,
       c_in__h105042,
       c_in__h105189,
       c_in__h105336,
       c_in__h105483,
       c_in__h105630,
       c_in__h105777,
       c_in__h105924,
       c_in__h106071,
       c_in__h106218,
       c_in__h106365,
       c_in__h106512,
       c_in__h106659,
       c_in__h106806,
       c_in__h106953,
       c_in__h107100,
       c_in__h107247,
       c_in__h107394,
       c_in__h109798,
       c_in__h109944,
       c_in__h110090,
       c_in__h110236,
       c_in__h110382,
       c_in__h110528,
       c_in__h112319,
       c_in__h112466,
       c_in__h112613,
       c_in__h112760,
       c_in__h112907,
       c_in__h113054,
       c_in__h113201,
       c_in__h113348,
       c_in__h113495,
       c_in__h113642,
       c_in__h113789,
       c_in__h113936,
       c_in__h114083,
       c_in__h114230,
       c_in__h114377,
       c_in__h114524,
       c_in__h114671,
       c_in__h114818,
       c_in__h114965,
       c_in__h115112,
       c_in__h115259,
       c_in__h115406,
       c_in__h115553,
       c_in__h118205,
       c_in__h118351,
       c_in__h118497,
       c_in__h118643,
       c_in__h118790,
       c_in__h118937,
       c_in__h12095,
       c_in__h12242,
       c_in__h12389,
       c_in__h12536,
       c_in__h12683,
       c_in__h12830,
       c_in__h12977,
       c_in__h13124,
       c_in__h13271,
       c_in__h13418,
       c_in__h13565,
       c_in__h16197,
       c_in__h16344,
       c_in__h16491,
       c_in__h16638,
       c_in__h16785,
       c_in__h16932,
       c_in__h17079,
       c_in__h17226,
       c_in__h17373,
       c_in__h17520,
       c_in__h20299,
       c_in__h20446,
       c_in__h20593,
       c_in__h20740,
       c_in__h20887,
       c_in__h21034,
       c_in__h21181,
       c_in__h21328,
       c_in__h21475,
       c_in__h24401,
       c_in__h24548,
       c_in__h24695,
       c_in__h24842,
       c_in__h24989,
       c_in__h25136,
       c_in__h25283,
       c_in__h25430,
       c_in__h28503,
       c_in__h28650,
       c_in__h28797,
       c_in__h28944,
       c_in__h29091,
       c_in__h29238,
       c_in__h29385,
       c_in__h32605,
       c_in__h32752,
       c_in__h32899,
       c_in__h33046,
       c_in__h33193,
       c_in__h33340,
       c_in__h36707,
       c_in__h36854,
       c_in__h37001,
       c_in__h37148,
       c_in__h37295,
       c_in__h3891,
       c_in__h4038,
       c_in__h40809,
       c_in__h40956,
       c_in__h41103,
       c_in__h41250,
       c_in__h4185,
       c_in__h4332,
       c_in__h4479,
       c_in__h44911,
       c_in__h45058,
       c_in__h45205,
       c_in__h4626,
       c_in__h4773,
       c_in__h49013,
       c_in__h49160,
       c_in__h4920,
       c_in__h5067,
       c_in__h5214,
       c_in__h53115,
       c_in__h5361,
       c_in__h5508,
       c_in__h5655,
       c_in__h67294,
       c_in__h67441,
       c_in__h67588,
       c_in__h67735,
       c_in__h67882,
       c_in__h68029,
       c_in__h69444,
       c_in__h69591,
       c_in__h69738,
       c_in__h69885,
       c_in__h70032,
       c_in__h70179,
       c_in__h71594,
       c_in__h71741,
       c_in__h71888,
       c_in__h72035,
       c_in__h72182,
       c_in__h72329,
       c_in__h73744,
       c_in__h73891,
       c_in__h74038,
       c_in__h74185,
       c_in__h74332,
       c_in__h74479,
       c_in__h75894,
       c_in__h76041,
       c_in__h76188,
       c_in__h76335,
       c_in__h76482,
       c_in__h76629,
       c_in__h78044,
       c_in__h78191,
       c_in__h78338,
       c_in__h78485,
       c_in__h78632,
       c_in__h78779,
       c_in__h7993,
       c_in__h80193,
       c_in__h80340,
       c_in__h80487,
       c_in__h80634,
       c_in__h80781,
       c_in__h80928,
       c_in__h8140,
       c_in__h8287,
       c_in__h82991,
       c_in__h83137,
       c_in__h83283,
       c_in__h83429,
       c_in__h83575,
       c_in__h83721,
       c_in__h8434,
       c_in__h84966,
       c_in__h85112,
       c_in__h85258,
       c_in__h85404,
       c_in__h85550,
       c_in__h85696,
       c_in__h8581,
       c_in__h86958,
       c_in__h87104,
       c_in__h87250,
       c_in__h8728,
       c_in__h87396,
       c_in__h87542,
       c_in__h87688,
       c_in__h8875,
       c_in__h88951,
       c_in__h89097,
       c_in__h89243,
       c_in__h89389,
       c_in__h89535,
       c_in__h89681,
       c_in__h9022,
       c_in__h91073,
       c_in__h91219,
       c_in__h91365,
       c_in__h91511,
       c_in__h91657,
       c_in__h9169,
       c_in__h91803,
       c_in__h9316,
       c_in__h94250,
       c_in__h94398,
       c_in__h94546,
       c_in__h9463,
       c_in__h94694,
       c_in__h94842,
       c_in__h94990,
       c_in__h95138,
       c_in__h95286,
       c_in__h95434,
       c_in__h95582,
       c_in__h95730,
       c_in__h95878,
       c_in__h96026,
       c_in__h9610,
       c_in__h96174,
       c_in__h96322,
       c_in__h96470,
       c_in__h96618,
       c_in__h96766,
       c_in__h96914,
       c_in__h97062,
       c_in__h97210,
       c_in__h97358,
       c_in__h97506,
       c_in__h97654,
       c_in__h97802,
       c_in__h97950,
       c_in__h98098,
       c_in__h98246,
       c_in__h98394,
       c_in__h98542,
       carry_out__h82359,
       mac_intermediate_AB_first__626_BITS_30_TO_0_92_ETC___d1928,
       output_sign__h65647,
       temp_val_BIT_7___h82778,
       x__h101164,
       x__h101374,
       x__h101376,
       x__h101453,
       x__h101522,
       x__h101524,
       x__h101600,
       x__h101669,
       x__h101671,
       x__h101747,
       x__h101816,
       x__h101818,
       x__h101894,
       x__h101963,
       x__h101965,
       x__h102041,
       x__h102110,
       x__h102112,
       x__h102188,
       x__h102335,
       x__h104107,
       x__h104176,
       x__h104178,
       x__h104254,
       x__h104323,
       x__h104325,
       x__h104401,
       x__h104470,
       x__h104472,
       x__h104548,
       x__h104617,
       x__h104619,
       x__h104695,
       x__h104764,
       x__h104766,
       x__h104842,
       x__h104911,
       x__h104913,
       x__h104989,
       x__h105058,
       x__h105060,
       x__h105136,
       x__h105205,
       x__h105207,
       x__h105283,
       x__h105352,
       x__h105354,
       x__h105430,
       x__h105499,
       x__h105501,
       x__h105577,
       x__h105646,
       x__h105648,
       x__h105724,
       x__h105793,
       x__h105795,
       x__h105871,
       x__h105940,
       x__h105942,
       x__h106018,
       x__h106087,
       x__h106089,
       x__h106165,
       x__h106234,
       x__h106236,
       x__h106312,
       x__h106381,
       x__h106383,
       x__h106459,
       x__h106528,
       x__h106530,
       x__h106606,
       x__h106675,
       x__h106677,
       x__h106753,
       x__h106822,
       x__h106824,
       x__h106900,
       x__h106969,
       x__h106971,
       x__h107047,
       x__h107116,
       x__h107118,
       x__h107194,
       x__h107263,
       x__h107265,
       x__h107341,
       x__h107410,
       x__h107412,
       x__h107488,
       x__h112187,
       x__h112189,
       x__h112266,
       x__h112335,
       x__h112337,
       x__h112413,
       x__h112482,
       x__h112484,
       x__h112560,
       x__h112629,
       x__h112631,
       x__h112707,
       x__h112776,
       x__h112778,
       x__h112854,
       x__h112923,
       x__h112925,
       x__h113001,
       x__h113070,
       x__h113072,
       x__h113148,
       x__h113217,
       x__h113219,
       x__h113295,
       x__h113364,
       x__h113366,
       x__h113442,
       x__h113511,
       x__h113513,
       x__h113589,
       x__h113658,
       x__h113660,
       x__h113736,
       x__h113805,
       x__h113807,
       x__h113883,
       x__h113952,
       x__h113954,
       x__h114030,
       x__h114099,
       x__h114101,
       x__h114177,
       x__h114246,
       x__h114248,
       x__h114324,
       x__h114393,
       x__h114395,
       x__h114471,
       x__h114540,
       x__h114542,
       x__h114618,
       x__h114687,
       x__h114689,
       x__h114765,
       x__h114834,
       x__h114836,
       x__h114912,
       x__h114981,
       x__h114983,
       x__h115059,
       x__h115128,
       x__h115130,
       x__h115206,
       x__h115275,
       x__h115277,
       x__h115353,
       x__h115422,
       x__h115424,
       x__h115500,
       x__h115647,
       x__h117670,
       x__h118074,
       x__h118076,
       x__h118152,
       x__h118221,
       x__h118223,
       x__h118298,
       x__h118367,
       x__h118369,
       x__h118444,
       x__h118513,
       x__h118515,
       x__h118590,
       x__h118659,
       x__h118736,
       x__h118806,
       x__h118883,
       x__h119030,
       x__h11963,
       x__h11965,
       x__h12042,
       x__h12111,
       x__h12113,
       x__h12189,
       x__h12258,
       x__h12260,
       x__h12336,
       x__h12405,
       x__h12407,
       x__h12483,
       x__h12552,
       x__h12554,
       x__h12630,
       x__h12699,
       x__h12701,
       x__h12777,
       x__h12846,
       x__h12848,
       x__h12924,
       x__h12993,
       x__h12995,
       x__h13071,
       x__h13140,
       x__h13142,
       x__h13218,
       x__h13287,
       x__h13289,
       x__h13365,
       x__h13434,
       x__h13436,
       x__h13512,
       x__h13659,
       x__h16065,
       x__h16067,
       x__h16144,
       x__h16213,
       x__h16215,
       x__h16291,
       x__h16360,
       x__h16362,
       x__h16438,
       x__h16507,
       x__h16509,
       x__h16585,
       x__h16654,
       x__h16656,
       x__h16732,
       x__h16801,
       x__h16803,
       x__h16879,
       x__h16948,
       x__h16950,
       x__h17026,
       x__h17095,
       x__h17097,
       x__h17173,
       x__h17242,
       x__h17244,
       x__h17320,
       x__h17389,
       x__h17391,
       x__h17467,
       x__h17614,
       x__h20167,
       x__h20169,
       x__h20246,
       x__h20315,
       x__h20317,
       x__h20393,
       x__h20462,
       x__h20464,
       x__h20540,
       x__h20609,
       x__h20611,
       x__h20687,
       x__h20756,
       x__h20758,
       x__h20834,
       x__h20903,
       x__h20905,
       x__h20981,
       x__h21050,
       x__h21052,
       x__h21128,
       x__h21197,
       x__h21199,
       x__h21275,
       x__h21344,
       x__h21346,
       x__h21422,
       x__h21569,
       x__h24269,
       x__h24271,
       x__h24348,
       x__h24417,
       x__h24419,
       x__h24495,
       x__h24564,
       x__h24566,
       x__h24642,
       x__h24711,
       x__h24713,
       x__h24789,
       x__h24858,
       x__h24860,
       x__h24936,
       x__h25005,
       x__h25007,
       x__h25083,
       x__h25152,
       x__h25154,
       x__h25230,
       x__h25299,
       x__h25301,
       x__h25377,
       x__h25524,
       x__h28371,
       x__h28373,
       x__h28450,
       x__h28519,
       x__h28521,
       x__h28597,
       x__h28666,
       x__h28668,
       x__h28744,
       x__h28813,
       x__h28815,
       x__h28891,
       x__h28960,
       x__h28962,
       x__h29038,
       x__h29107,
       x__h29109,
       x__h29185,
       x__h29254,
       x__h29256,
       x__h29332,
       x__h29479,
       x__h32473,
       x__h32475,
       x__h32552,
       x__h32621,
       x__h32623,
       x__h32699,
       x__h32768,
       x__h32770,
       x__h32846,
       x__h32915,
       x__h32917,
       x__h32993,
       x__h33062,
       x__h33064,
       x__h33140,
       x__h33209,
       x__h33211,
       x__h33287,
       x__h33434,
       x__h36575,
       x__h36577,
       x__h36654,
       x__h36723,
       x__h36725,
       x__h36801,
       x__h36870,
       x__h36872,
       x__h36948,
       x__h37017,
       x__h37019,
       x__h37095,
       x__h37164,
       x__h37166,
       x__h37242,
       x__h37389,
       x__h3759,
       x__h3761,
       x__h3838,
       x__h3907,
       x__h3909,
       x__h3985,
       x__h4054,
       x__h4056,
       x__h40677,
       x__h40679,
       x__h40756,
       x__h40825,
       x__h40827,
       x__h40903,
       x__h40972,
       x__h40974,
       x__h41050,
       x__h41119,
       x__h41121,
       x__h41197,
       x__h4132,
       x__h41344,
       x__h4201,
       x__h4203,
       x__h4279,
       x__h4348,
       x__h4350,
       x__h4426,
       x__h44779,
       x__h44781,
       x__h44858,
       x__h44927,
       x__h44929,
       x__h4495,
       x__h4497,
       x__h45005,
       x__h45074,
       x__h45076,
       x__h45152,
       x__h45299,
       x__h4573,
       x__h4642,
       x__h4644,
       x__h4720,
       x__h4789,
       x__h4791,
       x__h4867,
       x__h48881,
       x__h48883,
       x__h48960,
       x__h49029,
       x__h49031,
       x__h49107,
       x__h49254,
       x__h4936,
       x__h4938,
       x__h5014,
       x__h5083,
       x__h5085,
       x__h5161,
       x__h5230,
       x__h5232,
       x__h52983,
       x__h52985,
       x__h53062,
       x__h5308,
       x__h53209,
       x__h5377,
       x__h5379,
       x__h5455,
       x__h5524,
       x__h5526,
       x__h5602,
       x__h57164,
       x__h5749,
       x__h67162,
       x__h67164,
       x__h67241,
       x__h67310,
       x__h67312,
       x__h67388,
       x__h67457,
       x__h67459,
       x__h67535,
       x__h67604,
       x__h67606,
       x__h67682,
       x__h67751,
       x__h67753,
       x__h67829,
       x__h67898,
       x__h67900,
       x__h67976,
       x__h69312,
       x__h69314,
       x__h69391,
       x__h69460,
       x__h69462,
       x__h69538,
       x__h69607,
       x__h69609,
       x__h69685,
       x__h69754,
       x__h69756,
       x__h69832,
       x__h69901,
       x__h69903,
       x__h69979,
       x__h70048,
       x__h70050,
       x__h70126,
       x__h70195,
       x__h70197,
       x__h70273,
       x__h71462,
       x__h71464,
       x__h71541,
       x__h71610,
       x__h71612,
       x__h71688,
       x__h71757,
       x__h71759,
       x__h71835,
       x__h71904,
       x__h71906,
       x__h71982,
       x__h72051,
       x__h72053,
       x__h72129,
       x__h72198,
       x__h72200,
       x__h72276,
       x__h72345,
       x__h72347,
       x__h72423,
       x__h73612,
       x__h73614,
       x__h73691,
       x__h73760,
       x__h73762,
       x__h73838,
       x__h73907,
       x__h73909,
       x__h73985,
       x__h74054,
       x__h74056,
       x__h74132,
       x__h74201,
       x__h74203,
       x__h74279,
       x__h74348,
       x__h74350,
       x__h74426,
       x__h74495,
       x__h74497,
       x__h74573,
       x__h75762,
       x__h75764,
       x__h75841,
       x__h75910,
       x__h75912,
       x__h75988,
       x__h76057,
       x__h76059,
       x__h76135,
       x__h76204,
       x__h76206,
       x__h76282,
       x__h76351,
       x__h76353,
       x__h76429,
       x__h76498,
       x__h76500,
       x__h76576,
       x__h76645,
       x__h76647,
       x__h76723,
       x__h77912,
       x__h77914,
       x__h77991,
       x__h78060,
       x__h78062,
       x__h78138,
       x__h78207,
       x__h78209,
       x__h78285,
       x__h78354,
       x__h78356,
       x__h78432,
       x__h78501,
       x__h78503,
       x__h78579,
       x__h7861,
       x__h7863,
       x__h78648,
       x__h78650,
       x__h78726,
       x__h78795,
       x__h78797,
       x__h78873,
       x__h7940,
       x__h80061,
       x__h80063,
       x__h8009,
       x__h8011,
       x__h80140,
       x__h80209,
       x__h80211,
       x__h80287,
       x__h80356,
       x__h80358,
       x__h80434,
       x__h80503,
       x__h80505,
       x__h80581,
       x__h80650,
       x__h80652,
       x__h80728,
       x__h80797,
       x__h80799,
       x__h8087,
       x__h80875,
       x__h80944,
       x__h80946,
       x__h81022,
       x__h8156,
       x__h8158,
       x__h8234,
       x__h8303,
       x__h8305,
       x__h8381,
       x__h8450,
       x__h8452,
       x__h84835,
       x__h84837,
       x__h84913,
       x__h84982,
       x__h84984,
       x__h85059,
       x__h85128,
       x__h85130,
       x__h85205,
       x__h85274,
       x__h85276,
       x__h8528,
       x__h85351,
       x__h85420,
       x__h85422,
       x__h85497,
       x__h85566,
       x__h85568,
       x__h85643,
       x__h85789,
       x__h8597,
       x__h8599,
       x__h8675,
       x__h86809,
       x__h86956,
       x__h87102,
       x__h87248,
       x__h87394,
       x__h8744,
       x__h8746,
       x__h87540,
       x__h87781,
       x__h8822,
       x__h88802,
       x__h8891,
       x__h8893,
       x__h88949,
       x__h89095,
       x__h89241,
       x__h89387,
       x__h89533,
       x__h8969,
       x__h89774,
       x__h9038,
       x__h9040,
       x__h90924,
       x__h91071,
       x__h9116,
       x__h91217,
       x__h91363,
       x__h91509,
       x__h91655,
       x__h9185,
       x__h9187,
       x__h91896,
       x__h9263,
       x__h9332,
       x__h9334,
       x__h9410,
       x__h94117,
       x__h94119,
       x__h94197,
       x__h94266,
       x__h94268,
       x__h94345,
       x__h94414,
       x__h94416,
       x__h94493,
       x__h94562,
       x__h94564,
       x__h94641,
       x__h94710,
       x__h94712,
       x__h94789,
       x__h9479,
       x__h9481,
       x__h94858,
       x__h94860,
       x__h94937,
       x__h95006,
       x__h95008,
       x__h95085,
       x__h95154,
       x__h95156,
       x__h95233,
       x__h95302,
       x__h95304,
       x__h95381,
       x__h95450,
       x__h95452,
       x__h95529,
       x__h9557,
       x__h95598,
       x__h95600,
       x__h95677,
       x__h95746,
       x__h95748,
       x__h95825,
       x__h95894,
       x__h95896,
       x__h95973,
       x__h96042,
       x__h96044,
       x__h96121,
       x__h96190,
       x__h96192,
       x__h96269,
       x__h96338,
       x__h96340,
       x__h96417,
       x__h96486,
       x__h96488,
       x__h96565,
       x__h96634,
       x__h96636,
       x__h96713,
       x__h96782,
       x__h96784,
       x__h96861,
       x__h96930,
       x__h96932,
       x__h97009,
       x__h9704,
       x__h97078,
       x__h97080,
       x__h97157,
       x__h97226,
       x__h97228,
       x__h97305,
       x__h97374,
       x__h97376,
       x__h97453,
       x__h97522,
       x__h97524,
       x__h97601,
       x__h97670,
       x__h97672,
       x__h97749,
       x__h97818,
       x__h97820,
       x__h97897,
       x__h97966,
       x__h97968,
       x__h98045,
       x__h98114,
       x__h98116,
       x__h98193,
       x__h98262,
       x__h98264,
       x__h98341,
       x__h98410,
       x__h98412,
       x__h98489,
       x__h98637,
       y__h101167,
       y__h101375,
       y__h101377,
       y__h101523,
       y__h101525,
       y__h101670,
       y__h101672,
       y__h101817,
       y__h101819,
       y__h101964,
       y__h101966,
       y__h102111,
       y__h102113,
       y__h104177,
       y__h104179,
       y__h104324,
       y__h104326,
       y__h104471,
       y__h104473,
       y__h104618,
       y__h104620,
       y__h104765,
       y__h104767,
       y__h104912,
       y__h104914,
       y__h105059,
       y__h105061,
       y__h105206,
       y__h105208,
       y__h105353,
       y__h105355,
       y__h105500,
       y__h105502,
       y__h105647,
       y__h105649,
       y__h105794,
       y__h105796,
       y__h105941,
       y__h105943,
       y__h106088,
       y__h106090,
       y__h106235,
       y__h106237,
       y__h106382,
       y__h106384,
       y__h106529,
       y__h106531,
       y__h106676,
       y__h106678,
       y__h106823,
       y__h106825,
       y__h106970,
       y__h106972,
       y__h107117,
       y__h107119,
       y__h107264,
       y__h107266,
       y__h107411,
       y__h107413,
       y__h112188,
       y__h112190,
       y__h112336,
       y__h112338,
       y__h112483,
       y__h112485,
       y__h112630,
       y__h112632,
       y__h112777,
       y__h112779,
       y__h112924,
       y__h112926,
       y__h113071,
       y__h113073,
       y__h113218,
       y__h113220,
       y__h113365,
       y__h113367,
       y__h113512,
       y__h113514,
       y__h113659,
       y__h113661,
       y__h113806,
       y__h113808,
       y__h113953,
       y__h113955,
       y__h114100,
       y__h114102,
       y__h114247,
       y__h114249,
       y__h114394,
       y__h114396,
       y__h114541,
       y__h114543,
       y__h114688,
       y__h114690,
       y__h114835,
       y__h114837,
       y__h114982,
       y__h114984,
       y__h115129,
       y__h115131,
       y__h115276,
       y__h115278,
       y__h115423,
       y__h115425,
       y__h11680,
       y__h117673,
       y__h118075,
       y__h118077,
       y__h118222,
       y__h118224,
       y__h118368,
       y__h118370,
       y__h118514,
       y__h118516,
       y__h118660,
       y__h118807,
       y__h11946,
       y__h11964,
       y__h11966,
       y__h12094,
       y__h12112,
       y__h12114,
       y__h12241,
       y__h12259,
       y__h12261,
       y__h12388,
       y__h12406,
       y__h12408,
       y__h12535,
       y__h12553,
       y__h12555,
       y__h12682,
       y__h12700,
       y__h12702,
       y__h12829,
       y__h12847,
       y__h12849,
       y__h12976,
       y__h12994,
       y__h12996,
       y__h13123,
       y__h13141,
       y__h13143,
       y__h13270,
       y__h13288,
       y__h13290,
       y__h13417,
       y__h13435,
       y__h13437,
       y__h13564,
       y__h15782,
       y__h16048,
       y__h16066,
       y__h16068,
       y__h16196,
       y__h16214,
       y__h16216,
       y__h16343,
       y__h16361,
       y__h16363,
       y__h16490,
       y__h16508,
       y__h16510,
       y__h16637,
       y__h16655,
       y__h16657,
       y__h16784,
       y__h16802,
       y__h16804,
       y__h16931,
       y__h16949,
       y__h16951,
       y__h17078,
       y__h17096,
       y__h17098,
       y__h17225,
       y__h17243,
       y__h17245,
       y__h17372,
       y__h17390,
       y__h17392,
       y__h17519,
       y__h19884,
       y__h20150,
       y__h20168,
       y__h20170,
       y__h20298,
       y__h20316,
       y__h20318,
       y__h20445,
       y__h20463,
       y__h20465,
       y__h20592,
       y__h20610,
       y__h20612,
       y__h20739,
       y__h20757,
       y__h20759,
       y__h20886,
       y__h20904,
       y__h20906,
       y__h21033,
       y__h21051,
       y__h21053,
       y__h21180,
       y__h21198,
       y__h21200,
       y__h21327,
       y__h21345,
       y__h21347,
       y__h21474,
       y__h23986,
       y__h24252,
       y__h24270,
       y__h24272,
       y__h24400,
       y__h24418,
       y__h24420,
       y__h24547,
       y__h24565,
       y__h24567,
       y__h24694,
       y__h24712,
       y__h24714,
       y__h24841,
       y__h24859,
       y__h24861,
       y__h24988,
       y__h25006,
       y__h25008,
       y__h25135,
       y__h25153,
       y__h25155,
       y__h25282,
       y__h25300,
       y__h25302,
       y__h25429,
       y__h28088,
       y__h28354,
       y__h28372,
       y__h28374,
       y__h28502,
       y__h28520,
       y__h28522,
       y__h28649,
       y__h28667,
       y__h28669,
       y__h28796,
       y__h28814,
       y__h28816,
       y__h28943,
       y__h28961,
       y__h28963,
       y__h29090,
       y__h29108,
       y__h29110,
       y__h29237,
       y__h29255,
       y__h29257,
       y__h29384,
       y__h32190,
       y__h32456,
       y__h32474,
       y__h32476,
       y__h32604,
       y__h32622,
       y__h32624,
       y__h32751,
       y__h32769,
       y__h32771,
       y__h32898,
       y__h32916,
       y__h32918,
       y__h33045,
       y__h33063,
       y__h33065,
       y__h33192,
       y__h33210,
       y__h33212,
       y__h33339,
       y__h36292,
       y__h36558,
       y__h36576,
       y__h36578,
       y__h36706,
       y__h36724,
       y__h36726,
       y__h36853,
       y__h36871,
       y__h36873,
       y__h37000,
       y__h37018,
       y__h37020,
       y__h37147,
       y__h37165,
       y__h37167,
       y__h37294,
       y__h3760,
       y__h3762,
       y__h3908,
       y__h3910,
       y__h40394,
       y__h4055,
       y__h4057,
       y__h40660,
       y__h40678,
       y__h40680,
       y__h40808,
       y__h40826,
       y__h40828,
       y__h40955,
       y__h40973,
       y__h40975,
       y__h41102,
       y__h41120,
       y__h41122,
       y__h41249,
       y__h4202,
       y__h4204,
       y__h4349,
       y__h4351,
       y__h44496,
       y__h44762,
       y__h44780,
       y__h44782,
       y__h44910,
       y__h44928,
       y__h44930,
       y__h4496,
       y__h4498,
       y__h45057,
       y__h45075,
       y__h45077,
       y__h45204,
       y__h4643,
       y__h4645,
       y__h4790,
       y__h4792,
       y__h48598,
       y__h48864,
       y__h48882,
       y__h48884,
       y__h49012,
       y__h49030,
       y__h49032,
       y__h49159,
       y__h4937,
       y__h4939,
       y__h5084,
       y__h5086,
       y__h5231,
       y__h5233,
       y__h52700,
       y__h52966,
       y__h52984,
       y__h52986,
       y__h53114,
       y__h5378,
       y__h5380,
       y__h5525,
       y__h5527,
       y__h56802,
       y__h57068,
       y__h60904,
       y__h67163,
       y__h67165,
       y__h67311,
       y__h67313,
       y__h67458,
       y__h67460,
       y__h67605,
       y__h67607,
       y__h67752,
       y__h67754,
       y__h67899,
       y__h67901,
       y__h69029,
       y__h69295,
       y__h69313,
       y__h69315,
       y__h69443,
       y__h69461,
       y__h69463,
       y__h69590,
       y__h69608,
       y__h69610,
       y__h69737,
       y__h69755,
       y__h69757,
       y__h69884,
       y__h69902,
       y__h69904,
       y__h70031,
       y__h70049,
       y__h70051,
       y__h70178,
       y__h70196,
       y__h70198,
       y__h71179,
       y__h71445,
       y__h71463,
       y__h71465,
       y__h71593,
       y__h71611,
       y__h71613,
       y__h71740,
       y__h71758,
       y__h71760,
       y__h71887,
       y__h71905,
       y__h71907,
       y__h72034,
       y__h72052,
       y__h72054,
       y__h72181,
       y__h72199,
       y__h72201,
       y__h72328,
       y__h72346,
       y__h72348,
       y__h73329,
       y__h73595,
       y__h73613,
       y__h73615,
       y__h73743,
       y__h73761,
       y__h73763,
       y__h73890,
       y__h73908,
       y__h73910,
       y__h74037,
       y__h74055,
       y__h74057,
       y__h74184,
       y__h74202,
       y__h74204,
       y__h74331,
       y__h74349,
       y__h74351,
       y__h74478,
       y__h74496,
       y__h74498,
       y__h75479,
       y__h75745,
       y__h75763,
       y__h75765,
       y__h7578,
       y__h75893,
       y__h75911,
       y__h75913,
       y__h76040,
       y__h76058,
       y__h76060,
       y__h76187,
       y__h76205,
       y__h76207,
       y__h76334,
       y__h76352,
       y__h76354,
       y__h76481,
       y__h76499,
       y__h76501,
       y__h76628,
       y__h76646,
       y__h76648,
       y__h77629,
       y__h77895,
       y__h77913,
       y__h77915,
       y__h78043,
       y__h78061,
       y__h78063,
       y__h78190,
       y__h78208,
       y__h78210,
       y__h78337,
       y__h78355,
       y__h78357,
       y__h7844,
       y__h78484,
       y__h78502,
       y__h78504,
       y__h7862,
       y__h78631,
       y__h7864,
       y__h78649,
       y__h78651,
       y__h78778,
       y__h78796,
       y__h78798,
       y__h79779,
       y__h7992,
       y__h80044,
       y__h80062,
       y__h80064,
       y__h8010,
       y__h8012,
       y__h80192,
       y__h80210,
       y__h80212,
       y__h80339,
       y__h80357,
       y__h80359,
       y__h80486,
       y__h80504,
       y__h80506,
       y__h80633,
       y__h80651,
       y__h80653,
       y__h80780,
       y__h80798,
       y__h80800,
       y__h80927,
       y__h80945,
       y__h80947,
       y__h8139,
       y__h8157,
       y__h8159,
       y__h8286,
       y__h8304,
       y__h8306,
       y__h8433,
       y__h8451,
       y__h8453,
       y__h84836,
       y__h84838,
       y__h84983,
       y__h84985,
       y__h85129,
       y__h85131,
       y__h85275,
       y__h85277,
       y__h85421,
       y__h85423,
       y__h85567,
       y__h85569,
       y__h8580,
       y__h8598,
       y__h8600,
       y__h8727,
       y__h8745,
       y__h8747,
       y__h8874,
       y__h8892,
       y__h8894,
       y__h9021,
       y__h9039,
       y__h9041,
       y__h90658,
       y__h9168,
       y__h9186,
       y__h9188,
       y__h9315,
       y__h9333,
       y__h9335,
       y__h94118,
       y__h94120,
       y__h94267,
       y__h94269,
       y__h94415,
       y__h94417,
       y__h94563,
       y__h94565,
       y__h9462,
       y__h94711,
       y__h94713,
       y__h9480,
       y__h9482,
       y__h94859,
       y__h94861,
       y__h95007,
       y__h95009,
       y__h95155,
       y__h95157,
       y__h95303,
       y__h95305,
       y__h95451,
       y__h95453,
       y__h95599,
       y__h95601,
       y__h95747,
       y__h95749,
       y__h95895,
       y__h95897,
       y__h96043,
       y__h96045,
       y__h9609,
       y__h96191,
       y__h96193,
       y__h96339,
       y__h96341,
       y__h96487,
       y__h96489,
       y__h96635,
       y__h96637,
       y__h96783,
       y__h96785,
       y__h96931,
       y__h96933,
       y__h97079,
       y__h97081,
       y__h97227,
       y__h97229,
       y__h97375,
       y__h97377,
       y__h97523,
       y__h97525,
       y__h97671,
       y__h97673,
       y__h97819,
       y__h97821,
       y__h97967,
       y__h97969,
       y__h98115,
       y__h98117,
       y__h98263,
       y__h98265,
       y__h98411,
       y__h98413;

  // action method set_state
  assign RDY_set_state = 1'd1 ;
  assign CAN_FIRE_set_state = 1'd1 ;
  assign WILL_FIRE_set_state = EN_set_state ;

  // action method set_a
  assign RDY_set_a = a_1_FULL_N ;
  assign CAN_FIRE_set_a = a_1_FULL_N ;
  assign WILL_FIRE_set_a = EN_set_a ;

  // action method set_b
  assign RDY_set_b = b_1_FULL_N ;
  assign CAN_FIRE_set_b = b_1_FULL_N ;
  assign WILL_FIRE_set_b = EN_set_b ;

  // action method set_c
  assign RDY_set_c = c_1_FULL_N ;
  assign CAN_FIRE_set_c = c_1_FULL_N ;
  assign WILL_FIRE_set_c = EN_set_c ;

  // action method set_s1_or_s2
  assign RDY_set_s1_or_s2 = s1_or_s2_1_FULL_N ;
  assign CAN_FIRE_set_s1_or_s2 = s1_or_s2_1_FULL_N ;
  assign WILL_FIRE_set_s1_or_s2 = EN_set_s1_or_s2 ;

  // value method get_result
  assign get_result =
	     s1_or_s2_2_D_OUT ?
	       mac_intermediate_AB_first__626_BIT_31_627_XOR__ETC___d1925 :
	       { IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[31],
		 IF_IF_mac_intermediate_AB_first__626_BITS_30_T_ETC___d2639 } ;
  assign RDY_get_result = RDY_get_s1_or_s2 ;

  // value method get_a
  assign get_a = a_2_D_OUT ;
  assign RDY_get_a = RDY_get_s1_or_s2 ;

  // value method get_b
  assign get_b = b_1_D_OUT ;
  assign RDY_get_b = b_1_EMPTY_N && transfer_b ;

  // value method get_s1_or_s2
  assign get_s1_or_s2 = s1_or_s2_2_D_OUT ;
  assign RDY_get_s1_or_s2 =
	     c_2_EMPTY_N && mac_intermediate_AB_EMPTY_N &&
	     s1_or_s2_2_EMPTY_N &&
	     a_2_EMPTY_N &&
	     !transfer_b ;

  // submodule a_1
  FIFO2 #(.width(32'd16), .guarded(1'd1)) a_1(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(a_1_D_IN),
					      .ENQ(a_1_ENQ),
					      .DEQ(a_1_DEQ),
					      .CLR(a_1_CLR),
					      .D_OUT(a_1_D_OUT),
					      .FULL_N(a_1_FULL_N),
					      .EMPTY_N(a_1_EMPTY_N));

  // submodule a_2
  FIFO2 #(.width(32'd16), .guarded(1'd1)) a_2(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(a_2_D_IN),
					      .ENQ(a_2_ENQ),
					      .DEQ(a_2_DEQ),
					      .CLR(a_2_CLR),
					      .D_OUT(a_2_D_OUT),
					      .FULL_N(a_2_FULL_N),
					      .EMPTY_N(a_2_EMPTY_N));

  // submodule b_1
  FIFO2 #(.width(32'd16), .guarded(1'd1)) b_1(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(b_1_D_IN),
					      .ENQ(b_1_ENQ),
					      .DEQ(b_1_DEQ),
					      .CLR(b_1_CLR),
					      .D_OUT(b_1_D_OUT),
					      .FULL_N(b_1_FULL_N),
					      .EMPTY_N(b_1_EMPTY_N));

  // submodule c_1
  FIFO2 #(.width(32'd32), .guarded(1'd1)) c_1(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(c_1_D_IN),
					      .ENQ(c_1_ENQ),
					      .DEQ(c_1_DEQ),
					      .CLR(c_1_CLR),
					      .D_OUT(c_1_D_OUT),
					      .FULL_N(c_1_FULL_N),
					      .EMPTY_N(c_1_EMPTY_N));

  // submodule c_2
  FIFO2 #(.width(32'd32), .guarded(1'd1)) c_2(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(c_2_D_IN),
					      .ENQ(c_2_ENQ),
					      .DEQ(c_2_DEQ),
					      .CLR(c_2_CLR),
					      .D_OUT(c_2_D_OUT),
					      .FULL_N(c_2_FULL_N),
					      .EMPTY_N(c_2_EMPTY_N));

  // submodule mac_intermediate_AB
  FIFO2 #(.width(32'd32), .guarded(1'd1)) mac_intermediate_AB(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(mac_intermediate_AB_D_IN),
							      .ENQ(mac_intermediate_AB_ENQ),
							      .DEQ(mac_intermediate_AB_DEQ),
							      .CLR(mac_intermediate_AB_CLR),
							      .D_OUT(mac_intermediate_AB_D_OUT),
							      .FULL_N(mac_intermediate_AB_FULL_N),
							      .EMPTY_N(mac_intermediate_AB_EMPTY_N));

  // submodule s1_or_s2_1
  FIFO2 #(.width(32'd1), .guarded(1'd1)) s1_or_s2_1(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(s1_or_s2_1_D_IN),
						    .ENQ(s1_or_s2_1_ENQ),
						    .DEQ(s1_or_s2_1_DEQ),
						    .CLR(s1_or_s2_1_CLR),
						    .D_OUT(s1_or_s2_1_D_OUT),
						    .FULL_N(s1_or_s2_1_FULL_N),
						    .EMPTY_N(s1_or_s2_1_EMPTY_N));

  // submodule s1_or_s2_2
  FIFO2 #(.width(32'd1), .guarded(1'd1)) s1_or_s2_2(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(s1_or_s2_2_D_IN),
						    .ENQ(s1_or_s2_2_ENQ),
						    .DEQ(s1_or_s2_2_DEQ),
						    .CLR(s1_or_s2_2_CLR),
						    .D_OUT(s1_or_s2_2_D_OUT),
						    .FULL_N(s1_or_s2_2_FULL_N),
						    .EMPTY_N(s1_or_s2_2_EMPTY_N));

  // rule RL_count_up
  assign CAN_FIRE_RL_count_up = 1'd1 ;
  assign WILL_FIRE_RL_count_up = 1'd1 ;

  // rule RL_perform_mac_stage1
  assign CAN_FIRE_RL_perform_mac_stage1 =
	     a_1_EMPTY_N &&
	     c_1_i_notEmpty_AND_s1_or_s2_1_i_notEmpty_AND_b_ETC___d16 &&
	     !transfer_b ;
  assign WILL_FIRE_RL_perform_mac_stage1 = CAN_FIRE_RL_perform_mac_stage1 ;

  // rule RL_perform_mac_stage2
  assign CAN_FIRE_RL_perform_mac_stage2 = RDY_get_s1_or_s2 ;
  assign WILL_FIRE_RL_perform_mac_stage2 = RDY_get_s1_or_s2 ;

  // rule RL_send_b
  assign CAN_FIRE_RL_send_b = RDY_get_b ;
  assign WILL_FIRE_RL_send_b = RDY_get_b ;

  // register counter
  assign counter_D_IN = counter + 32'd1 ;
  assign counter_EN = 1'd1 ;

  // register transfer_b
  assign transfer_b_D_IN = set_state_transfer_b_state ;
  assign transfer_b_EN = EN_set_state ;

  // submodule a_1
  assign a_1_D_IN = set_a_a_in ;
  assign a_1_ENQ = EN_set_a ;
  assign a_1_DEQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign a_1_CLR = 1'b0 ;

  // submodule a_2
  assign a_2_D_IN = a_1_D_OUT ;
  assign a_2_ENQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign a_2_DEQ = RDY_get_s1_or_s2 ;
  assign a_2_CLR = 1'b0 ;

  // submodule b_1
  assign b_1_D_IN = set_b_b_in ;
  assign b_1_ENQ = EN_set_b ;
  assign b_1_DEQ = RDY_get_b ;
  assign b_1_CLR = 1'b0 ;

  // submodule c_1
  assign c_1_D_IN = set_c_c_in ;
  assign c_1_ENQ = EN_set_c ;
  assign c_1_DEQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign c_1_CLR = 1'b0 ;

  // submodule c_2
  assign c_2_D_IN = c_1_D_OUT ;
  assign c_2_ENQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign c_2_DEQ = RDY_get_s1_or_s2 ;
  assign c_2_CLR = 1'b0 ;

  // submodule mac_intermediate_AB
  assign mac_intermediate_AB_D_IN = s1_or_s2_1_D_OUT ? x__h65601 : v__h65624 ;
  assign mac_intermediate_AB_ENQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign mac_intermediate_AB_DEQ = RDY_get_s1_or_s2 ;
  assign mac_intermediate_AB_CLR = 1'b0 ;

  // submodule s1_or_s2_1
  assign s1_or_s2_1_D_IN = set_s1_or_s2_s1_or_s2_in ;
  assign s1_or_s2_1_ENQ = EN_set_s1_or_s2 ;
  assign s1_or_s2_1_DEQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign s1_or_s2_1_CLR = 1'b0 ;

  // submodule s1_or_s2_2
  assign s1_or_s2_2_D_IN = s1_or_s2_1_D_OUT ;
  assign s1_or_s2_2_ENQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign s1_or_s2_2_DEQ = RDY_get_s1_or_s2 ;
  assign s1_or_s2_2_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2297 =
	     ({ 21'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2227 } ==
	      22'd0) ?
	       (({ 22'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2229 } ==
		 23'd0) ?
		  (({ 23'd0,
		      IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2231 } ==
		    24'd0) ?
		     5'd7 :
		     5'd8) :
		  5'd9) :
	       5'd10 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2299 =
	     ({ 19'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2223 } ==
	      20'd0) ?
	       (({ 20'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2225 } ==
		 21'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2297 :
		  5'd11) :
	       5'd12 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2301 =
	     ({ 17'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2219 } ==
	      18'd0) ?
	       (({ 18'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2221 } ==
		 19'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2299 :
		  5'd13) :
	       5'd14 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2303 =
	     ({ 15'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2215 } ==
	      16'd0) ?
	       (({ 16'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2217 } ==
		 17'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2301 :
		  5'd15) :
	       5'd16 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2305 =
	     ({ 13'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2211 } ==
	      14'd0) ?
	       (({ 14'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2213 } ==
		 15'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2303 :
		  5'd17) :
	       5'd18 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2307 =
	     ({ 11'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2207 } ==
	      12'd0) ?
	       (({ 12'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2209 } ==
		 13'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2305 :
		  5'd19) :
	       5'd20 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2309 =
	     ({ 9'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2203 } ==
	      10'd0) ?
	       (({ 10'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2205 } ==
		 11'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2307 :
		  5'd21) :
	       5'd22 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2311 =
	     ({ 7'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2199 } ==
	      8'd0) ?
	       (({ 8'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2201 } ==
		 9'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2309 :
		  5'd23) :
	       5'd24 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2313 =
	     ({ 5'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2195 } ==
	      6'd0) ?
	       (({ 6'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2197 } ==
		 7'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2311 :
		  5'd25) :
	       5'd26 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2315 =
	     ({ 3'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2191 } ==
	      4'd0) ?
	       (({ 4'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2193 } ==
		 5'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2313 :
		  5'd27) :
	       5'd28 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2317 =
	     ({ 1'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2187 } ==
	      2'd0) ?
	       (({ 2'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2189 } ==
		 3'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2315 :
		  5'd29) :
	       5'd30 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2379 =
	     ({ 21'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2227 } ==
	      22'd0) ?
	       (({ 22'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2229 } ==
		 23'd0) ?
		  (({ 23'd0,
		      IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2231 } ==
		    24'd0) ?
		     5'd24 :
		     5'd23) :
		  5'd22) :
	       5'd21 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2381 =
	     ({ 19'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2223 } ==
	      20'd0) ?
	       (({ 20'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2225 } ==
		 21'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2379 :
		  5'd20) :
	       5'd19 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2383 =
	     ({ 17'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2219 } ==
	      18'd0) ?
	       (({ 18'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2221 } ==
		 19'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2381 :
		  5'd18) :
	       5'd17 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2385 =
	     ({ 15'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2215 } ==
	      16'd0) ?
	       (({ 16'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2217 } ==
		 17'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2383 :
		  5'd16) :
	       5'd15 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2387 =
	     ({ 13'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2211 } ==
	      14'd0) ?
	       (({ 14'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2213 } ==
		 15'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2385 :
		  5'd14) :
	       5'd13 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2389 =
	     ({ 11'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2207 } ==
	      12'd0) ?
	       (({ 12'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2209 } ==
		 13'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2387 :
		  5'd12) :
	       5'd11 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2391 =
	     ({ 9'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2203 } ==
	      10'd0) ?
	       (({ 10'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2205 } ==
		 11'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2389 :
		  5'd10) :
	       5'd9 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2393 =
	     ({ 7'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2199 } ==
	      8'd0) ?
	       (({ 8'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2201 } ==
		 9'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2391 :
		  5'd8) :
	       5'd7 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2395 =
	     ({ 5'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2195 } ==
	      6'd0) ?
	       (({ 6'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2197 } ==
		 7'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2393 :
		  5'd6) :
	       5'd5 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2397 =
	     ({ 3'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2191 } ==
	      4'd0) ?
	       (({ 4'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2193 } ==
		 5'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2395 :
		  5'd4) :
	       5'd3 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2399 =
	     ({ 1'd0,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2187 } ==
	      2'd0) ?
	       (({ 2'd0,
		   IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2189 } ==
		 3'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2397 :
		  5'd2) :
	       5'd1 ;
  assign IF_IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BI_ETC__q40 =
	     (IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_ETC__q39[0] &
	      y__h90658) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BI_ETC__q70 =
	     (IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_ETC__q39[0] ^
	      y__h90658) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_f_ETC__q38 =
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[8] ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_f_ETC__q69 =
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[7] ?
	       ((IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[6:0] !=
		 7'd0 ||
		 IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[8]) ?
		  IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1606 :
		  IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[15:8]) :
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[15:8] ;
  assign IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_ETC__q29 =
	     (IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_TH_ETC__q28[0] &
	      temp_val_BIT_7___h82778) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_ETC__q39 =
	     (IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_TH_ETC__q28[0] ^
	      temp_val_BIT_7___h82778) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0__ETC__q54 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_ETC__q16 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[0] &
	      y__h40394) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_ETC__q62 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[0] ^
	      y__h40394) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_ETC___d955 =
	     { IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_ETC__q61[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_ETC__q62[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9__ETC___d954 } ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_ETC__q17 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[0] &
	      y__h44496) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_ETC__q61 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[0] ^
	      y__h44496) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_ETC__q18 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_7__ETC___d38[0] &
	      y__h48598) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_ETC__q64 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_7__ETC___d38[0] ^
	      y__h48598) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_ETC___d956 =
	     { IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_ETC__q63[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_ETC__q64[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_ETC___d955 } ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_ETC__q19 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_4__ETC___d35[0] &
	      y__h52700) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_ETC__q63 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_4__ETC___d35[0] ^
	      y__h52700) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_14_ETC__q20 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_14_1__ETC___d32[0] &
	      y__h56802) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_14_ETC__q67 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_14_1__ETC___d32[0] ^
	      y__h56802) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_15_ETC__q66 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_15_TH_ETC__q65[0] ^
	      y__h60904) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1__ETC__q53 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[0] ^
	      IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[1]) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1__ETC__q7 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[0] &
	      IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[1]) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2__ETC__q52 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[0] ^
	      y__h7578) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2__ETC__q8 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[0] &
	      y__h7578) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3__ETC___d951 =
	     { IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3__ETC__q51[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2__ETC__q52[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1__ETC__q53[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0__ETC__q54[0] } ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3__ETC__q51 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[0] ^
	      y__h11680) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3__ETC__q9 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[0] &
	      y__h11680) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4__ETC__q10 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[0] &
	      y__h15782) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4__ETC__q56 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[0] ^
	      y__h15782) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5__ETC___d952 =
	     { IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5__ETC__q55[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4__ETC__q56[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3__ETC___d951 } ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5__ETC__q11 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[0] &
	      y__h19884) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5__ETC__q55 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[0] ^
	      y__h19884) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6__ETC__q12 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[0] &
	      y__h23986) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6__ETC__q58 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[0] ^
	      y__h23986) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7__ETC___d953 =
	     { IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7__ETC__q57[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6__ETC__q58[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5__ETC___d952 } ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7__ETC__q13 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[0] &
	      y__h28088) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7__ETC__q57 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[0] ^
	      y__h28088) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8__ETC__q14 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[0] &
	      y__h32190) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8__ETC__q60 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[0] ^
	      y__h32190) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9__ETC___d954 =
	     { IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9__ETC__q59[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8__ETC__q60[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7__ETC___d953 } ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9__ETC__q15 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[0] &
	      y__h36292) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9__ETC__q59 =
	     (IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[0] ^
	      y__h36292) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_THEN_1_ETC__q4 =
	     IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_THEN_1__ETC__q3[0] ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC___d1541 =
	     { IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC__q36[0],
	       IF_IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_firs_ETC__q37[0],
	       IF_IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_firs_ETC___d1540 } ;
  assign IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC__q27 =
	     (IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[0] &
	      y__h79779) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC__q36 =
	     (IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[0] ^
	      y__h79779) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_firs_ETC__q33 =
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544 =
	     temp_val_BIT_7___h82778 ?
	       v__h65655 :
	       { IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1512,
		 IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC___d1541,
		 1'd0 } ;
  assign IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1604 =
	     { IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[11] ^
	       c_in__h83137,
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[10] ^
	       c_in__h82991,
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[9] ^
	       IF_IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_f_ETC__q38[0],
	       IF_INV_IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_ETC__q68[0] } ;
  assign IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1606 =
	     { IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[15] ^
	       c_in__h83721,
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[14] ^
	       c_in__h83575,
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[13] ^
	       c_in__h83429,
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[12] ^
	       c_in__h83283,
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1604 } ;
  assign IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC__q21 =
	     (IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[0] &
	      IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[1]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC__q32 =
	     (IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[0] ^
	      IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[1]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_firs_ETC__q22 =
	     (IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[0] &
	      y__h69029) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_firs_ETC__q31 =
	     (IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[0] ^
	      y__h69029) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_firs_ETC___d1539 =
	     { IF_IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_firs_ETC__q30[0],
	       IF_IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_firs_ETC__q31[0],
	       IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC__q32[0],
	       IF_IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_firs_ETC__q33[0] } ;
  assign IF_IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_firs_ETC__q23 =
	     (IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[0] &
	      y__h71179) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_firs_ETC__q30 =
	     (IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[0] ^
	      y__h71179) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_firs_ETC__q24 =
	     (IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[0] &
	      y__h73329) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_firs_ETC__q35 =
	     (IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[0] ^
	      y__h73329) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_firs_ETC___d1540 =
	     { IF_IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_firs_ETC__q34[0],
	       IF_IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_firs_ETC__q35[0],
	       IF_IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_firs_ETC___d1539 } ;
  assign IF_IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_firs_ETC__q25 =
	     (IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[0] &
	      y__h75479) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_firs_ETC__q34 =
	     (IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[0] ^
	      y__h75479) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_firs_ETC__q26 =
	     (IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[0] &
	      y__h77629) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_firs_ETC__q37 =
	     (IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[0] ^
	      y__h77629) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_intermediate_AB_first__626_BITS_30_T_ETC___d2639 =
	     (IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[31] ^
	      IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1931[31]) ?
	       { spliced_bits__h119644,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2402[23:1] } :
	       IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2638 ;
  assign IF_IF_mac_intermediate_AB_first__626_BITS_30_T_ETC__q41 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[23] ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_ETC__q68 =
	     (~IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[8]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_TH_ETC__q28 =
	     (~IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_THEN_1__ETC__q3[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_mac_intermediate_AB_first__626_BITS__ETC__q44 =
	     (~(IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[23] ^
		INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[0])) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_mac_intermediate_AB_first__626_BITS__ETC__q49 =
	     (~(IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[23] ^
		IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[0])) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_mac_intermediate_AB_first__626_BITS__ETC__q50 =
	     (~IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[23]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_INV_intermediate_mantissa2028945_BIT_0__ETC__q47 =
	     (~INV_intermediate_mantissa202894__q45[0]) ? 25'd1 : 25'd0 ;
  assign IF_INV_intermediate_mantissa2028945_BIT_0_THEN_ETC__q46 =
	     INV_intermediate_mantissa202894__q45[0] ? 25'd1 : 25'd0 ;
  assign IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319 =
	     ({ NOT_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2185,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2187,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2189,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2191,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2193,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2195,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2197,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2199,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2201,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2203,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2205,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2207,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2209,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2211,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2213,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2215,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2217,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2219,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2221,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2223,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2225,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2236 } ==
	      25'd0) ?
	       5'd6 :
	       (NOT_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2185 ?
		  5'd31 :
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2317) ;
  assign IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2638 =
	     (x__h107410 | y__h107411) ?
	       { spliced_bits__h119880,
		 NOT_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2623 } :
	       { IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[30:23],
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2570,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2572,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2574,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2576,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2578,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2580,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2582,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2584,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2586,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2588,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2590,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2592,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2594,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2596,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2598,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2600,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2602,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2604,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2606,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2608,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2610,
		 IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2612,
		 x__h104107 } ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[0] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[10] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[11] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_7__ETC___d38 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[12] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_4__ETC___d35 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[13] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_14_1__ETC___d32 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[14] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_15_TH_ETC__q65 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[15] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[1] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[2] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[3] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[4] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[5] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[6] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[7] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[8] ? op1__h1473 : 16'd0 ;
  assign IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47 =
	     SEXT_b_1_first__2_BITS_7_TO_0_3___d24[9] ? op1__h1473 : 16'd0 ;
  assign IF_a_1D_OUT_BIT_7_AND_b_1D_OUT_BIT_7_THEN_1__ETC__q1 =
	     (a_1_D_OUT[7] & b_1_D_OUT[7]) ? 8'd1 : 8'd0 ;
  assign IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_THEN_1__ETC__q3 =
	     (a_1_D_OUT[7] ^ b_1_D_OUT[7]) ? 8'd1 : 8'd0 ;
  assign IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428 =
	     (b_1_D_OUT[14:7] == 8'd0) ? b_1_D_OUT[14:7] : mantissa1__h65650 ;
  assign IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1510 =
	     { x__h80434 ^ c_in__h80340,
	       x__h80287 ^ c_in__h80193,
	       x__h80140 ^
	       IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC__q27[0] } ;
  assign IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1511 =
	     { x__h80728 ^ c_in__h80634,
	       x__h80581 ^ c_in__h80487,
	       IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1510 } ;
  assign IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1512 =
	     { x__h81022 ^ c_in__h80928,
	       x__h80875 ^ c_in__h80781,
	       IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1511 } ;
  assign IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056 =
	     b_1_D_OUT[0] ? mantissa1__h65650 : 8'd0 ;
  assign IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053 =
	     b_1_D_OUT[1] ? mantissa1__h65650 : 8'd0 ;
  assign IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117 =
	     b_1_D_OUT[2] ? mantissa1__h65650 : 8'd0 ;
  assign IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179 =
	     b_1_D_OUT[3] ? mantissa1__h65650 : 8'd0 ;
  assign IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241 =
	     b_1_D_OUT[4] ? mantissa1__h65650 : 8'd0 ;
  assign IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303 =
	     b_1_D_OUT[5] ? mantissa1__h65650 : 8'd0 ;
  assign IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365 =
	     b_1_D_OUT[6] ? mantissa1__h65650 : 8'd0 ;
  assign IF_mac_intermediate_ABD_OUT_BIT_0_AND_c_2D_O_ETC__q2 =
	     (mac_intermediate_AB_D_OUT[0] & c_2_D_OUT[0]) ? 32'd1 : 32'd0 ;
  assign IF_mac_intermediate_ABD_OUT_BIT_0_XOR_c_2D_O_ETC__q71 =
	     (mac_intermediate_AB_D_OUT[0] ^ c_2_D_OUT[0]) ? 32'd1 : 32'd0 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929 =
	     mac_intermediate_AB_first__626_BITS_30_TO_0_92_ETC___d1928 ?
	       c_2_D_OUT :
	       mac_intermediate_AB_D_OUT ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1931 =
	     mac_intermediate_AB_first__626_BITS_30_TO_0_92_ETC___d1928 ?
	       mac_intermediate_AB_D_OUT :
	       c_2_D_OUT ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2013 =
	     { x__h101453 ^
	       IF_x01164_OR_IF_mac_intermediate_AB_first__626_ETC__q43[0],
	       IF_INV_IF_mac_intermediate_AB_first__626_BITS__ETC__q44[0] } ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2014 =
	     { x__h101747 ^ c_in__h101653,
	       x__h101600 ^ c_in__h101506,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2013 } ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2015 =
	     { x__h102041 ^ c_in__h101947,
	       x__h101894 ^ c_in__h101800,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2014 } ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2187 =
	     x__h115500 ^ c_in__h115406 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2189 =
	     x__h115353 ^ c_in__h115259 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2191 =
	     x__h115206 ^ c_in__h115112 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2193 =
	     x__h115059 ^ c_in__h114965 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2195 =
	     x__h114912 ^ c_in__h114818 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2197 =
	     x__h114765 ^ c_in__h114671 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2199 =
	     x__h114618 ^ c_in__h114524 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2201 =
	     x__h114471 ^ c_in__h114377 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2203 =
	     x__h114324 ^ c_in__h114230 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2205 =
	     x__h114177 ^ c_in__h114083 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2207 =
	     x__h114030 ^ c_in__h113936 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2209 =
	     x__h113883 ^ c_in__h113789 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2211 =
	     x__h113736 ^ c_in__h113642 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2213 =
	     x__h113589 ^ c_in__h113495 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2215 =
	     x__h113442 ^ c_in__h113348 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2217 =
	     x__h113295 ^ c_in__h113201 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2219 =
	     x__h113148 ^ c_in__h113054 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2221 =
	     x__h113001 ^ c_in__h112907 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2223 =
	     x__h112854 ^ c_in__h112760 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2225 =
	     x__h112707 ^ c_in__h112613 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2227 =
	     x__h112560 ^ c_in__h112466 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2229 =
	     x__h112413 ^ c_in__h112319 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2231 =
	     x__h112266 ^
	     IF_INV_intermediate_mantissa2028945_BIT_0_THEN_ETC__q46[0] ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2236 =
	     { IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2227,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2229,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2231,
	       IF_INV_INV_intermediate_mantissa2028945_BIT_0__ETC__q47[0] } ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2373 =
	     { x__h118152 ^
	       IF_x17670_OR_IF_mac_intermediate_AB_first__626_ETC__q48[0],
	       IF_INV_IF_mac_intermediate_AB_first__626_BITS__ETC__q49[0] } ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2374 =
	     { x__h118444 ^ c_in__h118351,
	       x__h118298 ^ c_in__h118205,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2373 } ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2402 =
	     { IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2187,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2189,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2191,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2193,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2195,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2197,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2199,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2201,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2203,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2205,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2207,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2209,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2211,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2213,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2215,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2217,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2219,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2221,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2223,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2225,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2236 } <<
	     sub_mantissa_shift__h117327 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2564 =
	     { IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[26] ^
	       c_in__h109944,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[25] ^
	       c_in__h109798,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[24] ^
	       IF_IF_mac_intermediate_AB_first__626_BITS_30_T_ETC__q41[0],
	       IF_INV_IF_mac_intermediate_AB_first__626_BITS__ETC__q50[0] } ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2570 =
	     x__h107341 ^ c_in__h107247 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2572 =
	     x__h107194 ^ c_in__h107100 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2574 =
	     x__h107047 ^ c_in__h106953 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2576 =
	     x__h106900 ^ c_in__h106806 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2578 =
	     x__h106753 ^ c_in__h106659 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2580 =
	     x__h106606 ^ c_in__h106512 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2582 =
	     x__h106459 ^ c_in__h106365 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2584 =
	     x__h106312 ^ c_in__h106218 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2586 =
	     x__h106165 ^ c_in__h106071 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2588 =
	     x__h106018 ^ c_in__h105924 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2590 =
	     x__h105871 ^ c_in__h105777 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2592 =
	     x__h105724 ^ c_in__h105630 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2594 =
	     x__h105577 ^ c_in__h105483 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2596 =
	     x__h105430 ^ c_in__h105336 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2598 =
	     x__h105283 ^ c_in__h105189 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2600 =
	     x__h105136 ^ c_in__h105042 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2602 =
	     x__h104989 ^ c_in__h104895 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2604 =
	     x__h104842 ^ c_in__h104748 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2606 =
	     x__h104695 ^ c_in__h104601 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2608 =
	     x__h104548 ^ c_in__h104454 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2610 =
	     x__h104401 ^ c_in__h104307 ;
  assign IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2612 =
	     x__h104254 ^ c_in__h104160 ;
  assign IF_x01164_OR_IF_mac_intermediate_AB_first__626_ETC__q43 =
	     (x__h101164 |
	      IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[23]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_x17670_OR_IF_mac_intermediate_AB_first__626_ETC__q48 =
	     (x__h117670 |
	      IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[23]) ?
	       8'd1 :
	       8'd0 ;
  assign INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2375 =
	     { x__h118736 ^ c_in__h118643,
	       x__h118590 ^ c_in__h118497,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2374 } ;
  assign INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42 =
	     ~IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1931[30:23] ;
  assign INV_intermediate_mantissa202894__q45 =
	     ~intermediate_mantissa2__h102894 ;
  assign NOT_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2185 =
	     x__h115647 ^ c_in__h115553 ;
  assign NOT_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2623 =
	     { x__h107488 ^ c_in__h107394,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2570,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2572,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2574,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2576,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2578,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2580,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2582,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2584,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2586,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2588,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2590,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2592,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2594,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2596,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2598,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2600,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2602,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2604,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2606,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2608,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2610,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2612 } ;
  assign SEXT_b_1_first__2_BITS_7_TO_0_3___d24 =
	     { {8{b_1D_OUT_BITS_7_TO_0__q6[7]}}, b_1D_OUT_BITS_7_TO_0__q6 } ;
  assign a_1D_OUT_BITS_7_TO_0__q5 = a_1_D_OUT[7:0] ;
  assign a_1_first__6_BIT_10_89_XOR_b_1_first__2_BIT_10_ETC___d1588 =
	     { x__h91217 ^ c_in__h91219,
	       x__h91071 ^ c_in__h91073,
	       a_1_first__6_BIT_8_77_XOR_b_1_first__2_BIT_8_7_ETC___d1587 } ;
  assign a_1_first__6_BIT_12_001_XOR_b_1_first__2_BIT_1_ETC___d1589 =
	     { x__h91509 ^ c_in__h91511,
	       x__h91363 ^ c_in__h91365,
	       a_1_first__6_BIT_10_89_XOR_b_1_first__2_BIT_10_ETC___d1588 } ;
  assign a_1_first__6_BIT_8_77_XOR_b_1_first__2_BIT_8_7_ETC___d1587 =
	     { x__h90924 ^
	       IF_IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BI_ETC__q40[0],
	       IF_IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BI_ETC__q70[0] } ;
  assign b_1D_OUT_BITS_7_TO_0__q6 = b_1_D_OUT[7:0] ;
  assign c_1_i_notEmpty_AND_s1_or_s2_1_i_notEmpty_AND_b_ETC___d16 =
	     c_1_EMPTY_N && s1_or_s2_1_EMPTY_N && b_1_EMPTY_N &&
	     mac_intermediate_AB_FULL_N &&
	     a_2_FULL_N &&
	     c_2_FULL_N &&
	     s1_or_s2_2_FULL_N ;
  assign c_in__h101506 = x__h101374 | y__h101375 ;
  assign c_in__h101653 = x__h101522 | y__h101523 ;
  assign c_in__h101800 = x__h101669 | y__h101670 ;
  assign c_in__h101947 = x__h101816 | y__h101817 ;
  assign c_in__h102094 = x__h101963 | y__h101964 ;
  assign c_in__h102241 = x__h102110 | y__h102111 ;
  assign c_in__h104160 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[0] &
	     intermediate_mantissa2__h102894[1] ;
  assign c_in__h104307 = x__h104176 | y__h104177 ;
  assign c_in__h104454 = x__h104323 | y__h104324 ;
  assign c_in__h104601 = x__h104470 | y__h104471 ;
  assign c_in__h104748 = x__h104617 | y__h104618 ;
  assign c_in__h104895 = x__h104764 | y__h104765 ;
  assign c_in__h105042 = x__h104911 | y__h104912 ;
  assign c_in__h105189 = x__h105058 | y__h105059 ;
  assign c_in__h105336 = x__h105205 | y__h105206 ;
  assign c_in__h105483 = x__h105352 | y__h105353 ;
  assign c_in__h105630 = x__h105499 | y__h105500 ;
  assign c_in__h105777 = x__h105646 | y__h105647 ;
  assign c_in__h105924 = x__h105793 | y__h105794 ;
  assign c_in__h106071 = x__h105940 | y__h105941 ;
  assign c_in__h106218 = x__h106087 | y__h106088 ;
  assign c_in__h106365 = x__h106234 | y__h106235 ;
  assign c_in__h106512 = x__h106381 | y__h106382 ;
  assign c_in__h106659 = x__h106528 | y__h106529 ;
  assign c_in__h106806 = x__h106675 | y__h106676 ;
  assign c_in__h106953 = x__h106822 | y__h106823 ;
  assign c_in__h107100 = x__h106969 | y__h106970 ;
  assign c_in__h107247 = x__h107116 | y__h107117 ;
  assign c_in__h107394 = x__h107263 | y__h107264 ;
  assign c_in__h109798 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[24] &
	     IF_IF_mac_intermediate_AB_first__626_BITS_30_T_ETC__q41[0] ;
  assign c_in__h109944 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[25] &
	     c_in__h109798 ;
  assign c_in__h110090 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[26] &
	     c_in__h109944 ;
  assign c_in__h110236 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[27] &
	     c_in__h110090 ;
  assign c_in__h110382 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[28] &
	     c_in__h110236 ;
  assign c_in__h110528 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[29] &
	     c_in__h110382 ;
  assign c_in__h112319 = x__h112187 | y__h112188 ;
  assign c_in__h112466 = x__h112335 | y__h112336 ;
  assign c_in__h112613 = x__h112482 | y__h112483 ;
  assign c_in__h112760 = x__h112629 | y__h112630 ;
  assign c_in__h112907 = x__h112776 | y__h112777 ;
  assign c_in__h113054 = x__h112923 | y__h112924 ;
  assign c_in__h113201 = x__h113070 | y__h113071 ;
  assign c_in__h113348 = x__h113217 | y__h113218 ;
  assign c_in__h113495 = x__h113364 | y__h113365 ;
  assign c_in__h113642 = x__h113511 | y__h113512 ;
  assign c_in__h113789 = x__h113658 | y__h113659 ;
  assign c_in__h113936 = x__h113805 | y__h113806 ;
  assign c_in__h114083 = x__h113952 | y__h113953 ;
  assign c_in__h114230 = x__h114099 | y__h114100 ;
  assign c_in__h114377 = x__h114246 | y__h114247 ;
  assign c_in__h114524 = x__h114393 | y__h114394 ;
  assign c_in__h114671 = x__h114540 | y__h114541 ;
  assign c_in__h114818 = x__h114687 | y__h114688 ;
  assign c_in__h114965 = x__h114834 | y__h114835 ;
  assign c_in__h115112 = x__h114981 | y__h114982 ;
  assign c_in__h115259 = x__h115128 | y__h115129 ;
  assign c_in__h115406 = x__h115275 | y__h115276 ;
  assign c_in__h115553 = x__h115422 | y__h115423 ;
  assign c_in__h118205 = x__h118074 | y__h118075 ;
  assign c_in__h118351 = x__h118221 | y__h118222 ;
  assign c_in__h118497 = x__h118367 | y__h118368 ;
  assign c_in__h118643 = x__h118513 | y__h118514 ;
  assign c_in__h118790 = x__h118659 | y__h118660 ;
  assign c_in__h118937 = x__h118806 | y__h118807 ;
  assign c_in__h12095 = x__h11963 | y__h11964 ;
  assign c_in__h12242 = x__h12111 | y__h12112 ;
  assign c_in__h12389 = x__h12258 | y__h12259 ;
  assign c_in__h12536 = x__h12405 | y__h12406 ;
  assign c_in__h12683 = x__h12552 | y__h12553 ;
  assign c_in__h12830 = x__h12699 | y__h12700 ;
  assign c_in__h12977 = x__h12846 | y__h12847 ;
  assign c_in__h13124 = x__h12993 | y__h12994 ;
  assign c_in__h13271 = x__h13140 | y__h13141 ;
  assign c_in__h13418 = x__h13287 | y__h13288 ;
  assign c_in__h13565 = x__h13434 | y__h13435 ;
  assign c_in__h16197 = x__h16065 | y__h16066 ;
  assign c_in__h16344 = x__h16213 | y__h16214 ;
  assign c_in__h16491 = x__h16360 | y__h16361 ;
  assign c_in__h16638 = x__h16507 | y__h16508 ;
  assign c_in__h16785 = x__h16654 | y__h16655 ;
  assign c_in__h16932 = x__h16801 | y__h16802 ;
  assign c_in__h17079 = x__h16948 | y__h16949 ;
  assign c_in__h17226 = x__h17095 | y__h17096 ;
  assign c_in__h17373 = x__h17242 | y__h17243 ;
  assign c_in__h17520 = x__h17389 | y__h17390 ;
  assign c_in__h20299 = x__h20167 | y__h20168 ;
  assign c_in__h20446 = x__h20315 | y__h20316 ;
  assign c_in__h20593 = x__h20462 | y__h20463 ;
  assign c_in__h20740 = x__h20609 | y__h20610 ;
  assign c_in__h20887 = x__h20756 | y__h20757 ;
  assign c_in__h21034 = x__h20903 | y__h20904 ;
  assign c_in__h21181 = x__h21050 | y__h21051 ;
  assign c_in__h21328 = x__h21197 | y__h21198 ;
  assign c_in__h21475 = x__h21344 | y__h21345 ;
  assign c_in__h24401 = x__h24269 | y__h24270 ;
  assign c_in__h24548 = x__h24417 | y__h24418 ;
  assign c_in__h24695 = x__h24564 | y__h24565 ;
  assign c_in__h24842 = x__h24711 | y__h24712 ;
  assign c_in__h24989 = x__h24858 | y__h24859 ;
  assign c_in__h25136 = x__h25005 | y__h25006 ;
  assign c_in__h25283 = x__h25152 | y__h25153 ;
  assign c_in__h25430 = x__h25299 | y__h25300 ;
  assign c_in__h28503 = x__h28371 | y__h28372 ;
  assign c_in__h28650 = x__h28519 | y__h28520 ;
  assign c_in__h28797 = x__h28666 | y__h28667 ;
  assign c_in__h28944 = x__h28813 | y__h28814 ;
  assign c_in__h29091 = x__h28960 | y__h28961 ;
  assign c_in__h29238 = x__h29107 | y__h29108 ;
  assign c_in__h29385 = x__h29254 | y__h29255 ;
  assign c_in__h32605 = x__h32473 | y__h32474 ;
  assign c_in__h32752 = x__h32621 | y__h32622 ;
  assign c_in__h32899 = x__h32768 | y__h32769 ;
  assign c_in__h33046 = x__h32915 | y__h32916 ;
  assign c_in__h33193 = x__h33062 | y__h33063 ;
  assign c_in__h33340 = x__h33209 | y__h33210 ;
  assign c_in__h36707 = x__h36575 | y__h36576 ;
  assign c_in__h36854 = x__h36723 | y__h36724 ;
  assign c_in__h37001 = x__h36870 | y__h36871 ;
  assign c_in__h37148 = x__h37017 | y__h37018 ;
  assign c_in__h37295 = x__h37164 | y__h37165 ;
  assign c_in__h3891 = x__h3759 | y__h3760 ;
  assign c_in__h4038 = x__h3907 | y__h3908 ;
  assign c_in__h40809 = x__h40677 | y__h40678 ;
  assign c_in__h40956 = x__h40825 | y__h40826 ;
  assign c_in__h41103 = x__h40972 | y__h40973 ;
  assign c_in__h41250 = x__h41119 | y__h41120 ;
  assign c_in__h4185 = x__h4054 | y__h4055 ;
  assign c_in__h4332 = x__h4201 | y__h4202 ;
  assign c_in__h4479 = x__h4348 | y__h4349 ;
  assign c_in__h44911 = x__h44779 | y__h44780 ;
  assign c_in__h45058 = x__h44927 | y__h44928 ;
  assign c_in__h45205 = x__h45074 | y__h45075 ;
  assign c_in__h4626 = x__h4495 | y__h4496 ;
  assign c_in__h4773 = x__h4642 | y__h4643 ;
  assign c_in__h49013 = x__h48881 | y__h48882 ;
  assign c_in__h49160 = x__h49029 | y__h49030 ;
  assign c_in__h4920 = x__h4789 | y__h4790 ;
  assign c_in__h5067 = x__h4936 | y__h4937 ;
  assign c_in__h5214 = x__h5083 | y__h5084 ;
  assign c_in__h53115 = x__h52983 | y__h52984 ;
  assign c_in__h5361 = x__h5230 | y__h5231 ;
  assign c_in__h5508 = x__h5377 | y__h5378 ;
  assign c_in__h5655 = x__h5524 | y__h5525 ;
  assign c_in__h67294 = x__h67162 | y__h67163 ;
  assign c_in__h67441 = x__h67310 | y__h67311 ;
  assign c_in__h67588 = x__h67457 | y__h67458 ;
  assign c_in__h67735 = x__h67604 | y__h67605 ;
  assign c_in__h67882 = x__h67751 | y__h67752 ;
  assign c_in__h68029 = x__h67898 | y__h67899 ;
  assign c_in__h69444 = x__h69312 | y__h69313 ;
  assign c_in__h69591 = x__h69460 | y__h69461 ;
  assign c_in__h69738 = x__h69607 | y__h69608 ;
  assign c_in__h69885 = x__h69754 | y__h69755 ;
  assign c_in__h70032 = x__h69901 | y__h69902 ;
  assign c_in__h70179 = x__h70048 | y__h70049 ;
  assign c_in__h71594 = x__h71462 | y__h71463 ;
  assign c_in__h71741 = x__h71610 | y__h71611 ;
  assign c_in__h71888 = x__h71757 | y__h71758 ;
  assign c_in__h72035 = x__h71904 | y__h71905 ;
  assign c_in__h72182 = x__h72051 | y__h72052 ;
  assign c_in__h72329 = x__h72198 | y__h72199 ;
  assign c_in__h73744 = x__h73612 | y__h73613 ;
  assign c_in__h73891 = x__h73760 | y__h73761 ;
  assign c_in__h74038 = x__h73907 | y__h73908 ;
  assign c_in__h74185 = x__h74054 | y__h74055 ;
  assign c_in__h74332 = x__h74201 | y__h74202 ;
  assign c_in__h74479 = x__h74348 | y__h74349 ;
  assign c_in__h75894 = x__h75762 | y__h75763 ;
  assign c_in__h76041 = x__h75910 | y__h75911 ;
  assign c_in__h76188 = x__h76057 | y__h76058 ;
  assign c_in__h76335 = x__h76204 | y__h76205 ;
  assign c_in__h76482 = x__h76351 | y__h76352 ;
  assign c_in__h76629 = x__h76498 | y__h76499 ;
  assign c_in__h78044 = x__h77912 | y__h77913 ;
  assign c_in__h78191 = x__h78060 | y__h78061 ;
  assign c_in__h78338 = x__h78207 | y__h78208 ;
  assign c_in__h78485 = x__h78354 | y__h78355 ;
  assign c_in__h78632 = x__h78501 | y__h78502 ;
  assign c_in__h78779 = x__h78648 | y__h78649 ;
  assign c_in__h7993 = x__h7861 | y__h7862 ;
  assign c_in__h80193 = x__h80061 | y__h80062 ;
  assign c_in__h80340 = x__h80209 | y__h80210 ;
  assign c_in__h80487 = x__h80356 | y__h80357 ;
  assign c_in__h80634 = x__h80503 | y__h80504 ;
  assign c_in__h80781 = x__h80650 | y__h80651 ;
  assign c_in__h80928 = x__h80797 | y__h80798 ;
  assign c_in__h8140 = x__h8009 | y__h8010 ;
  assign c_in__h8287 = x__h8156 | y__h8157 ;
  assign c_in__h82991 =
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[9] &
	     IF_IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_f_ETC__q38[0] ;
  assign c_in__h83137 =
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[10] &
	     c_in__h82991 ;
  assign c_in__h83283 =
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[11] &
	     c_in__h83137 ;
  assign c_in__h83429 =
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[12] &
	     c_in__h83283 ;
  assign c_in__h83575 =
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[13] &
	     c_in__h83429 ;
  assign c_in__h83721 =
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[14] &
	     c_in__h83575 ;
  assign c_in__h8434 = x__h8303 | y__h8304 ;
  assign c_in__h84966 = x__h84835 | y__h84836 ;
  assign c_in__h85112 = x__h84982 | y__h84983 ;
  assign c_in__h85258 = x__h85128 | y__h85129 ;
  assign c_in__h85404 = x__h85274 | y__h85275 ;
  assign c_in__h85550 = x__h85420 | y__h85421 ;
  assign c_in__h85696 = x__h85566 | y__h85567 ;
  assign c_in__h8581 = x__h8450 | y__h8451 ;
  assign c_in__h86958 =
	     x__h86809 &
	     IF_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_THEN_1_ETC__q4[0] ;
  assign c_in__h87104 = x__h86956 & c_in__h86958 ;
  assign c_in__h87250 = x__h87102 & c_in__h87104 ;
  assign c_in__h8728 = x__h8597 | y__h8598 ;
  assign c_in__h87396 = x__h87248 & c_in__h87250 ;
  assign c_in__h87542 = x__h87394 & c_in__h87396 ;
  assign c_in__h87688 = x__h87540 & c_in__h87542 ;
  assign c_in__h8875 = x__h8744 | y__h8745 ;
  assign c_in__h88951 =
	     x__h88802 &
	     IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_ETC__q29[0] ;
  assign c_in__h89097 = x__h88949 & c_in__h88951 ;
  assign c_in__h89243 = x__h89095 & c_in__h89097 ;
  assign c_in__h89389 = x__h89241 & c_in__h89243 ;
  assign c_in__h89535 = x__h89387 & c_in__h89389 ;
  assign c_in__h89681 = x__h89533 & c_in__h89535 ;
  assign c_in__h9022 = x__h8891 | y__h8892 ;
  assign c_in__h91073 =
	     x__h90924 &
	     IF_IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BI_ETC__q40[0] ;
  assign c_in__h91219 = x__h91071 & c_in__h91073 ;
  assign c_in__h91365 = x__h91217 & c_in__h91219 ;
  assign c_in__h91511 = x__h91363 & c_in__h91365 ;
  assign c_in__h91657 = x__h91509 & c_in__h91511 ;
  assign c_in__h9169 = x__h9038 | y__h9039 ;
  assign c_in__h91803 = x__h91655 & c_in__h91657 ;
  assign c_in__h9316 = x__h9185 | y__h9186 ;
  assign c_in__h94250 = x__h94117 | y__h94118 ;
  assign c_in__h94398 = x__h94266 | y__h94267 ;
  assign c_in__h94546 = x__h94414 | y__h94415 ;
  assign c_in__h9463 = x__h9332 | y__h9333 ;
  assign c_in__h94694 = x__h94562 | y__h94563 ;
  assign c_in__h94842 = x__h94710 | y__h94711 ;
  assign c_in__h94990 = x__h94858 | y__h94859 ;
  assign c_in__h95138 = x__h95006 | y__h95007 ;
  assign c_in__h95286 = x__h95154 | y__h95155 ;
  assign c_in__h95434 = x__h95302 | y__h95303 ;
  assign c_in__h95582 = x__h95450 | y__h95451 ;
  assign c_in__h95730 = x__h95598 | y__h95599 ;
  assign c_in__h95878 = x__h95746 | y__h95747 ;
  assign c_in__h96026 = x__h95894 | y__h95895 ;
  assign c_in__h9610 = x__h9479 | y__h9480 ;
  assign c_in__h96174 = x__h96042 | y__h96043 ;
  assign c_in__h96322 = x__h96190 | y__h96191 ;
  assign c_in__h96470 = x__h96338 | y__h96339 ;
  assign c_in__h96618 = x__h96486 | y__h96487 ;
  assign c_in__h96766 = x__h96634 | y__h96635 ;
  assign c_in__h96914 = x__h96782 | y__h96783 ;
  assign c_in__h97062 = x__h96930 | y__h96931 ;
  assign c_in__h97210 = x__h97078 | y__h97079 ;
  assign c_in__h97358 = x__h97226 | y__h97227 ;
  assign c_in__h97506 = x__h97374 | y__h97375 ;
  assign c_in__h97654 = x__h97522 | y__h97523 ;
  assign c_in__h97802 = x__h97670 | y__h97671 ;
  assign c_in__h97950 = x__h97818 | y__h97819 ;
  assign c_in__h98098 = x__h97966 | y__h97967 ;
  assign c_in__h98246 = x__h98114 | y__h98115 ;
  assign c_in__h98394 = x__h98262 | y__h98263 ;
  assign c_in__h98542 = x__h98410 | y__h98411 ;
  assign carry_out__h82359 =
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[15] &
	     c_in__h83721 ;
  assign exponent_diff__h102893 =
	     { x__h102335 ^ c_in__h102241,
	       x__h102188 ^ c_in__h102094,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2015 } ;
  assign intermediate_mantissa2__h102894 =
	     mantissa2__h100823 >> exponent_diff__h102893 ;
  assign mac_intermediate_AB_first__626_BITS_30_TO_0_92_ETC___d1928 =
	     mac_intermediate_AB_D_OUT[30:0] <= c_2_D_OUT[30:0] ;
  assign mac_intermediate_AB_first__626_BIT_11_727_XOR__ETC___d1915 =
	     { x__h95677 ^ c_in__h95582,
	       x__h95529 ^ c_in__h95434,
	       mac_intermediate_AB_first__626_BIT_9_715_XOR_c_ETC___d1914 } ;
  assign mac_intermediate_AB_first__626_BIT_13_739_XOR__ETC___d1916 =
	     { x__h95973 ^ c_in__h95878,
	       x__h95825 ^ c_in__h95730,
	       mac_intermediate_AB_first__626_BIT_11_727_XOR__ETC___d1915 } ;
  assign mac_intermediate_AB_first__626_BIT_15_751_XOR__ETC___d1917 =
	     { x__h96269 ^ c_in__h96174,
	       x__h96121 ^ c_in__h96026,
	       mac_intermediate_AB_first__626_BIT_13_739_XOR__ETC___d1916 } ;
  assign mac_intermediate_AB_first__626_BIT_17_763_XOR__ETC___d1918 =
	     { x__h96565 ^ c_in__h96470,
	       x__h96417 ^ c_in__h96322,
	       mac_intermediate_AB_first__626_BIT_15_751_XOR__ETC___d1917 } ;
  assign mac_intermediate_AB_first__626_BIT_19_775_XOR__ETC___d1919 =
	     { x__h96861 ^ c_in__h96766,
	       x__h96713 ^ c_in__h96618,
	       mac_intermediate_AB_first__626_BIT_17_763_XOR__ETC___d1918 } ;
  assign mac_intermediate_AB_first__626_BIT_1_667_XOR_c_ETC___d1910 =
	     { x__h94197 ^
	       IF_mac_intermediate_ABD_OUT_BIT_0_AND_c_2D_O_ETC__q2[0],
	       IF_mac_intermediate_ABD_OUT_BIT_0_XOR_c_2D_O_ETC__q71[0] } ;
  assign mac_intermediate_AB_first__626_BIT_21_787_XOR__ETC___d1920 =
	     { x__h97157 ^ c_in__h97062,
	       x__h97009 ^ c_in__h96914,
	       mac_intermediate_AB_first__626_BIT_19_775_XOR__ETC___d1919 } ;
  assign mac_intermediate_AB_first__626_BIT_23_799_XOR__ETC___d1921 =
	     { x__h97453 ^ c_in__h97358,
	       x__h97305 ^ c_in__h97210,
	       mac_intermediate_AB_first__626_BIT_21_787_XOR__ETC___d1920 } ;
  assign mac_intermediate_AB_first__626_BIT_25_811_XOR__ETC___d1922 =
	     { x__h97749 ^ c_in__h97654,
	       x__h97601 ^ c_in__h97506,
	       mac_intermediate_AB_first__626_BIT_23_799_XOR__ETC___d1921 } ;
  assign mac_intermediate_AB_first__626_BIT_27_823_XOR__ETC___d1923 =
	     { x__h98045 ^ c_in__h97950,
	       x__h97897 ^ c_in__h97802,
	       mac_intermediate_AB_first__626_BIT_25_811_XOR__ETC___d1922 } ;
  assign mac_intermediate_AB_first__626_BIT_29_835_XOR__ETC___d1924 =
	     { x__h98341 ^ c_in__h98246,
	       x__h98193 ^ c_in__h98098,
	       mac_intermediate_AB_first__626_BIT_27_823_XOR__ETC___d1923 } ;
  assign mac_intermediate_AB_first__626_BIT_31_627_XOR__ETC___d1925 =
	     { x__h98637 ^ c_in__h98542,
	       x__h98489 ^ c_in__h98394,
	       mac_intermediate_AB_first__626_BIT_29_835_XOR__ETC___d1924 } ;
  assign mac_intermediate_AB_first__626_BIT_3_679_XOR_c_ETC___d1911 =
	     { x__h94493 ^ c_in__h94398,
	       x__h94345 ^ c_in__h94250,
	       mac_intermediate_AB_first__626_BIT_1_667_XOR_c_ETC___d1910 } ;
  assign mac_intermediate_AB_first__626_BIT_5_691_XOR_c_ETC___d1912 =
	     { x__h94789 ^ c_in__h94694,
	       x__h94641 ^ c_in__h94546,
	       mac_intermediate_AB_first__626_BIT_3_679_XOR_c_ETC___d1911 } ;
  assign mac_intermediate_AB_first__626_BIT_7_703_XOR_c_ETC___d1913 =
	     { x__h95085 ^ c_in__h94990,
	       x__h94937 ^ c_in__h94842,
	       mac_intermediate_AB_first__626_BIT_5_691_XOR_c_ETC___d1912 } ;
  assign mac_intermediate_AB_first__626_BIT_9_715_XOR_c_ETC___d1914 =
	     { x__h95381 ^ c_in__h95286,
	       x__h95233 ^ c_in__h95138,
	       mac_intermediate_AB_first__626_BIT_7_703_XOR_c_ETC___d1913 } ;
  assign mantissa1__h65650 = { a_1_D_OUT[14:7] != 8'd0, a_1_D_OUT[6:0] } ;
  assign mantissa2__h100823 =
	     { IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1931[30:23] !=
	       8'd0,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1931[22:0],
	       1'b0 } ;
  assign op1__h1473 =
	     { {8{a_1D_OUT_BITS_7_TO_0__q5[7]}}, a_1D_OUT_BITS_7_TO_0__q5 } ;
  assign output_exponent__h92454 =
	     { x__h91896 ^ c_in__h91803,
	       x__h91655 ^ c_in__h91657,
	       a_1_first__6_BIT_12_001_XOR_b_1_first__2_BIT_1_ETC___d1589 } ;
  assign output_mantissa__h92455 = { x__h92521, 8'd0 } ;
  assign output_sign__h65647 = a_1_D_OUT[15] ^ b_1_D_OUT[15] ;
  assign spliced_bits__h119644 =
	     { x__h119030 ^ c_in__h118937,
	       x__h118883 ^ c_in__h118790,
	       INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2375 } ;
  assign spliced_bits__h119880 =
	     { IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[30] ^
	       c_in__h110528,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[29] ^
	       c_in__h110382,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[28] ^
	       c_in__h110236,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[27] ^
	       c_in__h110090,
	       IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2564 } ;
  assign sub_mantissa_shift__h117327 =
	     ({ NOT_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2185,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2187,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2189,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2191,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2193,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2195,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2197,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2199,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2201,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2203,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2205,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2207,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2209,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2211,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2213,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2215,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2217,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2219,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2221,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2223,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2225,
		IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d2236 } ==
	      25'd0) ?
	       5'd25 :
	       (NOT_IF_mac_intermediate_AB_first__626_BITS_30__ETC___d2185 ?
		  5'd0 :
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__626__ETC___d2399) ;
  assign temp_val_BIT_7___h82778 = x__h80944 | y__h80945 ;
  assign temp_val__h81617 =
	     { temp_val_BIT_7___h82778,
	       IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1512 } ;
  assign v__h1470 =
	     { IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_15_ETC__q66[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_14_ETC__q67[0],
	       IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_ETC___d956 } ;
  assign v__h65624 =
	     { output_sign__h65647,
	       output_exponent__h92454,
	       output_mantissa__h92455 } ;
  assign v__h65655 =
	     { temp_val__h81617,
	       IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC___d1541 } ;
  assign x__h101164 =
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[0] |
	     y__h101167 ;
  assign x__h101374 = x__h101376 | y__h101377 ;
  assign x__h101376 =
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[1] &
	     IF_x01164_OR_IF_mac_intermediate_AB_first__626_ETC__q43[0] ;
  assign x__h101453 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[24] ^
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[1] ;
  assign x__h101522 = x__h101524 | y__h101525 ;
  assign x__h101524 =
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[2] &
	     c_in__h101506 ;
  assign x__h101600 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[25] ^
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[2] ;
  assign x__h101669 = x__h101671 | y__h101672 ;
  assign x__h101671 =
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[3] &
	     c_in__h101653 ;
  assign x__h101747 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[26] ^
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[3] ;
  assign x__h101816 = x__h101818 | y__h101819 ;
  assign x__h101818 =
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[4] &
	     c_in__h101800 ;
  assign x__h101894 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[27] ^
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[4] ;
  assign x__h101963 = x__h101965 | y__h101966 ;
  assign x__h101965 =
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[5] &
	     c_in__h101947 ;
  assign x__h102041 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[28] ^
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[5] ;
  assign x__h102110 = x__h102112 | y__h102113 ;
  assign x__h102112 =
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[6] &
	     c_in__h102094 ;
  assign x__h102188 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[29] ^
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[6] ;
  assign x__h102335 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[30] ^
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[7] ;
  assign x__h104107 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[0] ^
	     intermediate_mantissa2__h102894[1] ;
  assign x__h104176 = x__h104178 | y__h104179 ;
  assign x__h104178 = intermediate_mantissa2__h102894[2] & c_in__h104160 ;
  assign x__h104254 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[1] ^
	     intermediate_mantissa2__h102894[2] ;
  assign x__h104323 = x__h104325 | y__h104326 ;
  assign x__h104325 = intermediate_mantissa2__h102894[3] & c_in__h104307 ;
  assign x__h104401 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[2] ^
	     intermediate_mantissa2__h102894[3] ;
  assign x__h104470 = x__h104472 | y__h104473 ;
  assign x__h104472 = intermediate_mantissa2__h102894[4] & c_in__h104454 ;
  assign x__h104548 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[3] ^
	     intermediate_mantissa2__h102894[4] ;
  assign x__h104617 = x__h104619 | y__h104620 ;
  assign x__h104619 = intermediate_mantissa2__h102894[5] & c_in__h104601 ;
  assign x__h104695 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[4] ^
	     intermediate_mantissa2__h102894[5] ;
  assign x__h104764 = x__h104766 | y__h104767 ;
  assign x__h104766 = intermediate_mantissa2__h102894[6] & c_in__h104748 ;
  assign x__h104842 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[5] ^
	     intermediate_mantissa2__h102894[6] ;
  assign x__h104911 = x__h104913 | y__h104914 ;
  assign x__h104913 = intermediate_mantissa2__h102894[7] & c_in__h104895 ;
  assign x__h104989 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[6] ^
	     intermediate_mantissa2__h102894[7] ;
  assign x__h105058 = x__h105060 | y__h105061 ;
  assign x__h105060 = intermediate_mantissa2__h102894[8] & c_in__h105042 ;
  assign x__h105136 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[7] ^
	     intermediate_mantissa2__h102894[8] ;
  assign x__h105205 = x__h105207 | y__h105208 ;
  assign x__h105207 = intermediate_mantissa2__h102894[9] & c_in__h105189 ;
  assign x__h105283 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[8] ^
	     intermediate_mantissa2__h102894[9] ;
  assign x__h105352 = x__h105354 | y__h105355 ;
  assign x__h105354 = intermediate_mantissa2__h102894[10] & c_in__h105336 ;
  assign x__h105430 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[9] ^
	     intermediate_mantissa2__h102894[10] ;
  assign x__h105499 = x__h105501 | y__h105502 ;
  assign x__h105501 = intermediate_mantissa2__h102894[11] & c_in__h105483 ;
  assign x__h105577 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[10] ^
	     intermediate_mantissa2__h102894[11] ;
  assign x__h105646 = x__h105648 | y__h105649 ;
  assign x__h105648 = intermediate_mantissa2__h102894[12] & c_in__h105630 ;
  assign x__h105724 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[11] ^
	     intermediate_mantissa2__h102894[12] ;
  assign x__h105793 = x__h105795 | y__h105796 ;
  assign x__h105795 = intermediate_mantissa2__h102894[13] & c_in__h105777 ;
  assign x__h105871 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[12] ^
	     intermediate_mantissa2__h102894[13] ;
  assign x__h105940 = x__h105942 | y__h105943 ;
  assign x__h105942 = intermediate_mantissa2__h102894[14] & c_in__h105924 ;
  assign x__h106018 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[13] ^
	     intermediate_mantissa2__h102894[14] ;
  assign x__h106087 = x__h106089 | y__h106090 ;
  assign x__h106089 = intermediate_mantissa2__h102894[15] & c_in__h106071 ;
  assign x__h106165 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[14] ^
	     intermediate_mantissa2__h102894[15] ;
  assign x__h106234 = x__h106236 | y__h106237 ;
  assign x__h106236 = intermediate_mantissa2__h102894[16] & c_in__h106218 ;
  assign x__h106312 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[15] ^
	     intermediate_mantissa2__h102894[16] ;
  assign x__h106381 = x__h106383 | y__h106384 ;
  assign x__h106383 = intermediate_mantissa2__h102894[17] & c_in__h106365 ;
  assign x__h106459 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[16] ^
	     intermediate_mantissa2__h102894[17] ;
  assign x__h106528 = x__h106530 | y__h106531 ;
  assign x__h106530 = intermediate_mantissa2__h102894[18] & c_in__h106512 ;
  assign x__h106606 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[17] ^
	     intermediate_mantissa2__h102894[18] ;
  assign x__h106675 = x__h106677 | y__h106678 ;
  assign x__h106677 = intermediate_mantissa2__h102894[19] & c_in__h106659 ;
  assign x__h106753 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[18] ^
	     intermediate_mantissa2__h102894[19] ;
  assign x__h106822 = x__h106824 | y__h106825 ;
  assign x__h106824 = intermediate_mantissa2__h102894[20] & c_in__h106806 ;
  assign x__h106900 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[19] ^
	     intermediate_mantissa2__h102894[20] ;
  assign x__h106969 = x__h106971 | y__h106972 ;
  assign x__h106971 = intermediate_mantissa2__h102894[21] & c_in__h106953 ;
  assign x__h107047 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[20] ^
	     intermediate_mantissa2__h102894[21] ;
  assign x__h107116 = x__h107118 | y__h107119 ;
  assign x__h107118 = intermediate_mantissa2__h102894[22] & c_in__h107100 ;
  assign x__h107194 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[21] ^
	     intermediate_mantissa2__h102894[22] ;
  assign x__h107263 = x__h107265 | y__h107266 ;
  assign x__h107265 = intermediate_mantissa2__h102894[23] & c_in__h107247 ;
  assign x__h107341 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[22] ^
	     intermediate_mantissa2__h102894[23] ;
  assign x__h107410 = x__h107412 | y__h107413 ;
  assign x__h107412 = intermediate_mantissa2__h102894[24] & c_in__h107394 ;
  assign x__h107488 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[30:23] !=
	     8'd0 ^
	     intermediate_mantissa2__h102894[24] ;
  assign x__h112187 = x__h112189 | y__h112190 ;
  assign x__h112189 =
	     INV_intermediate_mantissa202894__q45[1] &
	     IF_INV_intermediate_mantissa2028945_BIT_0_THEN_ETC__q46[0] ;
  assign x__h112266 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[0] ^
	     INV_intermediate_mantissa202894__q45[1] ;
  assign x__h112335 = x__h112337 | y__h112338 ;
  assign x__h112337 =
	     INV_intermediate_mantissa202894__q45[2] & c_in__h112319 ;
  assign x__h112413 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[1] ^
	     INV_intermediate_mantissa202894__q45[2] ;
  assign x__h112482 = x__h112484 | y__h112485 ;
  assign x__h112484 =
	     INV_intermediate_mantissa202894__q45[3] & c_in__h112466 ;
  assign x__h112560 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[2] ^
	     INV_intermediate_mantissa202894__q45[3] ;
  assign x__h112629 = x__h112631 | y__h112632 ;
  assign x__h112631 =
	     INV_intermediate_mantissa202894__q45[4] & c_in__h112613 ;
  assign x__h112707 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[3] ^
	     INV_intermediate_mantissa202894__q45[4] ;
  assign x__h112776 = x__h112778 | y__h112779 ;
  assign x__h112778 =
	     INV_intermediate_mantissa202894__q45[5] & c_in__h112760 ;
  assign x__h112854 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[4] ^
	     INV_intermediate_mantissa202894__q45[5] ;
  assign x__h112923 = x__h112925 | y__h112926 ;
  assign x__h112925 =
	     INV_intermediate_mantissa202894__q45[6] & c_in__h112907 ;
  assign x__h113001 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[5] ^
	     INV_intermediate_mantissa202894__q45[6] ;
  assign x__h113070 = x__h113072 | y__h113073 ;
  assign x__h113072 =
	     INV_intermediate_mantissa202894__q45[7] & c_in__h113054 ;
  assign x__h113148 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[6] ^
	     INV_intermediate_mantissa202894__q45[7] ;
  assign x__h113217 = x__h113219 | y__h113220 ;
  assign x__h113219 =
	     INV_intermediate_mantissa202894__q45[8] & c_in__h113201 ;
  assign x__h113295 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[7] ^
	     INV_intermediate_mantissa202894__q45[8] ;
  assign x__h113364 = x__h113366 | y__h113367 ;
  assign x__h113366 =
	     INV_intermediate_mantissa202894__q45[9] & c_in__h113348 ;
  assign x__h113442 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[8] ^
	     INV_intermediate_mantissa202894__q45[9] ;
  assign x__h113511 = x__h113513 | y__h113514 ;
  assign x__h113513 =
	     INV_intermediate_mantissa202894__q45[10] & c_in__h113495 ;
  assign x__h113589 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[9] ^
	     INV_intermediate_mantissa202894__q45[10] ;
  assign x__h113658 = x__h113660 | y__h113661 ;
  assign x__h113660 =
	     INV_intermediate_mantissa202894__q45[11] & c_in__h113642 ;
  assign x__h113736 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[10] ^
	     INV_intermediate_mantissa202894__q45[11] ;
  assign x__h113805 = x__h113807 | y__h113808 ;
  assign x__h113807 =
	     INV_intermediate_mantissa202894__q45[12] & c_in__h113789 ;
  assign x__h113883 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[11] ^
	     INV_intermediate_mantissa202894__q45[12] ;
  assign x__h113952 = x__h113954 | y__h113955 ;
  assign x__h113954 =
	     INV_intermediate_mantissa202894__q45[13] & c_in__h113936 ;
  assign x__h114030 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[12] ^
	     INV_intermediate_mantissa202894__q45[13] ;
  assign x__h114099 = x__h114101 | y__h114102 ;
  assign x__h114101 =
	     INV_intermediate_mantissa202894__q45[14] & c_in__h114083 ;
  assign x__h114177 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[13] ^
	     INV_intermediate_mantissa202894__q45[14] ;
  assign x__h114246 = x__h114248 | y__h114249 ;
  assign x__h114248 =
	     INV_intermediate_mantissa202894__q45[15] & c_in__h114230 ;
  assign x__h114324 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[14] ^
	     INV_intermediate_mantissa202894__q45[15] ;
  assign x__h114393 = x__h114395 | y__h114396 ;
  assign x__h114395 =
	     INV_intermediate_mantissa202894__q45[16] & c_in__h114377 ;
  assign x__h114471 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[15] ^
	     INV_intermediate_mantissa202894__q45[16] ;
  assign x__h114540 = x__h114542 | y__h114543 ;
  assign x__h114542 =
	     INV_intermediate_mantissa202894__q45[17] & c_in__h114524 ;
  assign x__h114618 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[16] ^
	     INV_intermediate_mantissa202894__q45[17] ;
  assign x__h114687 = x__h114689 | y__h114690 ;
  assign x__h114689 =
	     INV_intermediate_mantissa202894__q45[18] & c_in__h114671 ;
  assign x__h114765 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[17] ^
	     INV_intermediate_mantissa202894__q45[18] ;
  assign x__h114834 = x__h114836 | y__h114837 ;
  assign x__h114836 =
	     INV_intermediate_mantissa202894__q45[19] & c_in__h114818 ;
  assign x__h114912 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[18] ^
	     INV_intermediate_mantissa202894__q45[19] ;
  assign x__h114981 = x__h114983 | y__h114984 ;
  assign x__h114983 =
	     INV_intermediate_mantissa202894__q45[20] & c_in__h114965 ;
  assign x__h115059 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[19] ^
	     INV_intermediate_mantissa202894__q45[20] ;
  assign x__h115128 = x__h115130 | y__h115131 ;
  assign x__h115130 =
	     INV_intermediate_mantissa202894__q45[21] & c_in__h115112 ;
  assign x__h115206 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[20] ^
	     INV_intermediate_mantissa202894__q45[21] ;
  assign x__h115275 = x__h115277 | y__h115278 ;
  assign x__h115277 =
	     INV_intermediate_mantissa202894__q45[22] & c_in__h115259 ;
  assign x__h115353 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[21] ^
	     INV_intermediate_mantissa202894__q45[22] ;
  assign x__h115422 = x__h115424 | y__h115425 ;
  assign x__h115424 =
	     INV_intermediate_mantissa202894__q45[23] & c_in__h115406 ;
  assign x__h115500 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[22] ^
	     INV_intermediate_mantissa202894__q45[23] ;
  assign x__h115647 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[30:23] !=
	     8'd0 ^
	     INV_intermediate_mantissa202894__q45[24] ;
  assign x__h117670 =
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[0] |
	     y__h117673 ;
  assign x__h118074 = x__h118076 | y__h118077 ;
  assign x__h118076 =
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[1] &
	     IF_x17670_OR_IF_mac_intermediate_AB_first__626_ETC__q48[0] ;
  assign x__h118152 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[24] ^
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[1] ;
  assign x__h118221 = x__h118223 | y__h118224 ;
  assign x__h118223 =
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[2] &
	     c_in__h118205 ;
  assign x__h118298 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[25] ^
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[2] ;
  assign x__h118367 = x__h118369 | y__h118370 ;
  assign x__h118369 =
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[3] &
	     c_in__h118351 ;
  assign x__h118444 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[26] ^
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[3] ;
  assign x__h118513 = x__h118515 | y__h118516 ;
  assign x__h118515 =
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[4] &
	     c_in__h118497 ;
  assign x__h118590 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[27] ^
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[4] ;
  assign x__h118659 =
	     c_in__h118643 |
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[28] ;
  assign x__h118736 =
	     ~IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[28] ;
  assign x__h118806 =
	     c_in__h118790 |
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[29] ;
  assign x__h118883 =
	     ~IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[29] ;
  assign x__h119030 =
	     ~IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[30] ;
  assign x__h11963 = x__h11965 | y__h11966 ;
  assign x__h11965 =
	     y__h11946 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3__ETC__q9[0] ;
  assign x__h12042 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[1] ^
	     y__h11946 ;
  assign x__h12111 = x__h12113 | y__h12114 ;
  assign x__h12113 = y__h12094 & c_in__h12095 ;
  assign x__h12189 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[2] ^
	     y__h12094 ;
  assign x__h12258 = x__h12260 | y__h12261 ;
  assign x__h12260 = y__h12241 & c_in__h12242 ;
  assign x__h12336 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[3] ^
	     y__h12241 ;
  assign x__h12405 = x__h12407 | y__h12408 ;
  assign x__h12407 = y__h12388 & c_in__h12389 ;
  assign x__h12483 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[4] ^
	     y__h12388 ;
  assign x__h12552 = x__h12554 | y__h12555 ;
  assign x__h12554 = y__h12535 & c_in__h12536 ;
  assign x__h12630 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[5] ^
	     y__h12535 ;
  assign x__h12699 = x__h12701 | y__h12702 ;
  assign x__h12701 = y__h12682 & c_in__h12683 ;
  assign x__h12777 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[6] ^
	     y__h12682 ;
  assign x__h12846 = x__h12848 | y__h12849 ;
  assign x__h12848 = y__h12829 & c_in__h12830 ;
  assign x__h12924 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[7] ^
	     y__h12829 ;
  assign x__h12993 = x__h12995 | y__h12996 ;
  assign x__h12995 = y__h12976 & c_in__h12977 ;
  assign x__h13071 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[8] ^
	     y__h12976 ;
  assign x__h13140 = x__h13142 | y__h13143 ;
  assign x__h13142 = y__h13123 & c_in__h13124 ;
  assign x__h13218 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[9] ^
	     y__h13123 ;
  assign x__h13287 = x__h13289 | y__h13290 ;
  assign x__h13289 = y__h13270 & c_in__h13271 ;
  assign x__h13365 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[10] ^
	     y__h13270 ;
  assign x__h13434 = x__h13436 | y__h13437 ;
  assign x__h13436 = y__h13417 & c_in__h13418 ;
  assign x__h13512 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[11] ^
	     y__h13417 ;
  assign x__h13659 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[12] ^
	     y__h13564 ;
  assign x__h16065 = x__h16067 | y__h16068 ;
  assign x__h16067 =
	     y__h16048 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4__ETC__q10[0] ;
  assign x__h16144 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[1] ^
	     y__h16048 ;
  assign x__h16213 = x__h16215 | y__h16216 ;
  assign x__h16215 = y__h16196 & c_in__h16197 ;
  assign x__h16291 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[2] ^
	     y__h16196 ;
  assign x__h16360 = x__h16362 | y__h16363 ;
  assign x__h16362 = y__h16343 & c_in__h16344 ;
  assign x__h16438 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[3] ^
	     y__h16343 ;
  assign x__h16507 = x__h16509 | y__h16510 ;
  assign x__h16509 = y__h16490 & c_in__h16491 ;
  assign x__h16585 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[4] ^
	     y__h16490 ;
  assign x__h16654 = x__h16656 | y__h16657 ;
  assign x__h16656 = y__h16637 & c_in__h16638 ;
  assign x__h16732 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[5] ^
	     y__h16637 ;
  assign x__h16801 = x__h16803 | y__h16804 ;
  assign x__h16803 = y__h16784 & c_in__h16785 ;
  assign x__h16879 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[6] ^
	     y__h16784 ;
  assign x__h16948 = x__h16950 | y__h16951 ;
  assign x__h16950 = y__h16931 & c_in__h16932 ;
  assign x__h17026 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[7] ^
	     y__h16931 ;
  assign x__h17095 = x__h17097 | y__h17098 ;
  assign x__h17097 = y__h17078 & c_in__h17079 ;
  assign x__h17173 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[8] ^
	     y__h17078 ;
  assign x__h17242 = x__h17244 | y__h17245 ;
  assign x__h17244 = y__h17225 & c_in__h17226 ;
  assign x__h17320 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[9] ^
	     y__h17225 ;
  assign x__h17389 = x__h17391 | y__h17392 ;
  assign x__h17391 = y__h17372 & c_in__h17373 ;
  assign x__h17467 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[10] ^
	     y__h17372 ;
  assign x__h17614 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[11] ^
	     y__h17519 ;
  assign x__h20167 = x__h20169 | y__h20170 ;
  assign x__h20169 =
	     y__h20150 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5__ETC__q11[0] ;
  assign x__h20246 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[1] ^
	     y__h20150 ;
  assign x__h20315 = x__h20317 | y__h20318 ;
  assign x__h20317 = y__h20298 & c_in__h20299 ;
  assign x__h20393 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[2] ^
	     y__h20298 ;
  assign x__h20462 = x__h20464 | y__h20465 ;
  assign x__h20464 = y__h20445 & c_in__h20446 ;
  assign x__h20540 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[3] ^
	     y__h20445 ;
  assign x__h20609 = x__h20611 | y__h20612 ;
  assign x__h20611 = y__h20592 & c_in__h20593 ;
  assign x__h20687 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[4] ^
	     y__h20592 ;
  assign x__h20756 = x__h20758 | y__h20759 ;
  assign x__h20758 = y__h20739 & c_in__h20740 ;
  assign x__h20834 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[5] ^
	     y__h20739 ;
  assign x__h20903 = x__h20905 | y__h20906 ;
  assign x__h20905 = y__h20886 & c_in__h20887 ;
  assign x__h20981 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[6] ^
	     y__h20886 ;
  assign x__h21050 = x__h21052 | y__h21053 ;
  assign x__h21052 = y__h21033 & c_in__h21034 ;
  assign x__h21128 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[7] ^
	     y__h21033 ;
  assign x__h21197 = x__h21199 | y__h21200 ;
  assign x__h21199 = y__h21180 & c_in__h21181 ;
  assign x__h21275 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[8] ^
	     y__h21180 ;
  assign x__h21344 = x__h21346 | y__h21347 ;
  assign x__h21346 = y__h21327 & c_in__h21328 ;
  assign x__h21422 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[9] ^
	     y__h21327 ;
  assign x__h21569 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[10] ^
	     y__h21474 ;
  assign x__h24269 = x__h24271 | y__h24272 ;
  assign x__h24271 =
	     y__h24252 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6__ETC__q12[0] ;
  assign x__h24348 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[1] ^
	     y__h24252 ;
  assign x__h24417 = x__h24419 | y__h24420 ;
  assign x__h24419 = y__h24400 & c_in__h24401 ;
  assign x__h24495 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[2] ^
	     y__h24400 ;
  assign x__h24564 = x__h24566 | y__h24567 ;
  assign x__h24566 = y__h24547 & c_in__h24548 ;
  assign x__h24642 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[3] ^
	     y__h24547 ;
  assign x__h24711 = x__h24713 | y__h24714 ;
  assign x__h24713 = y__h24694 & c_in__h24695 ;
  assign x__h24789 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[4] ^
	     y__h24694 ;
  assign x__h24858 = x__h24860 | y__h24861 ;
  assign x__h24860 = y__h24841 & c_in__h24842 ;
  assign x__h24936 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[5] ^
	     y__h24841 ;
  assign x__h25005 = x__h25007 | y__h25008 ;
  assign x__h25007 = y__h24988 & c_in__h24989 ;
  assign x__h25083 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[6] ^
	     y__h24988 ;
  assign x__h25152 = x__h25154 | y__h25155 ;
  assign x__h25154 = y__h25135 & c_in__h25136 ;
  assign x__h25230 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[7] ^
	     y__h25135 ;
  assign x__h25299 = x__h25301 | y__h25302 ;
  assign x__h25301 = y__h25282 & c_in__h25283 ;
  assign x__h25377 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[8] ^
	     y__h25282 ;
  assign x__h25524 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[9] ^
	     y__h25429 ;
  assign x__h28371 = x__h28373 | y__h28374 ;
  assign x__h28373 =
	     y__h28354 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7__ETC__q13[0] ;
  assign x__h28450 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[1] ^
	     y__h28354 ;
  assign x__h28519 = x__h28521 | y__h28522 ;
  assign x__h28521 = y__h28502 & c_in__h28503 ;
  assign x__h28597 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[2] ^
	     y__h28502 ;
  assign x__h28666 = x__h28668 | y__h28669 ;
  assign x__h28668 = y__h28649 & c_in__h28650 ;
  assign x__h28744 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[3] ^
	     y__h28649 ;
  assign x__h28813 = x__h28815 | y__h28816 ;
  assign x__h28815 = y__h28796 & c_in__h28797 ;
  assign x__h28891 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[4] ^
	     y__h28796 ;
  assign x__h28960 = x__h28962 | y__h28963 ;
  assign x__h28962 = y__h28943 & c_in__h28944 ;
  assign x__h29038 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[5] ^
	     y__h28943 ;
  assign x__h29107 = x__h29109 | y__h29110 ;
  assign x__h29109 = y__h29090 & c_in__h29091 ;
  assign x__h29185 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[6] ^
	     y__h29090 ;
  assign x__h29254 = x__h29256 | y__h29257 ;
  assign x__h29256 = y__h29237 & c_in__h29238 ;
  assign x__h29332 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[7] ^
	     y__h29237 ;
  assign x__h29479 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[8] ^
	     y__h29384 ;
  assign x__h32473 = x__h32475 | y__h32476 ;
  assign x__h32475 =
	     y__h32456 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8__ETC__q14[0] ;
  assign x__h32552 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[1] ^
	     y__h32456 ;
  assign x__h32621 = x__h32623 | y__h32624 ;
  assign x__h32623 = y__h32604 & c_in__h32605 ;
  assign x__h32699 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[2] ^
	     y__h32604 ;
  assign x__h32768 = x__h32770 | y__h32771 ;
  assign x__h32770 = y__h32751 & c_in__h32752 ;
  assign x__h32846 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[3] ^
	     y__h32751 ;
  assign x__h32915 = x__h32917 | y__h32918 ;
  assign x__h32917 = y__h32898 & c_in__h32899 ;
  assign x__h32993 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[4] ^
	     y__h32898 ;
  assign x__h33062 = x__h33064 | y__h33065 ;
  assign x__h33064 = y__h33045 & c_in__h33046 ;
  assign x__h33140 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[5] ^
	     y__h33045 ;
  assign x__h33209 = x__h33211 | y__h33212 ;
  assign x__h33211 = y__h33192 & c_in__h33193 ;
  assign x__h33287 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[6] ^
	     y__h33192 ;
  assign x__h33434 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[7] ^
	     y__h33339 ;
  assign x__h36575 = x__h36577 | y__h36578 ;
  assign x__h36577 =
	     y__h36558 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9__ETC__q15[0] ;
  assign x__h36654 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[1] ^
	     y__h36558 ;
  assign x__h36723 = x__h36725 | y__h36726 ;
  assign x__h36725 = y__h36706 & c_in__h36707 ;
  assign x__h36801 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[2] ^
	     y__h36706 ;
  assign x__h36870 = x__h36872 | y__h36873 ;
  assign x__h36872 = y__h36853 & c_in__h36854 ;
  assign x__h36948 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[3] ^
	     y__h36853 ;
  assign x__h37017 = x__h37019 | y__h37020 ;
  assign x__h37019 = y__h37000 & c_in__h37001 ;
  assign x__h37095 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[4] ^
	     y__h37000 ;
  assign x__h37164 = x__h37166 | y__h37167 ;
  assign x__h37166 = y__h37147 & c_in__h37148 ;
  assign x__h37242 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[5] ^
	     y__h37147 ;
  assign x__h37389 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[6] ^
	     y__h37294 ;
  assign x__h3759 = x__h3761 | y__h3762 ;
  assign x__h3761 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[2] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1__ETC__q7[0] ;
  assign x__h3838 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[1] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[2] ;
  assign x__h3907 = x__h3909 | y__h3910 ;
  assign x__h3909 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[3] &
	     c_in__h3891 ;
  assign x__h3985 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[2] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[3] ;
  assign x__h4054 = x__h4056 | y__h4057 ;
  assign x__h4056 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[4] &
	     c_in__h4038 ;
  assign x__h40677 = x__h40679 | y__h40680 ;
  assign x__h40679 =
	     y__h40660 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_ETC__q16[0] ;
  assign x__h40756 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[1] ^
	     y__h40660 ;
  assign x__h40825 = x__h40827 | y__h40828 ;
  assign x__h40827 = y__h40808 & c_in__h40809 ;
  assign x__h40903 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[2] ^
	     y__h40808 ;
  assign x__h40972 = x__h40974 | y__h40975 ;
  assign x__h40974 = y__h40955 & c_in__h40956 ;
  assign x__h41050 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[3] ^
	     y__h40955 ;
  assign x__h41119 = x__h41121 | y__h41122 ;
  assign x__h41121 = y__h41102 & c_in__h41103 ;
  assign x__h41197 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[4] ^
	     y__h41102 ;
  assign x__h4132 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[3] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[4] ;
  assign x__h41344 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[5] ^
	     y__h41249 ;
  assign x__h4201 = x__h4203 | y__h4204 ;
  assign x__h4203 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[5] &
	     c_in__h4185 ;
  assign x__h4279 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[4] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[5] ;
  assign x__h4348 = x__h4350 | y__h4351 ;
  assign x__h4350 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[6] &
	     c_in__h4332 ;
  assign x__h4426 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[5] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[6] ;
  assign x__h44779 = x__h44781 | y__h44782 ;
  assign x__h44781 =
	     y__h44762 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_ETC__q17[0] ;
  assign x__h44858 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[1] ^
	     y__h44762 ;
  assign x__h44927 = x__h44929 | y__h44930 ;
  assign x__h44929 = y__h44910 & c_in__h44911 ;
  assign x__h4495 = x__h4497 | y__h4498 ;
  assign x__h4497 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[7] &
	     c_in__h4479 ;
  assign x__h45005 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[2] ^
	     y__h44910 ;
  assign x__h45074 = x__h45076 | y__h45077 ;
  assign x__h45076 = y__h45057 & c_in__h45058 ;
  assign x__h45152 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[3] ^
	     y__h45057 ;
  assign x__h45299 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[4] ^
	     y__h45204 ;
  assign x__h4573 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[6] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[7] ;
  assign x__h4642 = x__h4644 | y__h4645 ;
  assign x__h4644 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[8] &
	     c_in__h4626 ;
  assign x__h4720 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[7] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[8] ;
  assign x__h4789 = x__h4791 | y__h4792 ;
  assign x__h4791 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[9] &
	     c_in__h4773 ;
  assign x__h4867 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[8] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[9] ;
  assign x__h48881 = x__h48883 | y__h48884 ;
  assign x__h48883 =
	     y__h48864 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_ETC__q18[0] ;
  assign x__h48960 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_7__ETC___d38[1] ^
	     y__h48864 ;
  assign x__h49029 = x__h49031 | y__h49032 ;
  assign x__h49031 = y__h49012 & c_in__h49013 ;
  assign x__h49107 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_7__ETC___d38[2] ^
	     y__h49012 ;
  assign x__h49254 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_7__ETC___d38[3] ^
	     y__h49159 ;
  assign x__h4936 = x__h4938 | y__h4939 ;
  assign x__h4938 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[10] &
	     c_in__h4920 ;
  assign x__h5014 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[9] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[10] ;
  assign x__h5083 = x__h5085 | y__h5086 ;
  assign x__h5085 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[11] &
	     c_in__h5067 ;
  assign x__h5161 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[10] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[11] ;
  assign x__h5230 = x__h5232 | y__h5233 ;
  assign x__h5232 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[12] &
	     c_in__h5214 ;
  assign x__h52983 = x__h52985 | y__h52986 ;
  assign x__h52985 =
	     y__h52966 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_ETC__q19[0] ;
  assign x__h53062 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_4__ETC___d35[1] ^
	     y__h52966 ;
  assign x__h5308 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[11] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[12] ;
  assign x__h53209 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_4__ETC___d35[2] ^
	     y__h53114 ;
  assign x__h5377 = x__h5379 | y__h5380 ;
  assign x__h5379 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[13] &
	     c_in__h5361 ;
  assign x__h5455 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[12] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[13] ;
  assign x__h5524 = x__h5526 | y__h5527 ;
  assign x__h5526 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[14] &
	     c_in__h5508 ;
  assign x__h5602 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[13] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[14] ;
  assign x__h57164 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_14_1__ETC___d32[1] ^
	     y__h57068 ;
  assign x__h5749 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[14] ^
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[15] ;
  assign x__h65601 = { {16{v__h1470[15]}}, v__h1470 } ;
  assign x__h67162 = x__h67164 | y__h67165 ;
  assign x__h67164 =
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[2] &
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC__q21[0] ;
  assign x__h67241 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[1] ^
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[2] ;
  assign x__h67310 = x__h67312 | y__h67313 ;
  assign x__h67312 =
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[3] &
	     c_in__h67294 ;
  assign x__h67388 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[2] ^
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[3] ;
  assign x__h67457 = x__h67459 | y__h67460 ;
  assign x__h67459 =
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[4] &
	     c_in__h67441 ;
  assign x__h67535 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[3] ^
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[4] ;
  assign x__h67604 = x__h67606 | y__h67607 ;
  assign x__h67606 =
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[5] &
	     c_in__h67588 ;
  assign x__h67682 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[4] ^
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[5] ;
  assign x__h67751 = x__h67753 | y__h67754 ;
  assign x__h67753 =
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[6] &
	     c_in__h67735 ;
  assign x__h67829 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[5] ^
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[6] ;
  assign x__h67898 = x__h67900 | y__h67901 ;
  assign x__h67900 =
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[7] &
	     c_in__h67882 ;
  assign x__h67976 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[6] ^
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[7] ;
  assign x__h69312 = x__h69314 | y__h69315 ;
  assign x__h69314 =
	     y__h69295 &
	     IF_IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_firs_ETC__q22[0] ;
  assign x__h69391 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[1] ^
	     y__h69295 ;
  assign x__h69460 = x__h69462 | y__h69463 ;
  assign x__h69462 = y__h69443 & c_in__h69444 ;
  assign x__h69538 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[2] ^
	     y__h69443 ;
  assign x__h69607 = x__h69609 | y__h69610 ;
  assign x__h69609 = y__h69590 & c_in__h69591 ;
  assign x__h69685 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[3] ^
	     y__h69590 ;
  assign x__h69754 = x__h69756 | y__h69757 ;
  assign x__h69756 = y__h69737 & c_in__h69738 ;
  assign x__h69832 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[4] ^
	     y__h69737 ;
  assign x__h69901 = x__h69903 | y__h69904 ;
  assign x__h69903 = y__h69884 & c_in__h69885 ;
  assign x__h69979 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[5] ^
	     y__h69884 ;
  assign x__h70048 = x__h70050 | y__h70051 ;
  assign x__h70050 = y__h70031 & c_in__h70032 ;
  assign x__h70126 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[6] ^
	     y__h70031 ;
  assign x__h70195 = x__h70197 | y__h70198 ;
  assign x__h70197 = y__h70178 & c_in__h70179 ;
  assign x__h70273 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[7] ^
	     y__h70178 ;
  assign x__h71462 = x__h71464 | y__h71465 ;
  assign x__h71464 =
	     y__h71445 &
	     IF_IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_firs_ETC__q23[0] ;
  assign x__h71541 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[1] ^
	     y__h71445 ;
  assign x__h71610 = x__h71612 | y__h71613 ;
  assign x__h71612 = y__h71593 & c_in__h71594 ;
  assign x__h71688 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[2] ^
	     y__h71593 ;
  assign x__h71757 = x__h71759 | y__h71760 ;
  assign x__h71759 = y__h71740 & c_in__h71741 ;
  assign x__h71835 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[3] ^
	     y__h71740 ;
  assign x__h71904 = x__h71906 | y__h71907 ;
  assign x__h71906 = y__h71887 & c_in__h71888 ;
  assign x__h71982 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[4] ^
	     y__h71887 ;
  assign x__h72051 = x__h72053 | y__h72054 ;
  assign x__h72053 = y__h72034 & c_in__h72035 ;
  assign x__h72129 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[5] ^
	     y__h72034 ;
  assign x__h72198 = x__h72200 | y__h72201 ;
  assign x__h72200 = y__h72181 & c_in__h72182 ;
  assign x__h72276 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[6] ^
	     y__h72181 ;
  assign x__h72345 = x__h72347 | y__h72348 ;
  assign x__h72347 = y__h72328 & c_in__h72329 ;
  assign x__h72423 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[7] ^
	     y__h72328 ;
  assign x__h73612 = x__h73614 | y__h73615 ;
  assign x__h73614 =
	     y__h73595 &
	     IF_IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_firs_ETC__q24[0] ;
  assign x__h73691 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[1] ^
	     y__h73595 ;
  assign x__h73760 = x__h73762 | y__h73763 ;
  assign x__h73762 = y__h73743 & c_in__h73744 ;
  assign x__h73838 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[2] ^
	     y__h73743 ;
  assign x__h73907 = x__h73909 | y__h73910 ;
  assign x__h73909 = y__h73890 & c_in__h73891 ;
  assign x__h73985 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[3] ^
	     y__h73890 ;
  assign x__h74054 = x__h74056 | y__h74057 ;
  assign x__h74056 = y__h74037 & c_in__h74038 ;
  assign x__h74132 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[4] ^
	     y__h74037 ;
  assign x__h74201 = x__h74203 | y__h74204 ;
  assign x__h74203 = y__h74184 & c_in__h74185 ;
  assign x__h74279 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[5] ^
	     y__h74184 ;
  assign x__h74348 = x__h74350 | y__h74351 ;
  assign x__h74350 = y__h74331 & c_in__h74332 ;
  assign x__h74426 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[6] ^
	     y__h74331 ;
  assign x__h74495 = x__h74497 | y__h74498 ;
  assign x__h74497 = y__h74478 & c_in__h74479 ;
  assign x__h74573 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[7] ^
	     y__h74478 ;
  assign x__h75762 = x__h75764 | y__h75765 ;
  assign x__h75764 =
	     y__h75745 &
	     IF_IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_firs_ETC__q25[0] ;
  assign x__h75841 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[1] ^
	     y__h75745 ;
  assign x__h75910 = x__h75912 | y__h75913 ;
  assign x__h75912 = y__h75893 & c_in__h75894 ;
  assign x__h75988 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[2] ^
	     y__h75893 ;
  assign x__h76057 = x__h76059 | y__h76060 ;
  assign x__h76059 = y__h76040 & c_in__h76041 ;
  assign x__h76135 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[3] ^
	     y__h76040 ;
  assign x__h76204 = x__h76206 | y__h76207 ;
  assign x__h76206 = y__h76187 & c_in__h76188 ;
  assign x__h76282 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[4] ^
	     y__h76187 ;
  assign x__h76351 = x__h76353 | y__h76354 ;
  assign x__h76353 = y__h76334 & c_in__h76335 ;
  assign x__h76429 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[5] ^
	     y__h76334 ;
  assign x__h76498 = x__h76500 | y__h76501 ;
  assign x__h76500 = y__h76481 & c_in__h76482 ;
  assign x__h76576 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[6] ^
	     y__h76481 ;
  assign x__h76645 = x__h76647 | y__h76648 ;
  assign x__h76647 = y__h76628 & c_in__h76629 ;
  assign x__h76723 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[7] ^
	     y__h76628 ;
  assign x__h77912 = x__h77914 | y__h77915 ;
  assign x__h77914 =
	     y__h77895 &
	     IF_IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_firs_ETC__q26[0] ;
  assign x__h77991 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[1] ^
	     y__h77895 ;
  assign x__h78060 = x__h78062 | y__h78063 ;
  assign x__h78062 = y__h78043 & c_in__h78044 ;
  assign x__h78138 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[2] ^
	     y__h78043 ;
  assign x__h78207 = x__h78209 | y__h78210 ;
  assign x__h78209 = y__h78190 & c_in__h78191 ;
  assign x__h78285 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[3] ^
	     y__h78190 ;
  assign x__h78354 = x__h78356 | y__h78357 ;
  assign x__h78356 = y__h78337 & c_in__h78338 ;
  assign x__h78432 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[4] ^
	     y__h78337 ;
  assign x__h78501 = x__h78503 | y__h78504 ;
  assign x__h78503 = y__h78484 & c_in__h78485 ;
  assign x__h78579 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[5] ^
	     y__h78484 ;
  assign x__h7861 = x__h7863 | y__h7864 ;
  assign x__h7863 =
	     y__h7844 &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2__ETC__q8[0] ;
  assign x__h78648 = x__h78650 | y__h78651 ;
  assign x__h78650 = y__h78631 & c_in__h78632 ;
  assign x__h78726 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[6] ^
	     y__h78631 ;
  assign x__h78795 = x__h78797 | y__h78798 ;
  assign x__h78797 = y__h78778 & c_in__h78779 ;
  assign x__h78873 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[7] ^
	     y__h78778 ;
  assign x__h7940 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[1] ^
	     y__h7844 ;
  assign x__h80061 = x__h80063 | y__h80064 ;
  assign x__h80063 =
	     y__h80044 &
	     IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC__q27[0] ;
  assign x__h8009 = x__h8011 | y__h8012 ;
  assign x__h8011 = y__h7992 & c_in__h7993 ;
  assign x__h80140 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[1] ^
	     y__h80044 ;
  assign x__h80209 = x__h80211 | y__h80212 ;
  assign x__h80211 = y__h80192 & c_in__h80193 ;
  assign x__h80287 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[2] ^
	     y__h80192 ;
  assign x__h80356 = x__h80358 | y__h80359 ;
  assign x__h80358 = y__h80339 & c_in__h80340 ;
  assign x__h80434 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[3] ^
	     y__h80339 ;
  assign x__h80503 = x__h80505 | y__h80506 ;
  assign x__h80505 = y__h80486 & c_in__h80487 ;
  assign x__h80581 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[4] ^
	     y__h80486 ;
  assign x__h80650 = x__h80652 | y__h80653 ;
  assign x__h80652 = y__h80633 & c_in__h80634 ;
  assign x__h80728 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[5] ^
	     y__h80633 ;
  assign x__h80797 = x__h80799 | y__h80800 ;
  assign x__h80799 = y__h80780 & c_in__h80781 ;
  assign x__h8087 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[2] ^
	     y__h7992 ;
  assign x__h80875 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[6] ^
	     y__h80780 ;
  assign x__h80944 = x__h80946 | y__h80947 ;
  assign x__h80946 = y__h80927 & c_in__h80928 ;
  assign x__h81022 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[7] ^
	     y__h80927 ;
  assign x__h8156 = x__h8158 | y__h8159 ;
  assign x__h8158 = y__h8139 & c_in__h8140 ;
  assign x__h8234 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[3] ^
	     y__h8139 ;
  assign x__h8303 = x__h8305 | y__h8306 ;
  assign x__h8305 = y__h8286 & c_in__h8287 ;
  assign x__h8381 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[4] ^
	     y__h8286 ;
  assign x__h8450 = x__h8452 | y__h8453 ;
  assign x__h8452 = y__h8433 & c_in__h8434 ;
  assign x__h84835 = x__h84837 | y__h84838 ;
  assign x__h84837 =
	     b_1_D_OUT[8] &
	     IF_a_1D_OUT_BIT_7_AND_b_1D_OUT_BIT_7_THEN_1__ETC__q1[0] ;
  assign x__h84913 = a_1_D_OUT[8] ^ b_1_D_OUT[8] ;
  assign x__h84982 = x__h84984 | y__h84985 ;
  assign x__h84984 = b_1_D_OUT[9] & c_in__h84966 ;
  assign x__h85059 = a_1_D_OUT[9] ^ b_1_D_OUT[9] ;
  assign x__h85128 = x__h85130 | y__h85131 ;
  assign x__h85130 = b_1_D_OUT[10] & c_in__h85112 ;
  assign x__h85205 = a_1_D_OUT[10] ^ b_1_D_OUT[10] ;
  assign x__h85274 = x__h85276 | y__h85277 ;
  assign x__h85276 = b_1_D_OUT[11] & c_in__h85258 ;
  assign x__h8528 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[5] ^
	     y__h8433 ;
  assign x__h85351 = a_1_D_OUT[11] ^ b_1_D_OUT[11] ;
  assign x__h85420 = x__h85422 | y__h85423 ;
  assign x__h85422 = b_1_D_OUT[12] & c_in__h85404 ;
  assign x__h85497 = a_1_D_OUT[12] ^ b_1_D_OUT[12] ;
  assign x__h85566 = x__h85568 | y__h85569 ;
  assign x__h85568 = b_1_D_OUT[13] & c_in__h85550 ;
  assign x__h85643 = a_1_D_OUT[13] ^ b_1_D_OUT[13] ;
  assign x__h85789 = a_1_D_OUT[14] ^ b_1_D_OUT[14] ;
  assign x__h8597 = x__h8599 | y__h8600 ;
  assign x__h8599 = y__h8580 & c_in__h8581 ;
  assign x__h8675 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[6] ^
	     y__h8580 ;
  assign x__h86809 =
	     x__h84913 ^
	     IF_a_1D_OUT_BIT_7_AND_b_1D_OUT_BIT_7_THEN_1__ETC__q1[0] ;
  assign x__h86956 = x__h85059 ^ c_in__h84966 ;
  assign x__h87102 = x__h85205 ^ c_in__h85112 ;
  assign x__h87248 = x__h85351 ^ c_in__h85258 ;
  assign x__h87394 = x__h85497 ^ c_in__h85404 ;
  assign x__h8744 = x__h8746 | y__h8747 ;
  assign x__h8746 = y__h8727 & c_in__h8728 ;
  assign x__h87540 = x__h85643 ^ c_in__h85550 ;
  assign x__h87781 = ~(x__h85789 ^ c_in__h85696) ;
  assign x__h8822 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[7] ^
	     y__h8727 ;
  assign x__h88802 =
	     x__h86809 ^
	     IF_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_THEN_1_ETC__q4[0] ;
  assign x__h8891 = x__h8893 | y__h8894 ;
  assign x__h8893 = y__h8874 & c_in__h8875 ;
  assign x__h88949 = x__h86956 ^ c_in__h86958 ;
  assign x__h89095 = x__h87102 ^ c_in__h87104 ;
  assign x__h89241 = x__h87248 ^ c_in__h87250 ;
  assign x__h89387 = x__h87394 ^ c_in__h87396 ;
  assign x__h89533 = x__h87540 ^ c_in__h87542 ;
  assign x__h8969 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[8] ^
	     y__h8874 ;
  assign x__h89774 = x__h87781 ^ c_in__h87688 ;
  assign x__h9038 = x__h9040 | y__h9041 ;
  assign x__h9040 = y__h9021 & c_in__h9022 ;
  assign x__h90924 =
	     x__h88802 ^
	     IF_IF_INV_IF_a_1D_OUT_BIT_7_XOR_b_1D_OUT_BIT_7_ETC__q29[0] ;
  assign x__h91071 = x__h88949 ^ c_in__h88951 ;
  assign x__h9116 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[9] ^
	     y__h9021 ;
  assign x__h91217 = x__h89095 ^ c_in__h89097 ;
  assign x__h91363 = x__h89241 ^ c_in__h89243 ;
  assign x__h91509 = x__h89387 ^ c_in__h89389 ;
  assign x__h91655 = x__h89533 ^ c_in__h89535 ;
  assign x__h9185 = x__h9187 | y__h9188 ;
  assign x__h9187 = y__h9168 & c_in__h9169 ;
  assign x__h91896 = x__h89774 ^ c_in__h89681 ;
  assign x__h92521 =
	     { IF_IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_f_ETC__q69[6:0],
	       8'b0 } ;
  assign x__h9263 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[10] ^
	     y__h9168 ;
  assign x__h9332 = x__h9334 | y__h9335 ;
  assign x__h9334 = y__h9315 & c_in__h9316 ;
  assign x__h9410 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[11] ^
	     y__h9315 ;
  assign x__h94117 = x__h94119 | y__h94120 ;
  assign x__h94119 =
	     c_2_D_OUT[1] &
	     IF_mac_intermediate_ABD_OUT_BIT_0_AND_c_2D_O_ETC__q2[0] ;
  assign x__h94197 = mac_intermediate_AB_D_OUT[1] ^ c_2_D_OUT[1] ;
  assign x__h94266 = x__h94268 | y__h94269 ;
  assign x__h94268 = c_2_D_OUT[2] & c_in__h94250 ;
  assign x__h94345 = mac_intermediate_AB_D_OUT[2] ^ c_2_D_OUT[2] ;
  assign x__h94414 = x__h94416 | y__h94417 ;
  assign x__h94416 = c_2_D_OUT[3] & c_in__h94398 ;
  assign x__h94493 = mac_intermediate_AB_D_OUT[3] ^ c_2_D_OUT[3] ;
  assign x__h94562 = x__h94564 | y__h94565 ;
  assign x__h94564 = c_2_D_OUT[4] & c_in__h94546 ;
  assign x__h94641 = mac_intermediate_AB_D_OUT[4] ^ c_2_D_OUT[4] ;
  assign x__h94710 = x__h94712 | y__h94713 ;
  assign x__h94712 = c_2_D_OUT[5] & c_in__h94694 ;
  assign x__h94789 = mac_intermediate_AB_D_OUT[5] ^ c_2_D_OUT[5] ;
  assign x__h9479 = x__h9481 | y__h9482 ;
  assign x__h9481 = y__h9462 & c_in__h9463 ;
  assign x__h94858 = x__h94860 | y__h94861 ;
  assign x__h94860 = c_2_D_OUT[6] & c_in__h94842 ;
  assign x__h94937 = mac_intermediate_AB_D_OUT[6] ^ c_2_D_OUT[6] ;
  assign x__h95006 = x__h95008 | y__h95009 ;
  assign x__h95008 = c_2_D_OUT[7] & c_in__h94990 ;
  assign x__h95085 = mac_intermediate_AB_D_OUT[7] ^ c_2_D_OUT[7] ;
  assign x__h95154 = x__h95156 | y__h95157 ;
  assign x__h95156 = c_2_D_OUT[8] & c_in__h95138 ;
  assign x__h95233 = mac_intermediate_AB_D_OUT[8] ^ c_2_D_OUT[8] ;
  assign x__h95302 = x__h95304 | y__h95305 ;
  assign x__h95304 = c_2_D_OUT[9] & c_in__h95286 ;
  assign x__h95381 = mac_intermediate_AB_D_OUT[9] ^ c_2_D_OUT[9] ;
  assign x__h95450 = x__h95452 | y__h95453 ;
  assign x__h95452 = c_2_D_OUT[10] & c_in__h95434 ;
  assign x__h95529 = mac_intermediate_AB_D_OUT[10] ^ c_2_D_OUT[10] ;
  assign x__h9557 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[12] ^
	     y__h9462 ;
  assign x__h95598 = x__h95600 | y__h95601 ;
  assign x__h95600 = c_2_D_OUT[11] & c_in__h95582 ;
  assign x__h95677 = mac_intermediate_AB_D_OUT[11] ^ c_2_D_OUT[11] ;
  assign x__h95746 = x__h95748 | y__h95749 ;
  assign x__h95748 = c_2_D_OUT[12] & c_in__h95730 ;
  assign x__h95825 = mac_intermediate_AB_D_OUT[12] ^ c_2_D_OUT[12] ;
  assign x__h95894 = x__h95896 | y__h95897 ;
  assign x__h95896 = c_2_D_OUT[13] & c_in__h95878 ;
  assign x__h95973 = mac_intermediate_AB_D_OUT[13] ^ c_2_D_OUT[13] ;
  assign x__h96042 = x__h96044 | y__h96045 ;
  assign x__h96044 = c_2_D_OUT[14] & c_in__h96026 ;
  assign x__h96121 = mac_intermediate_AB_D_OUT[14] ^ c_2_D_OUT[14] ;
  assign x__h96190 = x__h96192 | y__h96193 ;
  assign x__h96192 = c_2_D_OUT[15] & c_in__h96174 ;
  assign x__h96269 = mac_intermediate_AB_D_OUT[15] ^ c_2_D_OUT[15] ;
  assign x__h96338 = x__h96340 | y__h96341 ;
  assign x__h96340 = c_2_D_OUT[16] & c_in__h96322 ;
  assign x__h96417 = mac_intermediate_AB_D_OUT[16] ^ c_2_D_OUT[16] ;
  assign x__h96486 = x__h96488 | y__h96489 ;
  assign x__h96488 = c_2_D_OUT[17] & c_in__h96470 ;
  assign x__h96565 = mac_intermediate_AB_D_OUT[17] ^ c_2_D_OUT[17] ;
  assign x__h96634 = x__h96636 | y__h96637 ;
  assign x__h96636 = c_2_D_OUT[18] & c_in__h96618 ;
  assign x__h96713 = mac_intermediate_AB_D_OUT[18] ^ c_2_D_OUT[18] ;
  assign x__h96782 = x__h96784 | y__h96785 ;
  assign x__h96784 = c_2_D_OUT[19] & c_in__h96766 ;
  assign x__h96861 = mac_intermediate_AB_D_OUT[19] ^ c_2_D_OUT[19] ;
  assign x__h96930 = x__h96932 | y__h96933 ;
  assign x__h96932 = c_2_D_OUT[20] & c_in__h96914 ;
  assign x__h97009 = mac_intermediate_AB_D_OUT[20] ^ c_2_D_OUT[20] ;
  assign x__h9704 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[13] ^
	     y__h9609 ;
  assign x__h97078 = x__h97080 | y__h97081 ;
  assign x__h97080 = c_2_D_OUT[21] & c_in__h97062 ;
  assign x__h97157 = mac_intermediate_AB_D_OUT[21] ^ c_2_D_OUT[21] ;
  assign x__h97226 = x__h97228 | y__h97229 ;
  assign x__h97228 = c_2_D_OUT[22] & c_in__h97210 ;
  assign x__h97305 = mac_intermediate_AB_D_OUT[22] ^ c_2_D_OUT[22] ;
  assign x__h97374 = x__h97376 | y__h97377 ;
  assign x__h97376 = c_2_D_OUT[23] & c_in__h97358 ;
  assign x__h97453 = mac_intermediate_AB_D_OUT[23] ^ c_2_D_OUT[23] ;
  assign x__h97522 = x__h97524 | y__h97525 ;
  assign x__h97524 = c_2_D_OUT[24] & c_in__h97506 ;
  assign x__h97601 = mac_intermediate_AB_D_OUT[24] ^ c_2_D_OUT[24] ;
  assign x__h97670 = x__h97672 | y__h97673 ;
  assign x__h97672 = c_2_D_OUT[25] & c_in__h97654 ;
  assign x__h97749 = mac_intermediate_AB_D_OUT[25] ^ c_2_D_OUT[25] ;
  assign x__h97818 = x__h97820 | y__h97821 ;
  assign x__h97820 = c_2_D_OUT[26] & c_in__h97802 ;
  assign x__h97897 = mac_intermediate_AB_D_OUT[26] ^ c_2_D_OUT[26] ;
  assign x__h97966 = x__h97968 | y__h97969 ;
  assign x__h97968 = c_2_D_OUT[27] & c_in__h97950 ;
  assign x__h98045 = mac_intermediate_AB_D_OUT[27] ^ c_2_D_OUT[27] ;
  assign x__h98114 = x__h98116 | y__h98117 ;
  assign x__h98116 = c_2_D_OUT[28] & c_in__h98098 ;
  assign x__h98193 = mac_intermediate_AB_D_OUT[28] ^ c_2_D_OUT[28] ;
  assign x__h98262 = x__h98264 | y__h98265 ;
  assign x__h98264 = c_2_D_OUT[29] & c_in__h98246 ;
  assign x__h98341 = mac_intermediate_AB_D_OUT[29] ^ c_2_D_OUT[29] ;
  assign x__h98410 = x__h98412 | y__h98413 ;
  assign x__h98412 = c_2_D_OUT[30] & c_in__h98394 ;
  assign x__h98489 = mac_intermediate_AB_D_OUT[30] ^ c_2_D_OUT[30] ;
  assign x__h98637 = mac_intermediate_AB_D_OUT[31] ^ c_2_D_OUT[31] ;
  assign y__h101167 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[23] &
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[0] ;
  assign y__h101375 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[24] &
	     IF_x01164_OR_IF_mac_intermediate_AB_first__626_ETC__q43[0] ;
  assign y__h101377 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[24] &
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[1] ;
  assign y__h101523 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[25] &
	     c_in__h101506 ;
  assign y__h101525 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[25] &
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[2] ;
  assign y__h101670 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[26] &
	     c_in__h101653 ;
  assign y__h101672 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[26] &
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[3] ;
  assign y__h101817 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[27] &
	     c_in__h101800 ;
  assign y__h101819 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[27] &
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[4] ;
  assign y__h101964 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[28] &
	     c_in__h101947 ;
  assign y__h101966 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[28] &
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[5] ;
  assign y__h102111 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[29] &
	     c_in__h102094 ;
  assign y__h102113 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[29] &
	     INV_IF_mac_intermediate_AB_first__626_BITS_30__ETC__q42[6] ;
  assign y__h104177 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[1] &
	     c_in__h104160 ;
  assign y__h104179 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[1] &
	     intermediate_mantissa2__h102894[2] ;
  assign y__h104324 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[2] &
	     c_in__h104307 ;
  assign y__h104326 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[2] &
	     intermediate_mantissa2__h102894[3] ;
  assign y__h104471 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[3] &
	     c_in__h104454 ;
  assign y__h104473 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[3] &
	     intermediate_mantissa2__h102894[4] ;
  assign y__h104618 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[4] &
	     c_in__h104601 ;
  assign y__h104620 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[4] &
	     intermediate_mantissa2__h102894[5] ;
  assign y__h104765 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[5] &
	     c_in__h104748 ;
  assign y__h104767 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[5] &
	     intermediate_mantissa2__h102894[6] ;
  assign y__h104912 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[6] &
	     c_in__h104895 ;
  assign y__h104914 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[6] &
	     intermediate_mantissa2__h102894[7] ;
  assign y__h105059 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[7] &
	     c_in__h105042 ;
  assign y__h105061 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[7] &
	     intermediate_mantissa2__h102894[8] ;
  assign y__h105206 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[8] &
	     c_in__h105189 ;
  assign y__h105208 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[8] &
	     intermediate_mantissa2__h102894[9] ;
  assign y__h105353 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[9] &
	     c_in__h105336 ;
  assign y__h105355 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[9] &
	     intermediate_mantissa2__h102894[10] ;
  assign y__h105500 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[10] &
	     c_in__h105483 ;
  assign y__h105502 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[10] &
	     intermediate_mantissa2__h102894[11] ;
  assign y__h105647 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[11] &
	     c_in__h105630 ;
  assign y__h105649 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[11] &
	     intermediate_mantissa2__h102894[12] ;
  assign y__h105794 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[12] &
	     c_in__h105777 ;
  assign y__h105796 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[12] &
	     intermediate_mantissa2__h102894[13] ;
  assign y__h105941 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[13] &
	     c_in__h105924 ;
  assign y__h105943 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[13] &
	     intermediate_mantissa2__h102894[14] ;
  assign y__h106088 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[14] &
	     c_in__h106071 ;
  assign y__h106090 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[14] &
	     intermediate_mantissa2__h102894[15] ;
  assign y__h106235 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[15] &
	     c_in__h106218 ;
  assign y__h106237 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[15] &
	     intermediate_mantissa2__h102894[16] ;
  assign y__h106382 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[16] &
	     c_in__h106365 ;
  assign y__h106384 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[16] &
	     intermediate_mantissa2__h102894[17] ;
  assign y__h106529 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[17] &
	     c_in__h106512 ;
  assign y__h106531 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[17] &
	     intermediate_mantissa2__h102894[18] ;
  assign y__h106676 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[18] &
	     c_in__h106659 ;
  assign y__h106678 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[18] &
	     intermediate_mantissa2__h102894[19] ;
  assign y__h106823 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[19] &
	     c_in__h106806 ;
  assign y__h106825 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[19] &
	     intermediate_mantissa2__h102894[20] ;
  assign y__h106970 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[20] &
	     c_in__h106953 ;
  assign y__h106972 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[20] &
	     intermediate_mantissa2__h102894[21] ;
  assign y__h107117 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[21] &
	     c_in__h107100 ;
  assign y__h107119 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[21] &
	     intermediate_mantissa2__h102894[22] ;
  assign y__h107264 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[22] &
	     c_in__h107247 ;
  assign y__h107266 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[22] &
	     intermediate_mantissa2__h102894[23] ;
  assign y__h107411 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[30:23] !=
	     8'd0 &
	     c_in__h107394 ;
  assign y__h107413 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[30:23] !=
	     8'd0 &
	     intermediate_mantissa2__h102894[24] ;
  assign y__h112188 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[0] &
	     IF_INV_intermediate_mantissa2028945_BIT_0_THEN_ETC__q46[0] ;
  assign y__h112190 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[0] &
	     INV_intermediate_mantissa202894__q45[1] ;
  assign y__h112336 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[1] &
	     c_in__h112319 ;
  assign y__h112338 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[1] &
	     INV_intermediate_mantissa202894__q45[2] ;
  assign y__h112483 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[2] &
	     c_in__h112466 ;
  assign y__h112485 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[2] &
	     INV_intermediate_mantissa202894__q45[3] ;
  assign y__h112630 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[3] &
	     c_in__h112613 ;
  assign y__h112632 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[3] &
	     INV_intermediate_mantissa202894__q45[4] ;
  assign y__h112777 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[4] &
	     c_in__h112760 ;
  assign y__h112779 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[4] &
	     INV_intermediate_mantissa202894__q45[5] ;
  assign y__h112924 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[5] &
	     c_in__h112907 ;
  assign y__h112926 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[5] &
	     INV_intermediate_mantissa202894__q45[6] ;
  assign y__h113071 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[6] &
	     c_in__h113054 ;
  assign y__h113073 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[6] &
	     INV_intermediate_mantissa202894__q45[7] ;
  assign y__h113218 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[7] &
	     c_in__h113201 ;
  assign y__h113220 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[7] &
	     INV_intermediate_mantissa202894__q45[8] ;
  assign y__h113365 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[8] &
	     c_in__h113348 ;
  assign y__h113367 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[8] &
	     INV_intermediate_mantissa202894__q45[9] ;
  assign y__h113512 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[9] &
	     c_in__h113495 ;
  assign y__h113514 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[9] &
	     INV_intermediate_mantissa202894__q45[10] ;
  assign y__h113659 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[10] &
	     c_in__h113642 ;
  assign y__h113661 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[10] &
	     INV_intermediate_mantissa202894__q45[11] ;
  assign y__h113806 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[11] &
	     c_in__h113789 ;
  assign y__h113808 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[11] &
	     INV_intermediate_mantissa202894__q45[12] ;
  assign y__h113953 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[12] &
	     c_in__h113936 ;
  assign y__h113955 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[12] &
	     INV_intermediate_mantissa202894__q45[13] ;
  assign y__h114100 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[13] &
	     c_in__h114083 ;
  assign y__h114102 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[13] &
	     INV_intermediate_mantissa202894__q45[14] ;
  assign y__h114247 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[14] &
	     c_in__h114230 ;
  assign y__h114249 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[14] &
	     INV_intermediate_mantissa202894__q45[15] ;
  assign y__h114394 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[15] &
	     c_in__h114377 ;
  assign y__h114396 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[15] &
	     INV_intermediate_mantissa202894__q45[16] ;
  assign y__h114541 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[16] &
	     c_in__h114524 ;
  assign y__h114543 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[16] &
	     INV_intermediate_mantissa202894__q45[17] ;
  assign y__h114688 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[17] &
	     c_in__h114671 ;
  assign y__h114690 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[17] &
	     INV_intermediate_mantissa202894__q45[18] ;
  assign y__h114835 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[18] &
	     c_in__h114818 ;
  assign y__h114837 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[18] &
	     INV_intermediate_mantissa202894__q45[19] ;
  assign y__h114982 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[19] &
	     c_in__h114965 ;
  assign y__h114984 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[19] &
	     INV_intermediate_mantissa202894__q45[20] ;
  assign y__h115129 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[20] &
	     c_in__h115112 ;
  assign y__h115131 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[20] &
	     INV_intermediate_mantissa202894__q45[21] ;
  assign y__h115276 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[21] &
	     c_in__h115259 ;
  assign y__h115278 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[21] &
	     INV_intermediate_mantissa202894__q45[22] ;
  assign y__h115423 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[22] &
	     c_in__h115406 ;
  assign y__h115425 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[22] &
	     INV_intermediate_mantissa202894__q45[23] ;
  assign y__h11680 =
	     x__h7940 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2__ETC__q8[0] ;
  assign y__h117673 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[23] &
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[0] ;
  assign y__h118075 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[24] &
	     IF_x17670_OR_IF_mac_intermediate_AB_first__626_ETC__q48[0] ;
  assign y__h118077 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[24] &
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[1] ;
  assign y__h118222 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[25] &
	     c_in__h118205 ;
  assign y__h118224 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[25] &
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[2] ;
  assign y__h118368 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[26] &
	     c_in__h118351 ;
  assign y__h118370 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[26] &
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[3] ;
  assign y__h118514 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[27] &
	     c_in__h118497 ;
  assign y__h118516 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[27] &
	     IF_NOT_IF_mac_intermediate_AB_first__626_BITS__ETC___d2319[4] ;
  assign y__h118660 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[28] &
	     c_in__h118643 ;
  assign y__h118807 =
	     IF_mac_intermediate_AB_first__626_BITS_30_TO_0_ETC___d1929[29] &
	     c_in__h118790 ;
  assign y__h11946 = x__h8087 ^ c_in__h7993 ;
  assign y__h11964 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3__ETC__q9[0] ;
  assign y__h11966 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[1] &
	     y__h11946 ;
  assign y__h12094 = x__h8234 ^ c_in__h8140 ;
  assign y__h12112 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[2] &
	     c_in__h12095 ;
  assign y__h12114 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[2] &
	     y__h12094 ;
  assign y__h12241 = x__h8381 ^ c_in__h8287 ;
  assign y__h12259 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[3] &
	     c_in__h12242 ;
  assign y__h12261 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[3] &
	     y__h12241 ;
  assign y__h12388 = x__h8528 ^ c_in__h8434 ;
  assign y__h12406 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[4] &
	     c_in__h12389 ;
  assign y__h12408 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[4] &
	     y__h12388 ;
  assign y__h12535 = x__h8675 ^ c_in__h8581 ;
  assign y__h12553 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[5] &
	     c_in__h12536 ;
  assign y__h12555 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[5] &
	     y__h12535 ;
  assign y__h12682 = x__h8822 ^ c_in__h8728 ;
  assign y__h12700 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[6] &
	     c_in__h12683 ;
  assign y__h12702 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[6] &
	     y__h12682 ;
  assign y__h12829 = x__h8969 ^ c_in__h8875 ;
  assign y__h12847 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[7] &
	     c_in__h12830 ;
  assign y__h12849 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[7] &
	     y__h12829 ;
  assign y__h12976 = x__h9116 ^ c_in__h9022 ;
  assign y__h12994 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[8] &
	     c_in__h12977 ;
  assign y__h12996 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[8] &
	     y__h12976 ;
  assign y__h13123 = x__h9263 ^ c_in__h9169 ;
  assign y__h13141 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[9] &
	     c_in__h13124 ;
  assign y__h13143 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[9] &
	     y__h13123 ;
  assign y__h13270 = x__h9410 ^ c_in__h9316 ;
  assign y__h13288 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[10] &
	     c_in__h13271 ;
  assign y__h13290 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[10] &
	     y__h13270 ;
  assign y__h13417 = x__h9557 ^ c_in__h9463 ;
  assign y__h13435 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[11] &
	     c_in__h13418 ;
  assign y__h13437 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3_4_T_ETC___d65[11] &
	     y__h13417 ;
  assign y__h13564 = x__h9704 ^ c_in__h9610 ;
  assign y__h15782 =
	     x__h12042 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_3__ETC__q9[0] ;
  assign y__h16048 = x__h12189 ^ c_in__h12095 ;
  assign y__h16066 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4__ETC__q10[0] ;
  assign y__h16068 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[1] &
	     y__h16048 ;
  assign y__h16196 = x__h12336 ^ c_in__h12242 ;
  assign y__h16214 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[2] &
	     c_in__h16197 ;
  assign y__h16216 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[2] &
	     y__h16196 ;
  assign y__h16343 = x__h12483 ^ c_in__h12389 ;
  assign y__h16361 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[3] &
	     c_in__h16344 ;
  assign y__h16363 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[3] &
	     y__h16343 ;
  assign y__h16490 = x__h12630 ^ c_in__h12536 ;
  assign y__h16508 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[4] &
	     c_in__h16491 ;
  assign y__h16510 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[4] &
	     y__h16490 ;
  assign y__h16637 = x__h12777 ^ c_in__h12683 ;
  assign y__h16655 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[5] &
	     c_in__h16638 ;
  assign y__h16657 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[5] &
	     y__h16637 ;
  assign y__h16784 = x__h12924 ^ c_in__h12830 ;
  assign y__h16802 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[6] &
	     c_in__h16785 ;
  assign y__h16804 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[6] &
	     y__h16784 ;
  assign y__h16931 = x__h13071 ^ c_in__h12977 ;
  assign y__h16949 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[7] &
	     c_in__h16932 ;
  assign y__h16951 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[7] &
	     y__h16931 ;
  assign y__h17078 = x__h13218 ^ c_in__h13124 ;
  assign y__h17096 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[8] &
	     c_in__h17079 ;
  assign y__h17098 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[8] &
	     y__h17078 ;
  assign y__h17225 = x__h13365 ^ c_in__h13271 ;
  assign y__h17243 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[9] &
	     c_in__h17226 ;
  assign y__h17245 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[9] &
	     y__h17225 ;
  assign y__h17372 = x__h13512 ^ c_in__h13418 ;
  assign y__h17390 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[10] &
	     c_in__h17373 ;
  assign y__h17392 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4_1_T_ETC___d62[10] &
	     y__h17372 ;
  assign y__h17519 = x__h13659 ^ c_in__h13565 ;
  assign y__h19884 =
	     x__h16144 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_4__ETC__q10[0] ;
  assign y__h20150 = x__h16291 ^ c_in__h16197 ;
  assign y__h20168 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5__ETC__q11[0] ;
  assign y__h20170 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[1] &
	     y__h20150 ;
  assign y__h20298 = x__h16438 ^ c_in__h16344 ;
  assign y__h20316 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[2] &
	     c_in__h20299 ;
  assign y__h20318 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[2] &
	     y__h20298 ;
  assign y__h20445 = x__h16585 ^ c_in__h16491 ;
  assign y__h20463 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[3] &
	     c_in__h20446 ;
  assign y__h20465 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[3] &
	     y__h20445 ;
  assign y__h20592 = x__h16732 ^ c_in__h16638 ;
  assign y__h20610 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[4] &
	     c_in__h20593 ;
  assign y__h20612 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[4] &
	     y__h20592 ;
  assign y__h20739 = x__h16879 ^ c_in__h16785 ;
  assign y__h20757 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[5] &
	     c_in__h20740 ;
  assign y__h20759 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[5] &
	     y__h20739 ;
  assign y__h20886 = x__h17026 ^ c_in__h16932 ;
  assign y__h20904 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[6] &
	     c_in__h20887 ;
  assign y__h20906 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[6] &
	     y__h20886 ;
  assign y__h21033 = x__h17173 ^ c_in__h17079 ;
  assign y__h21051 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[7] &
	     c_in__h21034 ;
  assign y__h21053 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[7] &
	     y__h21033 ;
  assign y__h21180 = x__h17320 ^ c_in__h17226 ;
  assign y__h21198 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[8] &
	     c_in__h21181 ;
  assign y__h21200 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[8] &
	     y__h21180 ;
  assign y__h21327 = x__h17467 ^ c_in__h17373 ;
  assign y__h21345 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[9] &
	     c_in__h21328 ;
  assign y__h21347 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5_8_T_ETC___d59[9] &
	     y__h21327 ;
  assign y__h21474 = x__h17614 ^ c_in__h17520 ;
  assign y__h23986 =
	     x__h20246 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_5__ETC__q11[0] ;
  assign y__h24252 = x__h20393 ^ c_in__h20299 ;
  assign y__h24270 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6__ETC__q12[0] ;
  assign y__h24272 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[1] &
	     y__h24252 ;
  assign y__h24400 = x__h20540 ^ c_in__h20446 ;
  assign y__h24418 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[2] &
	     c_in__h24401 ;
  assign y__h24420 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[2] &
	     y__h24400 ;
  assign y__h24547 = x__h20687 ^ c_in__h20593 ;
  assign y__h24565 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[3] &
	     c_in__h24548 ;
  assign y__h24567 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[3] &
	     y__h24547 ;
  assign y__h24694 = x__h20834 ^ c_in__h20740 ;
  assign y__h24712 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[4] &
	     c_in__h24695 ;
  assign y__h24714 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[4] &
	     y__h24694 ;
  assign y__h24841 = x__h20981 ^ c_in__h20887 ;
  assign y__h24859 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[5] &
	     c_in__h24842 ;
  assign y__h24861 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[5] &
	     y__h24841 ;
  assign y__h24988 = x__h21128 ^ c_in__h21034 ;
  assign y__h25006 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[6] &
	     c_in__h24989 ;
  assign y__h25008 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[6] &
	     y__h24988 ;
  assign y__h25135 = x__h21275 ^ c_in__h21181 ;
  assign y__h25153 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[7] &
	     c_in__h25136 ;
  assign y__h25155 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[7] &
	     y__h25135 ;
  assign y__h25282 = x__h21422 ^ c_in__h21328 ;
  assign y__h25300 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[8] &
	     c_in__h25283 ;
  assign y__h25302 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6_5_T_ETC___d56[8] &
	     y__h25282 ;
  assign y__h25429 = x__h21569 ^ c_in__h21475 ;
  assign y__h28088 =
	     x__h24348 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_6__ETC__q12[0] ;
  assign y__h28354 = x__h24495 ^ c_in__h24401 ;
  assign y__h28372 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7__ETC__q13[0] ;
  assign y__h28374 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[1] &
	     y__h28354 ;
  assign y__h28502 = x__h24642 ^ c_in__h24548 ;
  assign y__h28520 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[2] &
	     c_in__h28503 ;
  assign y__h28522 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[2] &
	     y__h28502 ;
  assign y__h28649 = x__h24789 ^ c_in__h24695 ;
  assign y__h28667 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[3] &
	     c_in__h28650 ;
  assign y__h28669 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[3] &
	     y__h28649 ;
  assign y__h28796 = x__h24936 ^ c_in__h24842 ;
  assign y__h28814 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[4] &
	     c_in__h28797 ;
  assign y__h28816 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[4] &
	     y__h28796 ;
  assign y__h28943 = x__h25083 ^ c_in__h24989 ;
  assign y__h28961 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[5] &
	     c_in__h28944 ;
  assign y__h28963 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[5] &
	     y__h28943 ;
  assign y__h29090 = x__h25230 ^ c_in__h25136 ;
  assign y__h29108 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[6] &
	     c_in__h29091 ;
  assign y__h29110 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[6] &
	     y__h29090 ;
  assign y__h29237 = x__h25377 ^ c_in__h25283 ;
  assign y__h29255 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[7] &
	     c_in__h29238 ;
  assign y__h29257 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7_2_T_ETC___d53[7] &
	     y__h29237 ;
  assign y__h29384 = x__h25524 ^ c_in__h25430 ;
  assign y__h32190 =
	     x__h28450 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_7__ETC__q13[0] ;
  assign y__h32456 = x__h28597 ^ c_in__h28503 ;
  assign y__h32474 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8__ETC__q14[0] ;
  assign y__h32476 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[1] &
	     y__h32456 ;
  assign y__h32604 = x__h28744 ^ c_in__h28650 ;
  assign y__h32622 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[2] &
	     c_in__h32605 ;
  assign y__h32624 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[2] &
	     y__h32604 ;
  assign y__h32751 = x__h28891 ^ c_in__h28797 ;
  assign y__h32769 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[3] &
	     c_in__h32752 ;
  assign y__h32771 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[3] &
	     y__h32751 ;
  assign y__h32898 = x__h29038 ^ c_in__h28944 ;
  assign y__h32916 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[4] &
	     c_in__h32899 ;
  assign y__h32918 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[4] &
	     y__h32898 ;
  assign y__h33045 = x__h29185 ^ c_in__h29091 ;
  assign y__h33063 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[5] &
	     c_in__h33046 ;
  assign y__h33065 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[5] &
	     y__h33045 ;
  assign y__h33192 = x__h29332 ^ c_in__h29238 ;
  assign y__h33210 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[6] &
	     c_in__h33193 ;
  assign y__h33212 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8_9_T_ETC___d50[6] &
	     y__h33192 ;
  assign y__h33339 = x__h29479 ^ c_in__h29385 ;
  assign y__h36292 =
	     x__h32552 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_8__ETC__q14[0] ;
  assign y__h36558 = x__h32699 ^ c_in__h32605 ;
  assign y__h36576 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9__ETC__q15[0] ;
  assign y__h36578 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[1] &
	     y__h36558 ;
  assign y__h36706 = x__h32846 ^ c_in__h32752 ;
  assign y__h36724 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[2] &
	     c_in__h36707 ;
  assign y__h36726 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[2] &
	     y__h36706 ;
  assign y__h36853 = x__h32993 ^ c_in__h32899 ;
  assign y__h36871 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[3] &
	     c_in__h36854 ;
  assign y__h36873 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[3] &
	     y__h36853 ;
  assign y__h37000 = x__h33140 ^ c_in__h33046 ;
  assign y__h37018 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[4] &
	     c_in__h37001 ;
  assign y__h37020 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[4] &
	     y__h37000 ;
  assign y__h37147 = x__h33287 ^ c_in__h33193 ;
  assign y__h37165 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[5] &
	     c_in__h37148 ;
  assign y__h37167 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9_6_T_ETC___d47[5] &
	     y__h37147 ;
  assign y__h37294 = x__h33434 ^ c_in__h33340 ;
  assign y__h3760 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1__ETC__q7[0] ;
  assign y__h3762 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[1] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[2] ;
  assign y__h3908 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[2] &
	     c_in__h3891 ;
  assign y__h3910 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[2] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[3] ;
  assign y__h40394 =
	     x__h36654 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_9__ETC__q15[0] ;
  assign y__h4055 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[3] &
	     c_in__h4038 ;
  assign y__h4057 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[3] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[4] ;
  assign y__h40660 = x__h36801 ^ c_in__h36707 ;
  assign y__h40678 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_ETC__q16[0] ;
  assign y__h40680 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[1] &
	     y__h40660 ;
  assign y__h40808 = x__h36948 ^ c_in__h36854 ;
  assign y__h40826 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[2] &
	     c_in__h40809 ;
  assign y__h40828 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[2] &
	     y__h40808 ;
  assign y__h40955 = x__h37095 ^ c_in__h37001 ;
  assign y__h40973 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[3] &
	     c_in__h40956 ;
  assign y__h40975 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[3] &
	     y__h40955 ;
  assign y__h41102 = x__h37242 ^ c_in__h37148 ;
  assign y__h41120 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[4] &
	     c_in__h41103 ;
  assign y__h41122 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_3__ETC___d44[4] &
	     y__h41102 ;
  assign y__h41249 = x__h37389 ^ c_in__h37295 ;
  assign y__h4202 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[4] &
	     c_in__h4185 ;
  assign y__h4204 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[4] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[5] ;
  assign y__h4349 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[5] &
	     c_in__h4332 ;
  assign y__h4351 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[5] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[6] ;
  assign y__h44496 =
	     x__h40756 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_10_ETC__q16[0] ;
  assign y__h44762 = x__h40903 ^ c_in__h40809 ;
  assign y__h44780 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_ETC__q17[0] ;
  assign y__h44782 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[1] &
	     y__h44762 ;
  assign y__h44910 = x__h41050 ^ c_in__h40956 ;
  assign y__h44928 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[2] &
	     c_in__h44911 ;
  assign y__h44930 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[2] &
	     y__h44910 ;
  assign y__h4496 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[6] &
	     c_in__h4479 ;
  assign y__h4498 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[6] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[7] ;
  assign y__h45057 = x__h41197 ^ c_in__h41103 ;
  assign y__h45075 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[3] &
	     c_in__h45058 ;
  assign y__h45077 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_0__ETC___d41[3] &
	     y__h45057 ;
  assign y__h45204 = x__h41344 ^ c_in__h41250 ;
  assign y__h4643 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[7] &
	     c_in__h4626 ;
  assign y__h4645 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[7] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[8] ;
  assign y__h4790 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[8] &
	     c_in__h4773 ;
  assign y__h4792 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[8] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[9] ;
  assign y__h48598 =
	     x__h44858 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_11_ETC__q17[0] ;
  assign y__h48864 = x__h45005 ^ c_in__h44911 ;
  assign y__h48882 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_7__ETC___d38[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_ETC__q18[0] ;
  assign y__h48884 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_7__ETC___d38[1] &
	     y__h48864 ;
  assign y__h49012 = x__h45152 ^ c_in__h45058 ;
  assign y__h49030 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_7__ETC___d38[2] &
	     c_in__h49013 ;
  assign y__h49032 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_7__ETC___d38[2] &
	     y__h49012 ;
  assign y__h49159 = x__h45299 ^ c_in__h45205 ;
  assign y__h4937 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[9] &
	     c_in__h4920 ;
  assign y__h4939 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[9] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[10] ;
  assign y__h5084 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[10] &
	     c_in__h5067 ;
  assign y__h5086 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[10] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[11] ;
  assign y__h5231 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[11] &
	     c_in__h5214 ;
  assign y__h5233 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[11] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[12] ;
  assign y__h52700 =
	     x__h48960 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_12_ETC__q18[0] ;
  assign y__h52966 = x__h49107 ^ c_in__h49013 ;
  assign y__h52984 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_4__ETC___d35[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_ETC__q19[0] ;
  assign y__h52986 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_4__ETC___d35[1] &
	     y__h52966 ;
  assign y__h53114 = x__h49254 ^ c_in__h49160 ;
  assign y__h5378 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[12] &
	     c_in__h5361 ;
  assign y__h5380 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[12] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[13] ;
  assign y__h5525 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[13] &
	     c_in__h5508 ;
  assign y__h5527 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1_0_T_ETC___d71[13] &
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_0_3_T_ETC___d74[14] ;
  assign y__h56802 =
	     x__h53062 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_13_ETC__q19[0] ;
  assign y__h57068 = x__h53209 ^ c_in__h53115 ;
  assign y__h60904 =
	     x__h57164 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_14_ETC__q20[0] ;
  assign y__h67163 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[1] &
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC__q21[0] ;
  assign y__h67165 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[1] &
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[2] ;
  assign y__h67311 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[2] &
	     c_in__h67294 ;
  assign y__h67313 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[2] &
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[3] ;
  assign y__h67458 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[3] &
	     c_in__h67441 ;
  assign y__h67460 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[3] &
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[4] ;
  assign y__h67605 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[4] &
	     c_in__h67588 ;
  assign y__h67607 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[4] &
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[5] ;
  assign y__h67752 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[5] &
	     c_in__h67735 ;
  assign y__h67754 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[5] &
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[6] ;
  assign y__h67899 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[6] &
	     c_in__h67882 ;
  assign y__h67901 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[6] &
	     IF_b_1_first__2_BIT_0_055_THEN_NOT_a_1_first___ETC___d1056[7] ;
  assign y__h69029 =
	     x__h67241 ^
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC__q21[0] ;
  assign y__h69295 = x__h67388 ^ c_in__h67294 ;
  assign y__h69313 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[1] &
	     IF_IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_firs_ETC__q22[0] ;
  assign y__h69315 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[1] &
	     y__h69295 ;
  assign y__h69443 = x__h67535 ^ c_in__h67441 ;
  assign y__h69461 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[2] &
	     c_in__h69444 ;
  assign y__h69463 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[2] &
	     y__h69443 ;
  assign y__h69590 = x__h67682 ^ c_in__h67588 ;
  assign y__h69608 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[3] &
	     c_in__h69591 ;
  assign y__h69610 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[3] &
	     y__h69590 ;
  assign y__h69737 = x__h67829 ^ c_in__h67735 ;
  assign y__h69755 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[4] &
	     c_in__h69738 ;
  assign y__h69757 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[4] &
	     y__h69737 ;
  assign y__h69884 = x__h67976 ^ c_in__h67882 ;
  assign y__h69902 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[5] &
	     c_in__h69885 ;
  assign y__h69904 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[5] &
	     y__h69884 ;
  assign y__h70031 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[7] ^
	     c_in__h68029 ;
  assign y__h70049 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[6] &
	     c_in__h70032 ;
  assign y__h70051 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[6] &
	     y__h70031 ;
  assign y__h70178 =
	     IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_first___ETC___d1053[7] &
	     c_in__h68029 ;
  assign y__h70196 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[7] &
	     c_in__h70179 ;
  assign y__h70198 =
	     IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_first___ETC___d1117[7] &
	     y__h70178 ;
  assign y__h71179 =
	     x__h69391 ^
	     IF_IF_b_1_first__2_BIT_2_116_THEN_NOT_a_1_firs_ETC__q22[0] ;
  assign y__h71445 = x__h69538 ^ c_in__h69444 ;
  assign y__h71463 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[1] &
	     IF_IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_firs_ETC__q23[0] ;
  assign y__h71465 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[1] &
	     y__h71445 ;
  assign y__h71593 = x__h69685 ^ c_in__h69591 ;
  assign y__h71611 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[2] &
	     c_in__h71594 ;
  assign y__h71613 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[2] &
	     y__h71593 ;
  assign y__h71740 = x__h69832 ^ c_in__h69738 ;
  assign y__h71758 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[3] &
	     c_in__h71741 ;
  assign y__h71760 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[3] &
	     y__h71740 ;
  assign y__h71887 = x__h69979 ^ c_in__h69885 ;
  assign y__h71905 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[4] &
	     c_in__h71888 ;
  assign y__h71907 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[4] &
	     y__h71887 ;
  assign y__h72034 = x__h70126 ^ c_in__h70032 ;
  assign y__h72052 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[5] &
	     c_in__h72035 ;
  assign y__h72054 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[5] &
	     y__h72034 ;
  assign y__h72181 = x__h70273 ^ c_in__h70179 ;
  assign y__h72199 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[6] &
	     c_in__h72182 ;
  assign y__h72201 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[6] &
	     y__h72181 ;
  assign y__h72328 = x__h70195 | y__h70196 ;
  assign y__h72346 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[7] &
	     c_in__h72329 ;
  assign y__h72348 =
	     IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_first___ETC___d1179[7] &
	     y__h72328 ;
  assign y__h73329 =
	     x__h71541 ^
	     IF_IF_b_1_first__2_BIT_3_178_THEN_NOT_a_1_firs_ETC__q23[0] ;
  assign y__h73595 = x__h71688 ^ c_in__h71594 ;
  assign y__h73613 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[1] &
	     IF_IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_firs_ETC__q24[0] ;
  assign y__h73615 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[1] &
	     y__h73595 ;
  assign y__h73743 = x__h71835 ^ c_in__h71741 ;
  assign y__h73761 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[2] &
	     c_in__h73744 ;
  assign y__h73763 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[2] &
	     y__h73743 ;
  assign y__h73890 = x__h71982 ^ c_in__h71888 ;
  assign y__h73908 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[3] &
	     c_in__h73891 ;
  assign y__h73910 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[3] &
	     y__h73890 ;
  assign y__h74037 = x__h72129 ^ c_in__h72035 ;
  assign y__h74055 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[4] &
	     c_in__h74038 ;
  assign y__h74057 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[4] &
	     y__h74037 ;
  assign y__h74184 = x__h72276 ^ c_in__h72182 ;
  assign y__h74202 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[5] &
	     c_in__h74185 ;
  assign y__h74204 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[5] &
	     y__h74184 ;
  assign y__h74331 = x__h72423 ^ c_in__h72329 ;
  assign y__h74349 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[6] &
	     c_in__h74332 ;
  assign y__h74351 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[6] &
	     y__h74331 ;
  assign y__h74478 = x__h72345 | y__h72346 ;
  assign y__h74496 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[7] &
	     c_in__h74479 ;
  assign y__h74498 =
	     IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_first___ETC___d1241[7] &
	     y__h74478 ;
  assign y__h75479 =
	     x__h73691 ^
	     IF_IF_b_1_first__2_BIT_4_240_THEN_NOT_a_1_firs_ETC__q24[0] ;
  assign y__h75745 = x__h73838 ^ c_in__h73744 ;
  assign y__h75763 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[1] &
	     IF_IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_firs_ETC__q25[0] ;
  assign y__h75765 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[1] &
	     y__h75745 ;
  assign y__h7578 =
	     x__h3838 ^
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_1__ETC__q7[0] ;
  assign y__h75893 = x__h73985 ^ c_in__h73891 ;
  assign y__h75911 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[2] &
	     c_in__h75894 ;
  assign y__h75913 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[2] &
	     y__h75893 ;
  assign y__h76040 = x__h74132 ^ c_in__h74038 ;
  assign y__h76058 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[3] &
	     c_in__h76041 ;
  assign y__h76060 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[3] &
	     y__h76040 ;
  assign y__h76187 = x__h74279 ^ c_in__h74185 ;
  assign y__h76205 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[4] &
	     c_in__h76188 ;
  assign y__h76207 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[4] &
	     y__h76187 ;
  assign y__h76334 = x__h74426 ^ c_in__h74332 ;
  assign y__h76352 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[5] &
	     c_in__h76335 ;
  assign y__h76354 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[5] &
	     y__h76334 ;
  assign y__h76481 = x__h74573 ^ c_in__h74479 ;
  assign y__h76499 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[6] &
	     c_in__h76482 ;
  assign y__h76501 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[6] &
	     y__h76481 ;
  assign y__h76628 = x__h74495 | y__h74496 ;
  assign y__h76646 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[7] &
	     c_in__h76629 ;
  assign y__h76648 =
	     IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_first___ETC___d1303[7] &
	     y__h76628 ;
  assign y__h77629 =
	     x__h75841 ^
	     IF_IF_b_1_first__2_BIT_5_302_THEN_NOT_a_1_firs_ETC__q25[0] ;
  assign y__h77895 = x__h75988 ^ c_in__h75894 ;
  assign y__h77913 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[1] &
	     IF_IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_firs_ETC__q26[0] ;
  assign y__h77915 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[1] &
	     y__h77895 ;
  assign y__h78043 = x__h76135 ^ c_in__h76041 ;
  assign y__h78061 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[2] &
	     c_in__h78044 ;
  assign y__h78063 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[2] &
	     y__h78043 ;
  assign y__h78190 = x__h76282 ^ c_in__h76188 ;
  assign y__h78208 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[3] &
	     c_in__h78191 ;
  assign y__h78210 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[3] &
	     y__h78190 ;
  assign y__h78337 = x__h76429 ^ c_in__h76335 ;
  assign y__h78355 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[4] &
	     c_in__h78338 ;
  assign y__h78357 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[4] &
	     y__h78337 ;
  assign y__h7844 = x__h3985 ^ c_in__h3891 ;
  assign y__h78484 = x__h76576 ^ c_in__h76482 ;
  assign y__h78502 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[5] &
	     c_in__h78485 ;
  assign y__h78504 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[5] &
	     y__h78484 ;
  assign y__h7862 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[1] &
	     IF_IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2__ETC__q8[0] ;
  assign y__h78631 = x__h76723 ^ c_in__h76629 ;
  assign y__h7864 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[1] &
	     y__h7844 ;
  assign y__h78649 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[6] &
	     c_in__h78632 ;
  assign y__h78651 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[6] &
	     y__h78631 ;
  assign y__h78778 = x__h76645 | y__h76646 ;
  assign y__h78796 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[7] &
	     c_in__h78779 ;
  assign y__h78798 =
	     IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_first___ETC___d1365[7] &
	     y__h78778 ;
  assign y__h79779 =
	     x__h77991 ^
	     IF_IF_b_1_first__2_BIT_6_364_THEN_NOT_a_1_firs_ETC__q26[0] ;
  assign y__h7992 = x__h4132 ^ c_in__h4038 ;
  assign y__h80044 = x__h78138 ^ c_in__h78044 ;
  assign y__h80062 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[1] &
	     IF_IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_T_ETC__q27[0] ;
  assign y__h80064 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[1] &
	     y__h80044 ;
  assign y__h8010 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[2] &
	     c_in__h7993 ;
  assign y__h8012 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[2] &
	     y__h7992 ;
  assign y__h80192 = x__h78285 ^ c_in__h78191 ;
  assign y__h80210 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[2] &
	     c_in__h80193 ;
  assign y__h80212 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[2] &
	     y__h80192 ;
  assign y__h80339 = x__h78432 ^ c_in__h78338 ;
  assign y__h80357 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[3] &
	     c_in__h80340 ;
  assign y__h80359 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[3] &
	     y__h80339 ;
  assign y__h80486 = x__h78579 ^ c_in__h78485 ;
  assign y__h80504 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[4] &
	     c_in__h80487 ;
  assign y__h80506 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[4] &
	     y__h80486 ;
  assign y__h80633 = x__h78726 ^ c_in__h78632 ;
  assign y__h80651 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[5] &
	     c_in__h80634 ;
  assign y__h80653 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[5] &
	     y__h80633 ;
  assign y__h80780 = x__h78873 ^ c_in__h78779 ;
  assign y__h80798 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[6] &
	     c_in__h80781 ;
  assign y__h80800 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[6] &
	     y__h80780 ;
  assign y__h80927 = x__h78795 | y__h78796 ;
  assign y__h80945 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[7] &
	     c_in__h80928 ;
  assign y__h80947 =
	     IF_b_1_first__2_BITS_14_TO_7_426_EQ_0_427_THEN_ETC___d1428[7] &
	     y__h80927 ;
  assign y__h8139 = x__h4279 ^ c_in__h4185 ;
  assign y__h8157 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[3] &
	     c_in__h8140 ;
  assign y__h8159 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[3] &
	     y__h8139 ;
  assign y__h8286 = x__h4426 ^ c_in__h4332 ;
  assign y__h8304 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[4] &
	     c_in__h8287 ;
  assign y__h8306 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[4] &
	     y__h8286 ;
  assign y__h8433 = x__h4573 ^ c_in__h4479 ;
  assign y__h8451 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[5] &
	     c_in__h8434 ;
  assign y__h8453 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[5] &
	     y__h8433 ;
  assign y__h84836 =
	     a_1_D_OUT[8] &
	     IF_a_1D_OUT_BIT_7_AND_b_1D_OUT_BIT_7_THEN_1__ETC__q1[0] ;
  assign y__h84838 = a_1_D_OUT[8] & b_1_D_OUT[8] ;
  assign y__h84983 = a_1_D_OUT[9] & c_in__h84966 ;
  assign y__h84985 = a_1_D_OUT[9] & b_1_D_OUT[9] ;
  assign y__h85129 = a_1_D_OUT[10] & c_in__h85112 ;
  assign y__h85131 = a_1_D_OUT[10] & b_1_D_OUT[10] ;
  assign y__h85275 = a_1_D_OUT[11] & c_in__h85258 ;
  assign y__h85277 = a_1_D_OUT[11] & b_1_D_OUT[11] ;
  assign y__h85421 = a_1_D_OUT[12] & c_in__h85404 ;
  assign y__h85423 = a_1_D_OUT[12] & b_1_D_OUT[12] ;
  assign y__h85567 = a_1_D_OUT[13] & c_in__h85550 ;
  assign y__h85569 = a_1_D_OUT[13] & b_1_D_OUT[13] ;
  assign y__h8580 = x__h4720 ^ c_in__h4626 ;
  assign y__h8598 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[6] &
	     c_in__h8581 ;
  assign y__h8600 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[6] &
	     y__h8580 ;
  assign y__h8727 = x__h4867 ^ c_in__h4773 ;
  assign y__h8745 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[7] &
	     c_in__h8728 ;
  assign y__h8747 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[7] &
	     y__h8727 ;
  assign y__h8874 = x__h5014 ^ c_in__h4920 ;
  assign y__h8892 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[8] &
	     c_in__h8875 ;
  assign y__h8894 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[8] &
	     y__h8874 ;
  assign y__h9021 = x__h5161 ^ c_in__h5067 ;
  assign y__h9039 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[9] &
	     c_in__h9022 ;
  assign y__h9041 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[9] &
	     y__h9021 ;
  assign y__h90658 =
	     IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[7] &&
	     ((IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[6:0] ==
	       7'd0) ?
		IF_IF_b_1_first__2_BIT_1_047_THEN_NOT_a_1_firs_ETC___d1544[8] &&
		carry_out__h82359 :
		carry_out__h82359) ;
  assign y__h9168 = x__h5308 ^ c_in__h5214 ;
  assign y__h9186 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[10] &
	     c_in__h9169 ;
  assign y__h9188 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[10] &
	     y__h9168 ;
  assign y__h9315 = x__h5455 ^ c_in__h5361 ;
  assign y__h9333 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[11] &
	     c_in__h9316 ;
  assign y__h9335 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[11] &
	     y__h9315 ;
  assign y__h94118 =
	     mac_intermediate_AB_D_OUT[1] &
	     IF_mac_intermediate_ABD_OUT_BIT_0_AND_c_2D_O_ETC__q2[0] ;
  assign y__h94120 = mac_intermediate_AB_D_OUT[1] & c_2_D_OUT[1] ;
  assign y__h94267 = mac_intermediate_AB_D_OUT[2] & c_in__h94250 ;
  assign y__h94269 = mac_intermediate_AB_D_OUT[2] & c_2_D_OUT[2] ;
  assign y__h94415 = mac_intermediate_AB_D_OUT[3] & c_in__h94398 ;
  assign y__h94417 = mac_intermediate_AB_D_OUT[3] & c_2_D_OUT[3] ;
  assign y__h94563 = mac_intermediate_AB_D_OUT[4] & c_in__h94546 ;
  assign y__h94565 = mac_intermediate_AB_D_OUT[4] & c_2_D_OUT[4] ;
  assign y__h9462 = x__h5602 ^ c_in__h5508 ;
  assign y__h94711 = mac_intermediate_AB_D_OUT[5] & c_in__h94694 ;
  assign y__h94713 = mac_intermediate_AB_D_OUT[5] & c_2_D_OUT[5] ;
  assign y__h9480 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[12] &
	     c_in__h9463 ;
  assign y__h9482 =
	     IF_SEXT_b_1_first__2_BITS_7_TO_0_3_4_BIT_2_7_T_ETC___d68[12] &
	     y__h9462 ;
  assign y__h94859 = mac_intermediate_AB_D_OUT[6] & c_in__h94842 ;
  assign y__h94861 = mac_intermediate_AB_D_OUT[6] & c_2_D_OUT[6] ;
  assign y__h95007 = mac_intermediate_AB_D_OUT[7] & c_in__h94990 ;
  assign y__h95009 = mac_intermediate_AB_D_OUT[7] & c_2_D_OUT[7] ;
  assign y__h95155 = mac_intermediate_AB_D_OUT[8] & c_in__h95138 ;
  assign y__h95157 = mac_intermediate_AB_D_OUT[8] & c_2_D_OUT[8] ;
  assign y__h95303 = mac_intermediate_AB_D_OUT[9] & c_in__h95286 ;
  assign y__h95305 = mac_intermediate_AB_D_OUT[9] & c_2_D_OUT[9] ;
  assign y__h95451 = mac_intermediate_AB_D_OUT[10] & c_in__h95434 ;
  assign y__h95453 = mac_intermediate_AB_D_OUT[10] & c_2_D_OUT[10] ;
  assign y__h95599 = mac_intermediate_AB_D_OUT[11] & c_in__h95582 ;
  assign y__h95601 = mac_intermediate_AB_D_OUT[11] & c_2_D_OUT[11] ;
  assign y__h95747 = mac_intermediate_AB_D_OUT[12] & c_in__h95730 ;
  assign y__h95749 = mac_intermediate_AB_D_OUT[12] & c_2_D_OUT[12] ;
  assign y__h95895 = mac_intermediate_AB_D_OUT[13] & c_in__h95878 ;
  assign y__h95897 = mac_intermediate_AB_D_OUT[13] & c_2_D_OUT[13] ;
  assign y__h96043 = mac_intermediate_AB_D_OUT[14] & c_in__h96026 ;
  assign y__h96045 = mac_intermediate_AB_D_OUT[14] & c_2_D_OUT[14] ;
  assign y__h9609 = x__h5749 ^ c_in__h5655 ;
  assign y__h96191 = mac_intermediate_AB_D_OUT[15] & c_in__h96174 ;
  assign y__h96193 = mac_intermediate_AB_D_OUT[15] & c_2_D_OUT[15] ;
  assign y__h96339 = mac_intermediate_AB_D_OUT[16] & c_in__h96322 ;
  assign y__h96341 = mac_intermediate_AB_D_OUT[16] & c_2_D_OUT[16] ;
  assign y__h96487 = mac_intermediate_AB_D_OUT[17] & c_in__h96470 ;
  assign y__h96489 = mac_intermediate_AB_D_OUT[17] & c_2_D_OUT[17] ;
  assign y__h96635 = mac_intermediate_AB_D_OUT[18] & c_in__h96618 ;
  assign y__h96637 = mac_intermediate_AB_D_OUT[18] & c_2_D_OUT[18] ;
  assign y__h96783 = mac_intermediate_AB_D_OUT[19] & c_in__h96766 ;
  assign y__h96785 = mac_intermediate_AB_D_OUT[19] & c_2_D_OUT[19] ;
  assign y__h96931 = mac_intermediate_AB_D_OUT[20] & c_in__h96914 ;
  assign y__h96933 = mac_intermediate_AB_D_OUT[20] & c_2_D_OUT[20] ;
  assign y__h97079 = mac_intermediate_AB_D_OUT[21] & c_in__h97062 ;
  assign y__h97081 = mac_intermediate_AB_D_OUT[21] & c_2_D_OUT[21] ;
  assign y__h97227 = mac_intermediate_AB_D_OUT[22] & c_in__h97210 ;
  assign y__h97229 = mac_intermediate_AB_D_OUT[22] & c_2_D_OUT[22] ;
  assign y__h97375 = mac_intermediate_AB_D_OUT[23] & c_in__h97358 ;
  assign y__h97377 = mac_intermediate_AB_D_OUT[23] & c_2_D_OUT[23] ;
  assign y__h97523 = mac_intermediate_AB_D_OUT[24] & c_in__h97506 ;
  assign y__h97525 = mac_intermediate_AB_D_OUT[24] & c_2_D_OUT[24] ;
  assign y__h97671 = mac_intermediate_AB_D_OUT[25] & c_in__h97654 ;
  assign y__h97673 = mac_intermediate_AB_D_OUT[25] & c_2_D_OUT[25] ;
  assign y__h97819 = mac_intermediate_AB_D_OUT[26] & c_in__h97802 ;
  assign y__h97821 = mac_intermediate_AB_D_OUT[26] & c_2_D_OUT[26] ;
  assign y__h97967 = mac_intermediate_AB_D_OUT[27] & c_in__h97950 ;
  assign y__h97969 = mac_intermediate_AB_D_OUT[27] & c_2_D_OUT[27] ;
  assign y__h98115 = mac_intermediate_AB_D_OUT[28] & c_in__h98098 ;
  assign y__h98117 = mac_intermediate_AB_D_OUT[28] & c_2_D_OUT[28] ;
  assign y__h98263 = mac_intermediate_AB_D_OUT[29] & c_in__h98246 ;
  assign y__h98265 = mac_intermediate_AB_D_OUT[29] & c_2_D_OUT[29] ;
  assign y__h98411 = mac_intermediate_AB_D_OUT[30] & c_in__h98394 ;
  assign y__h98413 = mac_intermediate_AB_D_OUT[30] & c_2_D_OUT[30] ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        counter <= `BSV_ASSIGNMENT_DELAY 32'd0;
	transfer_b <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (counter_EN) counter <= `BSV_ASSIGNMENT_DELAY counter_D_IN;
	if (transfer_b_EN)
	  transfer_b <= `BSV_ASSIGNMENT_DELAY transfer_b_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    counter = 32'hAAAAAAAA;
    transfer_b = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkMacSystolic

