<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\myWork\IP\releaseVerify\version\1.9.11.02\Gowin_PWM_RefDesign\project\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\myWork\IP\releaseVerify\version\1.9.11.02\Gowin_PWM_RefDesign\project\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\myWork\IP\releaseVerify\version\1.9.11.02\Gowin_PWM_RefDesign\project\src\fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV9QN88C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Apr 15 15:23:05 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>464</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>562</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>tck_pad_i </td>
</tr>
<tr>
<td>2</td>
<td>pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_CLKDIV/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>Gowin_PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>5</td>
<td>Gowin_PLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>6</td>
<td>Gowin_PLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>0.000</td>
<td>2.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>7</td>
<td>Gowin_PLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>7.500</td>
<td>133.333
<td>0.000</td>
<td>3.750</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>67.683(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pclk</td>
<td>100.000(MHz)</td>
<td>101.889(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of Gowin_PLL/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_PLL/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_PLL/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of Gowin_PLL/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.185</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
<td>dut/u_pwm/d_0_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.415</td>
</tr>
<tr>
<td>2</td>
<td>0.261</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
<td>dut/u_pwm/d_1_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.339</td>
</tr>
<tr>
<td>3</td>
<td>1.209</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
<td>dut/u_pwm/d_2_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.391</td>
</tr>
<tr>
<td>4</td>
<td>1.284</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
<td>dut/u_pwm/d_3_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.316</td>
</tr>
<tr>
<td>5</td>
<td>1.491</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
<td>dut/u_pwm/d_5_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.109</td>
</tr>
<tr>
<td>6</td>
<td>1.625</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
<td>dut/u_pwm/d_6_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.975</td>
</tr>
<tr>
<td>7</td>
<td>1.625</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
<td>dut/u_pwm/d_4_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.975</td>
</tr>
<tr>
<td>8</td>
<td>1.728</td>
<td>dut/u_pwm/up_d0_s0/Q</td>
<td>dut/u_pwm/duty_cycle_int_8_s1/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.872</td>
</tr>
<tr>
<td>9</td>
<td>1.865</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_1_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.092</td>
</tr>
<tr>
<td>10</td>
<td>1.869</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_4_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.088</td>
</tr>
<tr>
<td>11</td>
<td>1.869</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_3_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.088</td>
</tr>
<tr>
<td>12</td>
<td>2.232</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_0_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.725</td>
</tr>
<tr>
<td>13</td>
<td>2.232</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_1_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.725</td>
</tr>
<tr>
<td>14</td>
<td>2.232</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_2_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.725</td>
</tr>
<tr>
<td>15</td>
<td>2.232</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_cycle_2_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.725</td>
</tr>
<tr>
<td>16</td>
<td>2.236</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_2_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.721</td>
</tr>
<tr>
<td>17</td>
<td>2.236</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_5_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.721</td>
</tr>
<tr>
<td>18</td>
<td>2.311</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.645</td>
</tr>
<tr>
<td>19</td>
<td>2.311</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_cycle_4_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.645</td>
</tr>
<tr>
<td>20</td>
<td>2.311</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_cycle_5_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.645</td>
</tr>
<tr>
<td>21</td>
<td>2.319</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_cycle_6_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.638</td>
</tr>
<tr>
<td>22</td>
<td>2.319</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_6_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.638</td>
</tr>
<tr>
<td>23</td>
<td>2.319</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/Q</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.638</td>
</tr>
<tr>
<td>24</td>
<td>2.453</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
<td>dut/u_pwm/d_7_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.147</td>
</tr>
<tr>
<td>25</td>
<td>2.573</td>
<td>dut/u_pwm/duty_cycle_int_2_s1/Q</td>
<td>dut/u_pwm/duty_cycle_int_5_s1/CE</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.384</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.582</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s6/AD[0]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.595</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_7_s1/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_7_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_3_s0/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_3_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_5_s0/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_5_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_6_s0/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_6_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_11_s0/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_11_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_3_s1/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.709</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_6_s1/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_6_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_0_s0/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_8_s0/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_8_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_13_s0/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_13_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.710</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_5_s1/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_5_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>13</td>
<td>0.711</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_3_s1/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_3_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>14</td>
<td>0.711</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_0_s0/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_0_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>15</td>
<td>0.711</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_1_s0/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_1_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>16</td>
<td>0.711</td>
<td>dut/u_pwm/cnt_0_s0/Q</td>
<td>dut/u_pwm/cnt_0_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>17</td>
<td>0.712</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>18</td>
<td>0.731</td>
<td>dut/u_pwm/cnt_6_s0/Q</td>
<td>dut/u_pwm/cnt_6_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>19</td>
<td>0.733</td>
<td>dut/u_pwm/cnt_4_s0/Q</td>
<td>dut/u_pwm/cnt_4_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.733</td>
</tr>
<tr>
<td>20</td>
<td>0.837</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s8/AD[0]</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.849</td>
</tr>
<tr>
<td>21</td>
<td>0.854</td>
<td>dut/u_pwm/cnt_1_s0/Q</td>
<td>dut/u_pwm/cnt_1_s0/D</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.854</td>
</tr>
<tr>
<td>22</td>
<td>0.869</td>
<td>dut/u_pwm/d_5_s0/Q</td>
<td>dut/u_pwm/u_OSER8/D5</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.881</td>
</tr>
<tr>
<td>23</td>
<td>0.869</td>
<td>dut/u_pwm/d_3_s0/Q</td>
<td>dut/u_pwm/u_OSER8/D3</td>
<td>pclk:[R]</td>
<td>pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.881</td>
</tr>
<tr>
<td>24</td>
<td>0.892</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_4_s1/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_4_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>25</td>
<td>0.894</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_2_s1/Q</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_2_s1/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.676</td>
<td>4.926</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out0_reg1_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.676</td>
<td>4.926</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out1_reg1_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.676</td>
<td>4.926</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out2_reg1_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.676</td>
<td>4.926</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out2_reg2_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.676</td>
<td>4.926</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>dut/u_pwm/down_d1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.676</td>
<td>4.926</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>dut/u_pwm/d_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.676</td>
<td>4.926</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>dut/u_pwm/d_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.676</td>
<td>4.926</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>dut/u_pwm/down_d0_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.676</td>
<td>4.926</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>dut/u_pwm/d_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.676</td>
<td>4.926</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pclk</td>
<td>dut/u_pwm/d_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C6[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
</tr>
<tr>
<td>3.284</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[0][B]</td>
<td>dut/u_pwm/n278_s14/CIN</td>
</tr>
<tr>
<td>3.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s14/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][A]</td>
<td>dut/u_pwm/n278_s15/CIN</td>
</tr>
<tr>
<td>3.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s15/COUT</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][B]</td>
<td>dut/u_pwm/n278_s16/CIN</td>
</tr>
<tr>
<td>3.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s16/COUT</td>
</tr>
<tr>
<td>3.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][A]</td>
<td>dut/u_pwm/n278_s17/CIN</td>
</tr>
<tr>
<td>3.512</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s17/COUT</td>
</tr>
<tr>
<td>3.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][B]</td>
<td>dut/u_pwm/n278_s18/CIN</td>
</tr>
<tr>
<td>3.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s18/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/u_pwm/n278_s19/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s19/COUT</td>
</tr>
<tr>
<td>4.194</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>dut/u_pwm/n278_s20/I2</td>
</tr>
<tr>
<td>5.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s20/F</td>
</tr>
<tr>
<td>6.763</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][B]</td>
<td>dut/u_pwm/n335_s1/I2</td>
</tr>
<tr>
<td>7.565</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n335_s1/F</td>
</tr>
<tr>
<td>7.988</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[3][B]</td>
<td>dut/u_pwm/n337_s1/I2</td>
</tr>
<tr>
<td>8.614</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C7[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n337_s1/F</td>
</tr>
<tr>
<td>8.625</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>dut/u_pwm/n338_s1/I2</td>
</tr>
<tr>
<td>9.657</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n338_s1/F</td>
</tr>
<tr>
<td>9.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/d_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>dut/u_pwm/d_0_s0/CLK</td>
</tr>
<tr>
<td>9.842</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C7[0][A]</td>
<td>dut/u_pwm/d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.901, 41.436%; route: 5.055, 53.696%; tC2Q: 0.458, 4.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C6[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
</tr>
<tr>
<td>3.284</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[0][B]</td>
<td>dut/u_pwm/n278_s14/CIN</td>
</tr>
<tr>
<td>3.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s14/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][A]</td>
<td>dut/u_pwm/n278_s15/CIN</td>
</tr>
<tr>
<td>3.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s15/COUT</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][B]</td>
<td>dut/u_pwm/n278_s16/CIN</td>
</tr>
<tr>
<td>3.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s16/COUT</td>
</tr>
<tr>
<td>3.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][A]</td>
<td>dut/u_pwm/n278_s17/CIN</td>
</tr>
<tr>
<td>3.512</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s17/COUT</td>
</tr>
<tr>
<td>3.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][B]</td>
<td>dut/u_pwm/n278_s18/CIN</td>
</tr>
<tr>
<td>3.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s18/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/u_pwm/n278_s19/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s19/COUT</td>
</tr>
<tr>
<td>4.194</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>dut/u_pwm/n278_s20/I2</td>
</tr>
<tr>
<td>5.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s20/F</td>
</tr>
<tr>
<td>6.763</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][B]</td>
<td>dut/u_pwm/n335_s1/I2</td>
</tr>
<tr>
<td>7.565</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R24C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n335_s1/F</td>
</tr>
<tr>
<td>7.988</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[3][B]</td>
<td>dut/u_pwm/n337_s1/I2</td>
</tr>
<tr>
<td>8.614</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R24C7[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n337_s1/F</td>
</tr>
<tr>
<td>9.581</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/d_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>dut/u_pwm/d_1_s0/CLK</td>
</tr>
<tr>
<td>9.842</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C7[0][B]</td>
<td>dut/u_pwm/d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.869, 30.719%; route: 6.012, 64.373%; tC2Q: 0.458, 4.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C6[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
</tr>
<tr>
<td>3.284</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[0][B]</td>
<td>dut/u_pwm/n278_s14/CIN</td>
</tr>
<tr>
<td>3.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s14/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][A]</td>
<td>dut/u_pwm/n278_s15/CIN</td>
</tr>
<tr>
<td>3.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s15/COUT</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][B]</td>
<td>dut/u_pwm/n278_s16/CIN</td>
</tr>
<tr>
<td>3.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s16/COUT</td>
</tr>
<tr>
<td>3.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][A]</td>
<td>dut/u_pwm/n278_s17/CIN</td>
</tr>
<tr>
<td>3.512</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s17/COUT</td>
</tr>
<tr>
<td>3.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][B]</td>
<td>dut/u_pwm/n278_s18/CIN</td>
</tr>
<tr>
<td>3.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s18/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/u_pwm/n278_s19/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s19/COUT</td>
</tr>
<tr>
<td>4.194</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>dut/u_pwm/n278_s20/I2</td>
</tr>
<tr>
<td>5.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s20/F</td>
</tr>
<tr>
<td>6.763</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][B]</td>
<td>dut/u_pwm/n335_s1/I2</td>
</tr>
<tr>
<td>7.585</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n335_s1/F</td>
</tr>
<tr>
<td>7.601</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>dut/u_pwm/n336_s1/I3</td>
</tr>
<tr>
<td>8.633</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n336_s1/F</td>
</tr>
<tr>
<td>8.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/d_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>dut/u_pwm/d_2_s0/CLK</td>
</tr>
<tr>
<td>9.842</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C8[1][A]</td>
<td>dut/u_pwm/d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.295, 39.267%; route: 4.638, 55.271%; tC2Q: 0.458, 5.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C6[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
</tr>
<tr>
<td>3.284</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[0][B]</td>
<td>dut/u_pwm/n278_s14/CIN</td>
</tr>
<tr>
<td>3.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s14/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][A]</td>
<td>dut/u_pwm/n278_s15/CIN</td>
</tr>
<tr>
<td>3.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s15/COUT</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][B]</td>
<td>dut/u_pwm/n278_s16/CIN</td>
</tr>
<tr>
<td>3.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s16/COUT</td>
</tr>
<tr>
<td>3.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][A]</td>
<td>dut/u_pwm/n278_s17/CIN</td>
</tr>
<tr>
<td>3.512</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s17/COUT</td>
</tr>
<tr>
<td>3.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][B]</td>
<td>dut/u_pwm/n278_s18/CIN</td>
</tr>
<tr>
<td>3.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s18/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/u_pwm/n278_s19/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s19/COUT</td>
</tr>
<tr>
<td>4.194</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>dut/u_pwm/n278_s20/I2</td>
</tr>
<tr>
<td>5.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s20/F</td>
</tr>
<tr>
<td>6.763</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][B]</td>
<td>dut/u_pwm/n335_s1/I2</td>
</tr>
<tr>
<td>7.585</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n335_s1/F</td>
</tr>
<tr>
<td>8.558</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[2][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/d_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[2][B]</td>
<td>dut/u_pwm/d_3_s0/CLK</td>
</tr>
<tr>
<td>9.842</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C8[2][B]</td>
<td>dut/u_pwm/d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.263, 27.212%; route: 5.595, 67.276%; tC2Q: 0.458, 5.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C6[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
</tr>
<tr>
<td>3.284</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[0][B]</td>
<td>dut/u_pwm/n278_s14/CIN</td>
</tr>
<tr>
<td>3.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s14/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][A]</td>
<td>dut/u_pwm/n278_s15/CIN</td>
</tr>
<tr>
<td>3.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s15/COUT</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][B]</td>
<td>dut/u_pwm/n278_s16/CIN</td>
</tr>
<tr>
<td>3.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s16/COUT</td>
</tr>
<tr>
<td>3.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][A]</td>
<td>dut/u_pwm/n278_s17/CIN</td>
</tr>
<tr>
<td>3.512</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s17/COUT</td>
</tr>
<tr>
<td>3.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][B]</td>
<td>dut/u_pwm/n278_s18/CIN</td>
</tr>
<tr>
<td>3.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s18/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/u_pwm/n278_s19/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s19/COUT</td>
</tr>
<tr>
<td>4.194</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>dut/u_pwm/n278_s20/I2</td>
</tr>
<tr>
<td>5.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s20/F</td>
</tr>
<tr>
<td>6.752</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][A]</td>
<td>dut/u_pwm/n333_s1/I3</td>
</tr>
<tr>
<td>7.378</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C8[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n333_s1/F</td>
</tr>
<tr>
<td>8.351</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[2][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/d_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[2][A]</td>
<td>dut/u_pwm/d_5_s0/CLK</td>
</tr>
<tr>
<td>9.842</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C8[2][A]</td>
<td>dut/u_pwm/d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.067, 25.489%; route: 5.584, 68.859%; tC2Q: 0.458, 5.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C6[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
</tr>
<tr>
<td>3.284</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[0][B]</td>
<td>dut/u_pwm/n278_s14/CIN</td>
</tr>
<tr>
<td>3.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s14/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][A]</td>
<td>dut/u_pwm/n278_s15/CIN</td>
</tr>
<tr>
<td>3.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s15/COUT</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][B]</td>
<td>dut/u_pwm/n278_s16/CIN</td>
</tr>
<tr>
<td>3.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s16/COUT</td>
</tr>
<tr>
<td>3.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][A]</td>
<td>dut/u_pwm/n278_s17/CIN</td>
</tr>
<tr>
<td>3.512</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s17/COUT</td>
</tr>
<tr>
<td>3.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][B]</td>
<td>dut/u_pwm/n278_s18/CIN</td>
</tr>
<tr>
<td>3.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s18/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/u_pwm/n278_s19/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s19/COUT</td>
</tr>
<tr>
<td>4.194</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>dut/u_pwm/n278_s20/I2</td>
</tr>
<tr>
<td>5.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s20/F</td>
</tr>
<tr>
<td>6.752</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][A]</td>
<td>dut/u_pwm/n333_s1/I3</td>
</tr>
<tr>
<td>7.378</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C8[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n333_s1/F</td>
</tr>
<tr>
<td>7.395</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][B]</td>
<td>dut/u_pwm/n332_s1/I2</td>
</tr>
<tr>
<td>8.217</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n332_s1/F</td>
</tr>
<tr>
<td>8.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/d_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[0][B]</td>
<td>dut/u_pwm/d_6_s0/CLK</td>
</tr>
<tr>
<td>9.842</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C8[0][B]</td>
<td>dut/u_pwm/d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 36.227%; route: 4.627, 58.025%; tC2Q: 0.458, 5.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C6[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
</tr>
<tr>
<td>3.284</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[0][B]</td>
<td>dut/u_pwm/n278_s14/CIN</td>
</tr>
<tr>
<td>3.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s14/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][A]</td>
<td>dut/u_pwm/n278_s15/CIN</td>
</tr>
<tr>
<td>3.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s15/COUT</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][B]</td>
<td>dut/u_pwm/n278_s16/CIN</td>
</tr>
<tr>
<td>3.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s16/COUT</td>
</tr>
<tr>
<td>3.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][A]</td>
<td>dut/u_pwm/n278_s17/CIN</td>
</tr>
<tr>
<td>3.512</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s17/COUT</td>
</tr>
<tr>
<td>3.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][B]</td>
<td>dut/u_pwm/n278_s18/CIN</td>
</tr>
<tr>
<td>3.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s18/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/u_pwm/n278_s19/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s19/COUT</td>
</tr>
<tr>
<td>4.194</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>dut/u_pwm/n278_s20/I2</td>
</tr>
<tr>
<td>5.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s20/F</td>
</tr>
<tr>
<td>6.752</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[3][A]</td>
<td>dut/u_pwm/n333_s1/I3</td>
</tr>
<tr>
<td>7.378</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C8[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n333_s1/F</td>
</tr>
<tr>
<td>7.395</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>dut/u_pwm/n334_s1/I3</td>
</tr>
<tr>
<td>8.217</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n334_s1/F</td>
</tr>
<tr>
<td>8.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/d_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>dut/u_pwm/d_4_s0/CLK</td>
</tr>
<tr>
<td>9.842</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>dut/u_pwm/d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 36.227%; route: 4.627, 58.025%; tC2Q: 0.458, 5.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/up_d0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/duty_cycle_int_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][B]</td>
<td>dut/u_pwm/up_d0_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R18C11[0][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/up_d0_s0/Q</td>
</tr>
<tr>
<td>2.342</td>
<td>1.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[3][A]</td>
<td>dut/u_pwm/duty_cycle_int_9_s6/I1</td>
</tr>
<tr>
<td>2.968</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C10[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/duty_cycle_int_9_s6/F</td>
</tr>
<tr>
<td>4.293</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>dut/u_pwm/n66_s2/I3</td>
</tr>
<tr>
<td>5.325</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n66_s2/F</td>
</tr>
<tr>
<td>6.464</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[2][A]</td>
<td>dut/u_pwm/n66_s1/I2</td>
</tr>
<tr>
<td>7.286</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[2][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n66_s1/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td>dut/u_pwm/n66_s6/I1</td>
</tr>
<tr>
<td>8.114</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n66_s6/F</td>
</tr>
<tr>
<td>8.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/duty_cycle_int_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[1][A]</td>
<td>dut/u_pwm/duty_cycle_int_8_s1/CLK</td>
</tr>
<tr>
<td>9.842</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C10[1][A]</td>
<td>dut/u_pwm/duty_cycle_int_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.302, 41.947%; route: 4.111, 52.230%; tC2Q: 0.458, 5.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>8.334</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_1_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C9[1][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 43.067%; route: 4.149, 51.269%; tC2Q: 0.458, 5.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>8.330</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_4_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 43.088%; route: 4.145, 51.245%; tC2Q: 0.458, 5.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>8.330</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_3_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C8[2][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 43.088%; route: 4.145, 51.245%; tC2Q: 0.458, 5.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_remainder_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_0_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[1][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.112%; route: 3.782, 48.955%; tC2Q: 0.458, 5.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_remainder_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_1_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[0][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.112%; route: 3.782, 48.955%; tC2Q: 0.458, 5.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_remainder_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_2_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C8[0][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_remainder_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.112%; route: 3.782, 48.955%; tC2Q: 0.458, 5.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_cycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.967</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_2_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C5[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.116%; route: 3.781, 48.950%; tC2Q: 0.458, 5.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.963</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_2_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.139%; route: 3.777, 48.924%; tC2Q: 0.458, 5.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.963</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_5_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C8[1][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.139%; route: 3.777, 48.924%; tC2Q: 0.458, 5.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.887</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.584%; route: 3.702, 48.421%; tC2Q: 0.458, 5.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_cycle_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.887</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[1][B]</td>
<td>dut/u_pwm/oserx8_cycle_4_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[1][B]</td>
<td>dut/u_pwm/oserx8_cycle_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.584%; route: 3.702, 48.421%; tC2Q: 0.458, 5.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_cycle_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.887</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][B]</td>
<td>dut/u_pwm/oserx8_cycle_5_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C8[0][B]</td>
<td>dut/u_pwm/oserx8_cycle_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.584%; route: 3.702, 48.421%; tC2Q: 0.458, 5.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.880</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][A]</td>
<td>dut/u_pwm/oserx8_cycle_6_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C6[1][A]</td>
<td>dut/u_pwm/oserx8_cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.627%; route: 3.695, 48.372%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.880</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_6_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C7[1][A]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.627%; route: 3.695, 48.372%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[0][A]</td>
<td>dut/u_pwm/oserx8_cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R21C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_cycle_1_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.828</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C7[3][A]</td>
<td>dut/u_pwm/n156_s4/I1</td>
</tr>
<tr>
<td>2.554</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R21C7[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s4/F</td>
</tr>
<tr>
<td>2.987</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C8[3][B]</td>
<td>dut/u_pwm/n156_s8/I2</td>
</tr>
<tr>
<td>4.019</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R21C8[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s8/F</td>
</tr>
<tr>
<td>5.319</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td>dut/u_pwm/n156_s3/I1</td>
</tr>
<tr>
<td>5.944</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C7[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s3/F</td>
</tr>
<tr>
<td>6.362</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C7[0][A]</td>
<td>dut/u_pwm/n156_s0/I2</td>
</tr>
<tr>
<td>7.164</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R21C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n156_s0/F</td>
</tr>
<tr>
<td>7.880</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C6[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.485, 45.627%; route: 3.695, 48.372%; tC2Q: 0.458, 6.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C6[1][B]</td>
<td>dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C6[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/oserx8_duty_cycle_all_one_0_s0/Q</td>
</tr>
<tr>
<td>3.284</td>
<td>2.583</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[0][B]</td>
<td>dut/u_pwm/n278_s14/CIN</td>
</tr>
<tr>
<td>3.341</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s14/COUT</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][A]</td>
<td>dut/u_pwm/n278_s15/CIN</td>
</tr>
<tr>
<td>3.398</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s15/COUT</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[1][B]</td>
<td>dut/u_pwm/n278_s16/CIN</td>
</tr>
<tr>
<td>3.455</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s16/COUT</td>
</tr>
<tr>
<td>3.455</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][A]</td>
<td>dut/u_pwm/n278_s17/CIN</td>
</tr>
<tr>
<td>3.512</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s17/COUT</td>
</tr>
<tr>
<td>3.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C6[2][B]</td>
<td>dut/u_pwm/n278_s18/CIN</td>
</tr>
<tr>
<td>3.569</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C6[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s18/COUT</td>
</tr>
<tr>
<td>3.569</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C7[0][A]</td>
<td>dut/u_pwm/n278_s19/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C7[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s19/COUT</td>
</tr>
<tr>
<td>4.194</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[3][B]</td>
<td>dut/u_pwm/n278_s20/I2</td>
</tr>
<tr>
<td>5.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C7[3][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n278_s20/F</td>
</tr>
<tr>
<td>7.389</td>
<td>2.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/d_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[1][B]</td>
<td>dut/u_pwm/d_7_s0/CLK</td>
</tr>
<tr>
<td>9.842</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C8[1][B]</td>
<td>dut/u_pwm/d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.441, 20.163%; route: 5.248, 73.424%; tC2Q: 0.458, 6.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.199</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/duty_cycle_int_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/duty_cycle_int_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[0][A]</td>
<td>dut/u_pwm/duty_cycle_int_2_s1/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C10[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/duty_cycle_int_2_s1/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C9[0][B]</td>
<td>dut/u_pwm/n69_s3/I2</td>
</tr>
<tr>
<td>2.555</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R21C9[0][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n69_s3/F</td>
</tr>
<tr>
<td>3.398</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[3][A]</td>
<td>dut/u_pwm/n65_s3/I3</td>
</tr>
<tr>
<td>4.430</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C10[3][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n65_s3/F</td>
</tr>
<tr>
<td>4.441</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C10[2][B]</td>
<td>dut/u_pwm/duty_cycle_int_9_s5/I1</td>
</tr>
<tr>
<td>5.243</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C10[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/duty_cycle_int_9_s5/F</td>
</tr>
<tr>
<td>5.662</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C10[2][B]</td>
<td>dut/u_pwm/duty_cycle_int_9_s3/I1</td>
</tr>
<tr>
<td>6.464</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R21C10[2][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/duty_cycle_int_9_s3/F</td>
</tr>
<tr>
<td>7.626</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/duty_cycle_int_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>dut/u_pwm/duty_cycle_int_5_s1/CLK</td>
</tr>
<tr>
<td>10.199</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C9[0][A]</td>
<td>dut/u_pwm/duty_cycle_int_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.668, 49.676%; route: 3.258, 44.117%; tC2Q: 0.458, 6.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.582</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R22C11[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/Q</td>
</tr>
<tr>
<td>0.778</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C11</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s6/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C11</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s6/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C11</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 43.957%; tC2Q: 0.333, 56.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_7_s1/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C14[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/addr_all_7_s1/Q</td>
</tr>
<tr>
<td>3.538</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/n289_s2/I3</td>
</tr>
<tr>
<td>3.910</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/n289_s2/F</td>
</tr>
<tr>
<td>3.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/addr_all_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_7_s1/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_3_s0/Q</td>
</tr>
<tr>
<td>3.538</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_3_s2/I1</td>
</tr>
<tr>
<td>3.910</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_3_s2/F</td>
</tr>
<tr>
<td>3.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_3_s0/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_5_s0/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_5_s0/Q</td>
</tr>
<tr>
<td>3.538</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_5_s2/I3</td>
</tr>
<tr>
<td>3.910</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_5_s2/F</td>
</tr>
<tr>
<td>3.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_5_s0/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C20[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_6_s0/Q</td>
</tr>
<tr>
<td>3.538</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_6_s2/I3</td>
</tr>
<tr>
<td>3.910</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_6_s2/F</td>
</tr>
<tr>
<td>3.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_6_s0/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C20[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C21[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_11_s0/Q</td>
</tr>
<tr>
<td>3.538</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_11_s2/I3</td>
</tr>
<tr>
<td>3.910</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_11_s2/F</td>
</tr>
<tr>
<td>3.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_11_s0/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_3_s1/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/bit_count_3_s1/Q</td>
</tr>
<tr>
<td>3.539</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/n873_s2/I1</td>
</tr>
<tr>
<td>3.911</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/n873_s2/F</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/bit_count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_3_s1/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_6_s1/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/bit_count_6_s1/Q</td>
</tr>
<tr>
<td>3.539</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/n870_s5/I0</td>
</tr>
<tr>
<td>3.911</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/n870_s5/F</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/bit_count_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_6_s1/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_0_s0/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C21[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_0_s0/Q</td>
</tr>
<tr>
<td>3.539</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_0_s2/I3</td>
</tr>
<tr>
<td>3.911</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_0_s2/F</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_0_s0/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C21[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_8_s0/Q</td>
</tr>
<tr>
<td>3.539</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_8_s2/I1</td>
</tr>
<tr>
<td>3.911</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_8_s2/F</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_8_s0/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C21[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_13_s0/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_13_s0/Q</td>
</tr>
<tr>
<td>3.539</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_13_s4/I1</td>
</tr>
<tr>
<td>3.911</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/data_to_word_counter_13_s4/F</td>
</tr>
<tr>
<td>3.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/word_count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_13_s0/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/word_count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_5_s1/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R20C15[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/addr_all_5_s1/Q</td>
</tr>
<tr>
<td>3.540</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/n291_s2/I1</td>
</tr>
<tr>
<td>3.912</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/n291_s2/F</td>
</tr>
<tr>
<td>3.912</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/addr_all_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_5_s1/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C15[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_3_s1/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R20C14[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/addr_all_3_s1/Q</td>
</tr>
<tr>
<td>3.542</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/n293_s2/I3</td>
</tr>
<tr>
<td>3.914</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/n293_s2/F</td>
</tr>
<tr>
<td>3.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/addr_all_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_3_s1/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C14[1][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_0_s0/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/module_state_0_s0/Q</td>
</tr>
<tr>
<td>3.542</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_next_state_0_s7/I0</td>
</tr>
<tr>
<td>3.914</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/module_next_state_0_s7/F</td>
</tr>
<tr>
<td>3.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/module_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_0_s0/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_1_s0/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/module_state_1_s0/Q</td>
</tr>
<tr>
<td>3.542</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_next_state_1_s5/I2</td>
</tr>
<tr>
<td>3.914</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/module_next_state_1_s5/F</td>
</tr>
<tr>
<td>3.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/module_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_1_s0/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/module_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>dut/u_pwm/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.522</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>dut/u_pwm/n270_s2/I0</td>
</tr>
<tr>
<td>0.894</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n270_s2/F</td>
</tr>
<tr>
<td>0.894</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>dut/u_pwm/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C8[0][A]</td>
<td>dut/u_pwm/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R22C11[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s14/I0</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s14/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>dut/u_pwm/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/cnt_6_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C8[1][A]</td>
<td>dut/u_pwm/n264_s/I1</td>
</tr>
<tr>
<td>0.914</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n264_s/SUM</td>
</tr>
<tr>
<td>0.914</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>dut/u_pwm/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>dut/u_pwm/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>dut/u_pwm/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R18C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/cnt_4_s0/Q</td>
</tr>
<tr>
<td>0.522</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C8[0][A]</td>
<td>dut/u_pwm/n266_s/I1</td>
</tr>
<tr>
<td>0.916</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n266_s/SUM</td>
</tr>
<tr>
<td>0.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>dut/u_pwm/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C8[0][A]</td>
<td>dut/u_pwm/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.734%; route: 0.006, 0.805%; tC2Q: 0.333, 45.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C11[0][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R22C11[0][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s2/Q</td>
</tr>
<tr>
<td>1.032</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s8/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C11</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s8/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C11</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out6_reg1_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.754%; tC2Q: 0.333, 39.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td>dut/u_pwm/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C7[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C7[1][B]</td>
<td>dut/u_pwm/n269_s/I0</td>
</tr>
<tr>
<td>1.037</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td style=" background: #97FFFF;">dut/u_pwm/n269_s/SUM</td>
</tr>
<tr>
<td>1.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C7[1][B]</td>
<td>dut/u_pwm/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C7[1][B]</td>
<td>dut/u_pwm/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.548%; route: 0.004, 0.415%; tC2Q: 0.333, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/u_OSER8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[2][A]</td>
<td>dut/u_pwm/d_5_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C8[2][A]</td>
<td style=" font-weight:bold;">dut/u_pwm/d_5_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">dut/u_pwm/u_OSER8/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>dut/u_pwm/u_OSER8/PCLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB8[B]</td>
<td>dut/u_pwm/u_OSER8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/u_pwm/d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/u_pwm/u_OSER8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[2][B]</td>
<td>dut/u_pwm/d_3_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C8[2][B]</td>
<td style=" font-weight:bold;">dut/u_pwm/d_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">dut/u_pwm/u_OSER8/D3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>92</td>
<td>BOTTOMSIDE[0]</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>dut/u_pwm/u_OSER8/PCLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB8[B]</td>
<td>dut/u_pwm/u_OSER8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.548, 62.168%; tC2Q: 0.333, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_4_s1/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C21[2][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/bit_count_4_s1/Q</td>
</tr>
<tr>
<td>3.538</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/n872_s4/I0</td>
</tr>
<tr>
<td>4.094</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/n872_s4/F</td>
</tr>
<tr>
<td>4.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/bit_count_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_4_s1/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C21[2][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>3.536</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R20C20[2][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/bit_count_2_s1/Q</td>
</tr>
<tr>
<td>3.540</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/n874_s2/I2</td>
</tr>
<tr>
<td>4.096</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">gw_gvio_inst_0/u_gvio0_top/n874_s2/F</td>
</tr>
<tr>
<td>4.096</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td style=" font-weight:bold;">gw_gvio_inst_0/u_gvio0_top/bit_count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>tck_pad_i_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>2.236</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>139</td>
<td>R1C1</td>
<td>gw_gvio_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>3.202</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_2_s1/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.236, 69.836%; route: 0.966, 30.164%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out0_reg1_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out0_reg1_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out0_reg1_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out1_reg1_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out1_reg1_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out1_reg1_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out2_reg1_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out2_reg1_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out2_reg1_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out2_reg2_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out2_reg2_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_out2_reg2_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dut/u_pwm/down_d1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_pwm/down_d1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_pwm/down_d1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dut/u_pwm/d_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_pwm/d_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_pwm/d_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dut/u_pwm/d_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_pwm/d_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_pwm/d_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dut/u_pwm/down_d0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_pwm/down_d0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_pwm/down_d0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dut/u_pwm/d_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_pwm/d_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_pwm/d_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.676</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pclk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dut/u_pwm/d_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>dut/u_pwm/d_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>10.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>dut/u_pwm/d_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>139</td>
<td>gw_gvio_inst_0/control0[0]</td>
<td>3.163</td>
<td>1.726</td>
</tr>
<tr>
<td>92</td>
<td>pclk_d</td>
<td>0.185</td>
<td>0.659</td>
</tr>
<tr>
<td>37</td>
<td>gw_gvio_inst_0/u_gvio0_top/n16_3</td>
<td>43.601</td>
<td>2.295</td>
</tr>
<tr>
<td>32</td>
<td>gw_gvio_inst_0/u_gvio0_top/tdi_i_d</td>
<td>46.519</td>
<td>2.623</td>
</tr>
<tr>
<td>29</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all[0]</td>
<td>41.658</td>
<td>1.822</td>
</tr>
<tr>
<td>28</td>
<td>gw_gvio_inst_0/u_gvio0_top/addr_all[1]</td>
<td>41.859</td>
<td>1.686</td>
</tr>
<tr>
<td>22</td>
<td>gw_gvio_inst_0/u_gvio0_top/probe_num[2]</td>
<td>44.741</td>
<td>1.503</td>
</tr>
<tr>
<td>18</td>
<td>gw_gvio_inst_0/u_gvio0_top/data_out_shift_reg_8_9</td>
<td>41.886</td>
<td>1.513</td>
</tr>
<tr>
<td>18</td>
<td>gw_gvio_inst_0/u_gvio0_top/bit_ct_rst</td>
<td>42.138</td>
<td>1.318</td>
</tr>
<tr>
<td>17</td>
<td>dut/u_pwm/n156_3</td>
<td>1.865</td>
<td>1.333</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C26</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C25</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C43</td>
<td>100.00%</td>
</tr>
<tr>
<td>R25C41</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name tck_pad_i -period 50 -waveform {0 25} [get_ports {tck_pad_i}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name pclk -period 10 -waveform {0 5} [get_pins {u_CLKDIV/CLKOUT}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
