Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/aeren/Okul/CENG232/Lab4/lab4_part1/testbench_RAM_isim_beh.exe -prj /home/aeren/Okul/CENG232/Lab4/lab4_part1/testbench_RAM_beh.prj work.testbench_RAM work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/aeren/Okul/CENG232/Lab4/lab4_part1/lab4_1.v" into library work
Analyzing Verilog file "/home/aeren/Okul/CENG232/Lab4/lab4_part1/testbench_RAM.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82604 KB
Fuse CPU Usage: 1050 ms
Compiling module lab4RAM
Compiling module testbench_RAM
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/aeren/Okul/CENG232/Lab4/lab4_part1/testbench_RAM_isim_beh.exe
Fuse Memory Usage: 1167224 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 1010 ms
