==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'yuv_filter.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'yuv_scale' into 'yuv_filter' (yuv_filter.c:24) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (yuv_filter.c:92:33) to (yuv_filter.c:92:27) in function 'yuv2rgb'... converting 7 basic blocks.
@I [XFORM-11] Balancing expressions in function 'rgb2yuv' (yuv_filter.c:30)...11 expression(s) balanced.
@I [HLS-111] Elapsed time: 5.942 seconds; current memory usage: 92.2 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'yuv_filter' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'yuv_filter_rgb2yuv' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.107 seconds; current memory usage: 93.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'yuv_filter_rgb2yuv' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.071 seconds; current memory usage: 93.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'yuv_filter_yuv2rgb' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated clock period (11.2ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('tmp_12', yuv_filter.c:101) (3.36 ns)
	'add' operation ('tmp1', yuv_filter.c:101) (3.02 ns)
	'add' operation ('tmp_14', yuv_filter.c:101) (2.08 ns)
	'partselect' operation ('tmp_15', yuv_filter.c:101) (0 ns)
	'icmp' operation ('icmp9', yuv_filter.c:101) (1.36 ns)
	'select' operation ('p_phitmp2', yuv_filter.c:101) (0 ns)
	'select' operation ('G', yuv_filter.c:101) (1.37 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.127 seconds; current memory usage: 94.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'yuv_filter_yuv2rgb' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.072 seconds; current memory usage: 94.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'yuv_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 95.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'yuv_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.115 seconds; current memory usage: 95.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'yuv_filter_rgb2yuv' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'yuv_filter_mac_muladd_8ns_6ns_9ns_13_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'yuv_filter_mac_muladd_8ns_7s_16ns_16_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'yuv_filter_mac_muladd_8ns_8s_16ns_16_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'yuv_filter_rgb2yuv'.
@I [HLS-111] Elapsed time: 0.196 seconds; current memory usage: 95.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'yuv_filter_yuv2rgb' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'yuv_filter_ama_addmuladd_5s_8ns_10ns_9ns_18_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'yuv_filter_mac_muladd_10ns_8s_18s_18_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'yuv_filter_mac_muladd_8s_8s_17ns_17_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'yuv_filter_yuv2rgb'.
@I [HLS-111] Elapsed time: 0.368 seconds; current memory usage: 95.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'yuv_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/in_channels_ch1' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/in_channels_ch2' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/in_channels_ch3' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/in_width' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/in_height' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/out_channels_ch1' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/out_channels_ch2' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/out_channels_ch3' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/out_width' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/out_height' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/Y_scale' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/U_scale' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'yuv_filter/V_scale' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'yuv_filter' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'yuv_filter'.
@I [HLS-111] Elapsed time: 0.391 seconds; current memory usage: 96.4 MB.
@I [RTMG-278] Implementing memory 'yuv_filter_p_yuv_channels_ch1_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for yuv_filter.
@I [VHDL-304] Generating VHDL RTL for yuv_filter.
@I [VLOG-307] Generating Verilog RTL for yuv_filter.
@I [HLS-112] Total elapsed time: 8.697 seconds; peak memory usage: 96.4 MB.
