Analysis & Synthesis report for cpu
Wed Jul  2 18:48:40 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |cpu|Multiplicador:MULTIPLICADOR|CONTROL:U2|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Top-level Entity: |cpu
 15. Source assignments for InstMem:Intruction_Memory|altsyncram:altsyncram_component|altsyncram_38i1:auto_generated
 16. Source assignments for datamemory:Data_Memory|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated
 17. Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: InstMem:Intruction_Memory|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: Multiplicador:MULTIPLICADOR|CONTROL:U2
 20. Parameter Settings for User Entity Instance: datamemory:Data_Memory|altsyncram:altsyncram_component
 21. altpll Parameter Settings by Entity Instance
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "register:CTRL3"
 24. Port Connectivity Checks: "datamemory:Data_Memory"
 25. Port Connectivity Checks: "Multiplicador:MULTIPLICADOR|ACC:U0"
 26. Port Connectivity Checks: "Multiplicador:MULTIPLICADOR"
 27. Port Connectivity Checks: "register:CTRL1"
 28. Port Connectivity Checks: "extend:Extend"
 29. Port Connectivity Checks: "InstMem:Intruction_Memory"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul  2 18:48:40 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; cpu                                         ;
; Top-level Entity Name              ; cpu                                         ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 3,348                                       ;
;     Total combinational functions  ; 2,355                                       ;
;     Dedicated logic registers      ; 1,251                                       ;
; Total registers                    ; 1251                                        ;
; Total pins                         ; 165                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,536                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CGX150DF31I7AD  ;                    ;
; Top-level entity name                                            ; cpu                ; cpu                ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                            ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                    ; Library ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; RegisterFile/registerfile.v          ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/RegisterFile/registerfile.v          ;         ;
; Register/register.v                  ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Register/register.v                  ;         ;
; PLL/PLL.v                            ; yes             ; User Wizard-Generated File   ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/PLL/PLL.v                            ;         ;
; PC/pc.v                              ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/PC/pc.v                              ;         ;
; MUX/mux.v                            ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/MUX/mux.v                            ;         ;
; Multiplicador/Multiplicador.v        ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v        ;         ;
; Multiplicador/Counter/Counter.v      ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/Counter/Counter.v      ;         ;
; Multiplicador/CONTROL/CONTROL.v      ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/CONTROL/CONTROL.v      ;         ;
; Multiplicador/Adder/Adder.v          ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/Adder/Adder.v          ;         ;
; Multiplicador/ACC/ACC.v              ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/ACC/ACC.v              ;         ;
; InstMem/InstMem.v                    ; yes             ; User Wizard-Generated File   ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/InstMem/InstMem.v                    ;         ;
; Extend/extend.v                      ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Extend/extend.v                      ;         ;
; DataMemory/datamemory.v              ; yes             ; User Wizard-Generated File   ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/DataMemory/datamemory.v              ;         ;
; Control/control.v                    ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Control/control.v                    ;         ;
; ALU/alu.v                            ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ALU/alu.v                            ;         ;
; ADDRDecoding/ADDRDecoding.v          ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDRDecoding/ADDRDecoding.v          ;         ;
; ADDDecoding_Prog/ADDRDecoding_Prog.v ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v ;         ;
; cpu.v                                ; yes             ; User Verilog HDL File        ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v                                ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/altpll.tdf                                    ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/aglobal181.inc                                ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/stratix_pll.inc                               ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/stratixii_pll.inc                             ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                             ;         ;
; db/PLL_altpll.v                      ; yes             ; Auto-Generated Megafunction  ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/db/PLL_altpll.v                      ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/altsyncram.tdf                                ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                         ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/lpm_mux.inc                                   ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/lpm_decode.inc                                ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                 ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/altrom.inc                                    ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/altram.inc                                    ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/altdpram.inc                                  ;         ;
; db/altsyncram_38i1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/db/altsyncram_38i1.tdf               ;         ;
; db/altsyncram_dhh1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/db/altsyncram_dhh1.tdf               ;         ;
+--------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 165              ;
; Total memory bits        ; 65536            ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Total PLLs               ; 1                ;
;     -- PLLs              ; 1                ;
;                          ;                  ;
; Maximum fan-out node     ; CLK_MUL          ;
; Maximum fan-out          ; 1316             ;
; Total fan-out            ; 12703            ;
; Average fan-out          ; 3.17             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Entity Name       ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+-------------------+--------------+
; |cpu                                      ; 2355 (551)          ; 1251 (0)                  ; 65536       ; 0            ; 0       ; 0         ; 0         ; 165  ; 0            ; |cpu                                                                                          ; cpu               ; work         ;
;    |ADDRDecoding:ADDR_Decoding|           ; 27 (27)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|ADDRDecoding:ADDR_Decoding                                                               ; ADDRDecoding      ; work         ;
;    |ADDRDecoding_Prog:addrDecoding_Prog|  ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|ADDRDecoding_Prog:addrDecoding_Prog                                                      ; ADDRDecoding_Prog ; work         ;
;    |InstMem:Intruction_Memory|            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|InstMem:Intruction_Memory                                                                ; InstMem           ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|InstMem:Intruction_Memory|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;          |altsyncram_38i1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|InstMem:Intruction_Memory|altsyncram:altsyncram_component|altsyncram_38i1:auto_generated ; altsyncram_38i1   ; work         ;
;    |Multiplicador:MULTIPLICADOR|          ; 67 (0)              ; 44 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:MULTIPLICADOR                                                              ; Multiplicador     ; work         ;
;       |ACC:U0|                            ; 36 (36)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:MULTIPLICADOR|ACC:U0                                                       ; ACC               ; work         ;
;       |Adder:U1|                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:MULTIPLICADOR|Adder:U1                                                     ; Adder             ; work         ;
;       |CONTROL:U2|                        ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:MULTIPLICADOR|CONTROL:U2                                                   ; CONTROL           ; work         ;
;       |Counter:U3|                        ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|Multiplicador:MULTIPLICADOR|Counter:U3                                                   ; Counter           ; work         ;
;    |PLL:pll|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|PLL:pll                                                                                  ; PLL               ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|PLL:pll|altpll:altpll_component                                                          ; altpll            ; work         ;
;          |PLL_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated                                ; PLL_altpll        ; work         ;
;    |alu:ALU|                              ; 107 (107)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|alu:ALU                                                                                  ; alu               ; work         ;
;    |control:Control|                      ; 35 (35)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|control:Control                                                                          ; control           ; work         ;
;    |datamemory:Data_Memory|               ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|datamemory:Data_Memory                                                                   ; datamemory        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|datamemory:Data_Memory|altsyncram:altsyncram_component                                   ; altsyncram        ; work         ;
;          |altsyncram_dhh1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|datamemory:Data_Memory|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated    ; altsyncram_dhh1   ; work         ;
;    |pc:PC|                                ; 152 (152)           ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|pc:PC                                                                                    ; pc                ; work         ;
;    |register:CTRL1|                       ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:CTRL1                                                                           ; register          ; work         ;
;    |register:CTRL3|                       ; 1 (1)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:CTRL3                                                                           ; register          ; work         ;
;    |register:D|                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:D                                                                               ; register          ; work         ;
;    |register:IMM|                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|register:IMM                                                                             ; register          ; work         ;
;    |registerfile:Register_File|           ; 1398 (1398)         ; 1088 (1088)               ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |cpu|registerfile:Register_File                                                               ; registerfile      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------+
; Name                                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF      ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------+
; InstMem:Intruction_Memory|altsyncram:altsyncram_component|altsyncram_38i1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; Code.hex ;
; datamemory:Data_Memory|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|ALTSYNCRAM    ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; Data.hex ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |cpu|Multiplicador:MULTIPLICADOR|CONTROL:U2|state ;
+----------+----------+----------+----------+-----------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0              ;
+----------+----------+----------+----------+-----------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0                     ;
; state.S1 ; 0        ; 0        ; 1        ; 1                     ;
; state.S2 ; 0        ; 1        ; 0        ; 1                     ;
; state.S3 ; 1        ; 0        ; 0        ; 1                     ;
+----------+----------+----------+----------+-----------------------+


+---------------------------------------------------------------------+
; Registers Removed During Synthesis                                  ;
+------------------------------------------------+--------------------+
; Register name                                  ; Reason for Removal ;
+------------------------------------------------+--------------------+
; Multiplicador:MULTIPLICADOR|CONTROL:U2|state~2 ; Lost fanout        ;
; Multiplicador:MULTIPLICADOR|CONTROL:U2|state~3 ; Lost fanout        ;
; Total Number of Removed Registers = 2          ;                    ;
+------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1251  ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 183   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1057  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; pc:PC|address[7]                       ; 3       ;
; pc:PC|address[6]                       ; 3       ;
; pc:PC|address[12]                      ; 3       ;
; pc:PC|address[11]                      ; 3       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cpu|Multiplicador:MULTIPLICADOR|Counter:U3|count[5] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cpu|pc:PC|address[1]                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |cpu|pc:PC|address[24]                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu|Multiplicador:MULTIPLICADOR|ACC:U0|acc_reg[1]   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cpu|Multiplicador:MULTIPLICADOR|ACC:U0|acc_reg[17]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cpu|pc:PC|address[12]                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cpu|alu:ALU|Mux30                                   ;
; 64:1               ; 4 bits    ; 168 LEs       ; 16 LEs               ; 152 LEs                ; No         ; |cpu|control:Control|Selector8                       ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; No         ; |cpu|control:Control|Selector0                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for Top-level Entity: |cpu                            ;
+------------------------------+-------+------+----------------------------+
; Assignment                   ; Value ; From ; To                         ;
+------------------------------+-------+------+----------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; CS_WB                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; CS_WB                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[31]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[31]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[30]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[30]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[29]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[29]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[28]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[28]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[27]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[27]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[26]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[26]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[25]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[25]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[24]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[24]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[23]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[23]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[22]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[22]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[21]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[21]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[20]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[20]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[19]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[19]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[18]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[18]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[17]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[17]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[16]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[16]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Inst_M[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Inst_M[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem1[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem1[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; addressCorrection_mem2[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; addressCorrection_mem2[0]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[31]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[31]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[30]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[30]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[29]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[29]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[28]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[28]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[27]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[27]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[26]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[26]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[25]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[25]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[24]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[24]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[23]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[23]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[22]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[22]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[21]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[21]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[20]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[20]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[19]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[19]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[18]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[18]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[17]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[17]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[16]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[16]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[15]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[15]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[14]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[14]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[13]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[13]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[12]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[12]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[11]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[11]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[10]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[10]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[9]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[9]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[8]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[8]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[7]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[7]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[6]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[6]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[5]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[5]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Imm[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Imm[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[31]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[31]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[30]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[30]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[29]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[29]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[28]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[28]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[27]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[27]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[26]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[26]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[25]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[25]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[24]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[24]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[23]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[23]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[22]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[22]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[21]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[21]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[20]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[20]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[19]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[19]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[18]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[18]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[17]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[17]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[16]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[16]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[15]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[15]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[14]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[14]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[13]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[13]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[12]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[12]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[11]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[11]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[10]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[10]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[9]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[9]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[8]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[8]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[7]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[7]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[6]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[6]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[5]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[5]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[4]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[4]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[3]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[3]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[2]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[2]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[1]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[1]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; writeBack[0]               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; writeBack[0]               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[31]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[31]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[30]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[30]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[29]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[29]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[28]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[28]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[27]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[27]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[26]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[26]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[25]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[25]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[24]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[24]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[23]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[23]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[22]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[22]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[21]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[21]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[20]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[20]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[19]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[19]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[18]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[18]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[17]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[17]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[16]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[16]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[15]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[15]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[14]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[14]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[13]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[13]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[12]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[12]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[11]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[11]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[10]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[10]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[9]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[9]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[8]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[8]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M1[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M1[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[31]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[31]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[30]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[30]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[29]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[29]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[28]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[28]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[27]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[27]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[26]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[26]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[25]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[25]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[24]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[24]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[23]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[23]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[22]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[22]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[21]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[21]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[20]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[20]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[19]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[19]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[18]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[18]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[17]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[17]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[16]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[16]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[15]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[15]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[14]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[14]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[13]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[13]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[12]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[12]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[11]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[11]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[10]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[10]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[9]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[9]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[8]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[8]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_M3[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_M3[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[31]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[31]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[30]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[30]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[29]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[29]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[28]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[28]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[27]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[27]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[26]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[26]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[25]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[25]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[24]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[24]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[23]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[23]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[22]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[22]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[21]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[21]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[20]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[20]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[19]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[19]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[18]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[18]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[17]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[17]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[16]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[16]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[15]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[15]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[14]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[14]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[13]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[13]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[12]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[12]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[11]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[11]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[10]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[10]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[9]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[9]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[8]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[8]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[7]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[7]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[6]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[6]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[5]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[5]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[4]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[4]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[3]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[3]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[2]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[2]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[1]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[1]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_ALU[0]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_ALU[0]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[31]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[31]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[30]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[30]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[29]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[29]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[28]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[28]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[27]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[27]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[26]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[26]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[25]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[25]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[24]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[24]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[23]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[23]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[22]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[22]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[21]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[21]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[20]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[20]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[19]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[19]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[18]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[18]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[17]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[17]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[16]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[16]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[15]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[15]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[14]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[14]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[13]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[13]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[12]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[12]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[11]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[11]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[10]           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[10]           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[9]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[9]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[8]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[8]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[7]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[7]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[6]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[6]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[5]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[5]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[4]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[4]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[3]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[3]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[2]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[2]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[1]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[1]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Mult[0]            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Mult[0]            ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[31]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[31]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[30]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[30]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[29]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[29]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[28]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[28]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[27]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[27]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[26]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[26]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[25]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[25]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[24]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[24]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[23]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[23]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[22]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[22]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[21]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[21]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[20]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[20]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[19]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[19]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[18]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[18]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[17]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[17]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[16]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[16]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[15]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[15]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[14]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[14]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[13]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[13]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[12]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[12]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[11]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[11]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[10]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[10]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[9]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[9]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[8]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[8]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D1[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D1[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[31]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[31]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[30]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[30]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[29]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[29]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[28]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[28]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[27]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[27]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[26]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[26]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[25]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[25]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[24]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[24]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[23]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[23]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[22]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[22]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[21]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[21]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[20]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[20]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[19]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[19]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[18]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[18]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[17]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[17]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[16]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[16]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[15]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[15]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[14]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[14]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[13]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[13]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[12]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[12]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[11]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[11]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[10]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[10]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[9]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[9]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[8]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[8]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_D2[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_D2[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[24]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[24]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[23]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[23]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[22]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[22]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[21]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[21]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[20]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[20]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[19]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[19]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[18]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[18]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[17]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[17]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[16]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[16]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[15]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[15]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[8]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[8]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[7]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[7]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[6]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[6]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[5]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[5]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[4]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[4]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[3]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[3]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[1]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[1]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl0[0]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl0[0]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[24]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[24]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[23]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[23]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[22]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[22]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[21]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[21]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[20]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[20]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[19]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[19]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[18]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[18]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[17]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[17]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[16]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[16]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[15]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[15]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[8]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[8]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[7]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[7]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[6]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[6]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[5]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[5]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[4]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[4]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[3]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[3]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[1]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[1]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl1[0]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl1[0]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[25]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[25]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[14]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[14]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[13]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[13]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[12]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[12]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[11]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[11]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[10]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[10]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[9]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[9]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ctrl3[2]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ctrl3[2]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[31]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[31]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[30]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[30]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[29]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[29]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[28]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[28]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[27]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[27]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[26]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[26]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[25]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[25]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[24]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[24]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[23]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[23]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[22]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[22]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[21]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[21]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[20]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[20]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[19]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[19]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[18]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[18]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[17]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[17]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[16]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[16]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[15]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[15]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[14]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[14]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[13]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[13]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[12]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[12]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[11]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[11]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[10]             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[10]             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[9]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[9]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[8]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[8]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[7]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[7]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[6]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[6]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[5]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[5]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[4]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[4]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[3]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[3]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[2]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[2]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[1]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[1]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_PC[0]              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_PC[0]              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; CLK_MUL                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; CLK_MUL                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; CLK_SYS                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; CLK_SYS                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[31]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[31]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[30]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[30]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[29]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[29]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[28]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[28]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[27]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[27]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[26]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[26]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[25]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[25]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[24]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[24]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[23]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[23]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[22]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[22]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[21]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[21]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[20]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[20]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[19]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[19]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[18]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[18]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[17]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[17]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[16]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[16]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[15]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[15]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[14]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[14]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[13]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[13]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[12]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[12]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[11]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[11]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[10]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[10]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[9]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[9]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[8]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[8]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[7]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[7]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[6]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[6]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[5]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[5]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[4]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[4]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[3]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[3]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[2]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[2]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[1]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[1]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioA[0]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioA[0]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[31]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[31]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[30]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[30]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[29]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[29]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[28]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[28]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[27]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[27]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[26]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[26]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[25]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[25]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[24]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[24]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[23]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[23]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[22]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[22]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[21]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[21]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[20]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[20]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[19]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[19]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[18]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[18]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[17]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[17]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[16]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[16]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[15]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[15]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[14]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[14]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[13]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[13]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[12]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[12]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[11]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[11]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[10]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[10]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[9]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[9]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[8]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[8]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[7]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[7]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[6]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[6]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[5]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[5]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[4]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[4]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[3]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[3]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[2]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[2]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[1]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[1]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; fioB[0]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; fioB[0]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; reset_control              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; reset_control              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; zeroFlag                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; zeroFlag                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[31]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[31]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[30]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[30]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[29]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[29]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[28]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[28]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[27]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[27]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[26]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[26]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[25]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[25]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[24]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[24]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[23]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[23]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[22]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[22]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[21]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[21]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[20]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[20]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[19]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[19]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[18]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[18]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[17]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[17]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[16]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[16]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[15]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[15]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[14]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[14]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[13]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[13]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[12]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[12]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[11]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[11]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[10]                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[10]                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[9]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[9]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[8]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[8]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[7]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[7]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[6]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[6]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[5]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[5]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[4]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[4]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[3]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[3]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[2]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[2]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[1]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[1]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; tempOut[0]                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; tempOut[0]                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[31]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[31]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[30]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[30]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[29]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[29]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[28]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[28]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[27]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[27]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[26]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[26]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[25]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[25]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[24]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[24]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[23]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[23]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[22]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[22]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[21]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[21]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[20]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[20]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[19]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[19]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[18]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[18]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[17]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[17]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[16]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[16]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[15]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[15]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[14]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[14]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[13]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[13]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[12]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[12]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[11]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[11]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[10]         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[10]         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[9]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[9]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[8]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[8]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[7]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[7]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[6]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[6]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[5]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[5]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[4]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[4]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[3]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[3]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[2]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[2]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[1]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[1]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dataOut_Extend[0]          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dataOut_Extend[0]          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[31]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[31]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[30]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[30]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[29]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[29]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[28]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[28]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[27]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[27]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[26]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[26]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[25]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[25]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[24]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[24]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[23]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[23]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[22]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[22]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[21]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[21]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[20]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[20]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[19]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[19]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[18]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[18]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[17]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[17]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[16]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[16]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[15]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[15]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[14]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[14]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[13]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[13]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[12]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[12]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[11]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[11]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[10]                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[10]                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[9]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[9]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[8]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[8]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[7]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[7]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[6]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[6]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[5]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[5]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[4]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[4]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[3]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[3]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[2]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[2]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[1]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[1]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dout[0]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dout[0]                    ;
+------------------------------+-------+------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for InstMem:Intruction_Memory|altsyncram:altsyncram_component|altsyncram_38i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for datamemory:Data_Memory|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 4                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 136                   ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 25                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX         ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV GX         ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstMem:Intruction_Memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; Code.hex             ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_38i1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplicador:MULTIPLICADOR|CONTROL:U2 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; S0             ; 00    ; Unsigned Binary                                            ;
; S1             ; 01    ; Unsigned Binary                                            ;
; S2             ; 10    ; Unsigned Binary                                            ;
; S3             ; 11    ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datamemory:Data_Memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; Data.hex             ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_dhh1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 2                                                         ;
; Entity Instance                           ; InstMem:Intruction_Memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                              ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
; Entity Instance                           ; datamemory:Data_Memory|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                        ;
;     -- NUMWORDS_A                         ; 1024                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:CTRL3"                                                                                                                                                       ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; input_data          ; Input  ; Warning  ; Input port expression (26 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "input_data[31..26]" will be connected to GND. ;
; output_data         ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (26 bits) it drives; bit(s) "output_data[31..26]" have no fanouts                     ;
; output_data[24..15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; output_data[8..3]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; output_data[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datamemory:Data_Memory"                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplicador:MULTIPLICADOR|ACC:U0"                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Saidas[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Multiplicador:MULTIPLICADOR"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Idle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:CTRL1"                                                                                                                                               ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; input_data  ; Input  ; Warning  ; Input port expression (25 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "input_data[31..25]" will be connected to GND. ;
; output_data ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (25 bits) it drives; bit(s) "output_data[31..25]" have no fanouts                     ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "extend:Extend"                                                                                                                                                                           ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; input_data ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstMem:Intruction_Memory"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 165                         ;
; cycloneiii_ff         ; 1251                        ;
;     CLR               ; 151                         ;
;     CLR SLD           ; 30                          ;
;     ENA               ; 1055                        ;
;     ENA CLR           ; 2                           ;
;     SCLR              ; 6                           ;
;     plain             ; 7                           ;
; cycloneiii_lcell_comb ; 2357                        ;
;     arith             ; 178                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 80                          ;
;     normal            ; 2179                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 321                         ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 216                         ;
;         4 data inputs ; 1573                        ;
; cycloneiii_ram_block  ; 64                          ;
; cycloneiv_pll         ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 8.82                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jul  2 18:48:26 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file RegisterFile/registerfile.v
    Info (12023): Found entity 1: registerfile File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/RegisterFile/registerfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Register/register.v
    Info (12023): Found entity 1: register File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Register/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file PLL/PLL.v
    Info (12023): Found entity 1: PLL File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/PLL/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file PC/pc.v
    Info (12023): Found entity 1: pc File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/PC/pc.v Line: 1
Warning (12090): Entity "mux" obtained from "MUX/mux.v" instead of from Quartus Prime megafunction library File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/MUX/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MUX/mux.v
    Info (12023): Found entity 1: mux File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/MUX/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Multiplicador/Multiplicador.v
    Info (12023): Found entity 1: Multiplicador File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Multiplicador/Counter/Counter.v
    Info (12023): Found entity 1: Counter File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/Counter/Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Multiplicador/CONTROL/CONTROL.v
    Info (12023): Found entity 1: CONTROL File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/CONTROL/CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Multiplicador/Adder/Adder.v
    Info (12023): Found entity 1: Adder File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/Adder/Adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Multiplicador/ACC/ACC.v
    Info (12023): Found entity 1: ACC File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/ACC/ACC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file InstMem/InstMem.v
    Info (12023): Found entity 1: InstMem File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/InstMem/InstMem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Extend/extend.v
    Info (12023): Found entity 1: extend File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Extend/extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file DataMemory/datamemory.v
    Info (12023): Found entity 1: datamemory File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/DataMemory/datamemory.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file Control/control.v
    Info (12023): Found entity 1: control File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Control/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ALU/alu.v
    Info (12023): Found entity 1: alu File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ALU/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ADDRDecoding/ADDRDecoding.v
    Info (12023): Found entity 1: ADDRDecoding File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDRDecoding/ADDRDecoding.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ADDDecoding_Prog/ADDRDecoding_Prog.v
    Info (12023): Found entity 1: ADDRDecoding_Prog File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ADDDecoding_Prog/ADDRDecoding_Prog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file cpu_TB.v
    Info (12023): Found entity 1: cpu_TB File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu_TB.v Line: 3
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:pll" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 52
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:pll|altpll:altpll_component" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/PLL/PLL.v Line: 94
Info (12130): Elaborated megafunction instantiation "PLL:pll|altpll:altpll_component" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/PLL/PLL.v Line: 94
Info (12133): Instantiated megafunction "PLL:pll|altpll:altpll_component" with the following parameter: File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/PLL/PLL.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "136"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/db/PLL_altpll.v Line: 29
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:pll|altpll:altpll_component|PLL_altpll:auto_generated" File: /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "InstMem" for hierarchy "InstMem:Intruction_Memory" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "InstMem:Intruction_Memory|altsyncram:altsyncram_component" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/InstMem/InstMem.v Line: 85
Info (12130): Elaborated megafunction instantiation "InstMem:Intruction_Memory|altsyncram:altsyncram_component" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/InstMem/InstMem.v Line: 85
Info (12133): Instantiated megafunction "InstMem:Intruction_Memory|altsyncram:altsyncram_component" with the following parameter: File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/InstMem/InstMem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Code.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_38i1.tdf
    Info (12023): Found entity 1: altsyncram_38i1 File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/db/altsyncram_38i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_38i1" for hierarchy "InstMem:Intruction_Memory|altsyncram:altsyncram_component|altsyncram_38i1:auto_generated" File: /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "pc" for hierarchy "pc:PC" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 77
Info (12128): Elaborating entity "mux" for hierarchy "mux:MUX_ADDR" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 84
Info (12128): Elaborating entity "ADDRDecoding_Prog" for hierarchy "ADDRDecoding_Prog:addrDecoding_Prog" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 93
Info (12128): Elaborating entity "registerfile" for hierarchy "registerfile:Register_File" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 105
Info (12128): Elaborating entity "control" for hierarchy "control:Control" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 112
Warning (10036): Verilog HDL or VHDL warning at control.v(8): object "operation_code" assigned a value but never read File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Control/control.v Line: 8
Info (12128): Elaborating entity "extend" for hierarchy "extend:Extend" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 117
Info (12128): Elaborating entity "register" for hierarchy "register:IMM" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 124
Info (12128): Elaborating entity "Multiplicador" for hierarchy "Multiplicador:MULTIPLICADOR" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 145
Info (12128): Elaborating entity "ACC" for hierarchy "Multiplicador:MULTIPLICADOR|ACC:U0" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v Line: 31
Info (12128): Elaborating entity "Adder" for hierarchy "Multiplicador:MULTIPLICADOR|Adder:U1" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v Line: 41
Info (12128): Elaborating entity "CONTROL" for hierarchy "Multiplicador:MULTIPLICADOR|CONTROL:U2" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v Line: 52
Info (12128): Elaborating entity "Counter" for hierarchy "Multiplicador:MULTIPLICADOR|Counter:U3" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/Multiplicador.v Line: 62
Warning (10230): Verilog HDL assignment warning at Counter.v(18): truncated value with size 32 to match size of target (6) File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/Multiplicador/Counter/Counter.v Line: 18
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 162
Warning (10230): Verilog HDL assignment warning at alu.v(9): truncated value with size 32 to match size of target (1) File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/ALU/alu.v Line: 9
Info (12128): Elaborating entity "ADDRDecoding" for hierarchy "ADDRDecoding:ADDR_Decoding" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 179
Info (12128): Elaborating entity "datamemory" for hierarchy "datamemory:Data_Memory" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "datamemory:Data_Memory|altsyncram:altsyncram_component" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/DataMemory/datamemory.v Line: 85
Info (12130): Elaborated megafunction instantiation "datamemory:Data_Memory|altsyncram:altsyncram_component" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/DataMemory/datamemory.v Line: 85
Info (12133): Instantiated megafunction "datamemory:Data_Memory|altsyncram:altsyncram_component" with the following parameter: File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/DataMemory/datamemory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Data.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dhh1.tdf
    Info (12023): Found entity 1: altsyncram_dhh1 File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/db/altsyncram_dhh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dhh1" for hierarchy "datamemory:Data_Memory|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated" File: /home/gabriel/Documents/Programas/Quartus/Quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "registerfile:Register_File|register" is uninferred due to asynchronous read logic File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/RegisterFile/registerfile.v Line: 13
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "dataOut_PC[26]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[25]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[24]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[23]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[22]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[21]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[20]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[19]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[18]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[17]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[16]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[15]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[14]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[13]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[9]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[8]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[10]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[31]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[30]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[29]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[28]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[27]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "ctrl1[3]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "dataOut_PC[0]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[1]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[2]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[3]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[4]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "dataOut_PC[5]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 28
    Info (17048): Logic cell "fioB[0]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[1]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[2]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[3]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[4]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[5]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[6]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[7]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[8]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[9]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[10]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[11]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[12]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[13]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[14]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[15]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[16]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[17]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[18]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[19]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[20]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[21]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[22]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[23]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[24]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[25]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[26]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[27]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[28]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[29]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[30]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioB[31]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "dataOut_Mult[22]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "ctrl1[4]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "dataOut_Mult[21]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[20]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[19]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[18]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[17]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[16]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[15]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[14]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[13]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[8]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[12]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[11]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[7]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[6]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[3]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[2]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[1]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[4]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[5]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[26]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[25]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[24]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[23]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[10]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[9]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[27]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[31]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[30]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[29]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[28]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_Mult[0]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "ctrl1[7]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "ctrl1[6]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "fioA[22]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[21]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[20]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[19]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[18]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[17]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[16]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[15]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[14]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[13]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[12]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[11]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[10]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[9]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[8]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[7]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[6]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[5]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[4]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[3]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[2]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[1]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[0]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[26]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[25]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[24]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[23]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[27]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[31]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[30]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[29]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "fioA[28]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 31
    Info (17048): Logic cell "dataOut_Extend[26]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[25]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[24]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[23]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[22]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[21]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[20]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[19]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[18]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[17]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[16]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[15]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[14]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[13]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[12]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[11]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[10]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[9]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[8]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[7]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[6]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Imm[26]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[25]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[24]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[23]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[22]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[21]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[20]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[19]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[18]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[17]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[16]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[15]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[14]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[13]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[12]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[11]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[10]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[9]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[8]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[7]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[6]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[5]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[4]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[3]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[2]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[1]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[0]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "ctrl1[1]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "dataOut_Extend[31]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[30]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[29]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[28]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[27]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Imm[31]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[30]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[29]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[28]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "dataOut_Imm[27]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 21
    Info (17048): Logic cell "reset_control" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 32
    Info (17048): Logic cell "dataOut_Extend[0]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[1]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[2]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[3]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[4]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "dataOut_Extend[5]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 44
    Info (17048): Logic cell "ctrl1[8]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "ctrl1[5]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "ctrl3[10]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 27
    Info (17048): Logic cell "ctrl3[11]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 27
    Info (17048): Logic cell "ctrl3[12]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 27
    Info (17048): Logic cell "ctrl3[13]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 27
    Info (17048): Logic cell "ctrl3[9]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 27
    Info (17048): Logic cell "ctrl3[14]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 27
    Info (17048): Logic cell "dataOut_Inst_M[15]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[14]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[13]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[12]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[11]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[10]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[9]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[8]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[7]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[6]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[28]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[29]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[26]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[27]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[31]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[30]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[0]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[1]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[2]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[3]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[4]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[5]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_D2[0]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "ctrl3[2]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 27
    Info (17048): Logic cell "dataOut_Inst_M[17]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[16]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[19]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[18]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[20]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_D2[1]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[2]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[3]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[4]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[5]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[6]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[7]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[8]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[9]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[10]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[11]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[12]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[13]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[14]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[15]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[16]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[17]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[18]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[19]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[20]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[21]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[22]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[23]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[24]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[25]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[26]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[27]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[28]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[29]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[30]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dataOut_D2[31]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 25
    Info (17048): Logic cell "dout[0]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "CS_WB" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 40
    Info (17048): Logic cell "ctrl1[10]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "ctrl1[11]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "ctrl1[12]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "ctrl1[13]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "ctrl1[9]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "ctrl1[14]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
    Info (17048): Logic cell "dout[1]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[2]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[3]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[4]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[5]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[6]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[7]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[8]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[9]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[10]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[11]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[12]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[13]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[14]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[15]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[16]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[17]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[18]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[19]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[20]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[21]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[22]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[23]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[24]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[25]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[26]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[27]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[28]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[29]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[30]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dout[31]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 46
    Info (17048): Logic cell "dataOut_Inst_M[25]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[21]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[22]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[24]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "dataOut_Inst_M[23]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 20
    Info (17048): Logic cell "ctrl3[25]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 27
    Info (17048): Logic cell "ctrl1[2]" File: /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/cpu.v Line: 26
Info (144001): Generated suppressed messages file /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/output_files/cpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3674 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 66 input pins
    Info (21059): Implemented 99 output pins
    Info (21061): Implemented 3444 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1114 megabytes
    Info: Processing ended: Wed Jul  2 18:48:40 2025
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/gabriel/Documents/UNIFEI/Semestres/2025_1/ELTD15A/Trabalho02/CustomMIPS_CPU/MIPS_CPU/output_files/cpu.map.smsg.


