

================================================================
== Vivado HLS Report for 'Canny_accel'
================================================================
* Date:           Tue Dec 30 00:00:35 2025

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+--------+-----+--------+----------+
        |                         |                      |    Latency   |   Interval   | Pipeline |
        |         Instance        |        Module        | min |   max  | min |   max  |   Type   |
        +-------------------------+----------------------+-----+--------+-----+--------+----------+
        |xfMat2Array_U0           |xfMat2Array           |   12|  921611|   12|  921611| dataflow |
        |binary_threshold_U0      |binary_threshold      |    ?|       ?|    ?|       ?|   none   |
        |Array2xfMat_U0           |Array2xfMat           |   14|  921613|   14|  921613| dataflow |
        |Block_Mat_exit45_pro_U0  |Block_Mat_exit45_pro  |    0|       0|    0|       0|   none   |
        +-------------------------+----------------------+-----+--------+-----+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     32|
|FIFO             |        0|      -|      45|    396|
|Instance         |        4|     18|    2982|   4117|
|Memory           |      576|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     36|
|Register         |        -|      -|       6|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      580|     18|    3033|   4581|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |      207|      8|       2|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Array2xfMat_U0               |Array2xfMat                |        0|      6|  483|  798|
    |Block_Mat_exit45_pro_U0      |Block_Mat_exit45_pro       |        0|      0|    2|   74|
    |Canny_accel_control_s_axi_U  |Canny_accel_control_s_axi  |        0|      0|  264|  424|
    |Canny_accel_gmem0_m_axi_U    |Canny_accel_gmem0_m_axi    |        2|      0|  548|  700|
    |Canny_accel_gmem1_m_axi_U    |Canny_accel_gmem1_m_axi    |        2|      0|  548|  700|
    |binary_threshold_U0          |binary_threshold           |        0|      6|  617|  548|
    |xfMat2Array_U0               |xfMat2Array                |        0|      6|  520|  873|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        4|     18| 2982| 4117|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |imgInput_data_V_U   |Canny_accel_imgIndEe  |      512|  0|   0|  921600|    8|     2|     14745600|
    |imgOutput_data_V_U  |Canny_accel_imgOueOg  |       64|  0|   0|  921600|    1|     2|      1843200|
    +--------------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |Total               |                      |      576|  0|   0| 1843200|    9|     4|     16588800|
    +--------------------+----------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    +---------------------+---------+---+----+------+-----+---------+
    |         Name        | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +---------------------+---------+---+----+------+-----+---------+
    |imgInput_cols_c14_U  |        0|  5|  44|     2|   32|       64|
    |imgInput_cols_c_U    |        0|  5|  44|     2|   32|       64|
    |imgInput_rows_c13_U  |        0|  5|  44|     2|   32|       64|
    |imgInput_rows_c_U    |        0|  5|  44|     2|   32|       64|
    |imgOutput_cols_c_U   |        0|  5|  44|     4|   32|      128|
    |imgOutput_rows_c_U   |        0|  5|  44|     4|   32|      128|
    |img_inp_V_c_U        |        0|  5|  44|     2|   32|       64|
    |img_out_V_c_U        |        0|  5|  44|     4|   32|      128|
    |low_threshold_c_U    |        0|  5|  44|     3|   32|       96|
    +---------------------+---------+---+----+------+-----+---------+
    |Total                |        0| 45| 396|    25|  288|      800|
    +---------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Array2xfMat_U0_ap_ready_count             |     +    |      0|  0|  10|           2|           1|
    |Block_Mat_exit45_pro_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Array2xfMat_U0_ap_start                   |    and   |      0|  0|   2|           1|           1|
    |Block_Mat_exit45_pro_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Array2xfMat_U0_ap_ready           |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Block_Mat_exit45_pro_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  32|          10|           8|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Array2xfMat_U0_ap_ready_count                 |   9|          2|    2|          4|
    |Block_Mat_exit45_pro_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_Array2xfMat_U0_ap_ready           |   9|          2|    1|          2|
    |ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready  |   9|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |Array2xfMat_U0_ap_ready_count                 |  2|   0|    2|          0|
    |Block_Mat_exit45_pro_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_Array2xfMat_U0_ap_ready           |  1|   0|    1|          0|
    |ap_sync_reg_Block_Mat_exit45_pro_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |  Canny_accel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |  Canny_accel | return value |
|interrupt              | out |    1| ap_ctrl_hs |  Canny_accel | return value |
|m_axi_gmem0_AWVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |    8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |    3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |    4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |   32|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |    2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |    1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR     | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA      | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID        | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER      | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID    | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY    |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR     | out |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID       | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN      | out |    8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST    | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK     | out |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE    | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT     | out |    3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS      | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION   | out |    4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA      |  in |   32|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID     |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY     | out |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP      |  in |    2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID        |  in |    1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER      |  in |    1|    m_axi   |     gmem1    |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

