---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---
- **Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration**, under review \
**Dongjoon Park**, Yuanlong Xiao, and Andrè DeHon

- [**Case for Fast FPGA Compilation using Partial Reconfiguration**](http://kalman.mee.tcd.ie/fpl2018/content/pdfs/FPL2018-43iDzVTplcpussvbfIaaHz/grXMmINHFYK2CULuEMkaz/5GLdEAh3KffacB9GvhInYI.pdf), International Conference on Field Programmable Logic and
Applications (**FPL**), August 2018 \
**Dongjoon Park**, Yuanlong Xiao, Nevo Magnezi, and Andrè DeHon

- [**Reducing FPGA Compile Time with Separate Compilation for FPGA Building Blocks**](http://ic.ese.upenn.edu/pdf/prflow_fpt2019.pdf), International Conference on Field-Programmable Technology (**FPT**), December 2019 \
Yuanlong Xiao, **Dongjoon Park**, Andrew Butt, Hans Giesen, Zhaoyang Han, Rui Ding, Nevo Magnezi, Raphael Rubin, and Andrè DeHon 

- **HiPR: High-level Partial Reconfiguration for Fast Incremental FPGA Compilation**, International Conference on Field Programmable Logic and
Applications (**FPL**), August 2022 \
Yuanlong Xiao, Aditya Hota, **Dongjoon Park**, and Andrè DeHon
