// Seed: 449586633
module module_0;
  supply1 id_2, id_3, id_4;
  assign id_2 = 1;
  wire id_5, id_6, id_7, id_8, id_9, id_10;
  assign id_1 = "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always $display;
  assign id_1 = id_3;
  module_0 modCall_1 ();
  parameter id_4 = id_2[1'h0], id_5 = -1, id_6 = id_3;
endmodule
module module_2 (
    output tri   id_0,
    input  logic id_1,
    output logic id_2,
    input  wand  id_3
);
  always id_2 <= id_1;
  module_0 modCall_1 ();
  wire id_5, id_6, id_7, id_8;
  uwire id_9, id_10;
  tri1 id_11, id_12, id_13, id_14, id_15;
  assign id_7 = id_8;
  wire id_16;
  wire id_17, id_18;
  assign id_9 = -1 << id_1;
  wire id_19, id_20, id_21;
  wire id_22;
  assign id_0  = id_15;
  assign id_11 = -1'h0;
  wire id_23;
endmodule
