{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744314340242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744314340246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 22:45:40 2025 " "Processing started: Thu Apr 10 22:45:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744314340246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314340246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314340246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744314340871 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744314340873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/new_adress_genarator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/new_adress_genarator.v" { { "Info" "ISGN_ENTITY_NAME" "1 new_adress_genarator " "Found entity 1: new_adress_genarator" {  } { { "../new_adress_genarator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/new_adress_genarator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/invert.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/invert.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT " "Found entity 1: INVERT" {  } { { "../INVERT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/INVERT.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/tw_factor_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/tw_factor_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 tw_factor_generator " "Found entity 1: tw_factor_generator" {  } { { "../tw_factor_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/tw_factor_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_16_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_16_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_25_v " "Found entity 1: M_TWIDLE_16_B_0_25_v" {  } { { "../M_TWIDLE_16_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_16_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_16_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_20_v " "Found entity 1: M_TWIDLE_16_B_0_20_v" {  } { { "../M_TWIDLE_16_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_16_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_16_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_15_v " "Found entity 1: M_TWIDLE_16_B_0_15_v" {  } { { "../M_TWIDLE_16_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_16_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_16_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_10_v " "Found entity 1: M_TWIDLE_16_B_0_10_v" {  } { { "../M_TWIDLE_16_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_16_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_16_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_B_0_5_v " "Found entity 1: M_TWIDLE_16_B_0_5_v" {  } { { "../M_TWIDLE_16_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_16_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_15_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_15_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_25_v " "Found entity 1: M_TWIDLE_15_B_0_25_v" {  } { { "../M_TWIDLE_15_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_15_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_15_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_20_v " "Found entity 1: M_TWIDLE_15_B_0_20_v" {  } { { "../M_TWIDLE_15_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_15_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_15_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_15_v " "Found entity 1: M_TWIDLE_15_B_0_15_v" {  } { { "../M_TWIDLE_15_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_15_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_15_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_10_v " "Found entity 1: M_TWIDLE_15_B_0_10_v" {  } { { "../M_TWIDLE_15_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_15_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_15_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_15_B_0_5_v " "Found entity 1: M_TWIDLE_15_B_0_5_v" {  } { { "../M_TWIDLE_15_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_15_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_14_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_14_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_25_v " "Found entity 1: M_TWIDLE_14_B_0_25_v" {  } { { "../M_TWIDLE_14_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_14_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_14_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_20_v " "Found entity 1: M_TWIDLE_14_B_0_20_v" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_14_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_14_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_15_v " "Found entity 1: M_TWIDLE_14_B_0_15_v" {  } { { "../M_TWIDLE_14_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_14_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_14_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_10_v " "Found entity 1: M_TWIDLE_14_B_0_10_v" {  } { { "../M_TWIDLE_14_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_14_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_14_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_B_0_5_v " "Found entity 1: M_TWIDLE_14_B_0_5_v" {  } { { "../M_TWIDLE_14_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_13_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_13_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_25_v " "Found entity 1: M_TWIDLE_13_B_0_25_v" {  } { { "../M_TWIDLE_13_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_13_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_13_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_20_v " "Found entity 1: M_TWIDLE_13_B_0_20_v" {  } { { "../M_TWIDLE_13_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_13_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_13_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_15_v " "Found entity 1: M_TWIDLE_13_B_0_15_v" {  } { { "../M_TWIDLE_13_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_13_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_13_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_10_v " "Found entity 1: M_TWIDLE_13_B_0_10_v" {  } { { "../M_TWIDLE_13_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_13_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_13_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_13_B_0_5_v " "Found entity 1: M_TWIDLE_13_B_0_5_v" {  } { { "../M_TWIDLE_13_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_13_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_12_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_12_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_25_v " "Found entity 1: M_TWIDLE_12_B_0_25_v" {  } { { "../M_TWIDLE_12_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_12_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_12_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_15_v " "Found entity 1: M_TWIDLE_12_B_0_15_v" {  } { { "../M_TWIDLE_12_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_12_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_12_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_10_v " "Found entity 1: M_TWIDLE_12_B_0_10_v" {  } { { "../M_TWIDLE_12_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_12_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_12_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_B_0_5_v " "Found entity 1: M_TWIDLE_12_B_0_5_v" {  } { { "../M_TWIDLE_12_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_12_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_11_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_11_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_25_v " "Found entity 1: M_TWIDLE_11_B_0_25_v" {  } { { "../M_TWIDLE_11_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_11_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_11_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_20_v " "Found entity 1: M_TWIDLE_11_B_0_20_v" {  } { { "../M_TWIDLE_11_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_11_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_11_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_15_v " "Found entity 1: M_TWIDLE_11_B_0_15_v" {  } { { "../M_TWIDLE_11_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_11_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_11_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_10_v " "Found entity 1: M_TWIDLE_11_B_0_10_v" {  } { { "../M_TWIDLE_11_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_11_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_11_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_B_0_5_v " "Found entity 1: M_TWIDLE_11_B_0_5_v" {  } { { "../M_TWIDLE_11_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_11_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_10_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_10_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_25_v " "Found entity 1: M_TWIDLE_10_B_0_25_v" {  } { { "../M_TWIDLE_10_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_10_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_10_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_20_v " "Found entity 1: M_TWIDLE_10_B_0_20_v" {  } { { "../M_TWIDLE_10_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_10_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_10_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_15_v " "Found entity 1: M_TWIDLE_10_B_0_15_v" {  } { { "../M_TWIDLE_10_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_10_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_10_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_10_v " "Found entity 1: M_TWIDLE_10_B_0_10_v" {  } { { "../M_TWIDLE_10_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_10_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_10_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_B_0_5_v " "Found entity 1: M_TWIDLE_10_B_0_5_v" {  } { { "../M_TWIDLE_10_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_10_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_9_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_9_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_25_v " "Found entity 1: M_TWIDLE_9_B_0_25_v" {  } { { "../M_TWIDLE_9_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_9_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_9_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_20_v " "Found entity 1: M_TWIDLE_9_B_0_20_v" {  } { { "../M_TWIDLE_9_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_9_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_9_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_15_v " "Found entity 1: M_TWIDLE_9_B_0_15_v" {  } { { "../M_TWIDLE_9_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_9_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_9_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_10_v " "Found entity 1: M_TWIDLE_9_B_0_10_v" {  } { { "../M_TWIDLE_9_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_9_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_9_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_B_0_5_v " "Found entity 1: M_TWIDLE_9_B_0_5_v" {  } { { "../M_TWIDLE_9_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_9_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_8_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_8_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_25_v " "Found entity 1: M_TWIDLE_8_B_0_25_v" {  } { { "../M_TWIDLE_8_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_8_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_8_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_20_v " "Found entity 1: M_TWIDLE_8_B_0_20_v" {  } { { "../M_TWIDLE_8_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_8_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_8_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_15_v " "Found entity 1: M_TWIDLE_8_B_0_15_v" {  } { { "../M_TWIDLE_8_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_8_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_8_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_10_v " "Found entity 1: M_TWIDLE_8_B_0_10_v" {  } { { "../M_TWIDLE_8_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_8_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_8_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_B_0_5_v " "Found entity 1: M_TWIDLE_8_B_0_5_v" {  } { { "../M_TWIDLE_8_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_8_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_7_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_7_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_25_v " "Found entity 1: M_TWIDLE_7_B_0_25_v" {  } { { "../M_TWIDLE_7_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_7_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_7_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_20_v " "Found entity 1: M_TWIDLE_7_B_0_20_v" {  } { { "../M_TWIDLE_7_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_7_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_7_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_15_v " "Found entity 1: M_TWIDLE_7_B_0_15_v" {  } { { "../M_TWIDLE_7_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_7_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_7_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_10_v " "Found entity 1: M_TWIDLE_7_B_0_10_v" {  } { { "../M_TWIDLE_7_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_7_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_7_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_B_0_5_v " "Found entity 1: M_TWIDLE_7_B_0_5_v" {  } { { "../M_TWIDLE_7_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_7_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_6_b_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_6_b_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_25_v " "Found entity 1: M_TWIDLE_6_B_0_25_v" {  } { { "../M_TWIDLE_6_B_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_6_b_0_20_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_6_b_0_20_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_20_v " "Found entity 1: M_TWIDLE_6_B_0_20_v" {  } { { "../M_TWIDLE_6_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_20_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_6_b_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_6_b_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_15_v " "Found entity 1: M_TWIDLE_6_B_0_15_v" {  } { { "../M_TWIDLE_6_B_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_6_b_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_6_b_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_10_v " "Found entity 1: M_TWIDLE_6_B_0_10_v" {  } { { "../M_TWIDLE_6_B_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/m_twidle_6_b_0_5_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/m_twidle_6_b_0_5_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_B_0_5_v " "Found entity 1: M_TWIDLE_6_B_0_5_v" {  } { { "../M_TWIDLE_6_B_0_5_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_6_B_0_5_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/add_multiplier_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/add_multiplier_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_multiplier_generator " "Found entity 1: add_multiplier_generator" {  } { { "../add_multiplier_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/add_multiplier_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/twidle_15_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/twidle_15_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_15_bit " "Found entity 1: TWIDLE_15_bit" {  } { { "../TWIDLE_15_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_15_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/twidle_13_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/twidle_13_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_13_bit " "Found entity 1: TWIDLE_13_bit" {  } { { "../TWIDLE_13_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_13_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/twidle_11_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/twidle_11_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_11_bit " "Found entity 1: TWIDLE_11_bit" {  } { { "../TWIDLE_11_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_11_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/twidle_9_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/twidle_9_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_9_bit " "Found entity 1: TWIDLE_9_bit" {  } { { "../TWIDLE_9_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_9_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/twidle_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/twidle_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_7_bit " "Found entity 1: TWIDLE_7_bit" {  } { { "../TWIDLE_7_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/twidle_6_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/twidle_6_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_6_bit " "Found entity 1: TWIDLE_6_bit" {  } { { "../TWIDLE_6_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_6_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/class_tw_factor_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/class_tw_factor_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 class_tw_factor_generator " "Found entity 1: class_tw_factor_generator" {  } { { "../class_tw_factor_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/class_tw_factor_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/class_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/class_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_FFT " "Found entity 1: CLASS_FFT" {  } { { "../CLASS_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CLASS_FFT.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/class_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/class_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLASS_CONTROL " "Found entity 1: CLASS_CONTROL" {  } { { "../CLASS_CONTROL.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CLASS_CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/shift_register_with_valid.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/shift_register_with_valid.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_with_valid " "Found entity 1: shift_register_with_valid" {  } { { "../shift_register_with_valid.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/shift_register_with_valid.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/out_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/out_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_addres_generator " "Found entity 1: out_addres_generator" {  } { { "../out_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/out_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/final_addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/final_addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_addres_generator " "Found entity 1: final_addres_generator" {  } { { "../final_addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/final_addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/addres_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/addres_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_generator " "Found entity 1: addres_generator" {  } { { "../addres_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/addres_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/addres_1st_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/addres_1st_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 addres_1st_generator " "Found entity 1: addres_1st_generator" {  } { { "../addres_1st_generator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/addres_1st_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/control2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_CONTROL " "Found entity 1: MODIFY_CONTROL" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "../multiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/demultiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/demultiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor " "Found entity 1: demultiplexor" {  } { { "../demultiplexor.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/demultiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../shift_register.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/twidle_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/twidle_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_16_bit " "Found entity 1: TWIDLE_16_bit" {  } { { "../TWIDLE_16_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_16_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/twidle_14_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/twidle_14_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit " "Found entity 1: TWIDLE_14_bit" {  } { { "../TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_14_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/twidle_12_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/twidle_12_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_12_bit " "Found entity 1: TWIDLE_12_bit" {  } { { "../TWIDLE_12_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_12_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/twidle_10_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/twidle_10_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_10_bit " "Found entity 1: TWIDLE_10_bit" {  } { { "../TWIDLE_10_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_10_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/twidle_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/twidle_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_8_bit " "Found entity 1: TWIDLE_8_bit" {  } { { "../TWIDLE_8_bit.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/TWIDLE_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/modify_radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/modify_radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_RADIX2 " "Found entity 1: MODIFY_RADIX2" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_RADIX2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/modifying_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/modifying_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 modifying_adder " "Found entity 1: modifying_adder" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(17) " "Verilog HDL Declaration information at top_module.v(17): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744314354788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(18) " "Verilog HDL Declaration information at top_module.v(18): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744314354793 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(42) " "Verilog HDL Declaration information at top_module.v(42): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744314354793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354793 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "seg7_data2.v(124) " "Verilog HDL syntax warning at seg7_data2.v(124): extra block comment delimiter characters /* within block comment" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data2.v" 124 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1744314354795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "max_chanel MAX_CHANEL seg7_data2.v(51) " "Verilog HDL Declaration information at seg7_data2.v(51): object \"max_chanel\" differs only in case from object \"MAX_CHANEL\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data2.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744314354797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_data.v(70) " "Verilog HDL information at seg7_data.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1744314354799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data.v(38) " "Verilog HDL Declaration information at seg7_data.v(38): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744314354799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/seg7_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/seg7_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data " "Found entity 1: seg7_data" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/seg7_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX2 " "Found entity 1: RADIX2" {  } { { "../RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/RADIX2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354813 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../CONTROL.v " "Can't analyze file -- file ../CONTROL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1744314354815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_lab_for_patent/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_lab_for_patent/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314354820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314354820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag_start_FFT CONTROL2.v(72) " "Verilog HDL Implicit Net warning at CONTROL2.v(72): created implicit net for \"flag_start_FFT\"" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314354820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_data MODIFY_FFT.v(71) " "Verilog HDL Implicit Net warning at MODIFY_FFT.v(71): created implicit net for \"load_data\"" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314354820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744314356616 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dig top_module.v(22) " "Output port \"dig\" at top_module.v(22) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744314356621 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top_module.v(23) " "Output port \"led\" at top_module.v(23) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744314356621 "|top_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "seg top_module.v(25) " "Output port \"seg\" at top_module.v(25) has no driver" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1744314356621 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UART_RX\"" {  } { { "../top_module.v" "UART_RX" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_multiplier_generator MODIFY_FFT:MODIFY_FFT\|add_multiplier_generator:multiplier_gen_inst " "Elaborating entity \"add_multiplier_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|add_multiplier_generator:multiplier_gen_inst\"" {  } { { "../MODIFY_FFT.v" "multiplier_gen_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_CONTROL MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit " "Elaborating entity \"MODIFY_CONTROL\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\"" {  } { { "../MODIFY_FFT.v" "control_unit" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356637 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CONTROL2.v(109) " "Verilog HDL Case Statement information at CONTROL2.v(109): all case item expressions in this case statement are onehot" {  } { { "../CONTROL2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744314356637 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|shift_register:shift_register " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|shift_register:shift_register\"" {  } { { "../CONTROL2.v" "shift_register" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|shift_register:shift_register2 " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|shift_register:shift_register2\"" {  } { { "../CONTROL2.v" "shift_register2" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_adress_genarator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|new_adress_genarator:new_adress_genarator_inst " "Elaborating entity \"new_adress_genarator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|new_adress_genarator:new_adress_genarator_inst\"" {  } { { "../CONTROL2.v" "new_adress_genarator_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 new_adress_genarator.v(23) " "Verilog HDL assignment warning at new_adress_genarator.v(23): truncated value with size 32 to match size of target (5)" {  } { { "../new_adress_genarator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/new_adress_genarator.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744314356657 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 new_adress_genarator.v(134) " "Verilog HDL assignment warning at new_adress_genarator.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../new_adress_genarator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/new_adress_genarator.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744314356657 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "new_adress_genarator.v(140) " "Verilog HDL Case Statement information at new_adress_genarator.v(140): all case item expressions in this case statement are onehot" {  } { { "../new_adress_genarator.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/new_adress_genarator.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1744314356657 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|new_adress_genarator:new_adress_genarator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_addres_generator MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator " "Elaborating entity \"out_addres_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|out_addres_generator:out_addres_generator\"" {  } { { "../CONTROL2.v" "out_addres_generator" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|INVERT:invert_inst " "Elaborating entity \"INVERT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|INVERT:invert_inst\"" {  } { { "../CONTROL2.v" "invert_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|shift_register:shift_reg_inst " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_CONTROL:control_unit\|shift_register:shift_reg_inst\"" {  } { { "../CONTROL2.v" "shift_reg_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/CONTROL2.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\"" {  } { { "../MODIFY_FFT.v" "ram_data_store" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tw_factor_generator MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst " "Elaborating entity \"tw_factor_generator\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\"" {  } { { "../MODIFY_FFT.v" "tw_factor_gen_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M_TWIDLE_14_B_0_20_v MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst " "Elaborating entity \"M_TWIDLE_14_B_0_20_v\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\"" {  } { { "../tw_factor_generator.v" "M_TWIDLE_14_B_0_20_v_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/tw_factor_generator.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 M_TWIDLE_14_B_0_20_v.v(12) " "Net \"cos.data_a\" at M_TWIDLE_14_B_0_20_v.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 M_TWIDLE_14_B_0_20_v.v(12) " "Net \"cos.waddr_a\" at M_TWIDLE_14_B_0_20_v.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 M_TWIDLE_14_B_0_20_v.v(13) " "Net \"sin.data_a\" at M_TWIDLE_14_B_0_20_v.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 M_TWIDLE_14_B_0_20_v.v(13) " "Net \"sin.waddr_a\" at M_TWIDLE_14_B_0_20_v.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.data_a 0 M_TWIDLE_14_B_0_20_v.v(15) " "Net \"m_cos.data_a\" at M_TWIDLE_14_B_0_20_v.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.waddr_a 0 M_TWIDLE_14_B_0_20_v.v(15) " "Net \"m_cos.waddr_a\" at M_TWIDLE_14_B_0_20_v.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.data_a 0 M_TWIDLE_14_B_0_20_v.v(16) " "Net \"m_sin.data_a\" at M_TWIDLE_14_B_0_20_v.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.waddr_a 0 M_TWIDLE_14_B_0_20_v.v(16) " "Net \"m_sin.waddr_a\" at M_TWIDLE_14_B_0_20_v.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 M_TWIDLE_14_B_0_20_v.v(12) " "Net \"cos.we_a\" at M_TWIDLE_14_B_0_20_v.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 M_TWIDLE_14_B_0_20_v.v(13) " "Net \"sin.we_a\" at M_TWIDLE_14_B_0_20_v.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_cos.we_a 0 M_TWIDLE_14_B_0_20_v.v(15) " "Net \"m_cos.we_a\" at M_TWIDLE_14_B_0_20_v.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_sin.we_a 0 M_TWIDLE_14_B_0_20_v.v(16) " "Net \"m_sin.we_a\" at M_TWIDLE_14_B_0_20_v.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../M_TWIDLE_14_B_0_20_v.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/M_TWIDLE_14_B_0_20_v.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 "|top_module|MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexor MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst " "Elaborating entity \"demultiplexor\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|demultiplexor:demux_inst\"" {  } { { "../MODIFY_FFT.v" "demux_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst2 " "Elaborating entity \"shift_register\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|shift_register:shift_reg_inst2\"" {  } { { "../MODIFY_FFT.v" "shift_reg_inst2" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_RADIX2 MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst " "Elaborating entity \"MODIFY_RADIX2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\"" {  } { { "../MODIFY_FFT.v" "modify_radix2_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1 " "Elaborating entity \"multiply\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\"" {  } { { "../MODIFY_RADIX2.v" "multiply1" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_RADIX2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modifying_adder MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder " "Elaborating entity \"modifying_adder\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|modifying_adder:modifying_adder\"" {  } { { "../MODIFY_RADIX2.v" "modifying_adder" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_RADIX2.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356751 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744314356751 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744314356751 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 modifying_adder.v(24) " "Verilog HDL Always Construct warning at modifying_adder.v(24): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[0\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[1\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[2\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[3\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[4\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[5\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[6\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[7\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[8\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[9\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[10\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[11\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[12\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[13\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[14\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[15\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[16\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[17\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[18\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[19\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[20\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356764 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[21\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[22\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] modifying_adder.v(26) " "Inferred latch for \"Im_o2\[23\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[0\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[1\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[2\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[3\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[4\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[5\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[6\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[7\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[8\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[9\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[10\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[11\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[12\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[13\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[14\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[15\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[16\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[17\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[18\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[19\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[20\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[21\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[22\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] modifying_adder.v(26) " "Inferred latch for \"Re_o2\[23\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[0\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[1\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[2\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[3\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[4\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[5\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[6\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[7\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[8\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[9\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[10\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[11\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[12\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[13\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[14\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[15\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[16\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[17\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[18\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[19\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356765 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[20\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[21\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[22\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] modifying_adder.v(26) " "Inferred latch for \"Im_o1\[23\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[0\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[1\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[2\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[3\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[4\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[5\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[6\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[7\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[8\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[9\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[10\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[11\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[12\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[13\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[14\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[15\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[16\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[17\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[18\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[19\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[20\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[21\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[22\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] modifying_adder.v(26) " "Inferred latch for \"Re_o1\[23\]\" at modifying_adder.v(26)" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/modifying_adder.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst " "Elaborating entity \"multiplexor\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|multiplexor:mux_inst\"" {  } { { "../MODIFY_FFT.v" "mux_inst" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314356779 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744314357729 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred dual-clock RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1744314357746 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|m_sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|m_sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|m_cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|m_cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1744314358222 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1744314358222 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744314358222 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult2\"" {  } { { "../multiply.v" "Mult2" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult3\"" {  } { { "../multiply.v" "Mult3" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult0\"" {  } { { "../multiply.v" "Mult0" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314358222 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|Mult1\"" {  } { { "../multiply.v" "Mult1" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314358222 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1744314358222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314358348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM:ram_data_store\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358358 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744314358358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9pd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9pd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9pd1 " "Found entity 1: altsyncram_9pd1" {  } { { "db/altsyncram_9pd1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/altsyncram_9pd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314358426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314358426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314358472 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram0_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358474 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744314358474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v291 " "Found entity 1: altsyncram_v291" {  } { { "db/altsyncram_v291.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/altsyncram_v291.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314358514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314358514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314358538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram2_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358538 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744314358538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1391 " "Found entity 1: altsyncram_1391" {  } { { "db/altsyncram_1391.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/altsyncram_1391.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314358587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314358587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314358608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram1_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358608 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744314358608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0391 " "Found entity 1: altsyncram_0391" {  } { { "db/altsyncram_0391.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/altsyncram_0391.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314358650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314358650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314358671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|tw_factor_generator:tw_factor_gen_inst\|M_TWIDLE_14_B_0_20_v:M_TWIDLE_14_B_0_20_v_inst\|altsyncram:m_cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram3_M_TWIDLE_14_B_0_20_v_65c87c82.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358671 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744314358671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2391 " "Found entity 1: altsyncram_2391" {  } { { "db/altsyncram_2391.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/altsyncram_2391.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314358722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314358722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314358784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358784 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744314358784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q6t " "Found entity 1: mult_q6t" {  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mult_q6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314358836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314358836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314358877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358877 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744314358877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v9t " "Found entity 1: mult_v9t" {  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mult_v9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314358929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314358929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3\"" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314358939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314358939 ""}  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744314358939 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 16 " "Used 16 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 16 16 " "Used 16 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 16 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1744314359247 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1744314359247 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|mac_out4\"" {  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mult_v9t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } } { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_RADIX2.v" 84 0 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 176 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 133 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314359247 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mult_v9t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } } { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_RADIX2.v" 84 0 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 176 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 133 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314359247 ""}  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mult_v9t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/multiply.v" 14 -1 0 } } { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_RADIX2.v" 84 0 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/MODIFY_FFT.v" 176 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 133 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359247 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1744314359247 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 15 " "Used 15 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1744314359247 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1744314359247 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1744314359247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mult_v9t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314359309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 13 " "Parameter \"datab_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359309 ""}  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mult_v9t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744314359309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_68h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_68h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_68h1 " "Found entity 1: mac_mult_68h1" {  } { { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mac_mult_68h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314359351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314359351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0fo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0fo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0fo " "Found entity 1: mult_0fo" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mult_0fo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314359396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314359396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mult_v9t.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314359433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:modify_radix2_inst\|multiply:multiply2\|lpm_mult:Mult2\|mult_v9t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 19 " "Parameter \"dataa_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744314359433 ""}  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mult_v9t.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744314359433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_4s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_4s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_4s82 " "Found entity 1: mac_out_4s82" {  } { { "db/mac_out_4s82.tdf" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/db/mac_out_4s82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744314359478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314359478 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "607 " "Ignored 607 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1744314359777 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "603 " "Ignored 603 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1744314359777 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1744314359777 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[0\] GND " "Pin \"dig\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|dig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[1\] GND " "Pin \"dig\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|dig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[2\] GND " "Pin \"dig\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|dig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig\[3\] GND " "Pin \"dig\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|dig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[0\] GND " "Pin \"seg\[0\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[2\] GND " "Pin \"seg\[2\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|seg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[3\] GND " "Pin \"seg\[3\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|seg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|seg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[5\] GND " "Pin \"seg\[5\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|seg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[6\] GND " "Pin \"seg\[6\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|seg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] GND " "Pin \"seg\[7\]\" is stuck at GND" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744314360113 "|top_module|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744314360113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744314360284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1744314361346 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314361569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744314361936 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744314361936 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314362189 "|top_module|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314362189 "|top_module|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314362189 "|top_module|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_Sequence_lab_FOR_PATENT/top_module.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744314362189 "|top_module|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744314362189 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1527 " "Implemented 1527 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744314362189 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744314362189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1369 " "Implemented 1369 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744314362189 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744314362189 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1744314362189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744314362189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4941 " "Peak virtual memory: 4941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744314362261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 10 22:46:02 2025 " "Processing ended: Thu Apr 10 22:46:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744314362261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744314362261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744314362261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744314362261 ""}
