$date
	Sun Oct 23 03:37:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#255663
b1110 !
1"
#255666
b1110 &
b1110 %
1$
#255667
0"
#255670
b111 &
b111 %
#255674
b10110 &
b10110 %
#255678
b1011 &
b1011 %
#255682
b100010 &
b100010 %
#255686
b10001 &
b10001 %
#255690
b110100 &
b110100 %
#255694
b11010 &
b11010 %
#255698
b1101 &
b1101 %
#255702
b101000 &
b101000 %
#255706
b10100 &
b10100 %
#255710
b1010 &
b1010 %
#255714
b101 &
b101 %
#255718
b10000 &
b10000 %
#255722
b1000 &
b1000 %
#255726
b100 &
b100 %
#255730
b10 &
b10 %
#255734
b1 &
1#
b1 %
#255738
b0 &
b0 %
0#
0$
#1225243
b101 !
1"
#1225246
b101 &
b101 %
1$
#1225247
0"
#1225250
b10000 &
b10000 %
#1225254
b1000 &
b1000 %
#1225258
b100 &
b100 %
#1225262
b10 &
b10 %
#1225266
b1 &
b1 %
1#
#1225270
b0 &
0#
b0 %
0$
#2236588
b110 !
1"
#2236590
b110 &
b110 %
1$
#2236591
0"
#2236594
b11 &
b11 %
#2236598
b1010 &
b1010 %
#2236602
b101 &
b101 %
#2236606
b10000 &
b10000 %
#2236610
b1000 &
b1000 %
#2236614
b100 &
b100 %
#2236618
b10 &
b10 %
#2236622
b1 &
1#
b1 %
#2236626
b0 &
b0 %
0#
0$
#4500012
