// Seed: 702379319
module module_0;
  logic id_0;
  reg   id_1;
  type_7(
      id_0 - 1, id_0, 1, 1'b0, 1, id_0, 1
  );
  assign id_1 = id_1;
  logic id_2;
  reg   id_3;
  always @(posedge id_2) @(1) if (1) id_1 <= {id_3, 1};
  logic id_4;
endmodule
