// Seed: 2374095531
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    output logic id_3
);
  logic id_4;
  logic id_5;
  always @(id_0 or posedge id_4) id_2 = 1;
  logic id_6, id_7;
  type_14(
      1, 1'b0 & 1, id_6
  );
  assign id_3 = id_5;
  type_15(
      1, 1'b0, id_1
  );
endmodule
