// Seed: 793588999
module module_0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wand id_3, id_4;
  assign id_1[1 : 1] = id_3 - 1'b0;
  wire id_5, id_6;
  module_0();
  assign id_2 = id_4;
  wire id_7, id_8;
endmodule
module module_2 (
    output tri id_0,
    input supply1 id_1,
    input uwire id_2,
    output tri0 id_3,
    input wor id_4,
    output logic id_5,
    input tri1 id_6
    , id_29,
    input tri0 id_7,
    input tri id_8,
    output wor id_9,
    output tri0 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wand id_13,
    input tri1 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input wire id_17,
    input tri0 void id_18,
    input wire id_19,
    input wor id_20
    , id_30 = id_11.id_22 == ~id_6,
    output wire id_21,
    input tri1 id_22,
    input supply0 id_23,
    output wand id_24,
    output wand id_25,
    input supply1 id_26,
    output tri0 id_27
);
  wire id_31, id_32;
  wire id_33;
  initial id_5 <= 1;
  xnor (
      id_0,
      id_1,
      id_11,
      id_13,
      id_14,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_22,
      id_23,
      id_26,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_4,
      id_6,
      id_7,
      id_8
  );
  assign id_29 = id_26;
  assign id_30 = 1;
  wire id_34, id_35;
  module_0(); id_36(
      id_6
  );
endmodule
