--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf Nexys3_Master.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sw          |    0.876(R)|      FAST  |    0.034(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
an<0>       |         8.912(R)|      SLOW  |         4.849(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |         8.883(R)|      SLOW  |         4.828(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |         8.852(R)|      SLOW  |         4.831(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |         8.652(R)|      SLOW  |         4.686(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<0>     |        16.228(R)|      SLOW  |         5.270(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<1>     |        16.645(R)|      SLOW  |         5.404(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<2>     |        16.445(R)|      SLOW  |         5.252(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<3>     |        16.465(R)|      SLOW  |         5.454(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<4>     |        16.400(R)|      SLOW  |         5.167(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<5>     |        16.326(R)|      SLOW  |         5.363(R)|      FAST  |clk_BUFGP         |   0.000|
sseg<6>     |        16.650(R)|      SLOW  |         5.570(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.491|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 19 10:50:24 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



