2018-06-21 11:55:17,481 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:17,493 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:17,497 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:17,498 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-06-21 11:55:17,498 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:17,499 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:17,499 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:17,500 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:17,500 INFO The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:17,500 WARNING The file: ./tests\TRS.RTECONFIG.GEN.0002.3\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
