/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervm3ublj
+ date
Tue Sep 30 20:11:44 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1759263104
+ CACTUS_STARTTIME=1759263104
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Sep 30 2025 (20:04:50)
Run date:          Sep 30 2025 (20:11:45+0000)
Run host:          runnervm3ublj (pid=132257)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervm3ublj
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16378460KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=306bb072-ffd1-764f-afe7-0cd3e2cb8bdd, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervm3ublj, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16378460KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=106, CPUModel="Intel(R) Xeon(R) Platinum 8370C CPU @ 2.80GHz", CPUStepping=6)
    L3Cache L#0: (P#0, size=49152KB, linesize=64, ways=12, Inclusive=0)
      L2Cache L#0: (P#0, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#0: (P#0, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=1280KB, linesize=64, ways=20, Inclusive=0)
        L1dCache L#1: (P#1, size=48KB, linesize=64, ways=12, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 49152 linesize 64 associativity 12 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1310720 linesize 64 associativity 20 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 50331648 linesize 64 associativity 12 stride 4194304, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00162004 sec
      iterations=10000000... time=0.0134246 sec
      iterations=100000000... time=0.134524 sec
      iterations=800000000... time=1.07169 sec
      iterations=800000000... time=0.9929 sec
      result: 20.3084 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00258682 sec
      iterations=10000000... time=0.0258577 sec
      iterations=100000000... time=0.25863 sec
      iterations=400000000... time=1.04008 sec
      result: 12.3068 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00147064 sec
      iterations=10000000... time=0.0145919 sec
      iterations=100000000... time=0.145563 sec
      iterations=800000000... time=1.16368 sec
      result: 10.9996 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*36864 bytes):
      iterations=1000... time=0.000144294 sec
      iterations=10000... time=0.00144024 sec
      iterations=100000... time=0.0144104 sec
      iterations=1000000... time=0.14406 sec
      iterations=8000000... time=1.15246 sec
      result: 1.44058 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*983040 bytes):
      iterations=1000... time=0.000425666 sec
      iterations=10000... time=0.00412916 sec
      iterations=100000... time=0.0411875 sec
      iterations=1000000... time=0.412153 sec
      iterations=3000000... time=1.23716 sec
      result: 4.12388 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*36864 bytes):
      iterations=1... time=5.74e-07 sec
      iterations=10... time=3.995e-06 sec
      iterations=100... time=5.1339e-05 sec
      iterations=1000... time=0.000388246 sec
      iterations=10000... time=0.00389349 sec
      iterations=100000... time=0.0388923 sec
      iterations=1000000... time=0.388063 sec
      iterations=3000000... time=1.16412 sec
      result: 95.0005 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*983040 bytes):
      iterations=1... time=1.8982e-05 sec
      iterations=10... time=0.000162119 sec
      iterations=100... time=0.00152066 sec
      iterations=1000... time=0.0152141 sec
      iterations=10000... time=0.152245 sec
      iterations=70000... time=1.06745 sec
      result: 64.4648 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*36864 bytes):
      iterations=1000... time=2.612e-06 sec
      iterations=10000... time=2.3351e-05 sec
      iterations=100000... time=0.000229401 sec
      iterations=1000000... time=0.00230725 sec
      iterations=10000000... time=0.0230478 sec
      iterations=100000000... time=0.230447 sec
      iterations=500000000... time=1.15229 sec
      result: 0.288072 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*983040 bytes):
      iterations=1000... time=1.2194e-05 sec
      iterations=10000... time=0.000129944 sec
      iterations=100000... time=0.00131904 sec
      iterations=1000000... time=0.0128693 sec
      iterations=10000000... time=0.129973 sec
      iterations=80000000... time=1.04008 sec
      result: 1.62512 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*36864 bytes):
      iterations=1... time=2.69e-07 sec
      iterations=10... time=4.015e-06 sec
      iterations=100... time=3.9643e-05 sec
      iterations=1000... time=0.000174847 sec
      iterations=10000... time=0.00177327 sec
      iterations=100000... time=0.0176126 sec
      iterations=1000000... time=0.175621 sec
      iterations=6000000... time=1.05396 sec
      result: 209.86 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*983040 bytes):
      iterations=1... time=3.112e-05 sec
      iterations=10... time=0.000157282 sec
      iterations=100... time=0.00147162 sec
      iterations=1000... time=0.0145041 sec
      iterations=10000... time=0.145063 sec
      iterations=80000... time=1.15966 sec
      result: 67.816 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=1.2665e-05 sec
      iterations=10... time=0.000134994 sec
      iterations=100... time=0.00133087 sec
      iterations=1000... time=0.012966 sec
      iterations=10000... time=0.12936 sec
      iterations=90000... time=1.18307 sec
      result: 0.167133 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=0.000183885 sec
      iterations=10... time=0.00266743 sec
      iterations=100... time=0.0260546 sec
      iterations=1000... time=0.264484 sec
      iterations=4000... time=1.06636 sec
      result: 0.22251 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0467533 sec
      iterations=10... time=0.470932 sec
      iterations=20... time=0.944632 sec
      iterations=40... time=1.88567 sec
      result: 0.0499055 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00147564 sec
      iterations=10000000... time=0.0138013 sec
      iterations=100000000... time=0.134264 sec
      iterations=800000000... time=1.07449 sec
      iterations=800000000... time=0.995489 sec
      result: 20.2539 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00260394 sec
      iterations=10000000... time=0.0259403 sec
      iterations=100000000... time=0.259244 sec
      iterations=400000000... time=1.03728 sec
      result: 12.34 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0014692 sec
      iterations=10000000... time=0.0145699 sec
      iterations=100000000... time=0.146013 sec
      iterations=800000000... time=1.1672 sec
      result: 10.9665 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*36864 bytes):
      iterations=1000... time=0.000145816 sec
      iterations=10000... time=0.00145186 sec
      iterations=100000... time=0.0144705 sec
      iterations=1000000... time=0.144556 sec
      iterations=8000000... time=1.15612 sec
      result: 1.44515 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*983040 bytes):
      iterations=1000... time=0.000427605 sec
      iterations=10000... time=0.00424841 sec
      iterations=100000... time=0.0423485 sec
      iterations=1000000... time=0.423437 sec
      iterations=3000000... time=1.27132 sec
      result: 4.23775 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*36864 bytes):
      iterations=1... time=6.41e-07 sec
      iterations=10... time=1.3374e-05 sec
      iterations=100... time=4.6982e-05 sec
      iterations=1000... time=0.000449741 sec
      iterations=10000... time=0.00413632 sec
      iterations=100000... time=0.0388981 sec
      iterations=1000000... time=0.391155 sec
      iterations=3000000... time=1.1682 sec
      result: 94.6685 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*983040 bytes):
      iterations=1... time=2.04015e-05 sec
      iterations=10... time=0.000170936 sec
      iterations=100... time=0.00165184 sec
      iterations=1000... time=0.0163076 sec
      iterations=10000... time=0.163403 sec
      iterations=70000... time=1.14218 sec
      result: 60.2467 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*36864 bytes):
      iterations=1000... time=3.1415e-06 sec
      iterations=10000... time=2.92355e-05 sec
      iterations=100000... time=0.000262017 sec
      iterations=1000000... time=0.0026127 sec
      iterations=10000000... time=0.0231737 sec
      iterations=100000000... time=0.23121 sec
      iterations=500000000... time=1.15667 sec
      result: 0.289167 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*983040 bytes):
      iterations=1000... time=2.05995e-05 sec
      iterations=10000... time=0.000119318 sec
      iterations=100000... time=0.00129236 sec
      iterations=1000000... time=0.0128387 sec
      iterations=10000000... time=0.128874 sec
      iterations=90000000... time=1.1557 sec
      result: 1.60514 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*36864 bytes):
      iterations=1... time=4.87e-07 sec
      iterations=10... time=4.228e-06 sec
      iterations=100... time=4.4327e-05 sec
      iterations=1000... time=0.000189238 sec
      iterations=10000... time=0.00177409 sec
      iterations=100000... time=0.0176703 sec
      iterations=1000000... time=0.176597 sec
      iterations=6000000... time=1.05977 sec
      result: 208.709 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*983040 bytes):
      iterations=1... time=2.8051e-05 sec
      iterations=10... time=0.000166842 sec
      iterations=100... time=0.00159216 sec
      iterations=1000... time=0.015772 sec
      iterations=10000... time=0.157781 sec
      iterations=70000... time=1.10554 sec
      result: 62.2439 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*37748736 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*13^3 grid points, 1*35152 bytes):
      iterations=1... time=4.0565e-06 sec
      iterations=10... time=4.2973e-05 sec
      iterations=100... time=0.000413147 sec
      iterations=1000... time=0.00390528 sec
      iterations=10000... time=0.039239 sec
      iterations=100000... time=0.394219 sec
      iterations=300000... time=1.18577 sec
      result: 0.55584 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*39^3 grid points, 1*949104 bytes):
      iterations=1... time=4.63075e-05 sec
      iterations=10... time=0.000726705 sec
      iterations=100... time=0.00708271 sec
      iterations=1000... time=0.0692709 sec
      iterations=10000... time=0.698512 sec
      iterations=20000... time=1.37303 sec
      result: 0.864059 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*133^3 grid points, 1*37642192 bytes):
      iterations=1... time=0.0012249 sec
      iterations=10... time=0.0116706 sec
      iterations=100... time=0.117794 sec
      iterations=900... time=1.02135 sec
      result: 2.07311 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Tue Sep 30 20:12:33 UTC 2025
+ echo Done.
Done.
  Elapsed time: 48.8 s
