
Robot_mobilny.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037a8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  080038b4  080038b4  000138b4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800391c  0800391c  0001391c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003920  08003920  00013920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000017c  20000000  08003924  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000135c  2000017c  08003aa0  0002017c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200014d8  08003aa0  000214d8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00022e78  00000000  00000000  000201a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004bc5  00000000  00000000  0004301d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00009140  00000000  00000000  00047be2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e10  00000000  00000000  00050d28  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000012c8  00000000  00000000  00051b38  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008d9e  00000000  00000000  00052e00  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004a1e  00000000  00000000  0005bb9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000605bc  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000025d8  00000000  00000000  00060638  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800389c 	.word	0x0800389c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	0800389c 	.word	0x0800389c

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 faee 	bl	8000744 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 faa4 	bl	80006c4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000118 	.word	0x20000118
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a07      	ldr	r2, [pc, #28]	; (80001b4 <HAL_Init+0x20>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 fa7d 	bl	80006a0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
  HAL_MspInit();
 80001ac:	f003 f826 	bl	80031fc <HAL_MspInit>
}
 80001b0:	2000      	movs	r0, #0
 80001b2:	bd08      	pop	{r3, pc}
 80001b4:	40022000 	.word	0x40022000

080001b8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b8:	4a03      	ldr	r2, [pc, #12]	; (80001c8 <HAL_IncTick+0x10>)
 80001ba:	4b04      	ldr	r3, [pc, #16]	; (80001cc <HAL_IncTick+0x14>)
 80001bc:	6811      	ldr	r1, [r2, #0]
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	440b      	add	r3, r1
 80001c2:	6013      	str	r3, [r2, #0]
 80001c4:	4770      	bx	lr
 80001c6:	bf00      	nop
 80001c8:	200003bc 	.word	0x200003bc
 80001cc:	20000000 	.word	0x20000000

080001d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001d0:	4b01      	ldr	r3, [pc, #4]	; (80001d8 <HAL_GetTick+0x8>)
 80001d2:	6818      	ldr	r0, [r3, #0]
}
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	200003bc 	.word	0x200003bc

080001dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001dc:	b538      	push	{r3, r4, r5, lr}
 80001de:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001e0:	f7ff fff6 	bl	80001d0 <HAL_GetTick>
 80001e4:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001e6:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001e8:	bf1e      	ittt	ne
 80001ea:	4b04      	ldrne	r3, [pc, #16]	; (80001fc <HAL_Delay+0x20>)
 80001ec:	781b      	ldrbne	r3, [r3, #0]
 80001ee:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001f0:	f7ff ffee 	bl	80001d0 <HAL_GetTick>
 80001f4:	1b40      	subs	r0, r0, r5
 80001f6:	4284      	cmp	r4, r0
 80001f8:	d8fa      	bhi.n	80001f0 <HAL_Delay+0x14>
  {
  }
}
 80001fa:	bd38      	pop	{r3, r4, r5, pc}
 80001fc:	20000000 	.word	0x20000000

08000200 <HAL_ADC_ConvCpltCallback>:
 8000200:	4770      	bx	lr

08000202 <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000202:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000204:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000206:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000208:	f012 0f50 	tst.w	r2, #80	; 0x50
 800020c:	d11b      	bne.n	8000246 <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800020e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000210:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000214:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000216:	681a      	ldr	r2, [r3, #0]
 8000218:	6892      	ldr	r2, [r2, #8]
 800021a:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800021e:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000222:	d10c      	bne.n	800023e <ADC_DMAConvCplt+0x3c>
 8000224:	68da      	ldr	r2, [r3, #12]
 8000226:	b952      	cbnz	r2, 800023e <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000228:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800022a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800022e:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000230:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000232:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000234:	bf5e      	ittt	pl
 8000236:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8000238:	f042 0201 	orrpl.w	r2, r2, #1
 800023c:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 800023e:	4618      	mov	r0, r3
 8000240:	f7ff ffde 	bl	8000200 <HAL_ADC_ConvCpltCallback>
 8000244:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000246:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8000248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800024c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800024e:	4718      	bx	r3

08000250 <HAL_ADC_ConvHalfCpltCallback>:
 8000250:	4770      	bx	lr

08000252 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000252:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000254:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000256:	f7ff fffb 	bl	8000250 <HAL_ADC_ConvHalfCpltCallback>
 800025a:	bd08      	pop	{r3, pc}

0800025c <HAL_ADC_ErrorCallback>:
{
 800025c:	4770      	bx	lr

0800025e <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800025e:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000260:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000262:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000264:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000268:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800026a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800026c:	f043 0304 	orr.w	r3, r3, #4
 8000270:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000272:	f7ff fff3 	bl	800025c <HAL_ADC_ErrorCallback>
 8000276:	bd08      	pop	{r3, pc}

08000278 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000278:	2300      	movs	r3, #0
{ 
 800027a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 800027c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800027e:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000282:	2b01      	cmp	r3, #1
 8000284:	d074      	beq.n	8000370 <HAL_ADC_ConfigChannel+0xf8>
 8000286:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8000288:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 800028a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 800028e:	2d06      	cmp	r5, #6
 8000290:	6802      	ldr	r2, [r0, #0]
 8000292:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000296:	680c      	ldr	r4, [r1, #0]
 8000298:	d825      	bhi.n	80002e6 <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800029a:	442b      	add	r3, r5
 800029c:	251f      	movs	r5, #31
 800029e:	6b56      	ldr	r6, [r2, #52]	; 0x34
 80002a0:	3b05      	subs	r3, #5
 80002a2:	409d      	lsls	r5, r3
 80002a4:	ea26 0505 	bic.w	r5, r6, r5
 80002a8:	fa04 f303 	lsl.w	r3, r4, r3
 80002ac:	432b      	orrs	r3, r5
 80002ae:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80002b0:	2c09      	cmp	r4, #9
 80002b2:	ea4f 0344 	mov.w	r3, r4, lsl #1
 80002b6:	688d      	ldr	r5, [r1, #8]
 80002b8:	d92f      	bls.n	800031a <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80002ba:	2607      	movs	r6, #7
 80002bc:	4423      	add	r3, r4
 80002be:	68d1      	ldr	r1, [r2, #12]
 80002c0:	3b1e      	subs	r3, #30
 80002c2:	409e      	lsls	r6, r3
 80002c4:	ea21 0106 	bic.w	r1, r1, r6
 80002c8:	fa05 f303 	lsl.w	r3, r5, r3
 80002cc:	430b      	orrs	r3, r1
 80002ce:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80002d0:	f1a4 0310 	sub.w	r3, r4, #16
 80002d4:	2b01      	cmp	r3, #1
 80002d6:	d92b      	bls.n	8000330 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80002d8:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 80002da:	2200      	movs	r2, #0
 80002dc:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 80002e0:	4618      	mov	r0, r3
 80002e2:	b002      	add	sp, #8
 80002e4:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 80002e6:	2d0c      	cmp	r5, #12
 80002e8:	d80b      	bhi.n	8000302 <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80002ea:	442b      	add	r3, r5
 80002ec:	251f      	movs	r5, #31
 80002ee:	6b16      	ldr	r6, [r2, #48]	; 0x30
 80002f0:	3b23      	subs	r3, #35	; 0x23
 80002f2:	409d      	lsls	r5, r3
 80002f4:	ea26 0505 	bic.w	r5, r6, r5
 80002f8:	fa04 f303 	lsl.w	r3, r4, r3
 80002fc:	432b      	orrs	r3, r5
 80002fe:	6313      	str	r3, [r2, #48]	; 0x30
 8000300:	e7d6      	b.n	80002b0 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000302:	442b      	add	r3, r5
 8000304:	251f      	movs	r5, #31
 8000306:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000308:	3b41      	subs	r3, #65	; 0x41
 800030a:	409d      	lsls	r5, r3
 800030c:	ea26 0505 	bic.w	r5, r6, r5
 8000310:	fa04 f303 	lsl.w	r3, r4, r3
 8000314:	432b      	orrs	r3, r5
 8000316:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000318:	e7ca      	b.n	80002b0 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800031a:	2607      	movs	r6, #7
 800031c:	6911      	ldr	r1, [r2, #16]
 800031e:	4423      	add	r3, r4
 8000320:	409e      	lsls	r6, r3
 8000322:	ea21 0106 	bic.w	r1, r1, r6
 8000326:	fa05 f303 	lsl.w	r3, r5, r3
 800032a:	430b      	orrs	r3, r1
 800032c:	6113      	str	r3, [r2, #16]
 800032e:	e7cf      	b.n	80002d0 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8000330:	4b10      	ldr	r3, [pc, #64]	; (8000374 <HAL_ADC_ConfigChannel+0xfc>)
 8000332:	429a      	cmp	r2, r3
 8000334:	d116      	bne.n	8000364 <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000336:	6893      	ldr	r3, [r2, #8]
 8000338:	021b      	lsls	r3, r3, #8
 800033a:	d4cd      	bmi.n	80002d8 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800033c:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800033e:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000340:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000344:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000346:	d1c7      	bne.n	80002d8 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000348:	4b0b      	ldr	r3, [pc, #44]	; (8000378 <HAL_ADC_ConfigChannel+0x100>)
 800034a:	4a0c      	ldr	r2, [pc, #48]	; (800037c <HAL_ADC_ConfigChannel+0x104>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000352:	230a      	movs	r3, #10
 8000354:	4353      	muls	r3, r2
            wait_loop_index--;
 8000356:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000358:	9b01      	ldr	r3, [sp, #4]
 800035a:	2b00      	cmp	r3, #0
 800035c:	d0bc      	beq.n	80002d8 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 800035e:	9b01      	ldr	r3, [sp, #4]
 8000360:	3b01      	subs	r3, #1
 8000362:	e7f8      	b.n	8000356 <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000364:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000366:	f043 0320 	orr.w	r3, r3, #32
 800036a:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 800036c:	2301      	movs	r3, #1
 800036e:	e7b4      	b.n	80002da <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000370:	2302      	movs	r3, #2
 8000372:	e7b5      	b.n	80002e0 <HAL_ADC_ConfigChannel+0x68>
 8000374:	40012400 	.word	0x40012400
 8000378:	20000118 	.word	0x20000118
 800037c:	000f4240 	.word	0x000f4240

08000380 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8000380:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{
 8000384:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hadc);
 8000386:	2b01      	cmp	r3, #1
 8000388:	d01d      	beq.n	80003c6 <HAL_ADC_AnalogWDGConfig+0x46>
 800038a:	2301      	movs	r3, #1
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 800038c:	680a      	ldr	r2, [r1, #0]
  __HAL_LOCK(hadc);
 800038e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if(AnalogWDGConfig->ITMode == ENABLE)
 8000392:	688b      	ldr	r3, [r1, #8]
 8000394:	2b01      	cmp	r3, #1
 8000396:	6803      	ldr	r3, [r0, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8000398:	685c      	ldr	r4, [r3, #4]
 800039a:	bf0c      	ite	eq
 800039c:	f044 0440 	orreq.w	r4, r4, #64	; 0x40
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 80003a0:	f024 0440 	bicne.w	r4, r4, #64	; 0x40
 80003a4:	605c      	str	r4, [r3, #4]
  MODIFY_REG(hadc->Instance->CR1            ,
 80003a6:	684c      	ldr	r4, [r1, #4]
 80003a8:	685d      	ldr	r5, [r3, #4]
 80003aa:	4322      	orrs	r2, r4
 80003ac:	4c07      	ldr	r4, [pc, #28]	; (80003cc <HAL_ADC_AnalogWDGConfig+0x4c>)
 80003ae:	402c      	ands	r4, r5
 80003b0:	4322      	orrs	r2, r4
 80003b2:	605a      	str	r2, [r3, #4]
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 80003b4:	68ca      	ldr	r2, [r1, #12]
 80003b6:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 80003b8:	690a      	ldr	r2, [r1, #16]
 80003ba:	629a      	str	r2, [r3, #40]	; 0x28
  __HAL_UNLOCK(hadc);
 80003bc:	2300      	movs	r3, #0
 80003be:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  return HAL_OK;
 80003c2:	4618      	mov	r0, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(hadc);
 80003c6:	2002      	movs	r0, #2
}
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	bf00      	nop
 80003cc:	ff3ffde0 	.word	0xff3ffde0

080003d0 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 80003d0:	2300      	movs	r3, #0
{
 80003d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80003d4:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80003d6:	6803      	ldr	r3, [r0, #0]
{
 80003d8:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80003da:	689a      	ldr	r2, [r3, #8]
 80003dc:	07d2      	lsls	r2, r2, #31
 80003de:	d502      	bpl.n	80003e6 <ADC_Enable+0x16>
  return HAL_OK;
 80003e0:	2000      	movs	r0, #0
}
 80003e2:	b002      	add	sp, #8
 80003e4:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 80003e6:	689a      	ldr	r2, [r3, #8]
 80003e8:	f042 0201 	orr.w	r2, r2, #1
 80003ec:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80003ee:	4b12      	ldr	r3, [pc, #72]	; (8000438 <ADC_Enable+0x68>)
 80003f0:	4a12      	ldr	r2, [pc, #72]	; (800043c <ADC_Enable+0x6c>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80003f8:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80003fa:	9b01      	ldr	r3, [sp, #4]
 80003fc:	b9c3      	cbnz	r3, 8000430 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 80003fe:	f7ff fee7 	bl	80001d0 <HAL_GetTick>
 8000402:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000404:	6823      	ldr	r3, [r4, #0]
 8000406:	689d      	ldr	r5, [r3, #8]
 8000408:	f015 0501 	ands.w	r5, r5, #1
 800040c:	d1e8      	bne.n	80003e0 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800040e:	f7ff fedf 	bl	80001d0 <HAL_GetTick>
 8000412:	1b80      	subs	r0, r0, r6
 8000414:	2802      	cmp	r0, #2
 8000416:	d9f5      	bls.n	8000404 <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000418:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 800041a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800041e:	f043 0310 	orr.w	r3, r3, #16
 8000422:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000424:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000426:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000428:	f043 0301 	orr.w	r3, r3, #1
 800042c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800042e:	e7d8      	b.n	80003e2 <ADC_Enable+0x12>
      wait_loop_index--;
 8000430:	9b01      	ldr	r3, [sp, #4]
 8000432:	3b01      	subs	r3, #1
 8000434:	e7e0      	b.n	80003f8 <ADC_Enable+0x28>
 8000436:	bf00      	nop
 8000438:	20000118 	.word	0x20000118
 800043c:	000f4240 	.word	0x000f4240

08000440 <HAL_ADC_Start_DMA>:
{
 8000440:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 8000444:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000446:	4b40      	ldr	r3, [pc, #256]	; (8000548 <HAL_ADC_Start_DMA+0x108>)
 8000448:	6802      	ldr	r2, [r0, #0]
{
 800044a:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800044c:	429a      	cmp	r2, r3
{
 800044e:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000450:	d002      	beq.n	8000458 <HAL_ADC_Start_DMA+0x18>
 8000452:	493e      	ldr	r1, [pc, #248]	; (800054c <HAL_ADC_Start_DMA+0x10c>)
 8000454:	428a      	cmp	r2, r1
 8000456:	d103      	bne.n	8000460 <HAL_ADC_Start_DMA+0x20>
 8000458:	685b      	ldr	r3, [r3, #4]
 800045a:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800045e:	d16e      	bne.n	800053e <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8000460:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000464:	2b01      	cmp	r3, #1
 8000466:	d06c      	beq.n	8000542 <HAL_ADC_Start_DMA+0x102>
 8000468:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 800046a:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 800046c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8000470:	f7ff ffae 	bl	80003d0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000474:	4606      	mov	r6, r0
 8000476:	2800      	cmp	r0, #0
 8000478:	d15d      	bne.n	8000536 <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 800047a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800047c:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 800047e:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000482:	4b32      	ldr	r3, [pc, #200]	; (800054c <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8000484:	f020 0001 	bic.w	r0, r0, #1
 8000488:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800048c:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 800048e:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000490:	d104      	bne.n	800049c <HAL_ADC_Start_DMA+0x5c>
 8000492:	4a2d      	ldr	r2, [pc, #180]	; (8000548 <HAL_ADC_Start_DMA+0x108>)
 8000494:	6853      	ldr	r3, [r2, #4]
 8000496:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 800049a:	d13e      	bne.n	800051a <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800049c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800049e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80004a2:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80004a4:	684b      	ldr	r3, [r1, #4]
 80004a6:	055a      	lsls	r2, r3, #21
 80004a8:	d505      	bpl.n	80004b6 <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80004aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80004ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80004b0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80004b4:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80004b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80004b8:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80004ba:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80004be:	bf18      	it	ne
 80004c0:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80004c2:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80004c4:	bf18      	it	ne
 80004c6:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80004ca:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 80004cc:	2300      	movs	r3, #0
 80004ce:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80004d2:	4b1f      	ldr	r3, [pc, #124]	; (8000550 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80004d4:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80004d6:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80004d8:	4b1e      	ldr	r3, [pc, #120]	; (8000554 <HAL_ADC_Start_DMA+0x114>)
 80004da:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80004dc:	4b1e      	ldr	r3, [pc, #120]	; (8000558 <HAL_ADC_Start_DMA+0x118>)
 80004de:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80004e0:	f06f 0302 	mvn.w	r3, #2
 80004e4:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80004e8:	f851 3c44 	ldr.w	r3, [r1, #-68]
 80004ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004f0:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80004f4:	4643      	mov	r3, r8
 80004f6:	f000 f96b 	bl	80007d0 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80004fa:	6823      	ldr	r3, [r4, #0]
 80004fc:	689a      	ldr	r2, [r3, #8]
 80004fe:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000502:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000506:	689a      	ldr	r2, [r3, #8]
 8000508:	bf0c      	ite	eq
 800050a:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800050e:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 8000512:	609a      	str	r2, [r3, #8]
}
 8000514:	4630      	mov	r0, r6
 8000516:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800051a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800051c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000520:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000522:	6853      	ldr	r3, [r2, #4]
 8000524:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000526:	bf41      	itttt	mi
 8000528:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 800052a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800052e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8000532:	62a0      	strmi	r0, [r4, #40]	; 0x28
 8000534:	e7bf      	b.n	80004b6 <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 8000536:	2300      	movs	r3, #0
 8000538:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800053c:	e7ea      	b.n	8000514 <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 800053e:	2601      	movs	r6, #1
 8000540:	e7e8      	b.n	8000514 <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 8000542:	2602      	movs	r6, #2
 8000544:	e7e6      	b.n	8000514 <HAL_ADC_Start_DMA+0xd4>
 8000546:	bf00      	nop
 8000548:	40012400 	.word	0x40012400
 800054c:	40012800 	.word	0x40012800
 8000550:	08000203 	.word	0x08000203
 8000554:	08000253 	.word	0x08000253
 8000558:	0800025f 	.word	0x0800025f

0800055c <ADC_ConversionStop_Disable>:
{
 800055c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 800055e:	6803      	ldr	r3, [r0, #0]
{
 8000560:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000562:	689a      	ldr	r2, [r3, #8]
 8000564:	07d2      	lsls	r2, r2, #31
 8000566:	d401      	bmi.n	800056c <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8000568:	2000      	movs	r0, #0
 800056a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 800056c:	689a      	ldr	r2, [r3, #8]
 800056e:	f022 0201 	bic.w	r2, r2, #1
 8000572:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000574:	f7ff fe2c 	bl	80001d0 <HAL_GetTick>
 8000578:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800057a:	6823      	ldr	r3, [r4, #0]
 800057c:	689b      	ldr	r3, [r3, #8]
 800057e:	07db      	lsls	r3, r3, #31
 8000580:	d5f2      	bpl.n	8000568 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000582:	f7ff fe25 	bl	80001d0 <HAL_GetTick>
 8000586:	1b40      	subs	r0, r0, r5
 8000588:	2802      	cmp	r0, #2
 800058a:	d9f6      	bls.n	800057a <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800058c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800058e:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000590:	f043 0310 	orr.w	r3, r3, #16
 8000594:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000596:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000598:	f043 0301 	orr.w	r3, r3, #1
 800059c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800059e:	bd38      	pop	{r3, r4, r5, pc}

080005a0 <HAL_ADC_Init>:
{
 80005a0:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 80005a2:	4604      	mov	r4, r0
 80005a4:	2800      	cmp	r0, #0
 80005a6:	d071      	beq.n	800068c <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80005a8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80005aa:	b923      	cbnz	r3, 80005b6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80005ac:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80005ae:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80005b2:	f002 fccd 	bl	8002f50 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80005b6:	4620      	mov	r0, r4
 80005b8:	f7ff ffd0 	bl	800055c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80005bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80005be:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 80005c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80005c4:	d164      	bne.n	8000690 <HAL_ADC_Init+0xf0>
 80005c6:	2800      	cmp	r0, #0
 80005c8:	d162      	bne.n	8000690 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80005ca:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 80005cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80005d0:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80005d2:	f023 0302 	bic.w	r3, r3, #2
 80005d6:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80005da:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80005dc:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 80005de:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80005e0:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80005e2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80005e6:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80005ea:	d038      	beq.n	800065e <HAL_ADC_Init+0xbe>
 80005ec:	2901      	cmp	r1, #1
 80005ee:	bf14      	ite	ne
 80005f0:	4606      	movne	r6, r0
 80005f2:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80005f6:	6965      	ldr	r5, [r4, #20]
 80005f8:	2d01      	cmp	r5, #1
 80005fa:	d107      	bne.n	800060c <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d130      	bne.n	8000662 <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000600:	69a3      	ldr	r3, [r4, #24]
 8000602:	3b01      	subs	r3, #1
 8000604:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 8000608:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 800060c:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800060e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8000612:	685d      	ldr	r5, [r3, #4]
 8000614:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8000618:	ea45 0506 	orr.w	r5, r5, r6
 800061c:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800061e:	689e      	ldr	r6, [r3, #8]
 8000620:	4d1d      	ldr	r5, [pc, #116]	; (8000698 <HAL_ADC_Init+0xf8>)
 8000622:	ea05 0506 	and.w	r5, r5, r6
 8000626:	ea45 0502 	orr.w	r5, r5, r2
 800062a:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800062c:	d001      	beq.n	8000632 <HAL_ADC_Init+0x92>
 800062e:	2901      	cmp	r1, #1
 8000630:	d120      	bne.n	8000674 <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000632:	6921      	ldr	r1, [r4, #16]
 8000634:	3901      	subs	r1, #1
 8000636:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8000638:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800063a:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800063e:	4329      	orrs	r1, r5
 8000640:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000642:	6899      	ldr	r1, [r3, #8]
 8000644:	4b15      	ldr	r3, [pc, #84]	; (800069c <HAL_ADC_Init+0xfc>)
 8000646:	400b      	ands	r3, r1
 8000648:	429a      	cmp	r2, r3
 800064a:	d115      	bne.n	8000678 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 800064c:	2300      	movs	r3, #0
 800064e:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000650:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000652:	f023 0303 	bic.w	r3, r3, #3
 8000656:	f043 0301 	orr.w	r3, r3, #1
 800065a:	62a3      	str	r3, [r4, #40]	; 0x28
 800065c:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800065e:	460e      	mov	r6, r1
 8000660:	e7c9      	b.n	80005f6 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000662:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000664:	f043 0320 	orr.w	r3, r3, #32
 8000668:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800066a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000672:	e7cb      	b.n	800060c <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 8000674:	2100      	movs	r1, #0
 8000676:	e7df      	b.n	8000638 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8000678:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800067a:	f023 0312 	bic.w	r3, r3, #18
 800067e:	f043 0310 	orr.w	r3, r3, #16
 8000682:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000684:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000686:	f043 0301 	orr.w	r3, r3, #1
 800068a:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 800068c:	2001      	movs	r0, #1
}
 800068e:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000690:	f043 0310 	orr.w	r3, r3, #16
 8000694:	62a3      	str	r3, [r4, #40]	; 0x28
 8000696:	e7f9      	b.n	800068c <HAL_ADC_Init+0xec>
 8000698:	ffe1f7fd 	.word	0xffe1f7fd
 800069c:	ff1f0efe 	.word	0xff1f0efe

080006a0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a0:	4a07      	ldr	r2, [pc, #28]	; (80006c0 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80006a2:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006a4:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80006a6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006aa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80006ae:	041b      	lsls	r3, r3, #16
 80006b0:	0c1b      	lsrs	r3, r3, #16
 80006b2:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80006ba:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80006bc:	60d3      	str	r3, [r2, #12]
 80006be:	4770      	bx	lr
 80006c0:	e000ed00 	.word	0xe000ed00

080006c4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006c4:	4b17      	ldr	r3, [pc, #92]	; (8000724 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006c6:	b530      	push	{r4, r5, lr}
 80006c8:	68dc      	ldr	r4, [r3, #12]
 80006ca:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006ce:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006d2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d4:	2b04      	cmp	r3, #4
 80006d6:	bf28      	it	cs
 80006d8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006da:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006dc:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006e0:	bf98      	it	ls
 80006e2:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e4:	fa05 f303 	lsl.w	r3, r5, r3
 80006e8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ec:	bf88      	it	hi
 80006ee:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f0:	4019      	ands	r1, r3
 80006f2:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006f4:	fa05 f404 	lsl.w	r4, r5, r4
 80006f8:	3c01      	subs	r4, #1
 80006fa:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80006fc:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006fe:	ea42 0201 	orr.w	r2, r2, r1
 8000702:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000706:	bfaf      	iteee	ge
 8000708:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070c:	4b06      	ldrlt	r3, [pc, #24]	; (8000728 <HAL_NVIC_SetPriority+0x64>)
 800070e:	f000 000f 	andlt.w	r0, r0, #15
 8000712:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000714:	bfa5      	ittet	ge
 8000716:	b2d2      	uxtbge	r2, r2
 8000718:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800071c:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800071e:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000722:	bd30      	pop	{r4, r5, pc}
 8000724:	e000ed00 	.word	0xe000ed00
 8000728:	e000ed14 	.word	0xe000ed14

0800072c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800072c:	2301      	movs	r3, #1
 800072e:	0942      	lsrs	r2, r0, #5
 8000730:	f000 001f 	and.w	r0, r0, #31
 8000734:	fa03 f000 	lsl.w	r0, r3, r0
 8000738:	4b01      	ldr	r3, [pc, #4]	; (8000740 <HAL_NVIC_EnableIRQ+0x14>)
 800073a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800073e:	4770      	bx	lr
 8000740:	e000e100 	.word	0xe000e100

08000744 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000744:	3801      	subs	r0, #1
 8000746:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800074a:	d20a      	bcs.n	8000762 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800074c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800074e:	4b06      	ldr	r3, [pc, #24]	; (8000768 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000750:	4a06      	ldr	r2, [pc, #24]	; (800076c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000752:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000754:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000758:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800075a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800075c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000762:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	e000e010 	.word	0xe000e010
 800076c:	e000ed00 	.word	0xe000ed00

08000770 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000770:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000772:	b330      	cbz	r0, 80007c2 <HAL_DMA_Init+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000774:	2214      	movs	r2, #20
 8000776:	6801      	ldr	r1, [r0, #0]
 8000778:	4b13      	ldr	r3, [pc, #76]	; (80007c8 <HAL_DMA_Init+0x58>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800077a:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800077c:	440b      	add	r3, r1
 800077e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000782:	009b      	lsls	r3, r3, #2
 8000784:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000786:	4b11      	ldr	r3, [pc, #68]	; (80007cc <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8000788:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 800078a:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 800078c:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800078e:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 8000792:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000794:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000796:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800079a:	4323      	orrs	r3, r4
 800079c:	6904      	ldr	r4, [r0, #16]
 800079e:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80007a0:	6944      	ldr	r4, [r0, #20]
 80007a2:	4323      	orrs	r3, r4
 80007a4:	6984      	ldr	r4, [r0, #24]
 80007a6:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80007a8:	69c4      	ldr	r4, [r0, #28]
 80007aa:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80007ac:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80007ae:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80007b0:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80007b2:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80007b4:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80007b8:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80007ba:	f880 3020 	strb.w	r3, [r0, #32]

  return HAL_OK;
 80007be:	4618      	mov	r0, r3
 80007c0:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80007c2:	2001      	movs	r0, #1
}
 80007c4:	bd10      	pop	{r4, pc}
 80007c6:	bf00      	nop
 80007c8:	bffdfff8 	.word	0xbffdfff8
 80007cc:	40020000 	.word	0x40020000

080007d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80007d0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80007d2:	f890 4020 	ldrb.w	r4, [r0, #32]
 80007d6:	2c01      	cmp	r4, #1
 80007d8:	d035      	beq.n	8000846 <HAL_DMA_Start_IT+0x76>
 80007da:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80007dc:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80007e0:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80007e4:	42a5      	cmp	r5, r4
 80007e6:	f04f 0600 	mov.w	r6, #0
 80007ea:	f04f 0402 	mov.w	r4, #2
 80007ee:	d128      	bne.n	8000842 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80007f0:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80007f4:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80007f6:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80007f8:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80007fa:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80007fc:	f026 0601 	bic.w	r6, r6, #1
 8000800:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000802:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 8000804:	40bd      	lsls	r5, r7
 8000806:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000808:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800080a:	6843      	ldr	r3, [r0, #4]
 800080c:	6805      	ldr	r5, [r0, #0]
 800080e:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8000810:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000812:	bf0b      	itete	eq
 8000814:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000816:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000818:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800081a:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 800081c:	b14b      	cbz	r3, 8000832 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800081e:	6823      	ldr	r3, [r4, #0]
 8000820:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000824:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8000826:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000828:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800082a:	f043 0301 	orr.w	r3, r3, #1
 800082e:	602b      	str	r3, [r5, #0]
 8000830:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000832:	6823      	ldr	r3, [r4, #0]
 8000834:	f023 0304 	bic.w	r3, r3, #4
 8000838:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800083a:	6823      	ldr	r3, [r4, #0]
 800083c:	f043 030a 	orr.w	r3, r3, #10
 8000840:	e7f0      	b.n	8000824 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8000842:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8000846:	2002      	movs	r0, #2
}
 8000848:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800084c <HAL_DMA_IRQHandler>:
{
 800084c:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800084e:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000850:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000852:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000854:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000856:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000858:	4095      	lsls	r5, r2
 800085a:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 800085c:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800085e:	d032      	beq.n	80008c6 <HAL_DMA_IRQHandler+0x7a>
 8000860:	074d      	lsls	r5, r1, #29
 8000862:	d530      	bpl.n	80008c6 <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000868:	bf5e      	ittt	pl
 800086a:	681a      	ldrpl	r2, [r3, #0]
 800086c:	f022 0204 	bicpl.w	r2, r2, #4
 8000870:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000872:	4a3e      	ldr	r2, [pc, #248]	; (800096c <HAL_DMA_IRQHandler+0x120>)
 8000874:	4293      	cmp	r3, r2
 8000876:	d019      	beq.n	80008ac <HAL_DMA_IRQHandler+0x60>
 8000878:	3214      	adds	r2, #20
 800087a:	4293      	cmp	r3, r2
 800087c:	d018      	beq.n	80008b0 <HAL_DMA_IRQHandler+0x64>
 800087e:	3214      	adds	r2, #20
 8000880:	4293      	cmp	r3, r2
 8000882:	d017      	beq.n	80008b4 <HAL_DMA_IRQHandler+0x68>
 8000884:	3214      	adds	r2, #20
 8000886:	4293      	cmp	r3, r2
 8000888:	d017      	beq.n	80008ba <HAL_DMA_IRQHandler+0x6e>
 800088a:	3214      	adds	r2, #20
 800088c:	4293      	cmp	r3, r2
 800088e:	d017      	beq.n	80008c0 <HAL_DMA_IRQHandler+0x74>
 8000890:	3214      	adds	r2, #20
 8000892:	4293      	cmp	r3, r2
 8000894:	bf0c      	ite	eq
 8000896:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 800089a:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 800089e:	4a34      	ldr	r2, [pc, #208]	; (8000970 <HAL_DMA_IRQHandler+0x124>)
 80008a0:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80008a2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d05e      	beq.n	8000966 <HAL_DMA_IRQHandler+0x11a>
}
 80008a8:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80008aa:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80008ac:	2304      	movs	r3, #4
 80008ae:	e7f6      	b.n	800089e <HAL_DMA_IRQHandler+0x52>
 80008b0:	2340      	movs	r3, #64	; 0x40
 80008b2:	e7f4      	b.n	800089e <HAL_DMA_IRQHandler+0x52>
 80008b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008b8:	e7f1      	b.n	800089e <HAL_DMA_IRQHandler+0x52>
 80008ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80008be:	e7ee      	b.n	800089e <HAL_DMA_IRQHandler+0x52>
 80008c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80008c4:	e7eb      	b.n	800089e <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80008c6:	2502      	movs	r5, #2
 80008c8:	4095      	lsls	r5, r2
 80008ca:	4225      	tst	r5, r4
 80008cc:	d035      	beq.n	800093a <HAL_DMA_IRQHandler+0xee>
 80008ce:	078d      	lsls	r5, r1, #30
 80008d0:	d533      	bpl.n	800093a <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80008d2:	681a      	ldr	r2, [r3, #0]
 80008d4:	0694      	lsls	r4, r2, #26
 80008d6:	d406      	bmi.n	80008e6 <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80008d8:	681a      	ldr	r2, [r3, #0]
 80008da:	f022 020a 	bic.w	r2, r2, #10
 80008de:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80008e0:	2201      	movs	r2, #1
 80008e2:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80008e6:	4a21      	ldr	r2, [pc, #132]	; (800096c <HAL_DMA_IRQHandler+0x120>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d019      	beq.n	8000920 <HAL_DMA_IRQHandler+0xd4>
 80008ec:	3214      	adds	r2, #20
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d018      	beq.n	8000924 <HAL_DMA_IRQHandler+0xd8>
 80008f2:	3214      	adds	r2, #20
 80008f4:	4293      	cmp	r3, r2
 80008f6:	d017      	beq.n	8000928 <HAL_DMA_IRQHandler+0xdc>
 80008f8:	3214      	adds	r2, #20
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d017      	beq.n	800092e <HAL_DMA_IRQHandler+0xe2>
 80008fe:	3214      	adds	r2, #20
 8000900:	4293      	cmp	r3, r2
 8000902:	d017      	beq.n	8000934 <HAL_DMA_IRQHandler+0xe8>
 8000904:	3214      	adds	r2, #20
 8000906:	4293      	cmp	r3, r2
 8000908:	bf0c      	ite	eq
 800090a:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 800090e:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8000912:	4a17      	ldr	r2, [pc, #92]	; (8000970 <HAL_DMA_IRQHandler+0x124>)
 8000914:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8000916:	2300      	movs	r3, #0
 8000918:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 800091c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800091e:	e7c1      	b.n	80008a4 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000920:	2302      	movs	r3, #2
 8000922:	e7f6      	b.n	8000912 <HAL_DMA_IRQHandler+0xc6>
 8000924:	2320      	movs	r3, #32
 8000926:	e7f4      	b.n	8000912 <HAL_DMA_IRQHandler+0xc6>
 8000928:	f44f 7300 	mov.w	r3, #512	; 0x200
 800092c:	e7f1      	b.n	8000912 <HAL_DMA_IRQHandler+0xc6>
 800092e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000932:	e7ee      	b.n	8000912 <HAL_DMA_IRQHandler+0xc6>
 8000934:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000938:	e7eb      	b.n	8000912 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800093a:	2508      	movs	r5, #8
 800093c:	4095      	lsls	r5, r2
 800093e:	4225      	tst	r5, r4
 8000940:	d011      	beq.n	8000966 <HAL_DMA_IRQHandler+0x11a>
 8000942:	0709      	lsls	r1, r1, #28
 8000944:	d50f      	bpl.n	8000966 <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000946:	6819      	ldr	r1, [r3, #0]
 8000948:	f021 010e 	bic.w	r1, r1, #14
 800094c:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800094e:	2301      	movs	r3, #1
 8000950:	fa03 f202 	lsl.w	r2, r3, r2
 8000954:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000956:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8000958:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 800095c:	2300      	movs	r3, #0
 800095e:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8000962:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8000964:	e79e      	b.n	80008a4 <HAL_DMA_IRQHandler+0x58>
}
 8000966:	bc70      	pop	{r4, r5, r6}
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	40020008 	.word	0x40020008
 8000970:	40020000 	.word	0x40020000

08000974 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000974:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000978:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800097a:	4616      	mov	r6, r2
 800097c:	4b65      	ldr	r3, [pc, #404]	; (8000b14 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800097e:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000b24 <HAL_GPIO_Init+0x1b0>
 8000982:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8000b28 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 8000986:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800098a:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 800098c:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000990:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000994:	45a0      	cmp	r8, r4
 8000996:	d17f      	bne.n	8000a98 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8000998:	684d      	ldr	r5, [r1, #4]
 800099a:	2d12      	cmp	r5, #18
 800099c:	f000 80af 	beq.w	8000afe <HAL_GPIO_Init+0x18a>
 80009a0:	f200 8088 	bhi.w	8000ab4 <HAL_GPIO_Init+0x140>
 80009a4:	2d02      	cmp	r5, #2
 80009a6:	f000 80a7 	beq.w	8000af8 <HAL_GPIO_Init+0x184>
 80009aa:	d87c      	bhi.n	8000aa6 <HAL_GPIO_Init+0x132>
 80009ac:	2d00      	cmp	r5, #0
 80009ae:	f000 808e 	beq.w	8000ace <HAL_GPIO_Init+0x15a>
 80009b2:	2d01      	cmp	r5, #1
 80009b4:	f000 809e 	beq.w	8000af4 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009b8:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009bc:	2cff      	cmp	r4, #255	; 0xff
 80009be:	bf93      	iteet	ls
 80009c0:	4682      	movls	sl, r0
 80009c2:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80009c6:	3d08      	subhi	r5, #8
 80009c8:	f8d0 b000 	ldrls.w	fp, [r0]
 80009cc:	bf92      	itee	ls
 80009ce:	00b5      	lslls	r5, r6, #2
 80009d0:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80009d4:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009d6:	fa09 f805 	lsl.w	r8, r9, r5
 80009da:	ea2b 0808 	bic.w	r8, fp, r8
 80009de:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009e2:	bf88      	it	hi
 80009e4:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009e8:	ea48 0505 	orr.w	r5, r8, r5
 80009ec:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80009f0:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80009f4:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80009f8:	d04e      	beq.n	8000a98 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80009fa:	4d47      	ldr	r5, [pc, #284]	; (8000b18 <HAL_GPIO_Init+0x1a4>)
 80009fc:	4f46      	ldr	r7, [pc, #280]	; (8000b18 <HAL_GPIO_Init+0x1a4>)
 80009fe:	69ad      	ldr	r5, [r5, #24]
 8000a00:	f026 0803 	bic.w	r8, r6, #3
 8000a04:	f045 0501 	orr.w	r5, r5, #1
 8000a08:	61bd      	str	r5, [r7, #24]
 8000a0a:	69bd      	ldr	r5, [r7, #24]
 8000a0c:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000a10:	f005 0501 	and.w	r5, r5, #1
 8000a14:	9501      	str	r5, [sp, #4]
 8000a16:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000a1a:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a1e:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000a20:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000a24:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000a28:	fa09 f90b 	lsl.w	r9, r9, fp
 8000a2c:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a30:	4d3a      	ldr	r5, [pc, #232]	; (8000b1c <HAL_GPIO_Init+0x1a8>)
 8000a32:	42a8      	cmp	r0, r5
 8000a34:	d068      	beq.n	8000b08 <HAL_GPIO_Init+0x194>
 8000a36:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a3a:	42a8      	cmp	r0, r5
 8000a3c:	d066      	beq.n	8000b0c <HAL_GPIO_Init+0x198>
 8000a3e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a42:	42a8      	cmp	r0, r5
 8000a44:	d064      	beq.n	8000b10 <HAL_GPIO_Init+0x19c>
 8000a46:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000a4a:	42a8      	cmp	r0, r5
 8000a4c:	bf0c      	ite	eq
 8000a4e:	2503      	moveq	r5, #3
 8000a50:	2504      	movne	r5, #4
 8000a52:	fa05 f50b 	lsl.w	r5, r5, fp
 8000a56:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000a5a:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a5e:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a60:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000a64:	bf14      	ite	ne
 8000a66:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a68:	43a5      	biceq	r5, r4
 8000a6a:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a6c:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a6e:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000a72:	bf14      	ite	ne
 8000a74:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a76:	43a5      	biceq	r5, r4
 8000a78:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a7a:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a7c:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000a80:	bf14      	ite	ne
 8000a82:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a84:	43a5      	biceq	r5, r4
 8000a86:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a88:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a8a:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a8e:	bf14      	ite	ne
 8000a90:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a92:	ea25 0404 	biceq.w	r4, r5, r4
 8000a96:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000a98:	3601      	adds	r6, #1
 8000a9a:	2e10      	cmp	r6, #16
 8000a9c:	f47f af73 	bne.w	8000986 <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000aa0:	b003      	add	sp, #12
 8000aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 8000aa6:	2d03      	cmp	r5, #3
 8000aa8:	d022      	beq.n	8000af0 <HAL_GPIO_Init+0x17c>
 8000aaa:	2d11      	cmp	r5, #17
 8000aac:	d184      	bne.n	80009b8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000aae:	68ca      	ldr	r2, [r1, #12]
 8000ab0:	3204      	adds	r2, #4
          break;
 8000ab2:	e781      	b.n	80009b8 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000ab4:	4f1a      	ldr	r7, [pc, #104]	; (8000b20 <HAL_GPIO_Init+0x1ac>)
 8000ab6:	42bd      	cmp	r5, r7
 8000ab8:	d009      	beq.n	8000ace <HAL_GPIO_Init+0x15a>
 8000aba:	d812      	bhi.n	8000ae2 <HAL_GPIO_Init+0x16e>
 8000abc:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000b2c <HAL_GPIO_Init+0x1b8>
 8000ac0:	454d      	cmp	r5, r9
 8000ac2:	d004      	beq.n	8000ace <HAL_GPIO_Init+0x15a>
 8000ac4:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000ac8:	454d      	cmp	r5, r9
 8000aca:	f47f af75 	bne.w	80009b8 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ace:	688a      	ldr	r2, [r1, #8]
 8000ad0:	b1c2      	cbz	r2, 8000b04 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ad2:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000ad4:	bf0c      	ite	eq
 8000ad6:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000ada:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ade:	2208      	movs	r2, #8
 8000ae0:	e76a      	b.n	80009b8 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000ae2:	4575      	cmp	r5, lr
 8000ae4:	d0f3      	beq.n	8000ace <HAL_GPIO_Init+0x15a>
 8000ae6:	4565      	cmp	r5, ip
 8000ae8:	d0f1      	beq.n	8000ace <HAL_GPIO_Init+0x15a>
 8000aea:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000b30 <HAL_GPIO_Init+0x1bc>
 8000aee:	e7eb      	b.n	8000ac8 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000af0:	2200      	movs	r2, #0
 8000af2:	e761      	b.n	80009b8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000af4:	68ca      	ldr	r2, [r1, #12]
          break;
 8000af6:	e75f      	b.n	80009b8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000af8:	68ca      	ldr	r2, [r1, #12]
 8000afa:	3208      	adds	r2, #8
          break;
 8000afc:	e75c      	b.n	80009b8 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000afe:	68ca      	ldr	r2, [r1, #12]
 8000b00:	320c      	adds	r2, #12
          break;
 8000b02:	e759      	b.n	80009b8 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000b04:	2204      	movs	r2, #4
 8000b06:	e757      	b.n	80009b8 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b08:	2500      	movs	r5, #0
 8000b0a:	e7a2      	b.n	8000a52 <HAL_GPIO_Init+0xde>
 8000b0c:	2501      	movs	r5, #1
 8000b0e:	e7a0      	b.n	8000a52 <HAL_GPIO_Init+0xde>
 8000b10:	2502      	movs	r5, #2
 8000b12:	e79e      	b.n	8000a52 <HAL_GPIO_Init+0xde>
 8000b14:	40010400 	.word	0x40010400
 8000b18:	40021000 	.word	0x40021000
 8000b1c:	40010800 	.word	0x40010800
 8000b20:	10210000 	.word	0x10210000
 8000b24:	10310000 	.word	0x10310000
 8000b28:	10320000 	.word	0x10320000
 8000b2c:	10110000 	.word	0x10110000
 8000b30:	10220000 	.word	0x10220000

08000b34 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000b34:	b10a      	cbz	r2, 8000b3a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000b36:	6101      	str	r1, [r0, #16]
 8000b38:	4770      	bx	lr
 8000b3a:	0409      	lsls	r1, r1, #16
 8000b3c:	e7fb      	b.n	8000b36 <HAL_GPIO_WritePin+0x2>

08000b3e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8000b3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t index = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8000b42:	4604      	mov	r4, r0
{
 8000b44:	b086      	sub	sp, #24
  if(hpcd == NULL)
 8000b46:	2800      	cmp	r0, #0
 8000b48:	d060      	beq.n	8000c0c <HAL_PCD_Init+0xce>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8000b4a:	f890 3429 	ldrb.w	r3, [r0, #1065]	; 0x429
 8000b4e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000b52:	b91b      	cbnz	r3, 8000b5c <HAL_PCD_Init+0x1e>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000b54:	f880 2428 	strb.w	r2, [r0, #1064]	; 0x428

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000b58:	f002 fcaa 	bl	80034b0 <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000b5c:	4625      	mov	r5, r4
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000b5e:	2303      	movs	r3, #3

  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000b60:	466e      	mov	r6, sp
  __HAL_PCD_DISABLE(hpcd);
 8000b62:	f855 0b10 	ldr.w	r0, [r5], #16
  hpcd->State = HAL_PCD_STATE_BUSY;
 8000b66:	f884 3429 	strb.w	r3, [r4, #1065]	; 0x429
  __HAL_PCD_DISABLE(hpcd);
 8000b6a:	f001 f965 	bl	8001e38 <USB_DisableGlobalInt>
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8000b6e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b70:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000b72:	682b      	ldr	r3, [r5, #0]
 8000b74:	f104 0804 	add.w	r8, r4, #4
 8000b78:	6033      	str	r3, [r6, #0]
 8000b7a:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8000b7e:	6820      	ldr	r0, [r4, #0]
 8000b80:	f001 f94a 	bl	8001e18 <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8000b84:	2100      	movs	r1, #0
 8000b86:	6820      	ldr	r0, [r4, #0]
 8000b88:	f001 f960 	bl	8001e4c <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0U; index < 15U ; index++)
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4623      	mov	r3, r4
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8000b90:	4622      	mov	r2, r4
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1U;
 8000b92:	2601      	movs	r6, #1
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8000b94:	4608      	mov	r0, r1
 8000b96:	f104 0510 	add.w	r5, r4, #16
    hpcd->IN_ep[index].num = index;
 8000b9a:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
    hpcd->IN_ep[index].tx_fifo_num = index;
 8000b9e:	8691      	strh	r1, [r2, #52]	; 0x34
  for (index = 0U; index < 15U ; index++)
 8000ba0:	3101      	adds	r1, #1
 8000ba2:	290f      	cmp	r1, #15
    hpcd->IN_ep[index].is_in = 1U;
 8000ba4:	f882 6029 	strb.w	r6, [r2, #41]	; 0x29
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8000ba8:	f882 002b 	strb.w	r0, [r2, #43]	; 0x2b
    hpcd->IN_ep[index].maxpacket =  0U;
 8000bac:	6390      	str	r0, [r2, #56]	; 0x38
    hpcd->IN_ep[index].xfer_buff = 0U;
 8000bae:	63d0      	str	r0, [r2, #60]	; 0x3c
    hpcd->IN_ep[index].xfer_len = 0U;
 8000bb0:	6410      	str	r0, [r2, #64]	; 0x40
 8000bb2:	f102 0220 	add.w	r2, r2, #32
  for (index = 0U; index < 15U ; index++)
 8000bb6:	d1f0      	bne.n	8000b9a <HAL_PCD_Init+0x5c>
 8000bb8:	2200      	movs	r2, #0
  }
 
  for (index = 0U; index < 15U ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0U;
 8000bba:	4617      	mov	r7, r2
    hpcd->OUT_ep[index].num = index;
 8000bbc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
    hpcd->IN_ep[index].tx_fifo_num = index;
 8000bc0:	869a      	strh	r2, [r3, #52]	; 0x34
  for (index = 0U; index < 15U ; index++)
 8000bc2:	3201      	adds	r2, #1
 8000bc4:	2a0f      	cmp	r2, #15
    hpcd->OUT_ep[index].is_in = 0U;
 8000bc6:	f883 7229 	strb.w	r7, [r3, #553]	; 0x229
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8000bca:	f883 722b 	strb.w	r7, [r3, #555]	; 0x22b
    hpcd->OUT_ep[index].maxpacket = 0U;
 8000bce:	f8c3 7238 	str.w	r7, [r3, #568]	; 0x238
    hpcd->OUT_ep[index].xfer_buff = 0U;
 8000bd2:	f8c3 723c 	str.w	r7, [r3, #572]	; 0x23c
    hpcd->OUT_ep[index].xfer_len = 0U;
 8000bd6:	f8c3 7240 	str.w	r7, [r3, #576]	; 0x240
 8000bda:	f103 0320 	add.w	r3, r3, #32
  for (index = 0U; index < 15U ; index++)
 8000bde:	d1ed      	bne.n	8000bbc <HAL_PCD_Init+0x7e>
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8000be0:	466e      	mov	r6, sp
 8000be2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000be4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000be6:	682b      	ldr	r3, [r5, #0]
 8000be8:	6033      	str	r3, [r6, #0]
 8000bea:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 8000bee:	6820      	ldr	r0, [r4, #0]
 8000bf0:	f001 f92e 	bl	8001e50 <USB_DevInit>
  
  hpcd->USB_Address = 0U;
  hpcd->State= HAL_PCD_STATE_READY;
 8000bf4:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 8000bf6:	f884 7024 	strb.w	r7, [r4, #36]	; 0x24
  
  USB_DevDisconnect (hpcd->Instance);  
 8000bfa:	6820      	ldr	r0, [r4, #0]
  hpcd->State= HAL_PCD_STATE_READY;
 8000bfc:	f884 3429 	strb.w	r3, [r4, #1065]	; 0x429
  USB_DevDisconnect (hpcd->Instance);  
 8000c00:	f001 fbfe 	bl	8002400 <USB_DevDisconnect>
  return HAL_OK;
 8000c04:	2000      	movs	r0, #0
}
 8000c06:	b006      	add	sp, #24
 8000c08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8000c0c:	2001      	movs	r0, #1
 8000c0e:	e7fa      	b.n	8000c06 <HAL_PCD_Init+0xc8>

08000c10 <HAL_PCD_Start>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 8000c10:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
{
 8000c14:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8000c16:	2b01      	cmp	r3, #1
{
 8000c18:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8000c1a:	d00e      	beq.n	8000c3a <HAL_PCD_Start+0x2a>
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	f880 1428 	strb.w	r1, [r0, #1064]	; 0x428
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8000c22:	f002 fd70 	bl	8003706 <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 8000c26:	6820      	ldr	r0, [r4, #0]
 8000c28:	f001 fbe8 	bl	80023fc <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8000c2c:	6820      	ldr	r0, [r4, #0]
 8000c2e:	f001 f8fa 	bl	8001e26 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8000c32:	2000      	movs	r0, #0
 8000c34:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return HAL_OK;
 8000c38:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000c3a:	2002      	movs	r0, #2
}
 8000c3c:	bd10      	pop	{r4, pc}

08000c3e <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8000c3e:	f890 2428 	ldrb.w	r2, [r0, #1064]	; 0x428
{
 8000c42:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8000c44:	2a01      	cmp	r2, #1
{
 8000c46:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8000c48:	d00b      	beq.n	8000c62 <HAL_PCD_SetAddress+0x24>
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	f880 2428 	strb.w	r2, [r0, #1064]	; 0x428
  hpcd->USB_Address = address;
 8000c50:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 8000c54:	6800      	ldr	r0, [r0, #0]
 8000c56:	f001 fbcb 	bl	80023f0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
 8000c60:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000c62:	2002      	movs	r0, #2
  return HAL_OK;
}
 8000c64:	bd10      	pop	{r4, pc}

08000c66 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8000c66:	b538      	push	{r3, r4, r5, lr}
 8000c68:	4604      	mov	r4, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80U) == 0x80U)
 8000c6a:	b248      	sxtb	r0, r1
 8000c6c:	2800      	cmp	r0, #0
 8000c6e:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8000c72:	bfb5      	itete	lt
 8000c74:	eb04 1145 	addlt.w	r1, r4, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000c78:	eb04 1141 	addge.w	r1, r4, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8000c7c:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000c7e:	f501 710a 	addge.w	r1, r1, #552	; 0x228
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8000c82:	0fc0      	lsrs	r0, r0, #31
  ep->num   = ep_addr & 0x7FU;
 8000c84:	700d      	strb	r5, [r1, #0]
  ep->is_in = (0x80U & ep_addr) != 0U;
 8000c86:	7048      	strb	r0, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 8000c88:	70cb      	strb	r3, [r1, #3]
    
  __HAL_LOCK(hpcd);
 8000c8a:	f894 3428 	ldrb.w	r3, [r4, #1064]	; 0x428
  ep->maxpacket = ep_mps;
 8000c8e:	610a      	str	r2, [r1, #16]
  __HAL_LOCK(hpcd);
 8000c90:	2b01      	cmp	r3, #1
 8000c92:	d009      	beq.n	8000ca8 <HAL_PCD_EP_Open+0x42>
 8000c94:	2301      	movs	r3, #1
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8000c96:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8000c98:	f884 3428 	strb.w	r3, [r4, #1064]	; 0x428
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8000c9c:	f001 f8f4 	bl	8001e88 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return ret;
 8000ca6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8000ca8:	2002      	movs	r0, #2
}
 8000caa:	bd38      	pop	{r3, r4, r5, pc}

08000cac <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80U) == 0x80U)
 8000cac:	b24b      	sxtb	r3, r1
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8000cb4:	bfb5      	itete	lt
 8000cb6:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000cba:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8000cbe:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000cc0:	f501 710a 	addge.w	r1, r1, #552	; 0x228
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8000cc4:	0fdb      	lsrs	r3, r3, #31
{  
 8000cc6:	b510      	push	{r4, lr}
  ep->num   = ep_addr & 0x7FU;
 8000cc8:	700a      	strb	r2, [r1, #0]
  ep->is_in = (0x80U & ep_addr) != 0U;
 8000cca:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd);
 8000ccc:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
{  
 8000cd0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8000cd2:	2b01      	cmp	r3, #1
 8000cd4:	d009      	beq.n	8000cea <HAL_PCD_EP_Close+0x3e>
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8000cdc:	6800      	ldr	r0, [r0, #0]
 8000cde:	f001 fa45 	bl	800216c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return HAL_OK;
 8000ce8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8000cea:	2002      	movs	r0, #2
}
 8000cec:	bd10      	pop	{r4, pc}

08000cee <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000cee:	b570      	push	{r4, r5, r6, lr}
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 8000cf0:	2600      	movs	r6, #0
 8000cf2:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8000cf6:	014d      	lsls	r5, r1, #5
  ep->xfer_buff = pBuf;  
 8000cf8:	1944      	adds	r4, r0, r5
  ep->is_in = 0U;
  ep->num = ep_addr & 0x7FU;
 8000cfa:	f884 1228 	strb.w	r1, [r4, #552]	; 0x228
  ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8000cfe:	f505 710a 	add.w	r1, r5, #552	; 0x228
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8000d02:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;  
 8000d04:	f8c4 223c 	str.w	r2, [r4, #572]	; 0x23c
  ep->xfer_len = len;
 8000d08:	f8c4 3240 	str.w	r3, [r4, #576]	; 0x240
  ep->xfer_count = 0U;
 8000d0c:	f8c4 6244 	str.w	r6, [r4, #580]	; 0x244
  ep->is_in = 0U;
 8000d10:	f884 6229 	strb.w	r6, [r4, #553]	; 0x229
    USB_EPStartXfer(hpcd->Instance , ep);
 8000d14:	6800      	ldr	r0, [r0, #0]
 8000d16:	f001 fb8d 	bl	8002434 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8000d1a:	4630      	mov	r0, r6
 8000d1c:	bd70      	pop	{r4, r5, r6, pc}

08000d1e <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0xF].xfer_count;
 8000d1e:	f001 010f 	and.w	r1, r1, #15
 8000d22:	eb00 1141 	add.w	r1, r0, r1, lsl #5
}
 8000d26:	f8b1 0244 	ldrh.w	r0, [r1, #580]	; 0x244
 8000d2a:	4770      	bx	lr

08000d2c <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000d2c:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8000d30:	b570      	push	{r4, r5, r6, lr}
 8000d32:	014d      	lsls	r5, r1, #5
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8000d34:	1944      	adds	r4, r0, r5
  ep->xfer_len = len;
 8000d36:	6423      	str	r3, [r4, #64]	; 0x40
  ep->xfer_count = 0U;
 8000d38:	2600      	movs	r6, #0
  ep->is_in = 1U;
 8000d3a:	2301      	movs	r3, #1
  ep->num = ep_addr & 0x7FU;
 8000d3c:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
  ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8000d40:	f105 0128 	add.w	r1, r5, #40	; 0x28
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8000d44:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;  
 8000d46:	63e2      	str	r2, [r4, #60]	; 0x3c
  ep->xfer_count = 0U;
 8000d48:	6466      	str	r6, [r4, #68]	; 0x44
  ep->is_in = 1U;
 8000d4a:	f884 3029 	strb.w	r3, [r4, #41]	; 0x29
    USB_EPStartXfer(hpcd->Instance , ep);
 8000d4e:	6800      	ldr	r0, [r0, #0]
 8000d50:	f001 fb70 	bl	8002434 <USB_EPStartXfer>
  }

  return HAL_OK;
}
 8000d54:	4630      	mov	r0, r6
 8000d56:	bd70      	pop	{r4, r5, r6, pc}

08000d58 <HAL_PCD_IRQHandler>:
{ 
 8000d58:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8000d5c:	4604      	mov	r4, r0
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8000d5e:	6800      	ldr	r0, [r0, #0]
 8000d60:	f001 fb50 	bl	8002404 <USB_ReadInterrupts>
 8000d64:	0400      	lsls	r0, r0, #16
 8000d66:	f100 8098 	bmi.w	8000e9a <HAL_PCD_IRQHandler+0x142>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 8000d6a:	6820      	ldr	r0, [r4, #0]
 8000d6c:	f001 fb4a 	bl	8002404 <USB_ReadInterrupts>
 8000d70:	0541      	lsls	r1, r0, #21
 8000d72:	d50f      	bpl.n	8000d94 <HAL_PCD_IRQHandler+0x3c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000d74:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 8000d76:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000d78:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000d7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000d80:	041b      	lsls	r3, r3, #16
 8000d82:	0c1b      	lsrs	r3, r3, #16
 8000d84:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8000d88:	f002 fbc9 	bl	800351e <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0U);
 8000d8c:	2100      	movs	r1, #0
 8000d8e:	4620      	mov	r0, r4
 8000d90:	f7ff ff55 	bl	8000c3e <HAL_PCD_SetAddress>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8000d94:	6820      	ldr	r0, [r4, #0]
 8000d96:	f001 fb35 	bl	8002404 <USB_ReadInterrupts>
 8000d9a:	0447      	lsls	r7, r0, #17
 8000d9c:	d508      	bpl.n	8000db0 <HAL_PCD_IRQHandler+0x58>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8000d9e:	6822      	ldr	r2, [r4, #0]
 8000da0:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000da4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000da8:	041b      	lsls	r3, r3, #16
 8000daa:	0c1b      	lsrs	r3, r3, #16
 8000dac:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8000db0:	6820      	ldr	r0, [r4, #0]
 8000db2:	f001 fb27 	bl	8002404 <USB_ReadInterrupts>
 8000db6:	0486      	lsls	r6, r0, #18
 8000db8:	d508      	bpl.n	8000dcc <HAL_PCD_IRQHandler+0x74>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8000dba:	6822      	ldr	r2, [r4, #0]
 8000dbc:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000dc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000dc4:	041b      	lsls	r3, r3, #16
 8000dc6:	0c1b      	lsrs	r3, r3, #16
 8000dc8:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8000dcc:	6820      	ldr	r0, [r4, #0]
 8000dce:	f001 fb19 	bl	8002404 <USB_ReadInterrupts>
 8000dd2:	04c5      	lsls	r5, r0, #19
 8000dd4:	d51c      	bpl.n	8000e10 <HAL_PCD_IRQHandler+0xb8>
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8000dd6:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResumeCallback(hpcd);
 8000dd8:	4620      	mov	r0, r4
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8000dda:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8000dde:	f023 0304 	bic.w	r3, r3, #4
 8000de2:	041b      	lsls	r3, r3, #16
 8000de4:	0c1b      	lsrs	r3, r3, #16
 8000de6:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_FSUSP);
 8000dea:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8000dee:	f023 0308 	bic.w	r3, r3, #8
 8000df2:	041b      	lsls	r3, r3, #16
 8000df4:	0c1b      	lsrs	r3, r3, #16
 8000df6:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 8000dfa:	f002 fbb3 	bl	8003564 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8000dfe:	6822      	ldr	r2, [r4, #0]
 8000e00:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000e04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000e08:	041b      	lsls	r3, r3, #16
 8000e0a:	0c1b      	lsrs	r3, r3, #16
 8000e0c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8000e10:	6820      	ldr	r0, [r4, #0]
 8000e12:	f001 faf7 	bl	8002404 <USB_ReadInterrupts>
 8000e16:	0500      	lsls	r0, r0, #20
 8000e18:	d51d      	bpl.n	8000e56 <HAL_PCD_IRQHandler+0xfe>
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8000e1a:	6820      	ldr	r0, [r4, #0]
 8000e1c:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8000e20:	b29b      	uxth	r3, r3
 8000e22:	f043 0308 	orr.w	r3, r3, #8
 8000e26:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8000e2a:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8000e2e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000e32:	041b      	lsls	r3, r3, #16
 8000e34:	0c1b      	lsrs	r3, r3, #16
 8000e36:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8000e3a:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	f043 0304 	orr.w	r3, r3, #4
 8000e44:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0U)
 8000e48:	f001 fadc 	bl	8002404 <USB_ReadInterrupts>
 8000e4c:	04c1      	lsls	r1, r0, #19
 8000e4e:	d402      	bmi.n	8000e56 <HAL_PCD_IRQHandler+0xfe>
      HAL_PCD_SuspendCallback(hpcd);
 8000e50:	4620      	mov	r0, r4
 8000e52:	f002 fb77 	bl	8003544 <HAL_PCD_SuspendCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8000e56:	6820      	ldr	r0, [r4, #0]
 8000e58:	f001 fad4 	bl	8002404 <USB_ReadInterrupts>
 8000e5c:	0582      	lsls	r2, r0, #22
 8000e5e:	d50b      	bpl.n	8000e78 <HAL_PCD_IRQHandler+0x120>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8000e60:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 8000e62:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8000e64:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000e68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000e6c:	041b      	lsls	r3, r3, #16
 8000e6e:	0c1b      	lsrs	r3, r3, #16
 8000e70:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8000e74:	f002 fb4f 	bl	8003516 <HAL_PCD_SOFCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8000e78:	6820      	ldr	r0, [r4, #0]
 8000e7a:	f001 fac3 	bl	8002404 <USB_ReadInterrupts>
 8000e7e:	05c3      	lsls	r3, r0, #23
 8000e80:	d508      	bpl.n	8000e94 <HAL_PCD_IRQHandler+0x13c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8000e82:	6822      	ldr	r2, [r4, #0]
 8000e84:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8000e88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e8c:	041b      	lsls	r3, r3, #16
 8000e8e:	0c1b      	lsrs	r3, r3, #16
 8000e90:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 8000e94:	b002      	add	sp, #8
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
  PCD_EPTypeDef *ep = NULL;
  uint16_t count = 0;
  uint8_t epindex = 0;
  __IO uint16_t wIstr = 0;  
 8000e9a:	2300      	movs	r3, #0
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8000e9c:	4fc8      	ldr	r7, [pc, #800]	; (80011c0 <HAL_PCD_IRQHandler+0x468>)
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8000e9e:	f8df 8324 	ldr.w	r8, [pc, #804]	; 80011c4 <HAL_PCD_IRQHandler+0x46c>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8000ea2:	f8df 9324 	ldr.w	r9, [pc, #804]	; 80011c8 <HAL_PCD_IRQHandler+0x470>
  __IO uint16_t wIstr = 0;  
 8000ea6:	f8ad 3004 	strh.w	r3, [sp, #4]
  __IO uint16_t wEPVal = 0;
 8000eaa:	f8ad 3006 	strh.w	r3, [sp, #6]
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8000eae:	6820      	ldr	r0, [r4, #0]
 8000eb0:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8000eb4:	b29b      	uxth	r3, r3
 8000eb6:	f8ad 3004 	strh.w	r3, [sp, #4]
 8000eba:	041b      	lsls	r3, r3, #16
 8000ebc:	f57f af55 	bpl.w	8000d6a <HAL_PCD_IRQHandler+0x12>
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8000ec0:	f8bd 5004 	ldrh.w	r5, [sp, #4]
    if (epindex == 0)
 8000ec4:	f015 050f 	ands.w	r5, r5, #15
 8000ec8:	f040 80ab 	bne.w	8001022 <HAL_PCD_IRQHandler+0x2ca>
      if ((wIstr & USB_ISTR_DIR) == 0)
 8000ecc:	f8bd 1004 	ldrh.w	r1, [sp, #4]
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000ed0:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0)
 8000ed2:	f011 0110 	ands.w	r1, r1, #16
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000ed6:	b29b      	uxth	r3, r3
      if ((wIstr & USB_ISTR_DIR) == 0)
 8000ed8:	d126      	bne.n	8000f28 <HAL_PCD_IRQHandler+0x1d0>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000eda:	403b      	ands	r3, r7
 8000edc:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000ede:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000ee2:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000eec:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8000ef0:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
        ep->xfer_buff += ep->xfer_count;
 8000ef4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8000ef6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000efa:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8000efc:	4413      	add	r3, r2
 8000efe:	63e3      	str	r3, [r4, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8000f00:	4620      	mov	r0, r4
 8000f02:	f002 fb01 	bl	8003508 <HAL_PCD_DataInStageCallback>
        if((hpcd->USB_Address > 0U)&& ( ep->xfer_len == 0U))
 8000f06:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d0cf      	beq.n	8000eae <HAL_PCD_IRQHandler+0x156>
 8000f0e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000f10:	2a00      	cmp	r2, #0
 8000f12:	d1cc      	bne.n	8000eae <HAL_PCD_IRQHandler+0x156>
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8000f14:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8000f18:	6821      	ldr	r1, [r4, #0]
 8000f1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f1e:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8000f22:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 8000f26:	e7c2      	b.n	8000eae <HAL_PCD_IRQHandler+0x156>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8000f28:	f8ad 3006 	strh.w	r3, [sp, #6]
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8000f2c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8000f30:	051a      	lsls	r2, r3, #20
 8000f32:	d51f      	bpl.n	8000f74 <HAL_PCD_IRQHandler+0x21c>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000f34:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000f38:	f894 2228 	ldrb.w	r2, [r4, #552]	; 0x228
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000f42:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000f46:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8000f4a:	f8b4 222c 	ldrh.w	r2, [r4, #556]	; 0x22c
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000f4e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000f52:	f8c4 3244 	str.w	r3, [r4, #580]	; 0x244
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8000f56:	f204 412c 	addw	r1, r4, #1068	; 0x42c
 8000f5a:	f001 fb6b 	bl	8002634 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8000f5e:	6822      	ldr	r2, [r4, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8000f60:	4620      	mov	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8000f62:	8813      	ldrh	r3, [r2, #0]
 8000f64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f68:	051b      	lsls	r3, r3, #20
 8000f6a:	0d1b      	lsrs	r3, r3, #20
 8000f6c:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8000f6e:	f002 fabd 	bl	80034ec <HAL_PCD_SetupStageCallback>
 8000f72:	e79c      	b.n	8000eae <HAL_PCD_IRQHandler+0x156>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8000f74:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8000f78:	041b      	lsls	r3, r3, #16
 8000f7a:	d598      	bpl.n	8000eae <HAL_PCD_IRQHandler+0x156>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8000f7c:	8803      	ldrh	r3, [r0, #0]
 8000f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f82:	051b      	lsls	r3, r3, #20
 8000f84:	0d1b      	lsrs	r3, r3, #20
 8000f86:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8000f88:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8000f8c:	f894 2228 	ldrb.w	r2, [r4, #552]	; 0x228
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8000f96:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8000f9a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8000f9e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000fa2:	f8c4 3244 	str.w	r3, [r4, #580]	; 0x244
          if (ep->xfer_count != 0U)
 8000fa6:	b163      	cbz	r3, 8000fc2 <HAL_PCD_IRQHandler+0x26a>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8000fa8:	f8b4 222c 	ldrh.w	r2, [r4, #556]	; 0x22c
 8000fac:	f8d4 123c 	ldr.w	r1, [r4, #572]	; 0x23c
 8000fb0:	f001 fb40 	bl	8002634 <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8000fb4:	f8d4 323c 	ldr.w	r3, [r4, #572]	; 0x23c
 8000fb8:	f8d4 2244 	ldr.w	r2, [r4, #580]	; 0x244
 8000fbc:	4413      	add	r3, r2
 8000fbe:	f8c4 323c 	str.w	r3, [r4, #572]	; 0x23c
           HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	4620      	mov	r0, r4
 8000fc6:	f002 fa97 	bl	80034f8 <HAL_PCD_DataOutStageCallback>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8000fca:	6822      	ldr	r2, [r4, #0]
 8000fcc:	f8d4 5238 	ldr.w	r5, [r4, #568]	; 0x238
 8000fd0:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8000fd4:	2d3e      	cmp	r5, #62	; 0x3e
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	f101 0106 	add.w	r1, r1, #6
 8000fdc:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 8000fe0:	d917      	bls.n	8001012 <HAL_PCD_IRQHandler+0x2ba>
 8000fe2:	f3c5 134f 	ubfx	r3, r5, #5, #16
 8000fe6:	06ee      	lsls	r6, r5, #27
 8000fe8:	bf04      	itt	eq
 8000fea:	f103 33ff 	addeq.w	r3, r3, #4294967295
 8000fee:	b29b      	uxtheq	r3, r3
 8000ff0:	ea49 2383 	orr.w	r3, r9, r3, lsl #10
 8000ff4:	b29b      	uxth	r3, r3
 8000ff6:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8000ffa:	8813      	ldrh	r3, [r2, #0]
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	ea03 0308 	and.w	r3, r3, r8
 8001002:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001006:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800100a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800100e:	8013      	strh	r3, [r2, #0]
 8001010:	e74d      	b.n	8000eae <HAL_PCD_IRQHandler+0x156>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001012:	f3c5 034f 	ubfx	r3, r5, #1, #16
 8001016:	07ed      	lsls	r5, r5, #31
 8001018:	bf44      	itt	mi
 800101a:	3301      	addmi	r3, #1
 800101c:	b29b      	uxthmi	r3, r3
 800101e:	029b      	lsls	r3, r3, #10
 8001020:	e7e8      	b.n	8000ff4 <HAL_PCD_IRQHandler+0x29c>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001022:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 8001026:	b29b      	uxth	r3, r3
 8001028:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800102c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001030:	0419      	lsls	r1, r3, #16
 8001032:	d53f      	bpl.n	80010b4 <HAL_PCD_IRQHandler+0x35c>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001034:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 8001038:	ea4f 1a45 	mov.w	sl, r5, lsl #5
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800103c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001040:	051b      	lsls	r3, r3, #20
 8001042:	0d1b      	lsrs	r3, r3, #20
 8001044:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 8001048:	eb04 010a 	add.w	r1, r4, sl
 800104c:	f891 3232 	ldrb.w	r3, [r1, #562]	; 0x232
 8001050:	2b00      	cmp	r3, #0
 8001052:	d174      	bne.n	800113e <HAL_PCD_IRQHandler+0x3e6>
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001054:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001058:	f891 2228 	ldrb.w	r2, [r1, #552]	; 0x228
 800105c:	b29b      	uxth	r3, r3
 800105e:	3306      	adds	r3, #6
 8001060:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001064:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001068:	f8d3 6400 	ldr.w	r6, [r3, #1024]	; 0x400
 800106c:	f3c6 0609 	ubfx	r6, r6, #0, #10
          if (count != 0U)
 8001070:	b136      	cbz	r6, 8001080 <HAL_PCD_IRQHandler+0x328>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001072:	f8b1 222c 	ldrh.w	r2, [r1, #556]	; 0x22c
 8001076:	4633      	mov	r3, r6
 8001078:	f8d1 123c 	ldr.w	r1, [r1, #572]	; 0x23c
 800107c:	f001 fada 	bl	8002634 <USB_ReadPMA>
 8001080:	eb04 010a 	add.w	r1, r4, sl
        ep->xfer_count+=count;
 8001084:	f8d1 3244 	ldr.w	r3, [r1, #580]	; 0x244
        ep->xfer_buff+=count;
 8001088:	f8d1 223c 	ldr.w	r2, [r1, #572]	; 0x23c
        ep->xfer_count+=count;
 800108c:	4433      	add	r3, r6
 800108e:	f8c1 3244 	str.w	r3, [r1, #580]	; 0x244
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001092:	f8d1 3240 	ldr.w	r3, [r1, #576]	; 0x240
        ep->xfer_buff+=count;
 8001096:	4432      	add	r2, r6
 8001098:	f8c1 223c 	str.w	r2, [r1, #572]	; 0x23c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800109c:	b123      	cbz	r3, 80010a8 <HAL_PCD_IRQHandler+0x350>
 800109e:	f8d1 0238 	ldr.w	r0, [r1, #568]	; 0x238
 80010a2:	4286      	cmp	r6, r0
 80010a4:	f080 8086 	bcs.w	80011b4 <HAL_PCD_IRQHandler+0x45c>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80010a8:	44a2      	add	sl, r4
 80010aa:	f89a 1228 	ldrb.w	r1, [sl, #552]	; 0x228
 80010ae:	4620      	mov	r0, r4
 80010b0:	f002 fa22 	bl	80034f8 <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80010b4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80010b8:	061a      	lsls	r2, r3, #24
 80010ba:	f57f aef8 	bpl.w	8000eae <HAL_PCD_IRQHandler+0x156>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80010be:	6820      	ldr	r0, [r4, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0U)
 80010c0:	016e      	lsls	r6, r5, #5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80010c2:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 80010c6:	19a1      	adds	r1, r4, r6
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	403b      	ands	r3, r7
 80010cc:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        if (ep->doublebuffer == 0U)
 80010d0:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
 80010d4:	3502      	adds	r5, #2
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d178      	bne.n	80011cc <HAL_PCD_IRQHandler+0x474>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80010da:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80010de:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 80010e2:	b29b      	uxth	r3, r3
 80010e4:	3302      	adds	r3, #2
 80010e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80010ea:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80010ee:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80010f2:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 80010f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010fa:	606b      	str	r3, [r5, #4]
          if (ep->xfer_count != 0U)
 80010fc:	b11b      	cbz	r3, 8001106 <HAL_PCD_IRQHandler+0x3ae>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 80010fe:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8001100:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8001102:	f001 f985 	bl	8002410 <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001106:	6822      	ldr	r2, [r4, #0]
 8001108:	4426      	add	r6, r4
 800110a:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 800110e:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 8001112:	b29b      	uxth	r3, r3
 8001114:	3302      	adds	r3, #2
 8001116:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800111a:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800111e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
        ep->xfer_buff+=ep->xfer_count;
 8001122:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001124:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001128:	6472      	str	r2, [r6, #68]	; 0x44
        ep->xfer_buff+=ep->xfer_count;
 800112a:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 800112c:	6c33      	ldr	r3, [r6, #64]	; 0x40
        ep->xfer_buff+=ep->xfer_count;
 800112e:	63f2      	str	r2, [r6, #60]	; 0x3c
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001130:	4620      	mov	r0, r4
        if (ep->xfer_len == 0U)
 8001132:	2b00      	cmp	r3, #0
 8001134:	f040 8085 	bne.w	8001242 <HAL_PCD_IRQHandler+0x4ea>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001138:	f002 f9e6 	bl	8003508 <HAL_PCD_DataInStageCallback>
 800113c:	e6b7      	b.n	8000eae <HAL_PCD_IRQHandler+0x156>
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 800113e:	f891 3228 	ldrb.w	r3, [r1, #552]	; 0x228
 8001142:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8001146:	00db      	lsls	r3, r3, #3
 8001148:	f412 4f80 	tst.w	r2, #16384	; 0x4000
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800114c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8001150:	b292      	uxth	r2, r2
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8001152:	d021      	beq.n	8001198 <HAL_PCD_IRQHandler+0x440>
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001154:	3202      	adds	r2, #2
 8001156:	4413      	add	r3, r2
 8001158:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800115c:	f8d3 6400 	ldr.w	r6, [r3, #1024]	; 0x400
 8001160:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0U)
 8001164:	b136      	cbz	r6, 8001174 <HAL_PCD_IRQHandler+0x41c>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001166:	4633      	mov	r3, r6
 8001168:	f8b1 222e 	ldrh.w	r2, [r1, #558]	; 0x22e
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800116c:	f8d1 123c 	ldr.w	r1, [r1, #572]	; 0x23c
 8001170:	f001 fa60 	bl	8002634 <USB_ReadPMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8001174:	eb04 030a 	add.w	r3, r4, sl
 8001178:	f893 1228 	ldrb.w	r1, [r3, #552]	; 0x228
 800117c:	6822      	ldr	r2, [r4, #0]
 800117e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001182:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001186:	051b      	lsls	r3, r3, #20
 8001188:	0d1b      	lsrs	r3, r3, #20
 800118a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800118e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001192:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8001196:	e773      	b.n	8001080 <HAL_PCD_IRQHandler+0x328>
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001198:	3206      	adds	r2, #6
 800119a:	4413      	add	r3, r2
 800119c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80011a0:	f8d3 6400 	ldr.w	r6, [r3, #1024]	; 0x400
 80011a4:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0U)
 80011a8:	2e00      	cmp	r6, #0
 80011aa:	d0e3      	beq.n	8001174 <HAL_PCD_IRQHandler+0x41c>
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80011ac:	4633      	mov	r3, r6
 80011ae:	f8b1 2230 	ldrh.w	r2, [r1, #560]	; 0x230
 80011b2:	e7db      	b.n	800116c <HAL_PCD_IRQHandler+0x414>
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80011b4:	f891 1228 	ldrb.w	r1, [r1, #552]	; 0x228
 80011b8:	4620      	mov	r0, r4
 80011ba:	f7ff fd98 	bl	8000cee <HAL_PCD_EP_Receive>
 80011be:	e779      	b.n	80010b4 <HAL_PCD_IRQHandler+0x35c>
 80011c0:	ffff8f0f 	.word	0xffff8f0f
 80011c4:	ffffbf8f 	.word	0xffffbf8f
 80011c8:	ffff8000 	.word	0xffff8000
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 80011cc:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
 80011d0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80011d4:	00db      	lsls	r3, r3, #3
 80011d6:	f012 0f40 	tst.w	r2, #64	; 0x40
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80011da:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80011de:	b292      	uxth	r2, r2
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 80011e0:	d020      	beq.n	8001224 <HAL_PCD_IRQHandler+0x4cc>
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80011e2:	3202      	adds	r2, #2
 80011e4:	4413      	add	r3, r2
 80011e6:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80011ea:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80011ee:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 80011f2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80011f6:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0U)
 80011f8:	b11b      	cbz	r3, 8001202 <HAL_PCD_IRQHandler+0x4aa>
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 80011fa:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 80011fc:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 80011fe:	f001 f907 	bl	8002410 <USB_WritePMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8001202:	19a3      	adds	r3, r4, r6
 8001204:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8001208:	6822      	ldr	r2, [r4, #0]
 800120a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800120e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001212:	051b      	lsls	r3, r3, #20
 8001214:	0d1b      	lsrs	r3, r3, #20
 8001216:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800121a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800121e:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8001222:	e770      	b.n	8001106 <HAL_PCD_IRQHandler+0x3ae>
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001224:	3206      	adds	r2, #6
 8001226:	4413      	add	r3, r2
 8001228:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800122c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8001230:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8001234:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001238:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0U)
 800123a:	2b00      	cmp	r3, #0
 800123c:	d0e1      	beq.n	8001202 <HAL_PCD_IRQHandler+0x4aa>
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 800123e:	8e0a      	ldrh	r2, [r1, #48]	; 0x30
 8001240:	e7dc      	b.n	80011fc <HAL_PCD_IRQHandler+0x4a4>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001242:	f7ff fd73 	bl	8000d2c <HAL_PCD_EP_Transmit>
 8001246:	e632      	b.n	8000eae <HAL_PCD_IRQHandler+0x156>

08001248 <HAL_PCD_EP_SetStall>:
  ep->is_stall = 1U;
 8001248:	2201      	movs	r2, #1
{
 800124a:	b538      	push	{r3, r4, r5, lr}
  if ((0x80U & ep_addr) == 0x80U)
 800124c:	b24b      	sxtb	r3, r1
 800124e:	2b00      	cmp	r3, #0
 8001250:	f001 057f 	and.w	r5, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001254:	bfb5      	itete	lt
 8001256:	eb00 1145 	addlt.w	r1, r0, r5, lsl #5
    ep = &hpcd->OUT_ep[ep_addr];
 800125a:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 800125e:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8001260:	f501 710a 	addge.w	r1, r1, #552	; 0x228
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8001264:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7FU;
 8001266:	b2ed      	uxtb	r5, r5
  ep->is_stall = 1U;
 8001268:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7FU;
 800126a:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 800126c:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd);
 800126e:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
{
 8001272:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001274:	4293      	cmp	r3, r2
 8001276:	d00e      	beq.n	8001296 <HAL_PCD_EP_SetStall+0x4e>
 8001278:	f880 2428 	strb.w	r2, [r0, #1064]	; 0x428
  USB_EPSetStall(hpcd->Instance , ep);
 800127c:	6800      	ldr	r0, [r0, #0]
 800127e:	f001 f843 	bl	8002308 <USB_EPSetStall>
  if((ep_addr & 0x7FU) == 0U)
 8001282:	b925      	cbnz	r5, 800128e <HAL_PCD_EP_SetStall+0x46>
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001284:	f204 412c 	addw	r1, r4, #1068	; 0x42c
 8001288:	6820      	ldr	r0, [r4, #0]
 800128a:	f001 f8bf 	bl	800240c <USB_EP0_OutStart>
  __HAL_UNLOCK(hpcd); 
 800128e:	2000      	movs	r0, #0
 8001290:	f884 0428 	strb.w	r0, [r4, #1064]	; 0x428
  return HAL_OK;
 8001294:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 8001296:	2002      	movs	r0, #2
}
 8001298:	bd38      	pop	{r3, r4, r5, pc}

0800129a <HAL_PCD_EP_ClrStall>:
{
 800129a:	b538      	push	{r3, r4, r5, lr}
  ep->is_stall = 0U;
 800129c:	2400      	movs	r4, #0
  if ((0x80U & ep_addr) == 0x80U)
 800129e:	b24b      	sxtb	r3, r1
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	f001 027f 	and.w	r2, r1, #127	; 0x7f
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80012a6:	bfb5      	itete	lt
 80012a8:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
    ep = &hpcd->OUT_ep[ep_addr];
 80012ac:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80012b0:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 80012b2:	f501 710a 	addge.w	r1, r1, #552	; 0x228
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 80012b6:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0U;
 80012b8:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7FU;
 80012ba:	700a      	strb	r2, [r1, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 80012bc:	704b      	strb	r3, [r1, #1]
  __HAL_LOCK(hpcd); 
 80012be:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
{
 80012c2:	4605      	mov	r5, r0
  __HAL_LOCK(hpcd); 
 80012c4:	2b01      	cmp	r3, #1
 80012c6:	d009      	beq.n	80012dc <HAL_PCD_EP_ClrStall+0x42>
 80012c8:	2301      	movs	r3, #1
 80012ca:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
  USB_EPClearStall(hpcd->Instance , ep);
 80012ce:	6800      	ldr	r0, [r0, #0]
 80012d0:	f001 f84c 	bl	800236c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 80012d4:	f885 4428 	strb.w	r4, [r5, #1064]	; 0x428
  return HAL_OK;
 80012d8:	4620      	mov	r0, r4
 80012da:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd); 
 80012dc:	2002      	movs	r0, #2
}
 80012de:	bd38      	pop	{r3, r4, r5, pc}

080012e0 <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep = NULL;
  
  /* initialize ep structure*/
  if ((ep_addr & 0x80U) == 0x80U)
 80012e0:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80012e4:	bf1b      	ittet	ne
 80012e6:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 80012ea:	eb00 1041 	addne.w	r0, r0, r1, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80012ee:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 80012f2:	3028      	addne	r0, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 80012f4:	bf08      	it	eq
 80012f6:	f500 700a 	addeq.w	r0, r0, #552	; 0x228
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80012fa:	b91a      	cbnz	r2, 8001304 <HAL_PCDEx_PMAConfig+0x24>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0U;
 80012fc:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 80012fe:	8083      	strh	r3, [r0, #4]
    ep->pmaaddr0 =  pmaadress & 0x0000FFFFU;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
  }
  
  return HAL_OK; 
}
 8001300:	2000      	movs	r0, #0
 8001302:	4770      	bx	lr
    ep->doublebuffer = 1U;
 8001304:	2201      	movs	r2, #1
    ep->pmaaddr0 =  pmaadress & 0x0000FFFFU;
 8001306:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 8001308:	0c1b      	lsrs	r3, r3, #16
    ep->doublebuffer = 1U;
 800130a:	7282      	strb	r2, [r0, #10]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 800130c:	8103      	strh	r3, [r0, #8]
 800130e:	e7f7      	b.n	8001300 <HAL_PCDEx_PMAConfig+0x20>

08001310 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001310:	6803      	ldr	r3, [r0, #0]
{
 8001312:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001316:	07db      	lsls	r3, r3, #31
{
 8001318:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800131a:	d410      	bmi.n	800133e <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800131c:	682b      	ldr	r3, [r5, #0]
 800131e:	079f      	lsls	r7, r3, #30
 8001320:	d45e      	bmi.n	80013e0 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001322:	682b      	ldr	r3, [r5, #0]
 8001324:	0719      	lsls	r1, r3, #28
 8001326:	f100 8095 	bmi.w	8001454 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800132a:	682b      	ldr	r3, [r5, #0]
 800132c:	075a      	lsls	r2, r3, #29
 800132e:	f100 80bf 	bmi.w	80014b0 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001332:	69ea      	ldr	r2, [r5, #28]
 8001334:	2a00      	cmp	r2, #0
 8001336:	f040 812d 	bne.w	8001594 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800133a:	2000      	movs	r0, #0
 800133c:	e014      	b.n	8001368 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800133e:	4c90      	ldr	r4, [pc, #576]	; (8001580 <HAL_RCC_OscConfig+0x270>)
 8001340:	6863      	ldr	r3, [r4, #4]
 8001342:	f003 030c 	and.w	r3, r3, #12
 8001346:	2b04      	cmp	r3, #4
 8001348:	d007      	beq.n	800135a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800134a:	6863      	ldr	r3, [r4, #4]
 800134c:	f003 030c 	and.w	r3, r3, #12
 8001350:	2b08      	cmp	r3, #8
 8001352:	d10c      	bne.n	800136e <HAL_RCC_OscConfig+0x5e>
 8001354:	6863      	ldr	r3, [r4, #4]
 8001356:	03de      	lsls	r6, r3, #15
 8001358:	d509      	bpl.n	800136e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135a:	6823      	ldr	r3, [r4, #0]
 800135c:	039c      	lsls	r4, r3, #14
 800135e:	d5dd      	bpl.n	800131c <HAL_RCC_OscConfig+0xc>
 8001360:	686b      	ldr	r3, [r5, #4]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d1da      	bne.n	800131c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001366:	2001      	movs	r0, #1
}
 8001368:	b002      	add	sp, #8
 800136a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800136e:	686b      	ldr	r3, [r5, #4]
 8001370:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001374:	d110      	bne.n	8001398 <HAL_RCC_OscConfig+0x88>
 8001376:	6823      	ldr	r3, [r4, #0]
 8001378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800137c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800137e:	f7fe ff27 	bl	80001d0 <HAL_GetTick>
 8001382:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001384:	6823      	ldr	r3, [r4, #0]
 8001386:	0398      	lsls	r0, r3, #14
 8001388:	d4c8      	bmi.n	800131c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800138a:	f7fe ff21 	bl	80001d0 <HAL_GetTick>
 800138e:	1b80      	subs	r0, r0, r6
 8001390:	2864      	cmp	r0, #100	; 0x64
 8001392:	d9f7      	bls.n	8001384 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001394:	2003      	movs	r0, #3
 8001396:	e7e7      	b.n	8001368 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001398:	b99b      	cbnz	r3, 80013c2 <HAL_RCC_OscConfig+0xb2>
 800139a:	6823      	ldr	r3, [r4, #0]
 800139c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013a0:	6023      	str	r3, [r4, #0]
 80013a2:	6823      	ldr	r3, [r4, #0]
 80013a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013a8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80013aa:	f7fe ff11 	bl	80001d0 <HAL_GetTick>
 80013ae:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013b0:	6823      	ldr	r3, [r4, #0]
 80013b2:	0399      	lsls	r1, r3, #14
 80013b4:	d5b2      	bpl.n	800131c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013b6:	f7fe ff0b 	bl	80001d0 <HAL_GetTick>
 80013ba:	1b80      	subs	r0, r0, r6
 80013bc:	2864      	cmp	r0, #100	; 0x64
 80013be:	d9f7      	bls.n	80013b0 <HAL_RCC_OscConfig+0xa0>
 80013c0:	e7e8      	b.n	8001394 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013c6:	6823      	ldr	r3, [r4, #0]
 80013c8:	d103      	bne.n	80013d2 <HAL_RCC_OscConfig+0xc2>
 80013ca:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013ce:	6023      	str	r3, [r4, #0]
 80013d0:	e7d1      	b.n	8001376 <HAL_RCC_OscConfig+0x66>
 80013d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013d6:	6023      	str	r3, [r4, #0]
 80013d8:	6823      	ldr	r3, [r4, #0]
 80013da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013de:	e7cd      	b.n	800137c <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80013e0:	4c67      	ldr	r4, [pc, #412]	; (8001580 <HAL_RCC_OscConfig+0x270>)
 80013e2:	6863      	ldr	r3, [r4, #4]
 80013e4:	f013 0f0c 	tst.w	r3, #12
 80013e8:	d007      	beq.n	80013fa <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013ea:	6863      	ldr	r3, [r4, #4]
 80013ec:	f003 030c 	and.w	r3, r3, #12
 80013f0:	2b08      	cmp	r3, #8
 80013f2:	d110      	bne.n	8001416 <HAL_RCC_OscConfig+0x106>
 80013f4:	6863      	ldr	r3, [r4, #4]
 80013f6:	03da      	lsls	r2, r3, #15
 80013f8:	d40d      	bmi.n	8001416 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013fa:	6823      	ldr	r3, [r4, #0]
 80013fc:	079b      	lsls	r3, r3, #30
 80013fe:	d502      	bpl.n	8001406 <HAL_RCC_OscConfig+0xf6>
 8001400:	692b      	ldr	r3, [r5, #16]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d1af      	bne.n	8001366 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001406:	6823      	ldr	r3, [r4, #0]
 8001408:	696a      	ldr	r2, [r5, #20]
 800140a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800140e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001412:	6023      	str	r3, [r4, #0]
 8001414:	e785      	b.n	8001322 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001416:	692a      	ldr	r2, [r5, #16]
 8001418:	4b5a      	ldr	r3, [pc, #360]	; (8001584 <HAL_RCC_OscConfig+0x274>)
 800141a:	b16a      	cbz	r2, 8001438 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 800141c:	2201      	movs	r2, #1
 800141e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001420:	f7fe fed6 	bl	80001d0 <HAL_GetTick>
 8001424:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001426:	6823      	ldr	r3, [r4, #0]
 8001428:	079f      	lsls	r7, r3, #30
 800142a:	d4ec      	bmi.n	8001406 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800142c:	f7fe fed0 	bl	80001d0 <HAL_GetTick>
 8001430:	1b80      	subs	r0, r0, r6
 8001432:	2802      	cmp	r0, #2
 8001434:	d9f7      	bls.n	8001426 <HAL_RCC_OscConfig+0x116>
 8001436:	e7ad      	b.n	8001394 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001438:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800143a:	f7fe fec9 	bl	80001d0 <HAL_GetTick>
 800143e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001440:	6823      	ldr	r3, [r4, #0]
 8001442:	0798      	lsls	r0, r3, #30
 8001444:	f57f af6d 	bpl.w	8001322 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001448:	f7fe fec2 	bl	80001d0 <HAL_GetTick>
 800144c:	1b80      	subs	r0, r0, r6
 800144e:	2802      	cmp	r0, #2
 8001450:	d9f6      	bls.n	8001440 <HAL_RCC_OscConfig+0x130>
 8001452:	e79f      	b.n	8001394 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001454:	69aa      	ldr	r2, [r5, #24]
 8001456:	4c4a      	ldr	r4, [pc, #296]	; (8001580 <HAL_RCC_OscConfig+0x270>)
 8001458:	4b4b      	ldr	r3, [pc, #300]	; (8001588 <HAL_RCC_OscConfig+0x278>)
 800145a:	b1da      	cbz	r2, 8001494 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 800145c:	2201      	movs	r2, #1
 800145e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001460:	f7fe feb6 	bl	80001d0 <HAL_GetTick>
 8001464:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001466:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001468:	079b      	lsls	r3, r3, #30
 800146a:	d50d      	bpl.n	8001488 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800146c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001470:	4b46      	ldr	r3, [pc, #280]	; (800158c <HAL_RCC_OscConfig+0x27c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	fbb3 f3f2 	udiv	r3, r3, r2
 8001478:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800147a:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800147c:	9b01      	ldr	r3, [sp, #4]
 800147e:	1e5a      	subs	r2, r3, #1
 8001480:	9201      	str	r2, [sp, #4]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d1f9      	bne.n	800147a <HAL_RCC_OscConfig+0x16a>
 8001486:	e750      	b.n	800132a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001488:	f7fe fea2 	bl	80001d0 <HAL_GetTick>
 800148c:	1b80      	subs	r0, r0, r6
 800148e:	2802      	cmp	r0, #2
 8001490:	d9e9      	bls.n	8001466 <HAL_RCC_OscConfig+0x156>
 8001492:	e77f      	b.n	8001394 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001494:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001496:	f7fe fe9b 	bl	80001d0 <HAL_GetTick>
 800149a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800149c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800149e:	079f      	lsls	r7, r3, #30
 80014a0:	f57f af43 	bpl.w	800132a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014a4:	f7fe fe94 	bl	80001d0 <HAL_GetTick>
 80014a8:	1b80      	subs	r0, r0, r6
 80014aa:	2802      	cmp	r0, #2
 80014ac:	d9f6      	bls.n	800149c <HAL_RCC_OscConfig+0x18c>
 80014ae:	e771      	b.n	8001394 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014b0:	4c33      	ldr	r4, [pc, #204]	; (8001580 <HAL_RCC_OscConfig+0x270>)
 80014b2:	69e3      	ldr	r3, [r4, #28]
 80014b4:	00d8      	lsls	r0, r3, #3
 80014b6:	d424      	bmi.n	8001502 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 80014b8:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ba:	69e3      	ldr	r3, [r4, #28]
 80014bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c0:	61e3      	str	r3, [r4, #28]
 80014c2:	69e3      	ldr	r3, [r4, #28]
 80014c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014cc:	4e30      	ldr	r6, [pc, #192]	; (8001590 <HAL_RCC_OscConfig+0x280>)
 80014ce:	6833      	ldr	r3, [r6, #0]
 80014d0:	05d9      	lsls	r1, r3, #23
 80014d2:	d518      	bpl.n	8001506 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014d4:	68eb      	ldr	r3, [r5, #12]
 80014d6:	2b01      	cmp	r3, #1
 80014d8:	d126      	bne.n	8001528 <HAL_RCC_OscConfig+0x218>
 80014da:	6a23      	ldr	r3, [r4, #32]
 80014dc:	f043 0301 	orr.w	r3, r3, #1
 80014e0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80014e2:	f7fe fe75 	bl	80001d0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014e6:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80014ea:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014ec:	6a23      	ldr	r3, [r4, #32]
 80014ee:	079b      	lsls	r3, r3, #30
 80014f0:	d53f      	bpl.n	8001572 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 80014f2:	2f00      	cmp	r7, #0
 80014f4:	f43f af1d 	beq.w	8001332 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 80014f8:	69e3      	ldr	r3, [r4, #28]
 80014fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014fe:	61e3      	str	r3, [r4, #28]
 8001500:	e717      	b.n	8001332 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8001502:	2700      	movs	r7, #0
 8001504:	e7e2      	b.n	80014cc <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001506:	6833      	ldr	r3, [r6, #0]
 8001508:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800150c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800150e:	f7fe fe5f 	bl	80001d0 <HAL_GetTick>
 8001512:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001514:	6833      	ldr	r3, [r6, #0]
 8001516:	05da      	lsls	r2, r3, #23
 8001518:	d4dc      	bmi.n	80014d4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800151a:	f7fe fe59 	bl	80001d0 <HAL_GetTick>
 800151e:	eba0 0008 	sub.w	r0, r0, r8
 8001522:	2864      	cmp	r0, #100	; 0x64
 8001524:	d9f6      	bls.n	8001514 <HAL_RCC_OscConfig+0x204>
 8001526:	e735      	b.n	8001394 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001528:	b9ab      	cbnz	r3, 8001556 <HAL_RCC_OscConfig+0x246>
 800152a:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800152c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001530:	f023 0301 	bic.w	r3, r3, #1
 8001534:	6223      	str	r3, [r4, #32]
 8001536:	6a23      	ldr	r3, [r4, #32]
 8001538:	f023 0304 	bic.w	r3, r3, #4
 800153c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800153e:	f7fe fe47 	bl	80001d0 <HAL_GetTick>
 8001542:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001544:	6a23      	ldr	r3, [r4, #32]
 8001546:	0798      	lsls	r0, r3, #30
 8001548:	d5d3      	bpl.n	80014f2 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800154a:	f7fe fe41 	bl	80001d0 <HAL_GetTick>
 800154e:	1b80      	subs	r0, r0, r6
 8001550:	4540      	cmp	r0, r8
 8001552:	d9f7      	bls.n	8001544 <HAL_RCC_OscConfig+0x234>
 8001554:	e71e      	b.n	8001394 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001556:	2b05      	cmp	r3, #5
 8001558:	6a23      	ldr	r3, [r4, #32]
 800155a:	d103      	bne.n	8001564 <HAL_RCC_OscConfig+0x254>
 800155c:	f043 0304 	orr.w	r3, r3, #4
 8001560:	6223      	str	r3, [r4, #32]
 8001562:	e7ba      	b.n	80014da <HAL_RCC_OscConfig+0x1ca>
 8001564:	f023 0301 	bic.w	r3, r3, #1
 8001568:	6223      	str	r3, [r4, #32]
 800156a:	6a23      	ldr	r3, [r4, #32]
 800156c:	f023 0304 	bic.w	r3, r3, #4
 8001570:	e7b6      	b.n	80014e0 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001572:	f7fe fe2d 	bl	80001d0 <HAL_GetTick>
 8001576:	eba0 0008 	sub.w	r0, r0, r8
 800157a:	42b0      	cmp	r0, r6
 800157c:	d9b6      	bls.n	80014ec <HAL_RCC_OscConfig+0x1dc>
 800157e:	e709      	b.n	8001394 <HAL_RCC_OscConfig+0x84>
 8001580:	40021000 	.word	0x40021000
 8001584:	42420000 	.word	0x42420000
 8001588:	42420480 	.word	0x42420480
 800158c:	20000118 	.word	0x20000118
 8001590:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001594:	4c22      	ldr	r4, [pc, #136]	; (8001620 <HAL_RCC_OscConfig+0x310>)
 8001596:	6863      	ldr	r3, [r4, #4]
 8001598:	f003 030c 	and.w	r3, r3, #12
 800159c:	2b08      	cmp	r3, #8
 800159e:	f43f aee2 	beq.w	8001366 <HAL_RCC_OscConfig+0x56>
 80015a2:	2300      	movs	r3, #0
 80015a4:	4e1f      	ldr	r6, [pc, #124]	; (8001624 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015a6:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80015a8:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015aa:	d12b      	bne.n	8001604 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80015ac:	f7fe fe10 	bl	80001d0 <HAL_GetTick>
 80015b0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015b2:	6823      	ldr	r3, [r4, #0]
 80015b4:	0199      	lsls	r1, r3, #6
 80015b6:	d41f      	bmi.n	80015f8 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80015b8:	6a2b      	ldr	r3, [r5, #32]
 80015ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015be:	d105      	bne.n	80015cc <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80015c0:	6862      	ldr	r2, [r4, #4]
 80015c2:	68a9      	ldr	r1, [r5, #8]
 80015c4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80015c8:	430a      	orrs	r2, r1
 80015ca:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015cc:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80015ce:	6862      	ldr	r2, [r4, #4]
 80015d0:	430b      	orrs	r3, r1
 80015d2:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80015d6:	4313      	orrs	r3, r2
 80015d8:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80015da:	2301      	movs	r3, #1
 80015dc:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80015de:	f7fe fdf7 	bl	80001d0 <HAL_GetTick>
 80015e2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015e4:	6823      	ldr	r3, [r4, #0]
 80015e6:	019a      	lsls	r2, r3, #6
 80015e8:	f53f aea7 	bmi.w	800133a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015ec:	f7fe fdf0 	bl	80001d0 <HAL_GetTick>
 80015f0:	1b40      	subs	r0, r0, r5
 80015f2:	2802      	cmp	r0, #2
 80015f4:	d9f6      	bls.n	80015e4 <HAL_RCC_OscConfig+0x2d4>
 80015f6:	e6cd      	b.n	8001394 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015f8:	f7fe fdea 	bl	80001d0 <HAL_GetTick>
 80015fc:	1bc0      	subs	r0, r0, r7
 80015fe:	2802      	cmp	r0, #2
 8001600:	d9d7      	bls.n	80015b2 <HAL_RCC_OscConfig+0x2a2>
 8001602:	e6c7      	b.n	8001394 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8001604:	f7fe fde4 	bl	80001d0 <HAL_GetTick>
 8001608:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800160a:	6823      	ldr	r3, [r4, #0]
 800160c:	019b      	lsls	r3, r3, #6
 800160e:	f57f ae94 	bpl.w	800133a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001612:	f7fe fddd 	bl	80001d0 <HAL_GetTick>
 8001616:	1b40      	subs	r0, r0, r5
 8001618:	2802      	cmp	r0, #2
 800161a:	d9f6      	bls.n	800160a <HAL_RCC_OscConfig+0x2fa>
 800161c:	e6ba      	b.n	8001394 <HAL_RCC_OscConfig+0x84>
 800161e:	bf00      	nop
 8001620:	40021000 	.word	0x40021000
 8001624:	42420060 	.word	0x42420060

08001628 <HAL_RCC_GetSysClockFreq>:
{
 8001628:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800162a:	4b19      	ldr	r3, [pc, #100]	; (8001690 <HAL_RCC_GetSysClockFreq+0x68>)
{
 800162c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800162e:	ac02      	add	r4, sp, #8
 8001630:	f103 0510 	add.w	r5, r3, #16
 8001634:	4622      	mov	r2, r4
 8001636:	6818      	ldr	r0, [r3, #0]
 8001638:	6859      	ldr	r1, [r3, #4]
 800163a:	3308      	adds	r3, #8
 800163c:	c203      	stmia	r2!, {r0, r1}
 800163e:	42ab      	cmp	r3, r5
 8001640:	4614      	mov	r4, r2
 8001642:	d1f7      	bne.n	8001634 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001644:	2301      	movs	r3, #1
 8001646:	f88d 3004 	strb.w	r3, [sp, #4]
 800164a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 800164c:	4911      	ldr	r1, [pc, #68]	; (8001694 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800164e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001652:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001654:	f003 020c 	and.w	r2, r3, #12
 8001658:	2a08      	cmp	r2, #8
 800165a:	d117      	bne.n	800168c <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800165c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001660:	a806      	add	r0, sp, #24
 8001662:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001664:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001666:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800166a:	d50c      	bpl.n	8001686 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800166c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800166e:	480a      	ldr	r0, [pc, #40]	; (8001698 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001670:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001674:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001676:	aa06      	add	r2, sp, #24
 8001678:	4413      	add	r3, r2
 800167a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800167e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001682:	b007      	add	sp, #28
 8001684:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001686:	4805      	ldr	r0, [pc, #20]	; (800169c <HAL_RCC_GetSysClockFreq+0x74>)
 8001688:	4350      	muls	r0, r2
 800168a:	e7fa      	b.n	8001682 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 800168c:	4802      	ldr	r0, [pc, #8]	; (8001698 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800168e:	e7f8      	b.n	8001682 <HAL_RCC_GetSysClockFreq+0x5a>
 8001690:	080038b4 	.word	0x080038b4
 8001694:	40021000 	.word	0x40021000
 8001698:	007a1200 	.word	0x007a1200
 800169c:	003d0900 	.word	0x003d0900

080016a0 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80016a0:	4a54      	ldr	r2, [pc, #336]	; (80017f4 <HAL_RCC_ClockConfig+0x154>)
{
 80016a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80016a6:	6813      	ldr	r3, [r2, #0]
{
 80016a8:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	428b      	cmp	r3, r1
{
 80016b0:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80016b2:	d32a      	bcc.n	800170a <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016b4:	6829      	ldr	r1, [r5, #0]
 80016b6:	078c      	lsls	r4, r1, #30
 80016b8:	d434      	bmi.n	8001724 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016ba:	07ca      	lsls	r2, r1, #31
 80016bc:	d447      	bmi.n	800174e <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80016be:	4a4d      	ldr	r2, [pc, #308]	; (80017f4 <HAL_RCC_ClockConfig+0x154>)
 80016c0:	6813      	ldr	r3, [r2, #0]
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	429e      	cmp	r6, r3
 80016c8:	f0c0 8082 	bcc.w	80017d0 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016cc:	682a      	ldr	r2, [r5, #0]
 80016ce:	4c4a      	ldr	r4, [pc, #296]	; (80017f8 <HAL_RCC_ClockConfig+0x158>)
 80016d0:	f012 0f04 	tst.w	r2, #4
 80016d4:	f040 8087 	bne.w	80017e6 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016d8:	0713      	lsls	r3, r2, #28
 80016da:	d506      	bpl.n	80016ea <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80016dc:	6863      	ldr	r3, [r4, #4]
 80016de:	692a      	ldr	r2, [r5, #16]
 80016e0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80016e4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80016e8:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016ea:	f7ff ff9d 	bl	8001628 <HAL_RCC_GetSysClockFreq>
 80016ee:	6863      	ldr	r3, [r4, #4]
 80016f0:	4a42      	ldr	r2, [pc, #264]	; (80017fc <HAL_RCC_ClockConfig+0x15c>)
 80016f2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80016f6:	5cd3      	ldrb	r3, [r2, r3]
 80016f8:	40d8      	lsrs	r0, r3
 80016fa:	4b41      	ldr	r3, [pc, #260]	; (8001800 <HAL_RCC_ClockConfig+0x160>)
 80016fc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80016fe:	2000      	movs	r0, #0
 8001700:	f7fe fd24 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8001704:	2000      	movs	r0, #0
}
 8001706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800170a:	6813      	ldr	r3, [r2, #0]
 800170c:	f023 0307 	bic.w	r3, r3, #7
 8001710:	430b      	orrs	r3, r1
 8001712:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001714:	6813      	ldr	r3, [r2, #0]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	4299      	cmp	r1, r3
 800171c:	d0ca      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800171e:	2001      	movs	r0, #1
 8001720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001724:	4b34      	ldr	r3, [pc, #208]	; (80017f8 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001726:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800172a:	bf1e      	ittt	ne
 800172c:	685a      	ldrne	r2, [r3, #4]
 800172e:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001732:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001734:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001736:	bf42      	ittt	mi
 8001738:	685a      	ldrmi	r2, [r3, #4]
 800173a:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 800173e:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001740:	685a      	ldr	r2, [r3, #4]
 8001742:	68a8      	ldr	r0, [r5, #8]
 8001744:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001748:	4302      	orrs	r2, r0
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	e7b5      	b.n	80016ba <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800174e:	686a      	ldr	r2, [r5, #4]
 8001750:	4c29      	ldr	r4, [pc, #164]	; (80017f8 <HAL_RCC_ClockConfig+0x158>)
 8001752:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001754:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001756:	d11c      	bne.n	8001792 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001758:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800175c:	d0df      	beq.n	800171e <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800175e:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001760:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001764:	f023 0303 	bic.w	r3, r3, #3
 8001768:	4313      	orrs	r3, r2
 800176a:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800176c:	f7fe fd30 	bl	80001d0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001770:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001772:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001774:	2b01      	cmp	r3, #1
 8001776:	d114      	bne.n	80017a2 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001778:	6863      	ldr	r3, [r4, #4]
 800177a:	f003 030c 	and.w	r3, r3, #12
 800177e:	2b04      	cmp	r3, #4
 8001780:	d09d      	beq.n	80016be <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001782:	f7fe fd25 	bl	80001d0 <HAL_GetTick>
 8001786:	1bc0      	subs	r0, r0, r7
 8001788:	4540      	cmp	r0, r8
 800178a:	d9f5      	bls.n	8001778 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 800178c:	2003      	movs	r0, #3
 800178e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001792:	2a02      	cmp	r2, #2
 8001794:	d102      	bne.n	800179c <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001796:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800179a:	e7df      	b.n	800175c <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800179c:	f013 0f02 	tst.w	r3, #2
 80017a0:	e7dc      	b.n	800175c <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017a2:	2b02      	cmp	r3, #2
 80017a4:	d10f      	bne.n	80017c6 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017a6:	6863      	ldr	r3, [r4, #4]
 80017a8:	f003 030c 	and.w	r3, r3, #12
 80017ac:	2b08      	cmp	r3, #8
 80017ae:	d086      	beq.n	80016be <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017b0:	f7fe fd0e 	bl	80001d0 <HAL_GetTick>
 80017b4:	1bc0      	subs	r0, r0, r7
 80017b6:	4540      	cmp	r0, r8
 80017b8:	d9f5      	bls.n	80017a6 <HAL_RCC_ClockConfig+0x106>
 80017ba:	e7e7      	b.n	800178c <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017bc:	f7fe fd08 	bl	80001d0 <HAL_GetTick>
 80017c0:	1bc0      	subs	r0, r0, r7
 80017c2:	4540      	cmp	r0, r8
 80017c4:	d8e2      	bhi.n	800178c <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017c6:	6863      	ldr	r3, [r4, #4]
 80017c8:	f013 0f0c 	tst.w	r3, #12
 80017cc:	d1f6      	bne.n	80017bc <HAL_RCC_ClockConfig+0x11c>
 80017ce:	e776      	b.n	80016be <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017d0:	6813      	ldr	r3, [r2, #0]
 80017d2:	f023 0307 	bic.w	r3, r3, #7
 80017d6:	4333      	orrs	r3, r6
 80017d8:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017da:	6813      	ldr	r3, [r2, #0]
 80017dc:	f003 0307 	and.w	r3, r3, #7
 80017e0:	429e      	cmp	r6, r3
 80017e2:	d19c      	bne.n	800171e <HAL_RCC_ClockConfig+0x7e>
 80017e4:	e772      	b.n	80016cc <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017e6:	6863      	ldr	r3, [r4, #4]
 80017e8:	68e9      	ldr	r1, [r5, #12]
 80017ea:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80017ee:	430b      	orrs	r3, r1
 80017f0:	6063      	str	r3, [r4, #4]
 80017f2:	e771      	b.n	80016d8 <HAL_RCC_ClockConfig+0x38>
 80017f4:	40022000 	.word	0x40022000
 80017f8:	40021000 	.word	0x40021000
 80017fc:	080038c4 	.word	0x080038c4
 8001800:	20000118 	.word	0x20000118

08001804 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001804:	6803      	ldr	r3, [r0, #0]
{
 8001806:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800180a:	07d9      	lsls	r1, r3, #31
{
 800180c:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800180e:	d520      	bpl.n	8001852 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001810:	4c35      	ldr	r4, [pc, #212]	; (80018e8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8001812:	69e3      	ldr	r3, [r4, #28]
 8001814:	00da      	lsls	r2, r3, #3
 8001816:	d432      	bmi.n	800187e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8001818:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 800181a:	69e3      	ldr	r3, [r4, #28]
 800181c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001820:	61e3      	str	r3, [r4, #28]
 8001822:	69e3      	ldr	r3, [r4, #28]
 8001824:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001828:	9301      	str	r3, [sp, #4]
 800182a:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800182c:	4e2f      	ldr	r6, [pc, #188]	; (80018ec <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800182e:	6833      	ldr	r3, [r6, #0]
 8001830:	05db      	lsls	r3, r3, #23
 8001832:	d526      	bpl.n	8001882 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001834:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001836:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800183a:	d136      	bne.n	80018aa <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800183c:	6a23      	ldr	r3, [r4, #32]
 800183e:	686a      	ldr	r2, [r5, #4]
 8001840:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001844:	4313      	orrs	r3, r2
 8001846:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001848:	b11f      	cbz	r7, 8001852 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800184a:	69e3      	ldr	r3, [r4, #28]
 800184c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001850:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001852:	6828      	ldr	r0, [r5, #0]
 8001854:	0783      	lsls	r3, r0, #30
 8001856:	d506      	bpl.n	8001866 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001858:	4a23      	ldr	r2, [pc, #140]	; (80018e8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800185a:	68a9      	ldr	r1, [r5, #8]
 800185c:	6853      	ldr	r3, [r2, #4]
 800185e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001862:	430b      	orrs	r3, r1
 8001864:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001866:	f010 0010 	ands.w	r0, r0, #16
 800186a:	d01b      	beq.n	80018a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800186c:	4a1e      	ldr	r2, [pc, #120]	; (80018e8 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800186e:	68e9      	ldr	r1, [r5, #12]
 8001870:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001872:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001874:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001878:	430b      	orrs	r3, r1
 800187a:	6053      	str	r3, [r2, #4]
 800187c:	e012      	b.n	80018a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 800187e:	2700      	movs	r7, #0
 8001880:	e7d4      	b.n	800182c <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001882:	6833      	ldr	r3, [r6, #0]
 8001884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001888:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800188a:	f7fe fca1 	bl	80001d0 <HAL_GetTick>
 800188e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001890:	6833      	ldr	r3, [r6, #0]
 8001892:	05d8      	lsls	r0, r3, #23
 8001894:	d4ce      	bmi.n	8001834 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001896:	f7fe fc9b 	bl	80001d0 <HAL_GetTick>
 800189a:	eba0 0008 	sub.w	r0, r0, r8
 800189e:	2864      	cmp	r0, #100	; 0x64
 80018a0:	d9f6      	bls.n	8001890 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80018a2:	2003      	movs	r0, #3
}
 80018a4:	b002      	add	sp, #8
 80018a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80018aa:	686a      	ldr	r2, [r5, #4]
 80018ac:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d0c3      	beq.n	800183c <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 80018b4:	2001      	movs	r0, #1
 80018b6:	4a0e      	ldr	r2, [pc, #56]	; (80018f0 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018b8:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80018ba:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018bc:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80018be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 80018c2:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 80018c4:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80018c6:	07d9      	lsls	r1, r3, #31
 80018c8:	d5b8      	bpl.n	800183c <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 80018ca:	f7fe fc81 	bl	80001d0 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ce:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80018d2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018d4:	6a23      	ldr	r3, [r4, #32]
 80018d6:	079a      	lsls	r2, r3, #30
 80018d8:	d4b0      	bmi.n	800183c <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018da:	f7fe fc79 	bl	80001d0 <HAL_GetTick>
 80018de:	1b80      	subs	r0, r0, r6
 80018e0:	4540      	cmp	r0, r8
 80018e2:	d9f7      	bls.n	80018d4 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 80018e4:	e7dd      	b.n	80018a2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 80018e6:	bf00      	nop
 80018e8:	40021000 	.word	0x40021000
 80018ec:	40007000 	.word	0x40007000
 80018f0:	42420440 	.word	0x42420440

080018f4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80018f4:	6a03      	ldr	r3, [r0, #32]
{
 80018f6:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80018f8:	f023 0301 	bic.w	r3, r3, #1
 80018fc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80018fe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001900:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001902:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001904:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001906:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800190a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800190c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800190e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001912:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001914:	4d0a      	ldr	r5, [pc, #40]	; (8001940 <TIM_OC1_SetConfig+0x4c>)
 8001916:	42a8      	cmp	r0, r5
 8001918:	d10b      	bne.n	8001932 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800191a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800191c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001920:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001922:	698e      	ldr	r6, [r1, #24]
 8001924:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001926:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800192a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800192c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001930:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001932:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001934:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001936:	684a      	ldr	r2, [r1, #4]
 8001938:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800193a:	6203      	str	r3, [r0, #32]
 800193c:	bd70      	pop	{r4, r5, r6, pc}
 800193e:	bf00      	nop
 8001940:	40012c00 	.word	0x40012c00

08001944 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001944:	6a03      	ldr	r3, [r0, #32]
{
 8001946:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001948:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800194c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800194e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001950:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001952:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001954:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001956:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800195a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800195c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800195e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001962:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001966:	4d0b      	ldr	r5, [pc, #44]	; (8001994 <TIM_OC3_SetConfig+0x50>)
 8001968:	42a8      	cmp	r0, r5
 800196a:	d10d      	bne.n	8001988 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800196c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800196e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001972:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001976:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001978:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800197a:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800197e:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001980:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001984:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001988:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800198a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800198c:	684a      	ldr	r2, [r1, #4]
 800198e:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001990:	6203      	str	r3, [r0, #32]
 8001992:	bd70      	pop	{r4, r5, r6, pc}
 8001994:	40012c00 	.word	0x40012c00

08001998 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001998:	6a03      	ldr	r3, [r0, #32]
{
 800199a:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800199c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80019a0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019a2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019a4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80019a6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019a8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80019aa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80019ae:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80019b2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80019b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80019b8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80019bc:	4d06      	ldr	r5, [pc, #24]	; (80019d8 <TIM_OC4_SetConfig+0x40>)
 80019be:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80019c0:	bf02      	ittt	eq
 80019c2:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80019c4:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80019c8:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80019cc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80019ce:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80019d0:	684a      	ldr	r2, [r1, #4]
 80019d2:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80019d4:	6203      	str	r3, [r0, #32]
 80019d6:	bd30      	pop	{r4, r5, pc}
 80019d8:	40012c00 	.word	0x40012c00

080019dc <HAL_TIM_PWM_MspInit>:
 80019dc:	4770      	bx	lr

080019de <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80019de:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80019e2:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	f04f 0302 	mov.w	r3, #2
 80019ea:	d01c      	beq.n	8001a26 <HAL_TIM_ConfigClockSource+0x48>
 80019ec:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80019ee:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80019f2:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 80019f4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80019f8:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80019fa:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80019fe:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001a02:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001a04:	680a      	ldr	r2, [r1, #0]
 8001a06:	2a40      	cmp	r2, #64	; 0x40
 8001a08:	d079      	beq.n	8001afe <HAL_TIM_ConfigClockSource+0x120>
 8001a0a:	d819      	bhi.n	8001a40 <HAL_TIM_ConfigClockSource+0x62>
 8001a0c:	2a10      	cmp	r2, #16
 8001a0e:	f000 8093 	beq.w	8001b38 <HAL_TIM_ConfigClockSource+0x15a>
 8001a12:	d80a      	bhi.n	8001a2a <HAL_TIM_ConfigClockSource+0x4c>
 8001a14:	2a00      	cmp	r2, #0
 8001a16:	f000 8089 	beq.w	8001b2c <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001a20:	2300      	movs	r3, #0
 8001a22:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001a26:	4618      	mov	r0, r3
}
 8001a28:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001a2a:	2a20      	cmp	r2, #32
 8001a2c:	f000 808a 	beq.w	8001b44 <HAL_TIM_ConfigClockSource+0x166>
 8001a30:	2a30      	cmp	r2, #48	; 0x30
 8001a32:	d1f2      	bne.n	8001a1a <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001a34:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001a36:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001a3a:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8001a3e:	e036      	b.n	8001aae <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001a40:	2a70      	cmp	r2, #112	; 0x70
 8001a42:	d036      	beq.n	8001ab2 <HAL_TIM_ConfigClockSource+0xd4>
 8001a44:	d81b      	bhi.n	8001a7e <HAL_TIM_ConfigClockSource+0xa0>
 8001a46:	2a50      	cmp	r2, #80	; 0x50
 8001a48:	d042      	beq.n	8001ad0 <HAL_TIM_ConfigClockSource+0xf2>
 8001a4a:	2a60      	cmp	r2, #96	; 0x60
 8001a4c:	d1e5      	bne.n	8001a1a <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a4e:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001a50:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a52:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001a56:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a58:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a5a:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8001a5c:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001a5e:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001a62:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001a66:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001a6a:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001a6e:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a70:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001a72:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001a74:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001a78:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8001a7c:	e017      	b.n	8001aae <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001a7e:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001a82:	d011      	beq.n	8001aa8 <HAL_TIM_ConfigClockSource+0xca>
 8001a84:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001a88:	d1c7      	bne.n	8001a1a <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a8a:	688a      	ldr	r2, [r1, #8]
 8001a8c:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001a8e:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a90:	68c9      	ldr	r1, [r1, #12]
 8001a92:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a94:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a98:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001a9c:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a9e:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001aa0:	689a      	ldr	r2, [r3, #8]
 8001aa2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001aa6:	e002      	b.n	8001aae <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001aa8:	689a      	ldr	r2, [r3, #8]
 8001aaa:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8001aae:	609a      	str	r2, [r3, #8]
 8001ab0:	e7b3      	b.n	8001a1a <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ab2:	688a      	ldr	r2, [r1, #8]
 8001ab4:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001ab6:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ab8:	68c9      	ldr	r1, [r1, #12]
 8001aba:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001abc:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ac0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001ac4:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001ac6:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001ac8:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001aca:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8001ace:	e7ee      	b.n	8001aae <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ad0:	684c      	ldr	r4, [r1, #4]
 8001ad2:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001ad4:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ad6:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001ad8:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001adc:	f025 0501 	bic.w	r5, r5, #1
 8001ae0:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ae2:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001ae4:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ae6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001aea:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001aee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001af0:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001af2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001af4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001af8:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001afc:	e7d7      	b.n	8001aae <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001afe:	684c      	ldr	r4, [r1, #4]
 8001b00:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001b02:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b04:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001b06:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b0a:	f025 0501 	bic.w	r5, r5, #1
 8001b0e:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001b10:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001b12:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001b14:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001b18:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001b1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001b1e:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001b20:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b22:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001b26:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001b2a:	e7c0      	b.n	8001aae <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001b2c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b2e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001b32:	f042 0207 	orr.w	r2, r2, #7
 8001b36:	e7ba      	b.n	8001aae <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001b38:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b3a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001b3e:	f042 0217 	orr.w	r2, r2, #23
 8001b42:	e7b4      	b.n	8001aae <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001b44:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001b46:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001b4a:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8001b4e:	e7ae      	b.n	8001aae <HAL_TIM_ConfigClockSource+0xd0>

08001b50 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b50:	4a1a      	ldr	r2, [pc, #104]	; (8001bbc <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001b52:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b54:	4290      	cmp	r0, r2
 8001b56:	d00a      	beq.n	8001b6e <TIM_Base_SetConfig+0x1e>
 8001b58:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b5c:	d007      	beq.n	8001b6e <TIM_Base_SetConfig+0x1e>
 8001b5e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001b62:	4290      	cmp	r0, r2
 8001b64:	d003      	beq.n	8001b6e <TIM_Base_SetConfig+0x1e>
 8001b66:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b6a:	4290      	cmp	r0, r2
 8001b6c:	d115      	bne.n	8001b9a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001b6e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001b74:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b76:	4a11      	ldr	r2, [pc, #68]	; (8001bbc <TIM_Base_SetConfig+0x6c>)
 8001b78:	4290      	cmp	r0, r2
 8001b7a:	d00a      	beq.n	8001b92 <TIM_Base_SetConfig+0x42>
 8001b7c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001b80:	d007      	beq.n	8001b92 <TIM_Base_SetConfig+0x42>
 8001b82:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001b86:	4290      	cmp	r0, r2
 8001b88:	d003      	beq.n	8001b92 <TIM_Base_SetConfig+0x42>
 8001b8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001b8e:	4290      	cmp	r0, r2
 8001b90:	d103      	bne.n	8001b9a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b92:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b98:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001b9a:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001b9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001ba0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001ba2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ba4:	688b      	ldr	r3, [r1, #8]
 8001ba6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001ba8:	680b      	ldr	r3, [r1, #0]
 8001baa:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bac:	4b03      	ldr	r3, [pc, #12]	; (8001bbc <TIM_Base_SetConfig+0x6c>)
 8001bae:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001bb0:	bf04      	itt	eq
 8001bb2:	690b      	ldreq	r3, [r1, #16]
 8001bb4:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	6143      	str	r3, [r0, #20]
 8001bba:	4770      	bx	lr
 8001bbc:	40012c00 	.word	0x40012c00

08001bc0 <HAL_TIM_Base_Init>:
{
 8001bc0:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001bc2:	4604      	mov	r4, r0
 8001bc4:	b1a0      	cbz	r0, 8001bf0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001bc6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001bca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001bce:	b91b      	cbnz	r3, 8001bd8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001bd0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001bd4:	f001 fb70 	bl	80032b8 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001bd8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bda:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001bdc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001be0:	1d21      	adds	r1, r4, #4
 8001be2:	f7ff ffb5 	bl	8001b50 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001be6:	2301      	movs	r3, #1
  return HAL_OK;
 8001be8:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001bea:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001bee:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001bf0:	2001      	movs	r0, #1
}
 8001bf2:	bd10      	pop	{r4, pc}

08001bf4 <HAL_TIM_PWM_Init>:
{
 8001bf4:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001bf6:	4604      	mov	r4, r0
 8001bf8:	b1a0      	cbz	r0, 8001c24 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001bfa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001bfe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c02:	b91b      	cbnz	r3, 8001c0c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001c04:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001c08:	f7ff fee8 	bl	80019dc <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001c0c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c0e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001c10:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c14:	1d21      	adds	r1, r4, #4
 8001c16:	f7ff ff9b 	bl	8001b50 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001c1a:	2301      	movs	r3, #1
  return HAL_OK;
 8001c1c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001c1e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001c22:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c24:	2001      	movs	r0, #1
}
 8001c26:	bd10      	pop	{r4, pc}

08001c28 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c28:	6a03      	ldr	r3, [r0, #32]
{
 8001c2a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c2c:	f023 0310 	bic.w	r3, r3, #16
 8001c30:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001c32:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001c34:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001c36:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c38:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c3a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c3e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c42:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001c44:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c48:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001c4c:	4d0b      	ldr	r5, [pc, #44]	; (8001c7c <TIM_OC2_SetConfig+0x54>)
 8001c4e:	42a8      	cmp	r0, r5
 8001c50:	d10d      	bne.n	8001c6e <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c52:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001c54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c58:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001c5c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001c5e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001c60:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001c64:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001c66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001c6a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001c6e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001c70:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001c72:	684a      	ldr	r2, [r1, #4]
 8001c74:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001c76:	6203      	str	r3, [r0, #32]
 8001c78:	bd70      	pop	{r4, r5, r6, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40012c00 	.word	0x40012c00

08001c80 <HAL_TIM_PWM_ConfigChannel>:
{
 8001c80:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001c82:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001c86:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	f04f 0002 	mov.w	r0, #2
 8001c8e:	d025      	beq.n	8001cdc <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001c90:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001c92:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8001c96:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8001c9a:	2a0c      	cmp	r2, #12
 8001c9c:	d818      	bhi.n	8001cd0 <HAL_TIM_PWM_ConfigChannel+0x50>
 8001c9e:	e8df f002 	tbb	[pc, r2]
 8001ca2:	1707      	.short	0x1707
 8001ca4:	171e1717 	.word	0x171e1717
 8001ca8:	172f1717 	.word	0x172f1717
 8001cac:	1717      	.short	0x1717
 8001cae:	40          	.byte	0x40
 8001caf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001cb0:	6820      	ldr	r0, [r4, #0]
 8001cb2:	f7ff fe1f 	bl	80018f4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001cb6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001cb8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001cba:	699a      	ldr	r2, [r3, #24]
 8001cbc:	f042 0208 	orr.w	r2, r2, #8
 8001cc0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001cc2:	699a      	ldr	r2, [r3, #24]
 8001cc4:	f022 0204 	bic.w	r2, r2, #4
 8001cc8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001cca:	699a      	ldr	r2, [r3, #24]
 8001ccc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001cce:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8001cd0:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001cd2:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001cd4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001cd8:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8001cdc:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001cde:	6820      	ldr	r0, [r4, #0]
 8001ce0:	f7ff ffa2 	bl	8001c28 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001ce4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001ce6:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001ce8:	699a      	ldr	r2, [r3, #24]
 8001cea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001cf0:	699a      	ldr	r2, [r3, #24]
 8001cf2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8001cf8:	699a      	ldr	r2, [r3, #24]
 8001cfa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001cfe:	e7e6      	b.n	8001cce <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001d00:	6820      	ldr	r0, [r4, #0]
 8001d02:	f7ff fe1f 	bl	8001944 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d06:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001d08:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001d0a:	69da      	ldr	r2, [r3, #28]
 8001d0c:	f042 0208 	orr.w	r2, r2, #8
 8001d10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001d12:	69da      	ldr	r2, [r3, #28]
 8001d14:	f022 0204 	bic.w	r2, r2, #4
 8001d18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001d1a:	69da      	ldr	r2, [r3, #28]
 8001d1c:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001d1e:	61da      	str	r2, [r3, #28]
    break;
 8001d20:	e7d6      	b.n	8001cd0 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001d22:	6820      	ldr	r0, [r4, #0]
 8001d24:	f7ff fe38 	bl	8001998 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001d28:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001d2a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001d2c:	69da      	ldr	r2, [r3, #28]
 8001d2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001d32:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001d34:	69da      	ldr	r2, [r3, #28]
 8001d36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d3a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8001d3c:	69da      	ldr	r2, [r3, #28]
 8001d3e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001d42:	e7ec      	b.n	8001d1e <HAL_TIM_PWM_ConfigChannel+0x9e>

08001d44 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001d44:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8001d46:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001d48:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8001d4a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001d4c:	ea23 0304 	bic.w	r3, r3, r4
 8001d50:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001d52:	6a03      	ldr	r3, [r0, #32]
 8001d54:	408a      	lsls	r2, r1
 8001d56:	431a      	orrs	r2, r3
 8001d58:	6202      	str	r2, [r0, #32]
 8001d5a:	bd10      	pop	{r4, pc}

08001d5c <HAL_TIM_PWM_Start>:
{
 8001d5c:	b510      	push	{r4, lr}
 8001d5e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001d60:	2201      	movs	r2, #1
 8001d62:	6800      	ldr	r0, [r0, #0]
 8001d64:	f7ff ffee 	bl	8001d44 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d68:	6823      	ldr	r3, [r4, #0]
 8001d6a:	4a06      	ldr	r2, [pc, #24]	; (8001d84 <HAL_TIM_PWM_Start+0x28>)
}
 8001d6c:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d6e:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 8001d70:	bf02      	ittt	eq
 8001d72:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8001d74:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 8001d78:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	f042 0201 	orr.w	r2, r2, #1
 8001d80:	601a      	str	r2, [r3, #0]
}
 8001d82:	bd10      	pop	{r4, pc}
 8001d84:	40012c00 	.word	0x40012c00

08001d88 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d88:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d01f      	beq.n	8001dd0 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8001d90:	68cb      	ldr	r3, [r1, #12]
 8001d92:	688a      	ldr	r2, [r1, #8]
 8001d94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d98:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8001d9a:	684a      	ldr	r2, [r1, #4]
 8001d9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001da0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8001da2:	680a      	ldr	r2, [r1, #0]
 8001da4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001da8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8001daa:	690a      	ldr	r2, [r1, #16]
 8001dac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001db0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8001db2:	694a      	ldr	r2, [r1, #20]
 8001db4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001db8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001dba:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8001dbc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001dc0:	4313      	orrs	r3, r2

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8001dc2:	6802      	ldr	r2, [r0, #0]
 8001dc4:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8001dcc:	4618      	mov	r0, r3
 8001dce:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001dd0:	2002      	movs	r0, #2
}
 8001dd2:	4770      	bx	lr

08001dd4 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8001dd4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001dd8:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	f04f 0302 	mov.w	r3, #2
 8001de0:	d018      	beq.n	8001e14 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8001de2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001de6:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001de8:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001dea:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001dec:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8001dee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001df2:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8001df4:	685a      	ldr	r2, [r3, #4]
 8001df6:	4322      	orrs	r2, r4
 8001df8:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8001dfa:	689a      	ldr	r2, [r3, #8]
 8001dfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e00:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8001e02:	689a      	ldr	r2, [r3, #8]
 8001e04:	430a      	orrs	r2, r1
 8001e06:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e0e:	2300      	movs	r3, #0
 8001e10:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001e14:	4618      	mov	r0, r3

  return HAL_OK;
}
 8001e16:	bd10      	pop	{r4, pc}

08001e18 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001e18:	b084      	sub	sp, #16
 8001e1a:	a801      	add	r0, sp, #4
 8001e1c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8001e20:	b004      	add	sp, #16
 8001e22:	2000      	movs	r0, #0
 8001e24:	4770      	bx	lr

08001e26 <USB_EnableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
     | USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8001e26:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 8001e30:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8001e34:	2000      	movs	r0, #0
 8001e36:	4770      	bx	lr

08001e38 <USB_DisableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8001e38:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 8001e3c:	f423 5374 	bic.w	r3, r3, #15616	; 0x3d00
 8001e40:	045b      	lsls	r3, r3, #17
 8001e42:	0c5b      	lsrs	r3, r3, #17
 8001e44:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 8001e48:	2000      	movs	r0, #0
 8001e4a:	4770      	bx	lr

08001e4c <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8001e4c:	2000      	movs	r0, #0
 8001e4e:	4770      	bx	lr

08001e50 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8001e50:	b084      	sub	sp, #16
 8001e52:	b510      	push	{r4, lr}
 8001e54:	ac03      	add	r4, sp, #12
 8001e56:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  
  /* Enable USB Device Interrupt mask */
  USB_EnableGlobalInt(USBx);
    
  return HAL_OK;
}
 8001e5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBx->CNTR = 0;
 8001e5e:	2200      	movs	r2, #0
  USBx->CNTR = USB_CNTR_FRES;
 8001e60:	2301      	movs	r3, #1
 8001e62:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->CNTR = 0;
 8001e66:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40
  USBx->ISTR = 0;
 8001e6a:	f8a0 2044 	strh.w	r2, [r0, #68]	; 0x44
  USBx->BTABLE = BTABLE_ADDRESS;
 8001e6e:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
  USBx->CNTR |= winterruptmask;
 8001e72:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
}
 8001e76:	b004      	add	sp, #16
  USBx->CNTR |= winterruptmask;
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 8001e7e:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
}
 8001e82:	4610      	mov	r0, r2
 8001e84:	4770      	bx	lr
	...

08001e88 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8001e88:	b570      	push	{r4, r5, r6, lr}
  /* initialize Endpoint */
  switch (ep->type)
 8001e8a:	78cb      	ldrb	r3, [r1, #3]
 8001e8c:	780a      	ldrb	r2, [r1, #0]
 8001e8e:	2b03      	cmp	r3, #3
 8001e90:	d80f      	bhi.n	8001eb2 <USB_ActivateEndpoint+0x2a>
 8001e92:	e8df f003 	tbb	[pc, r3]
 8001e96:	6402      	.short	0x6402
 8001e98:	5950      	.short	0x5950
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 8001e9a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001e9e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001ea2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ea6:	041b      	lsls	r3, r3, #16
 8001ea8:	0c1b      	lsrs	r3, r3, #16
 8001eaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    break;
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
    break;
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8001eae:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    break;
  default:
      break;
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8001eb2:	f640 730f 	movw	r3, #3855	; 0xf0f
 8001eb6:	780c      	ldrb	r4, [r1, #0]
 8001eb8:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8001ebc:	f444 4500 	orr.w	r5, r4, #32768	; 0x8000
 8001ec0:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8001ec4:	401a      	ands	r2, r3
 8001ec6:	432a      	orrs	r2, r5
 8001ec8:	f820 2024 	strh.w	r2, [r0, r4, lsl #2]
  
  if (ep->doublebuffer == 0) 
 8001ecc:	7a8a      	ldrb	r2, [r1, #10]
 8001ece:	780d      	ldrb	r5, [r1, #0]
 8001ed0:	2a00      	cmp	r2, #0
 8001ed2:	f040 8097 	bne.w	8002004 <USB_ActivateEndpoint+0x17c>
  {
    if (ep->is_in)
 8001ed6:	784c      	ldrb	r4, [r1, #1]
 8001ed8:	888a      	ldrh	r2, [r1, #4]
 8001eda:	2c00      	cmp	r4, #0
 8001edc:	d04a      	beq.n	8001f74 <USB_ActivateEndpoint+0xec>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8001ede:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
 8001ee2:	0852      	lsrs	r2, r2, #1
 8001ee4:	b2a4      	uxth	r4, r4
 8001ee6:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8001eea:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 8001eee:	0052      	lsls	r2, r2, #1
 8001ef0:	f8c4 2400 	str.w	r2, [r4, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8001ef4:	780c      	ldrb	r4, [r1, #0]
 8001ef6:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8001efa:	0652      	lsls	r2, r2, #25
 8001efc:	d508      	bpl.n	8001f10 <USB_ActivateEndpoint+0x88>
 8001efe:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8001f02:	4013      	ands	r3, r2
 8001f04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f08:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001f0c:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 8001f10:	780a      	ldrb	r2, [r1, #0]
 8001f12:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001f16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001f1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f1e:	041b      	lsls	r3, r3, #16
 8001f20:	0c1b      	lsrs	r3, r3, #16
 8001f22:	f083 0320 	eor.w	r3, r3, #32
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8001f26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f2e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }
  
  return HAL_OK;
}
 8001f32:	2000      	movs	r0, #0
 8001f34:	bd70      	pop	{r4, r5, r6, pc}
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 8001f36:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001f3a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001f3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f42:	041b      	lsls	r3, r3, #16
 8001f44:	0c1b      	lsrs	r3, r3, #16
 8001f46:	e7b2      	b.n	8001eae <USB_ActivateEndpoint+0x26>
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 8001f48:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001f4c:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001f50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f54:	041b      	lsls	r3, r3, #16
 8001f56:	0c1b      	lsrs	r3, r3, #16
 8001f58:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8001f5c:	e7a7      	b.n	8001eae <USB_ActivateEndpoint+0x26>
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8001f5e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001f62:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f6a:	041b      	lsls	r3, r3, #16
 8001f6c:	0c1b      	lsrs	r3, r3, #16
 8001f6e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f72:	e79c      	b.n	8001eae <USB_ActivateEndpoint+0x26>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8001f74:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001f78:	0852      	lsrs	r2, r2, #1
 8001f7a:	b29b      	uxth	r3, r3
 8001f7c:	3304      	adds	r3, #4
 8001f7e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8001f82:	0052      	lsls	r2, r2, #1
 8001f84:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 8001f88:	f844 2013 	str.w	r2, [r4, r3, lsl #1]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8001f8c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8001f90:	690d      	ldr	r5, [r1, #16]
 8001f92:	b292      	uxth	r2, r2
 8001f94:	780b      	ldrb	r3, [r1, #0]
 8001f96:	3206      	adds	r2, #6
 8001f98:	2d3e      	cmp	r5, #62	; 0x3e
 8001f9a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8001f9e:	d929      	bls.n	8001ff4 <USB_ActivateEndpoint+0x16c>
 8001fa0:	f3c5 164f 	ubfx	r6, r5, #5, #16
 8001fa4:	06eb      	lsls	r3, r5, #27
 8001fa6:	bf04      	itt	eq
 8001fa8:	f106 33ff 	addeq.w	r3, r6, #4294967295
 8001fac:	b29e      	uxtheq	r6, r3
 8001fae:	4b6e      	ldr	r3, [pc, #440]	; (8002168 <USB_ActivateEndpoint+0x2e0>)
 8001fb0:	ea43 2386 	orr.w	r3, r3, r6, lsl #10
 8001fb4:	b29b      	uxth	r3, r3
 8001fb6:	f844 3012 	str.w	r3, [r4, r2, lsl #1]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8001fba:	780a      	ldrb	r2, [r1, #0]
 8001fbc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001fc0:	045e      	lsls	r6, r3, #17
 8001fc2:	d50b      	bpl.n	8001fdc <USB_ActivateEndpoint+0x154>
 8001fc4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001fc8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fcc:	051b      	lsls	r3, r3, #20
 8001fce:	0d1b      	lsrs	r3, r3, #20
 8001fd0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fd8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8001fdc:	780a      	ldrb	r2, [r1, #0]
 8001fde:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8001fe2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001fe6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fea:	041b      	lsls	r3, r3, #16
 8001fec:	0c1b      	lsrs	r3, r3, #16
 8001fee:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001ff2:	e798      	b.n	8001f26 <USB_ActivateEndpoint+0x9e>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8001ff4:	f3c5 034f 	ubfx	r3, r5, #1, #16
 8001ff8:	07ed      	lsls	r5, r5, #31
 8001ffa:	bf44      	itt	mi
 8001ffc:	3301      	addmi	r3, #1
 8001ffe:	b29b      	uxthmi	r3, r3
 8002000:	029b      	lsls	r3, r3, #10
 8002002:	e7d7      	b.n	8001fb4 <USB_ActivateEndpoint+0x12c>
    PCD_SET_EP_DBUF(USBx, ep->num);
 8002004:	f830 2025 	ldrh.w	r2, [r0, r5, lsl #2]
 8002008:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 800200c:	0512      	lsls	r2, r2, #20
 800200e:	0d12      	lsrs	r2, r2, #20
 8002010:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8002014:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002018:	f820 2025 	strh.w	r2, [r0, r5, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 800201c:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002020:	780c      	ldrb	r4, [r1, #0]
 8002022:	b292      	uxth	r2, r2
 8002024:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8002028:	88cc      	ldrh	r4, [r1, #6]
 800202a:	f500 6580 	add.w	r5, r0, #1024	; 0x400
 800202e:	0864      	lsrs	r4, r4, #1
 8002030:	0064      	lsls	r4, r4, #1
 8002032:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
 8002036:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800203a:	780c      	ldrb	r4, [r1, #0]
 800203c:	b292      	uxth	r2, r2
 800203e:	3204      	adds	r2, #4
 8002040:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8002044:	890c      	ldrh	r4, [r1, #8]
 8002046:	0864      	lsrs	r4, r4, #1
 8002048:	0064      	lsls	r4, r4, #1
 800204a:	f845 4012 	str.w	r4, [r5, r2, lsl #1]
    if (ep->is_in==0)
 800204e:	784a      	ldrb	r2, [r1, #1]
 8002050:	780c      	ldrb	r4, [r1, #0]
 8002052:	2a00      	cmp	r2, #0
 8002054:	d147      	bne.n	80020e6 <USB_ActivateEndpoint+0x25e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002056:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 800205a:	0455      	lsls	r5, r2, #17
 800205c:	d508      	bpl.n	8002070 <USB_ActivateEndpoint+0x1e8>
 800205e:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 8002062:	4013      	ands	r3, r2
 8002064:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002068:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800206c:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002070:	780a      	ldrb	r2, [r1, #0]
 8002072:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002076:	065c      	lsls	r4, r3, #25
 8002078:	d50b      	bpl.n	8002092 <USB_ActivateEndpoint+0x20a>
 800207a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800207e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002082:	051b      	lsls	r3, r3, #20
 8002084:	0d1b      	lsrs	r3, r3, #20
 8002086:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800208a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800208e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8002092:	780a      	ldrb	r2, [r1, #0]
 8002094:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002098:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800209c:	051b      	lsls	r3, r3, #20
 800209e:	0d1b      	lsrs	r3, r3, #20
 80020a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020a4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80020a8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80020ac:	f248 0280 	movw	r2, #32896	; 0x8080
 80020b0:	780c      	ldrb	r4, [r1, #0]
 80020b2:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80020b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020be:	041b      	lsls	r3, r3, #16
 80020c0:	0c1b      	lsrs	r3, r3, #16
 80020c2:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80020c6:	4313      	orrs	r3, r2
 80020c8:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80020cc:	7809      	ldrb	r1, [r1, #0]
 80020ce:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 80020d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80020d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80020da:	041b      	lsls	r3, r3, #16
 80020dc:	0c1b      	lsrs	r3, r3, #16
 80020de:	4313      	orrs	r3, r2
 80020e0:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 80020e4:	e725      	b.n	8001f32 <USB_ActivateEndpoint+0xaa>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80020e6:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 80020ea:	0452      	lsls	r2, r2, #17
 80020ec:	d508      	bpl.n	8002100 <USB_ActivateEndpoint+0x278>
 80020ee:	f830 2024 	ldrh.w	r2, [r0, r4, lsl #2]
 80020f2:	4013      	ands	r3, r2
 80020f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020fc:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002100:	780a      	ldrb	r2, [r1, #0]
 8002102:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002106:	065b      	lsls	r3, r3, #25
 8002108:	d50b      	bpl.n	8002122 <USB_ActivateEndpoint+0x29a>
 800210a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800210e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002112:	051b      	lsls	r3, r3, #20
 8002114:	0d1b      	lsrs	r3, r3, #20
 8002116:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800211a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800211e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8002122:	780a      	ldrb	r2, [r1, #0]
 8002124:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002128:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800212c:	051b      	lsls	r3, r3, #20
 800212e:	0d1b      	lsrs	r3, r3, #20
 8002130:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002134:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002138:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800213c:	f248 0280 	movw	r2, #32896	; 0x8080
 8002140:	780c      	ldrb	r4, [r1, #0]
 8002142:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002146:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800214a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800214e:	041b      	lsls	r3, r3, #16
 8002150:	0c1b      	lsrs	r3, r3, #16
 8002152:	4313      	orrs	r3, r2
 8002154:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002158:	7809      	ldrb	r1, [r1, #0]
 800215a:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800215e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002166:	e7b8      	b.n	80020da <USB_ActivateEndpoint+0x252>
 8002168:	ffff8000 	.word	0xffff8000

0800216c <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800216c:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0) 
 800216e:	7a8c      	ldrb	r4, [r1, #10]
 8002170:	784a      	ldrb	r2, [r1, #1]
 8002172:	780b      	ldrb	r3, [r1, #0]
 8002174:	bbcc      	cbnz	r4, 80021ea <USB_DeactivateEndpoint+0x7e>
  {
    if (ep->is_in)
 8002176:	b302      	cbz	r2, 80021ba <USB_DeactivateEndpoint+0x4e>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002178:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800217c:	0652      	lsls	r2, r2, #25
 800217e:	d50b      	bpl.n	8002198 <USB_DeactivateEndpoint+0x2c>
 8002180:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002184:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002188:	0512      	lsls	r2, r2, #20
 800218a:	0d12      	lsrs	r2, r2, #20
 800218c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002190:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002194:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
 8002198:	780a      	ldrb	r2, [r1, #0]
 800219a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800219e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80021a6:	041b      	lsls	r3, r3, #16
 80021a8:	0c1b      	lsrs	r3, r3, #16
 80021aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021b2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
    }
  }
  
  return HAL_OK;
}
 80021b6:	2000      	movs	r0, #0
 80021b8:	bd10      	pop	{r4, pc}
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80021ba:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80021be:	0454      	lsls	r4, r2, #17
 80021c0:	d50b      	bpl.n	80021da <USB_DeactivateEndpoint+0x6e>
 80021c2:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80021c6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80021ca:	0512      	lsls	r2, r2, #20
 80021cc:	0d12      	lsrs	r2, r2, #20
 80021ce:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80021d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80021d6:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80021da:	780a      	ldrb	r2, [r1, #0]
 80021dc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80021e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80021e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021e8:	e7dd      	b.n	80021a6 <USB_DeactivateEndpoint+0x3a>
    if (ep->is_in==0)
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	d148      	bne.n	8002280 <USB_DeactivateEndpoint+0x114>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80021ee:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80021f2:	0452      	lsls	r2, r2, #17
 80021f4:	d50b      	bpl.n	800220e <USB_DeactivateEndpoint+0xa2>
 80021f6:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80021fa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80021fe:	0512      	lsls	r2, r2, #20
 8002200:	0d12      	lsrs	r2, r2, #20
 8002202:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002206:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800220a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800220e:	780a      	ldrb	r2, [r1, #0]
 8002210:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002214:	065c      	lsls	r4, r3, #25
 8002216:	d50b      	bpl.n	8002230 <USB_DeactivateEndpoint+0xc4>
 8002218:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800221c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002220:	051b      	lsls	r3, r3, #20
 8002222:	0d1b      	lsrs	r3, r3, #20
 8002224:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002228:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800222c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8002230:	780a      	ldrb	r2, [r1, #0]
 8002232:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002236:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800223a:	051b      	lsls	r3, r3, #20
 800223c:	0d1b      	lsrs	r3, r3, #20
 800223e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002242:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002246:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800224a:	f248 0280 	movw	r2, #32896	; 0x8080
 800224e:	780c      	ldrb	r4, [r1, #0]
 8002250:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002254:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002258:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800225c:	041b      	lsls	r3, r3, #16
 800225e:	0c1b      	lsrs	r3, r3, #16
 8002260:	4313      	orrs	r3, r2
 8002262:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002266:	7809      	ldrb	r1, [r1, #0]
 8002268:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 800226c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002270:	f023 0340 	bic.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8002274:	041b      	lsls	r3, r3, #16
 8002276:	0c1b      	lsrs	r3, r3, #16
 8002278:	4313      	orrs	r3, r2
 800227a:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
 800227e:	e79a      	b.n	80021b6 <USB_DeactivateEndpoint+0x4a>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002280:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002284:	0452      	lsls	r2, r2, #17
 8002286:	d50b      	bpl.n	80022a0 <USB_DeactivateEndpoint+0x134>
 8002288:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800228c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002290:	0512      	lsls	r2, r2, #20
 8002292:	0d12      	lsrs	r2, r2, #20
 8002294:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002298:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800229c:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80022a0:	780a      	ldrb	r2, [r1, #0]
 80022a2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022a6:	065b      	lsls	r3, r3, #25
 80022a8:	d50b      	bpl.n	80022c2 <USB_DeactivateEndpoint+0x156>
 80022aa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022b2:	051b      	lsls	r3, r3, #20
 80022b4:	0d1b      	lsrs	r3, r3, #20
 80022b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022ba:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80022be:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 80022c2:	780a      	ldrb	r2, [r1, #0]
 80022c4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022cc:	051b      	lsls	r3, r3, #20
 80022ce:	0d1b      	lsrs	r3, r3, #20
 80022d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80022d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022d8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80022dc:	f248 0280 	movw	r2, #32896	; 0x8080
 80022e0:	780c      	ldrb	r4, [r1, #0]
 80022e2:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80022e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022ee:	041b      	lsls	r3, r3, #16
 80022f0:	0c1b      	lsrs	r3, r3, #16
 80022f2:	4313      	orrs	r3, r2
 80022f4:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80022f8:	7809      	ldrb	r1, [r1, #0]
 80022fa:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 80022fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002302:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002306:	e7b5      	b.n	8002274 <USB_DeactivateEndpoint+0x108>

08002308 <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
  if (ep->num == 0)
 8002308:	780a      	ldrb	r2, [r1, #0]
 800230a:	b98a      	cbnz	r2, 8002330 <USB_EPSetStall+0x28>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 800230c:	8803      	ldrh	r3, [r0, #0]
 800230e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002312:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002316:	041b      	lsls	r3, r3, #16
 8002318:	0c1b      	lsrs	r3, r3, #16
 800231a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800231e:	f083 0310 	eor.w	r3, r3, #16
 8002322:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002326:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800232a:	8003      	strh	r3, [r0, #0]
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
    }
  }
  return HAL_OK;
}
 800232c:	2000      	movs	r0, #0
 800232e:	4770      	bx	lr
    if (ep->is_in)
 8002330:	784b      	ldrb	r3, [r1, #1]
 8002332:	b183      	cbz	r3, 8002356 <USB_EPSetStall+0x4e>
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 8002334:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002338:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800233c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002340:	041b      	lsls	r3, r3, #16
 8002342:	0c1b      	lsrs	r3, r3, #16
 8002344:	f083 0310 	eor.w	r3, r3, #16
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 8002348:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800234c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002350:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8002354:	e7ea      	b.n	800232c <USB_EPSetStall+0x24>
 8002356:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800235a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800235e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002362:	041b      	lsls	r3, r3, #16
 8002364:	0c1b      	lsrs	r3, r3, #16
 8002366:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800236a:	e7ed      	b.n	8002348 <USB_EPSetStall+0x40>

0800236c <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in)
 800236c:	784b      	ldrb	r3, [r1, #1]
 800236e:	780a      	ldrb	r2, [r1, #0]
 8002370:	b313      	cbz	r3, 80023b8 <USB_EPClearStall+0x4c>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002372:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002376:	065b      	lsls	r3, r3, #25
 8002378:	d50b      	bpl.n	8002392 <USB_EPClearStall+0x26>
 800237a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800237e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002382:	051b      	lsls	r3, r3, #20
 8002384:	0d1b      	lsrs	r3, r3, #20
 8002386:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800238a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800238e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8002392:	780a      	ldrb	r2, [r1, #0]
 8002394:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002398:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800239c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80023a0:	041b      	lsls	r3, r3, #16
 80023a2:	0c1b      	lsrs	r3, r3, #16
 80023a4:	f083 0330 	eor.w	r3, r3, #48	; 0x30
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80023a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80023ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023b0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }
  return HAL_OK;
}
 80023b4:	2000      	movs	r0, #0
 80023b6:	4770      	bx	lr
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80023b8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80023bc:	045b      	lsls	r3, r3, #17
 80023be:	d50b      	bpl.n	80023d8 <USB_EPClearStall+0x6c>
 80023c0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80023c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023c8:	051b      	lsls	r3, r3, #20
 80023ca:	0d1b      	lsrs	r3, r3, #20
 80023cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023d4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80023d8:	780a      	ldrb	r2, [r1, #0]
 80023da:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80023de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80023e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023e6:	041b      	lsls	r3, r3, #16
 80023e8:	0c1b      	lsrs	r3, r3, #16
 80023ea:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80023ee:	e7db      	b.n	80023a8 <USB_EPClearStall+0x3c>

080023f0 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
  if(address == 0) 
 80023f0:	b911      	cbnz	r1, 80023f8 <USB_SetDevAddress+0x8>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 80023f2:	2380      	movs	r3, #128	; 0x80
 80023f4:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }
  
  return HAL_OK;
}
 80023f8:	2000      	movs	r0, #0
 80023fa:	4770      	bx	lr

080023fc <USB_DevConnect>:
 80023fc:	2000      	movs	r0, #0
 80023fe:	4770      	bx	lr

08002400 <USB_DevDisconnect>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8002400:	2000      	movs	r0, #0
 8002402:	4770      	bx	lr

08002404 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
  uint32_t tmpreg = 0;
  
  tmpreg = USBx->ISTR;
 8002404:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8002408:	b280      	uxth	r0, r0
 800240a:	4770      	bx	lr

0800240c <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 800240c:	2000      	movs	r0, #0
 800240e:	4770      	bx	lr

08002410 <USB_WritePMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002410:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
  uint32_t index = 0, temp1 = 0, temp2 = 0;
  uint16_t *pdwVal = NULL;
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (index = nbytes; index != 0; index--)
 8002412:	2400      	movs	r4, #0
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 8002414:	3301      	adds	r3, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002416:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 800241a:	105b      	asrs	r3, r3, #1
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800241c:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 8002420:	42a3      	cmp	r3, r4
 8002422:	d100      	bne.n	8002426 <USB_WritePMA+0x16>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002424:	bd10      	pop	{r4, pc}
 8002426:	f831 0b02 	ldrh.w	r0, [r1], #2
    *pdwVal++ = temp2;
 800242a:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 800242e:	3401      	adds	r4, #1
 8002430:	e7f6      	b.n	8002420 <USB_WritePMA+0x10>
	...

08002434 <USB_EPStartXfer>:
{
 8002434:	b570      	push	{r4, r5, r6, lr}
 8002436:	460e      	mov	r6, r1
  uint32_t len = ep->xfer_len;
 8002438:	698a      	ldr	r2, [r1, #24]
  if (ep->is_in == 1)
 800243a:	7849      	ldrb	r1, [r1, #1]
{
 800243c:	4605      	mov	r5, r0
  if (ep->is_in == 1)
 800243e:	2901      	cmp	r1, #1
 8002440:	6933      	ldr	r3, [r6, #16]
 8002442:	7ab0      	ldrb	r0, [r6, #10]
 8002444:	d166      	bne.n	8002514 <USB_EPStartXfer+0xe0>
    if (ep->xfer_len > ep->maxpacket)
 8002446:	429a      	cmp	r2, r3
 8002448:	461c      	mov	r4, r3
      ep->xfer_len =0;
 800244a:	bf9b      	ittet	ls
 800244c:	2300      	movls	r3, #0
 800244e:	4614      	movls	r4, r2
      ep->xfer_len-=len; 
 8002450:	1ad2      	subhi	r2, r2, r3
      ep->xfer_len =0;
 8002452:	61b3      	strls	r3, [r6, #24]
      ep->xfer_len-=len; 
 8002454:	bf88      	it	hi
 8002456:	61b2      	strhi	r2, [r6, #24]
 8002458:	b2a3      	uxth	r3, r4
    if (ep->doublebuffer == 0) 
 800245a:	bb10      	cbnz	r0, 80024a2 <USB_EPStartXfer+0x6e>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 800245c:	88b2      	ldrh	r2, [r6, #4]
 800245e:	6971      	ldr	r1, [r6, #20]
 8002460:	4628      	mov	r0, r5
 8002462:	f7ff ffd5 	bl	8002410 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8002466:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 800246a:	7832      	ldrb	r2, [r6, #0]
 800246c:	b29b      	uxth	r3, r3
 800246e:	3302      	adds	r3, #2
 8002470:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002474:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8002478:	f8c3 4400 	str.w	r4, [r3, #1024]	; 0x400
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800247c:	7832      	ldrb	r2, [r6, #0]
 800247e:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8002482:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002486:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800248a:	041b      	lsls	r3, r3, #16
 800248c:	0c1b      	lsrs	r3, r3, #16
 800248e:	f083 0330 	eor.w	r3, r3, #48	; 0x30
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002492:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002496:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800249a:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
}
 800249e:	2000      	movs	r0, #0
 80024a0:	bd70      	pop	{r4, r5, r6, pc}
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 80024a2:	7832      	ldrb	r2, [r6, #0]
 80024a4:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
 80024a8:	00d2      	lsls	r2, r2, #3
 80024aa:	f011 0f40 	tst.w	r1, #64	; 0x40
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80024ae:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 80024b2:	b289      	uxth	r1, r1
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 80024b4:	d01a      	beq.n	80024ec <USB_EPStartXfer+0xb8>
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80024b6:	3102      	adds	r1, #2
 80024b8:	440a      	add	r2, r1
 80024ba:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 80024be:	f8c2 4400 	str.w	r4, [r2, #1024]	; 0x400
        pmabuffer = ep->pmaaddr1;
 80024c2:	8932      	ldrh	r2, [r6, #8]
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 80024c4:	6971      	ldr	r1, [r6, #20]
 80024c6:	4628      	mov	r0, r5
 80024c8:	f7ff ffa2 	bl	8002410 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80024cc:	7873      	ldrb	r3, [r6, #1]
 80024ce:	7832      	ldrb	r2, [r6, #0]
 80024d0:	b99b      	cbnz	r3, 80024fa <USB_EPStartXfer+0xc6>
 80024d2:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80024d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024da:	051b      	lsls	r3, r3, #20
 80024dc:	0d1b      	lsrs	r3, r3, #20
 80024de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024e2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80024e6:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 80024ea:	e7c7      	b.n	800247c <USB_EPStartXfer+0x48>
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80024ec:	440a      	add	r2, r1
 80024ee:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 80024f2:	f8c2 4404 	str.w	r4, [r2, #1028]	; 0x404
        pmabuffer = ep->pmaaddr0;
 80024f6:	88f2      	ldrh	r2, [r6, #6]
 80024f8:	e7e4      	b.n	80024c4 <USB_EPStartXfer+0x90>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d1be      	bne.n	800247c <USB_EPStartXfer+0x48>
 80024fe:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8002502:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002506:	051b      	lsls	r3, r3, #20
 8002508:	0d1b      	lsrs	r3, r3, #20
 800250a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800250e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002512:	e7e8      	b.n	80024e6 <USB_EPStartXfer+0xb2>
    if (ep->xfer_len > ep->maxpacket)
 8002514:	429a      	cmp	r2, r3
      ep->xfer_len =0;
 8002516:	bf93      	iteet	ls
 8002518:	2300      	movls	r3, #0
      ep->xfer_len-=len; 
 800251a:	1ad2      	subhi	r2, r2, r3
 800251c:	61b2      	strhi	r2, [r6, #24]
      ep->xfer_len =0;
 800251e:	61b3      	strls	r3, [r6, #24]
 8002520:	bf98      	it	ls
 8002522:	4613      	movls	r3, r2
 8002524:	7832      	ldrb	r2, [r6, #0]
    if (ep->doublebuffer == 0) 
 8002526:	bb70      	cbnz	r0, 8002586 <USB_EPStartXfer+0x152>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8002528:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 800252c:	2b3e      	cmp	r3, #62	; 0x3e
 800252e:	b289      	uxth	r1, r1
 8002530:	f101 0106 	add.w	r1, r1, #6
 8002534:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8002538:	f505 6080 	add.w	r0, r5, #1024	; 0x400
 800253c:	d918      	bls.n	8002570 <USB_EPStartXfer+0x13c>
 800253e:	f3c3 124f 	ubfx	r2, r3, #5, #16
 8002542:	06db      	lsls	r3, r3, #27
 8002544:	bf04      	itt	eq
 8002546:	f102 33ff 	addeq.w	r3, r2, #4294967295
 800254a:	b29a      	uxtheq	r2, r3
 800254c:	4b38      	ldr	r3, [pc, #224]	; (8002630 <USB_EPStartXfer+0x1fc>)
 800254e:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8002552:	b29b      	uxth	r3, r3
 8002554:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002558:	7832      	ldrb	r2, [r6, #0]
 800255a:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800255e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002562:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002566:	041b      	lsls	r3, r3, #16
 8002568:	0c1b      	lsrs	r3, r3, #16
 800256a:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800256e:	e790      	b.n	8002492 <USB_EPStartXfer+0x5e>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8002570:	f3c3 024f 	ubfx	r2, r3, #1, #16
 8002574:	07dc      	lsls	r4, r3, #31
 8002576:	bf44      	itt	mi
 8002578:	3201      	addmi	r2, #1
 800257a:	b292      	uxthmi	r2, r2
 800257c:	0292      	lsls	r2, r2, #10
 800257e:	b292      	uxth	r2, r2
 8002580:	f840 2011 	str.w	r2, [r0, r1, lsl #1]
 8002584:	e7e8      	b.n	8002558 <USB_EPStartXfer+0x124>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8002586:	b9b9      	cbnz	r1, 80025b8 <USB_EPStartXfer+0x184>
 8002588:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 800258c:	2b3e      	cmp	r3, #62	; 0x3e
 800258e:	b289      	uxth	r1, r1
 8002590:	f101 0102 	add.w	r1, r1, #2
 8002594:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8002598:	f505 6480 	add.w	r4, r5, #1024	; 0x400
 800259c:	d928      	bls.n	80025f0 <USB_EPStartXfer+0x1bc>
 800259e:	f3c3 104f 	ubfx	r0, r3, #5, #16
 80025a2:	06da      	lsls	r2, r3, #27
 80025a4:	bf04      	itt	eq
 80025a6:	f100 32ff 	addeq.w	r2, r0, #4294967295
 80025aa:	b290      	uxtheq	r0, r2
 80025ac:	4a20      	ldr	r2, [pc, #128]	; (8002630 <USB_EPStartXfer+0x1fc>)
 80025ae:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 80025b2:	b292      	uxth	r2, r2
 80025b4:	f844 2011 	str.w	r2, [r4, r1, lsl #1]
 80025b8:	7872      	ldrb	r2, [r6, #1]
 80025ba:	7831      	ldrb	r1, [r6, #0]
 80025bc:	bb5a      	cbnz	r2, 8002616 <USB_EPStartXfer+0x1e2>
 80025be:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 80025c2:	2b3e      	cmp	r3, #62	; 0x3e
 80025c4:	b292      	uxth	r2, r2
 80025c6:	f102 0206 	add.w	r2, r2, #6
 80025ca:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80025ce:	f505 6080 	add.w	r0, r5, #1024	; 0x400
 80025d2:	d915      	bls.n	8002600 <USB_EPStartXfer+0x1cc>
 80025d4:	f3c3 114f 	ubfx	r1, r3, #5, #16
 80025d8:	06dc      	lsls	r4, r3, #27
 80025da:	bf04      	itt	eq
 80025dc:	f101 33ff 	addeq.w	r3, r1, #4294967295
 80025e0:	b299      	uxtheq	r1, r3
 80025e2:	4b13      	ldr	r3, [pc, #76]	; (8002630 <USB_EPStartXfer+0x1fc>)
 80025e4:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 80025e8:	b29b      	uxth	r3, r3
 80025ea:	f840 3012 	str.w	r3, [r0, r2, lsl #1]
 80025ee:	e7b3      	b.n	8002558 <USB_EPStartXfer+0x124>
 80025f0:	f3c3 024f 	ubfx	r2, r3, #1, #16
 80025f4:	07d8      	lsls	r0, r3, #31
 80025f6:	bf44      	itt	mi
 80025f8:	3201      	addmi	r2, #1
 80025fa:	b292      	uxthmi	r2, r2
 80025fc:	0292      	lsls	r2, r2, #10
 80025fe:	e7d8      	b.n	80025b2 <USB_EPStartXfer+0x17e>
 8002600:	f3c3 014f 	ubfx	r1, r3, #1, #16
 8002604:	07db      	lsls	r3, r3, #31
 8002606:	bf44      	itt	mi
 8002608:	3101      	addmi	r1, #1
 800260a:	b289      	uxthmi	r1, r1
 800260c:	0289      	lsls	r1, r1, #10
 800260e:	b289      	uxth	r1, r1
 8002610:	f840 1012 	str.w	r1, [r0, r2, lsl #1]
 8002614:	e7a0      	b.n	8002558 <USB_EPStartXfer+0x124>
 8002616:	2a01      	cmp	r2, #1
 8002618:	d19e      	bne.n	8002558 <USB_EPStartXfer+0x124>
 800261a:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800261e:	b292      	uxth	r2, r2
 8002620:	3202      	adds	r2, #2
 8002622:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8002626:	eb05 0242 	add.w	r2, r5, r2, lsl #1
 800262a:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
 800262e:	e793      	b.n	8002558 <USB_EPStartXfer+0x124>
 8002630:	ffff8000 	.word	0xffff8000

08002634 <USB_ReadPMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002634:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
  uint32_t index = 0;
  uint32_t *pdwVal = NULL;
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (index = nbytes; index != 0; index--)
 8002636:	2400      	movs	r4, #0
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8002638:	3301      	adds	r3, #1
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800263a:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 800263e:	105b      	asrs	r3, r3, #1
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002640:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 8002644:	42a3      	cmp	r3, r4
 8002646:	d100      	bne.n	800264a <USB_ReadPMA+0x16>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
    pbUsrBuf++;
  }
}
 8002648:	bd10      	pop	{r4, pc}
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 800264a:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 800264e:	f821 0014 	strh.w	r0, [r1, r4, lsl #1]
 8002652:	3401      	adds	r4, #1
 8002654:	e7f6      	b.n	8002644 <USB_ReadPMA+0x10>

08002656 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002656:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 800265a:	b11b      	cbz	r3, 8002664 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 800265c:	2000      	movs	r0, #0
 800265e:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8002662:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8002664:	2002      	movs	r0, #2
  }
}
 8002666:	4770      	bx	lr

08002668 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8002668:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{ 
 800266c:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800266e:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8002672:	b15b      	cbz	r3, 800268c <USBD_CDC_EP0_RxReady+0x24>
 8002674:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8002678:	28ff      	cmp	r0, #255	; 0xff
 800267a:	d007      	beq.n	800268c <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8002682:	4621      	mov	r1, r4
 8002684:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8002686:	23ff      	movs	r3, #255	; 0xff
 8002688:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 800268c:	2000      	movs	r0, #0
 800268e:	bd10      	pop	{r4, pc}

08002690 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8002690:	2343      	movs	r3, #67	; 0x43
 8002692:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8002694:	4800      	ldr	r0, [pc, #0]	; (8002698 <USBD_CDC_GetFSCfgDesc+0x8>)
 8002696:	4770      	bx	lr
 8002698:	20000040 	.word	0x20000040

0800269c <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800269c:	2343      	movs	r3, #67	; 0x43
 800269e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 80026a0:	4800      	ldr	r0, [pc, #0]	; (80026a4 <USBD_CDC_GetHSCfgDesc+0x8>)
 80026a2:	4770      	bx	lr
 80026a4:	20000084 	.word	0x20000084

080026a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80026a8:	2343      	movs	r3, #67	; 0x43
 80026aa:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80026ac:	4800      	ldr	r0, [pc, #0]	; (80026b0 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80026ae:	4770      	bx	lr
 80026b0:	200000d4 	.word	0x200000d4

080026b4 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80026b4:	230a      	movs	r3, #10
 80026b6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80026b8:	4800      	ldr	r0, [pc, #0]	; (80026bc <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80026ba:	4770      	bx	lr
 80026bc:	200000c8 	.word	0x200000c8

080026c0 <USBD_CDC_DataOut>:
{      
 80026c0:	b538      	push	{r3, r4, r5, lr}
 80026c2:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80026c4:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80026c8:	f001 f812 	bl	80036f0 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 80026cc:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80026d0:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 80026d4:	b14b      	cbz	r3, 80026ea <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80026d6:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 80026da:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80026de:	68db      	ldr	r3, [r3, #12]
 80026e0:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 80026e4:	4798      	blx	r3
    return USBD_OK;
 80026e6:	2000      	movs	r0, #0
 80026e8:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 80026ea:	2002      	movs	r0, #2
}
 80026ec:	bd38      	pop	{r3, r4, r5, pc}
	...

080026f0 <USBD_CDC_Setup>:
{
 80026f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80026f2:	780f      	ldrb	r7, [r1, #0]
{
 80026f4:	4606      	mov	r6, r0
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80026f6:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 80026fa:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80026fc:	d023      	beq.n	8002746 <USBD_CDC_Setup+0x56>
 80026fe:	2b20      	cmp	r3, #32
 8002700:	d119      	bne.n	8002736 <USBD_CDC_Setup+0x46>
    if (req->wLength)
 8002702:	88ca      	ldrh	r2, [r1, #6]
 8002704:	784b      	ldrb	r3, [r1, #1]
 8002706:	b1c2      	cbz	r2, 800273a <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 8002708:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800270a:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 800270e:	d50b      	bpl.n	8002728 <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8002710:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8002714:	4618      	mov	r0, r3
 8002716:	688f      	ldr	r7, [r1, #8]
 8002718:	4629      	mov	r1, r5
 800271a:	47b8      	blx	r7
          USBD_CtlSendData (pdev, 
 800271c:	4629      	mov	r1, r5
 800271e:	4630      	mov	r0, r6
 8002720:	88e2      	ldrh	r2, [r4, #6]
      USBD_CtlSendData (pdev,
 8002722:	f000 fb72 	bl	8002e0a <USBD_CtlSendData>
      break;
 8002726:	e006      	b.n	8002736 <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 8002728:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 800272c:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, 
 8002730:	4629      	mov	r1, r5
 8002732:	f000 fb7f 	bl	8002e34 <USBD_CtlPrepareRx>
}
 8002736:	2000      	movs	r0, #0
 8002738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800273a:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 800273e:	6884      	ldr	r4, [r0, #8]
 8002740:	4618      	mov	r0, r3
 8002742:	47a0      	blx	r4
 8002744:	e7f7      	b.n	8002736 <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 8002746:	784b      	ldrb	r3, [r1, #1]
 8002748:	2b0a      	cmp	r3, #10
 800274a:	d1f4      	bne.n	8002736 <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 800274c:	2201      	movs	r2, #1
 800274e:	4901      	ldr	r1, [pc, #4]	; (8002754 <USBD_CDC_Setup+0x64>)
 8002750:	e7e7      	b.n	8002722 <USBD_CDC_Setup+0x32>
 8002752:	bf00      	nop
 8002754:	20000198 	.word	0x20000198

08002758 <USBD_CDC_DeInit>:
{
 8002758:	b510      	push	{r4, lr}
 800275a:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 800275c:	2181      	movs	r1, #129	; 0x81
 800275e:	f000 ff63 	bl	8003628 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8002762:	2101      	movs	r1, #1
 8002764:	4620      	mov	r0, r4
 8002766:	f000 ff5f 	bl	8003628 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800276a:	2182      	movs	r1, #130	; 0x82
 800276c:	4620      	mov	r0, r4
 800276e:	f000 ff5b 	bl	8003628 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 8002772:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8002776:	b153      	cbz	r3, 800278e <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8002778:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8002780:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8002784:	f000 ffbe 	bl	8003704 <USBD_static_free>
    pdev->pClassData = NULL;
 8002788:	2300      	movs	r3, #0
 800278a:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 800278e:	2000      	movs	r0, #0
 8002790:	bd10      	pop	{r4, pc}

08002792 <USBD_CDC_Init>:
{
 8002792:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002794:	7c03      	ldrb	r3, [r0, #16]
{
 8002796:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002798:	bb7b      	cbnz	r3, 80027fa <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 800279a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800279e:	2202      	movs	r2, #2
 80027a0:	2181      	movs	r1, #129	; 0x81
 80027a2:	f000 ff31 	bl	8003608 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 80027a6:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 80027aa:	2202      	movs	r2, #2
 80027ac:	2101      	movs	r1, #1
 80027ae:	4620      	mov	r0, r4
 80027b0:	f000 ff2a 	bl	8003608 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 80027b4:	2308      	movs	r3, #8
 80027b6:	2203      	movs	r2, #3
 80027b8:	2182      	movs	r1, #130	; 0x82
 80027ba:	4620      	mov	r0, r4
 80027bc:	f000 ff24 	bl	8003608 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 80027c0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80027c4:	f000 ff9a 	bl	80036fc <USBD_static_malloc>
 80027c8:	4606      	mov	r6, r0
 80027ca:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 80027ce:	b320      	cbz	r0, 800281a <USBD_CDC_Init+0x88>
    hcdc->TxState =0;
 80027d0:	2500      	movs	r5, #0
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80027d2:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80027da:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 80027dc:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 80027e0:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80027e4:	b987      	cbnz	r7, 8002808 <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 80027e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80027ea:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80027ee:	2101      	movs	r1, #1
 80027f0:	4620      	mov	r0, r4
 80027f2:	f000 ff6f 	bl	80036d4 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80027f6:	4638      	mov	r0, r7
 80027f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 80027fa:	2340      	movs	r3, #64	; 0x40
 80027fc:	2202      	movs	r2, #2
 80027fe:	2181      	movs	r1, #129	; 0x81
 8002800:	f000 ff02 	bl	8003608 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8002804:	2340      	movs	r3, #64	; 0x40
 8002806:	e7d0      	b.n	80027aa <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 8002808:	2340      	movs	r3, #64	; 0x40
 800280a:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 800280e:	2101      	movs	r1, #1
 8002810:	4620      	mov	r0, r4
 8002812:	f000 ff5f 	bl	80036d4 <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 8002816:	4628      	mov	r0, r5
 8002818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1; 
 800281a:	2001      	movs	r0, #1
}
 800281c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800281e <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 800281e:	b119      	cbz	r1, 8002828 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8002820:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 8002824:	2000      	movs	r0, #0
 8002826:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8002828:	2002      	movs	r0, #2
  }
  
  return ret;
}
 800282a:	4770      	bx	lr

0800282c <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800282c:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8002830:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 8002832:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 8002836:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 800283a:	4770      	bx	lr

0800283c <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 800283c:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8002840:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 8002842:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 8002846:	4770      	bx	lr

08002848 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002848:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 800284c:	b510      	push	{r4, lr}
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800284e:	b162      	cbz	r2, 800286a <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002850:	7c04      	ldrb	r4, [r0, #16]
 8002852:	b944      	cbnz	r4, 8002866 <USBD_CDC_ReceivePacket+0x1e>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8002854:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8002858:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 800285c:	2101      	movs	r1, #1
 800285e:	f000 ff39 	bl	80036d4 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8002862:	2000      	movs	r0, #0
 8002864:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8002866:	2340      	movs	r3, #64	; 0x40
 8002868:	e7f6      	b.n	8002858 <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 800286a:	2002      	movs	r0, #2
  }
}
 800286c:	bd10      	pop	{r4, pc}

0800286e <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800286e:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8002870:	b180      	cbz	r0, 8002894 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8002872:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002876:	b113      	cbz	r3, 800287e <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8002878:	2300      	movs	r3, #0
 800287a:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800287e:	b109      	cbz	r1, 8002884 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8002880:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8002884:	2301      	movs	r3, #1
  pdev->id = id;
 8002886:	7002      	strb	r2, [r0, #0]
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8002888:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800288c:	f000 fe6e 	bl	800356c <USBD_LL_Init>
  
  return USBD_OK; 
 8002890:	2000      	movs	r0, #0
 8002892:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 8002894:	2002      	movs	r0, #2
}
 8002896:	bd08      	pop	{r3, pc}

08002898 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8002898:	b119      	cbz	r1, 80028a2 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800289a:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 800289e:	2000      	movs	r0, #0
 80028a0:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 80028a2:	2002      	movs	r0, #2
  }
  
  return status;
}
 80028a4:	4770      	bx	lr

080028a6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80028a6:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80028a8:	f000 fea0 	bl	80035ec <USBD_LL_Start>
  
  return USBD_OK;  
}
 80028ac:	2000      	movs	r0, #0
 80028ae:	bd08      	pop	{r3, pc}

080028b0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80028b0:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 80028b2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80028b6:	b90b      	cbnz	r3, 80028bc <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80028b8:	2002      	movs	r0, #2
 80028ba:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4798      	blx	r3
 80028c0:	2800      	cmp	r0, #0
 80028c2:	d1f9      	bne.n	80028b8 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 80028c4:	bd08      	pop	{r3, pc}

080028c6 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80028c6:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 80028c8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	4798      	blx	r3
  return USBD_OK;
}
 80028d0:	2000      	movs	r0, #0
 80028d2:	bd08      	pop	{r3, pc}

080028d4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80028d4:	b538      	push	{r3, r4, r5, lr}

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80028d6:	f500 7502 	add.w	r5, r0, #520	; 0x208
{
 80028da:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80028dc:	4628      	mov	r0, r5
 80028de:	f000 fa64 	bl	8002daa <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80028e2:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 80028e4:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 80028e8:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 80028ec:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 80028f0:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 80028f4:	f001 031f 	and.w	r3, r1, #31
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d00e      	beq.n	800291a <USBD_LL_SetupStage+0x46>
 80028fc:	d307      	bcc.n	800290e <USBD_LL_SetupStage+0x3a>
 80028fe:	2b02      	cmp	r3, #2
 8002900:	d010      	beq.n	8002924 <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8002902:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8002906:	4620      	mov	r0, r4
 8002908:	f000 fe9c 	bl	8003644 <USBD_LL_StallEP>
    break;
 800290c:	e003      	b.n	8002916 <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 800290e:	4629      	mov	r1, r5
 8002910:	4620      	mov	r0, r4
 8002912:	f000 f8d5 	bl	8002ac0 <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8002916:	2000      	movs	r0, #0
 8002918:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 800291a:	4629      	mov	r1, r5
 800291c:	4620      	mov	r0, r4
 800291e:	f000 f9c9 	bl	8002cb4 <USBD_StdItfReq>
    break;
 8002922:	e7f8      	b.n	8002916 <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 8002924:	4629      	mov	r1, r5
 8002926:	4620      	mov	r0, r4
 8002928:	f000 f9dc 	bl	8002ce4 <USBD_StdEPReq>
    break;
 800292c:	e7f3      	b.n	8002916 <USBD_LL_SetupStage+0x42>

0800292e <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 800292e:	b538      	push	{r3, r4, r5, lr}
 8002930:	4604      	mov	r4, r0
 8002932:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8002934:	bb11      	cbnz	r1, 800297c <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8002936:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 800293a:	2b03      	cmp	r3, #3
 800293c:	d10f      	bne.n	800295e <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 800293e:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 8002942:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8002946:	4293      	cmp	r3, r2
 8002948:	d90b      	bls.n	8002962 <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 800294a:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 800294c:	429a      	cmp	r2, r3
 800294e:	bf28      	it	cs
 8002950:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 8002952:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 8002956:	b292      	uxth	r2, r2
 8002958:	4629      	mov	r1, r5
 800295a:	f000 fa7a 	bl	8002e52 <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 800295e:	2000      	movs	r0, #0
 8002960:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8002962:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002966:	691b      	ldr	r3, [r3, #16]
 8002968:	b123      	cbz	r3, 8002974 <USBD_LL_DataOutStage+0x46>
 800296a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800296e:	2a03      	cmp	r2, #3
 8002970:	d100      	bne.n	8002974 <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 8002972:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8002974:	4620      	mov	r0, r4
 8002976:	f000 fa74 	bl	8002e62 <USBD_CtlSendStatus>
 800297a:	e7f0      	b.n	800295e <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 800297c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d0eb      	beq.n	800295e <USBD_LL_DataOutStage+0x30>
 8002986:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800298a:	2a03      	cmp	r2, #3
 800298c:	d1e7      	bne.n	800295e <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 800298e:	4798      	blx	r3
 8002990:	e7e5      	b.n	800295e <USBD_LL_DataOutStage+0x30>

08002992 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8002992:	b570      	push	{r4, r5, r6, lr}
 8002994:	4613      	mov	r3, r2
 8002996:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8002998:	460e      	mov	r6, r1
 800299a:	2900      	cmp	r1, #0
 800299c:	d13d      	bne.n	8002a1a <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800299e:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 80029a2:	2a02      	cmp	r2, #2
 80029a4:	d10f      	bne.n	80029c6 <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 80029a6:	69c5      	ldr	r5, [r0, #28]
 80029a8:	6a02      	ldr	r2, [r0, #32]
 80029aa:	4295      	cmp	r5, r2
 80029ac:	d914      	bls.n	80029d8 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 80029ae:	1aaa      	subs	r2, r5, r2
 80029b0:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 80029b2:	4619      	mov	r1, r3
 80029b4:	b292      	uxth	r2, r2
 80029b6:	f000 fa35 	bl	8002e24 <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80029ba:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80029bc:	461a      	mov	r2, r3
 80029be:	4619      	mov	r1, r3
 80029c0:	4620      	mov	r0, r4
 80029c2:	f000 fe87 	bl	80036d4 <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 80029c6:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d102      	bne.n	80029d4 <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 80029ce:	2300      	movs	r3, #0
 80029d0:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 80029d4:	2000      	movs	r0, #0
 80029d6:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 80029d8:	6983      	ldr	r3, [r0, #24]
 80029da:	fbb3 f5f2 	udiv	r5, r3, r2
 80029de:	fb02 3515 	mls	r5, r2, r5, r3
 80029e2:	b965      	cbnz	r5, 80029fe <USBD_LL_DataInStage+0x6c>
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d80a      	bhi.n	80029fe <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 80029e8:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d206      	bcs.n	80029fe <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80029f0:	462a      	mov	r2, r5
 80029f2:	f000 fa17 	bl	8002e24 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 80029f6:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 80029fa:	462b      	mov	r3, r5
 80029fc:	e7de      	b.n	80029bc <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80029fe:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	b12b      	cbz	r3, 8002a12 <USBD_LL_DataInStage+0x80>
 8002a06:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8002a0a:	2a03      	cmp	r2, #3
 8002a0c:	d101      	bne.n	8002a12 <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 8002a0e:	4620      	mov	r0, r4
 8002a10:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 8002a12:	4620      	mov	r0, r4
 8002a14:	f000 fa30 	bl	8002e78 <USBD_CtlReceiveStatus>
 8002a18:	e7d5      	b.n	80029c6 <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8002a1a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d0d7      	beq.n	80029d4 <USBD_LL_DataInStage+0x42>
 8002a24:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002a28:	2a03      	cmp	r2, #3
 8002a2a:	d1d3      	bne.n	80029d4 <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 8002a2c:	4798      	blx	r3
 8002a2e:	e7d1      	b.n	80029d4 <USBD_LL_DataInStage+0x42>

08002a30 <USBD_LL_Reset>:
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8002a30:	2200      	movs	r2, #0
{
 8002a32:	b538      	push	{r3, r4, r5, lr}
 8002a34:	4604      	mov	r4, r0
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002a36:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 8002a38:	4611      	mov	r1, r2
 8002a3a:	2340      	movs	r3, #64	; 0x40
 8002a3c:	f000 fde4 	bl	8003608 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8002a40:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002a42:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 8002a46:	2200      	movs	r2, #0
 8002a48:	2180      	movs	r1, #128	; 0x80
 8002a4a:	4620      	mov	r0, r4
 8002a4c:	f000 fddc 	bl	8003608 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8002a50:	2301      	movs	r3, #1
 8002a52:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8002a56:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8002a5a:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 8002a5c:	b12b      	cbz	r3, 8002a6a <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8002a5e:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002a62:	7921      	ldrb	r1, [r4, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	4620      	mov	r0, r4
 8002a68:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	bd38      	pop	{r3, r4, r5, pc}

08002a6e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8002a6e:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8002a70:	2000      	movs	r0, #0
 8002a72:	4770      	bx	lr

08002a74 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8002a74:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002a78:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8002a7c:	2304      	movs	r3, #4
 8002a7e:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8002a82:	2000      	movs	r0, #0
 8002a84:	4770      	bx	lr

08002a86 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8002a86:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8002a8a:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8002a8e:	2000      	movs	r0, #0
 8002a90:	4770      	bx	lr

08002a92 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8002a92:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8002a94:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002a98:	2a03      	cmp	r2, #3
 8002a9a:	d104      	bne.n	8002aa6 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8002a9c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	b103      	cbz	r3, 8002aa6 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8002aa4:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8002aa6:	2000      	movs	r0, #0
 8002aa8:	bd08      	pop	{r3, pc}

08002aaa <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 8002aaa:	b510      	push	{r4, lr}
 8002aac:	4604      	mov	r4, r0
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 8002aae:	2180      	movs	r1, #128	; 0x80
 8002ab0:	f000 fdc8 	bl	8003644 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8002ab4:	4620      	mov	r0, r4
}
 8002ab6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 8002aba:	2100      	movs	r1, #0
 8002abc:	f000 bdc2 	b.w	8003644 <USBD_LL_StallEP>

08002ac0 <USBD_StdDevReq>:
{
 8002ac0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 8002ac2:	784b      	ldrb	r3, [r1, #1]
{
 8002ac4:	4604      	mov	r4, r0
 8002ac6:	460d      	mov	r5, r1
  switch (req->bRequest) 
 8002ac8:	2b09      	cmp	r3, #9
 8002aca:	d879      	bhi.n	8002bc0 <USBD_StdDevReq+0x100>
 8002acc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002ad0:	00e500c9 	.word	0x00e500c9
 8002ad4:	00d90078 	.word	0x00d90078
 8002ad8:	006d0078 	.word	0x006d0078
 8002adc:	0078000a 	.word	0x0078000a
 8002ae0:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 8002ae4:	884b      	ldrh	r3, [r1, #2]
 8002ae6:	0a1a      	lsrs	r2, r3, #8
 8002ae8:	3a01      	subs	r2, #1
 8002aea:	2a06      	cmp	r2, #6
 8002aec:	d868      	bhi.n	8002bc0 <USBD_StdDevReq+0x100>
 8002aee:	e8df f002 	tbb	[pc, r2]
 8002af2:	1c04      	.short	0x1c04
 8002af4:	49676729 	.word	0x49676729
 8002af8:	52          	.byte	0x52
 8002af9:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8002afa:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002afe:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8002b00:	f10d 0106 	add.w	r1, sp, #6
 8002b04:	7c20      	ldrb	r0, [r4, #16]
 8002b06:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8002b08:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8002b0c:	2a00      	cmp	r2, #0
 8002b0e:	d067      	beq.n	8002be0 <USBD_StdDevReq+0x120>
 8002b10:	88eb      	ldrh	r3, [r5, #6]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d064      	beq.n	8002be0 <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 8002b16:	429a      	cmp	r2, r3
 8002b18:	bf28      	it	cs
 8002b1a:	461a      	movcs	r2, r3
    USBD_CtlSendData (pdev, 
 8002b1c:	4601      	mov	r1, r0
    len = MIN(len , req->wLength);
 8002b1e:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 8002b22:	4620      	mov	r0, r4
 8002b24:	f000 f971 	bl	8002e0a <USBD_CtlSendData>
 8002b28:	e05a      	b.n	8002be0 <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8002b2a:	7c02      	ldrb	r2, [r0, #16]
 8002b2c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002b30:	b932      	cbnz	r2, 8002b40 <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8002b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8002b34:	f10d 0006 	add.w	r0, sp, #6
 8002b38:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8002b3a:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8002b3c:	7043      	strb	r3, [r0, #1]
 8002b3e:	e7e3      	b.n	8002b08 <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8002b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b42:	e7f7      	b.n	8002b34 <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 8002b44:	b2db      	uxtb	r3, r3
 8002b46:	2b05      	cmp	r3, #5
 8002b48:	d83a      	bhi.n	8002bc0 <USBD_StdDevReq+0x100>
 8002b4a:	e8df f003 	tbb	[pc, r3]
 8002b4e:	0703      	.short	0x0703
 8002b50:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8002b54:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	e7d1      	b.n	8002b00 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8002b5c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	e7cd      	b.n	8002b00 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8002b64:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	e7c9      	b.n	8002b00 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8002b6c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002b70:	691b      	ldr	r3, [r3, #16]
 8002b72:	e7c5      	b.n	8002b00 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8002b74:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	e7c1      	b.n	8002b00 <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8002b7c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	e7bd      	b.n	8002b00 <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8002b84:	7c03      	ldrb	r3, [r0, #16]
 8002b86:	b9db      	cbnz	r3, 8002bc0 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8002b88:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002b8c:	f10d 0006 	add.w	r0, sp, #6
 8002b90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b92:	4798      	blx	r3
 8002b94:	e7b8      	b.n	8002b08 <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8002b96:	7c03      	ldrb	r3, [r0, #16]
 8002b98:	b993      	cbnz	r3, 8002bc0 <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8002b9a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002b9e:	f10d 0006 	add.w	r0, sp, #6
 8002ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba4:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8002ba6:	2307      	movs	r3, #7
 8002ba8:	e7c8      	b.n	8002b3c <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8002baa:	888b      	ldrh	r3, [r1, #4]
 8002bac:	b943      	cbnz	r3, 8002bc0 <USBD_StdDevReq+0x100>
 8002bae:	88cb      	ldrh	r3, [r1, #6]
 8002bb0:	b933      	cbnz	r3, 8002bc0 <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002bb2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8002bb6:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002bb8:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8002bba:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002bbe:	d103      	bne.n	8002bc8 <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 8002bc0:	4620      	mov	r0, r4
 8002bc2:	f7ff ff72 	bl	8002aaa <USBD_CtlError.constprop.0>
    break;
 8002bc6:	e00b      	b.n	8002be0 <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 8002bc8:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8002bcc:	4629      	mov	r1, r5
 8002bce:	f000 fd65 	bl	800369c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8002bd2:	4620      	mov	r0, r4
 8002bd4:	f000 f945 	bl	8002e62 <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 8002bd8:	b12d      	cbz	r5, 8002be6 <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8002bda:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8002bdc:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 8002be0:	2000      	movs	r0, #0
 8002be2:	b003      	add	sp, #12
 8002be4:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8002be6:	2301      	movs	r3, #1
 8002be8:	e7f8      	b.n	8002bdc <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 8002bea:	7889      	ldrb	r1, [r1, #2]
 8002bec:	4d30      	ldr	r5, [pc, #192]	; (8002cb0 <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8002bee:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 8002bf0:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8002bf2:	d8e5      	bhi.n	8002bc0 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 8002bf4:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	d00c      	beq.n	8002c16 <USBD_StdDevReq+0x156>
 8002bfc:	2b03      	cmp	r3, #3
 8002bfe:	d1df      	bne.n	8002bc0 <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 8002c00:	b9b1      	cbnz	r1, 8002c30 <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8002c02:	2302      	movs	r3, #2
        pdev->dev_config = cfgidx;          
 8002c04:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8002c06:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        USBD_ClrClassConfig(pdev , cfgidx);
 8002c0a:	f7ff fe5c 	bl	80028c6 <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 8002c0e:	4620      	mov	r0, r4
 8002c10:	f000 f927 	bl	8002e62 <USBD_CtlSendStatus>
 8002c14:	e7e4      	b.n	8002be0 <USBD_StdDevReq+0x120>
      if (cfgidx) 
 8002c16:	2900      	cmp	r1, #0
 8002c18:	d0f9      	beq.n	8002c0e <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 8002c1a:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8002c1c:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 8002c1e:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8002c20:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8002c24:	4620      	mov	r0, r4
 8002c26:	f7ff fe43 	bl	80028b0 <USBD_SetClassConfig>
 8002c2a:	2802      	cmp	r0, #2
 8002c2c:	d1ef      	bne.n	8002c0e <USBD_StdDevReq+0x14e>
 8002c2e:	e7c7      	b.n	8002bc0 <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 8002c30:	6841      	ldr	r1, [r0, #4]
 8002c32:	2901      	cmp	r1, #1
 8002c34:	d0eb      	beq.n	8002c0e <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8002c36:	b2c9      	uxtb	r1, r1
 8002c38:	f7ff fe45 	bl	80028c6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8002c3c:	7829      	ldrb	r1, [r5, #0]
 8002c3e:	6061      	str	r1, [r4, #4]
 8002c40:	e7f0      	b.n	8002c24 <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 8002c42:	88ca      	ldrh	r2, [r1, #6]
 8002c44:	2a01      	cmp	r2, #1
 8002c46:	d1bb      	bne.n	8002bc0 <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 8002c48:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d003      	beq.n	8002c58 <USBD_StdDevReq+0x198>
 8002c50:	2b03      	cmp	r3, #3
 8002c52:	d1b5      	bne.n	8002bc0 <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 8002c54:	1d01      	adds	r1, r0, #4
 8002c56:	e764      	b.n	8002b22 <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 8002c58:	4601      	mov	r1, r0
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	f841 3f08 	str.w	r3, [r1, #8]!
 8002c60:	e75f      	b.n	8002b22 <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 8002c62:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002c66:	3b02      	subs	r3, #2
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d8a9      	bhi.n	8002bc0 <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 8002c70:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8002c74:	b10b      	cbz	r3, 8002c7a <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8002c76:	2303      	movs	r3, #3
 8002c78:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 8002c7a:	2202      	movs	r2, #2
 8002c7c:	f104 010c 	add.w	r1, r4, #12
 8002c80:	e74f      	b.n	8002b22 <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8002c82:	884b      	ldrh	r3, [r1, #2]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d1ab      	bne.n	8002be0 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8002c88:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8002c8c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002c90:	4629      	mov	r1, r5
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	4620      	mov	r0, r4
 8002c96:	4798      	blx	r3
 8002c98:	e7b9      	b.n	8002c0e <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 8002c9a:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002c9e:	3b02      	subs	r3, #2
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d88d      	bhi.n	8002bc0 <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8002ca4:	884b      	ldrh	r3, [r1, #2]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d19a      	bne.n	8002be0 <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8002caa:	2300      	movs	r3, #0
 8002cac:	e7ec      	b.n	8002c88 <USBD_StdDevReq+0x1c8>
 8002cae:	bf00      	nop
 8002cb0:	20000199 	.word	0x20000199

08002cb4 <USBD_StdItfReq>:
{
 8002cb4:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 8002cb6:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
 8002cba:	4604      	mov	r4, r0
  switch (pdev->dev_state) 
 8002cbc:	2b03      	cmp	r3, #3
{
 8002cbe:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 8002cc0:	d10d      	bne.n	8002cde <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8002cc2:	790b      	ldrb	r3, [r1, #4]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d80a      	bhi.n	8002cde <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 8002cc8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 8002cd0:	88eb      	ldrh	r3, [r5, #6]
 8002cd2:	b913      	cbnz	r3, 8002cda <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 8002cd4:	4620      	mov	r0, r4
 8002cd6:	f000 f8c4 	bl	8002e62 <USBD_CtlSendStatus>
}
 8002cda:	2000      	movs	r0, #0
 8002cdc:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 8002cde:	f7ff fee4 	bl	8002aaa <USBD_CtlError.constprop.0>
    break;
 8002ce2:	e7fa      	b.n	8002cda <USBD_StdItfReq+0x26>

08002ce4 <USBD_StdEPReq>:
{
 8002ce4:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 8002ce6:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 8002ce8:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 8002cea:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8002cee:	2a20      	cmp	r2, #32
{
 8002cf0:	4604      	mov	r4, r0
 8002cf2:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 8002cf4:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 8002cf6:	d105      	bne.n	8002d04 <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 8002cf8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	4798      	blx	r3
}
 8002d00:	2000      	movs	r0, #0
 8002d02:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8002d04:	784a      	ldrb	r2, [r1, #1]
 8002d06:	2a01      	cmp	r2, #1
 8002d08:	d01c      	beq.n	8002d44 <USBD_StdEPReq+0x60>
 8002d0a:	d32a      	bcc.n	8002d62 <USBD_StdEPReq+0x7e>
 8002d0c:	2a03      	cmp	r2, #3
 8002d0e:	d1f7      	bne.n	8002d00 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8002d10:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002d14:	2a02      	cmp	r2, #2
 8002d16:	d040      	beq.n	8002d9a <USBD_StdEPReq+0xb6>
 8002d18:	2a03      	cmp	r2, #3
 8002d1a:	d002      	beq.n	8002d22 <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8002d1c:	f7ff fec5 	bl	8002aaa <USBD_CtlError.constprop.0>
      break;
 8002d20:	e7ee      	b.n	8002d00 <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002d22:	884a      	ldrh	r2, [r1, #2]
 8002d24:	b922      	cbnz	r2, 8002d30 <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8002d26:	065e      	lsls	r6, r3, #25
 8002d28:	d002      	beq.n	8002d30 <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	f000 fc8a 	bl	8003644 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 8002d30:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002d34:	4629      	mov	r1, r5
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	4620      	mov	r0, r4
 8002d3a:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8002d3c:	4620      	mov	r0, r4
 8002d3e:	f000 f890 	bl	8002e62 <USBD_CtlSendStatus>
 8002d42:	e7dd      	b.n	8002d00 <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8002d44:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002d48:	2a02      	cmp	r2, #2
 8002d4a:	d026      	beq.n	8002d9a <USBD_StdEPReq+0xb6>
 8002d4c:	2a03      	cmp	r2, #3
 8002d4e:	d1e5      	bne.n	8002d1c <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8002d50:	884a      	ldrh	r2, [r1, #2]
 8002d52:	2a00      	cmp	r2, #0
 8002d54:	d1d4      	bne.n	8002d00 <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 8002d56:	0659      	lsls	r1, r3, #25
 8002d58:	d0f0      	beq.n	8002d3c <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	f000 fc80 	bl	8003660 <USBD_LL_ClearStallEP>
 8002d60:	e7e6      	b.n	8002d30 <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 8002d62:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002d66:	2a02      	cmp	r2, #2
 8002d68:	d017      	beq.n	8002d9a <USBD_StdEPReq+0xb6>
 8002d6a:	2a03      	cmp	r2, #3
 8002d6c:	d1d6      	bne.n	8002d1c <USBD_StdEPReq+0x38>
 8002d6e:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8002d72:	f016 0f80 	tst.w	r6, #128	; 0x80
 8002d76:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8002d7a:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8002d7c:	bf14      	ite	ne
 8002d7e:	3514      	addne	r5, #20
 8002d80:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8002d84:	f000 fc7a 	bl	800367c <USBD_LL_IsStallEP>
 8002d88:	b168      	cbz	r0, 8002da6 <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 8002d8e:	2202      	movs	r2, #2
 8002d90:	4629      	mov	r1, r5
 8002d92:	4620      	mov	r0, r4
 8002d94:	f000 f839 	bl	8002e0a <USBD_CtlSendData>
      break;
 8002d98:	e7b2      	b.n	8002d00 <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8002d9a:	065a      	lsls	r2, r3, #25
 8002d9c:	d0b0      	beq.n	8002d00 <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 8002d9e:	4619      	mov	r1, r3
 8002da0:	f000 fc50 	bl	8003644 <USBD_LL_StallEP>
 8002da4:	e7ac      	b.n	8002d00 <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 8002da6:	6028      	str	r0, [r5, #0]
 8002da8:	e7f1      	b.n	8002d8e <USBD_StdEPReq+0xaa>

08002daa <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 8002daa:	780b      	ldrb	r3, [r1, #0]
 8002dac:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8002dae:	784b      	ldrb	r3, [r1, #1]
 8002db0:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8002db2:	78ca      	ldrb	r2, [r1, #3]
 8002db4:	788b      	ldrb	r3, [r1, #2]
 8002db6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002dba:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8002dbc:	794a      	ldrb	r2, [r1, #5]
 8002dbe:	790b      	ldrb	r3, [r1, #4]
 8002dc0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002dc4:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8002dc6:	79ca      	ldrb	r2, [r1, #7]
 8002dc8:	798b      	ldrb	r3, [r1, #6]
 8002dca:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002dce:	80c3      	strh	r3, [r0, #6]
 8002dd0:	4770      	bx	lr

08002dd2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8002dd2:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8002dd4:	b188      	cbz	r0, 8002dfa <USBD_GetString+0x28>
 8002dd6:	4605      	mov	r5, r0
 8002dd8:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8002dda:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	2c00      	cmp	r4, #0
 8002de2:	d1f9      	bne.n	8002dd8 <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8002de4:	005b      	lsls	r3, r3, #1
 8002de6:	3302      	adds	r3, #2
 8002de8:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8002dea:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8002dec:	2303      	movs	r3, #3
 8002dee:	704b      	strb	r3, [r1, #1]
 8002df0:	2302      	movs	r3, #2
 8002df2:	3801      	subs	r0, #1
    while (*desc != '\0') 
 8002df4:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8002df8:	b905      	cbnz	r5, 8002dfc <USBD_GetString+0x2a>
 8002dfa:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 8002dfc:	1c5a      	adds	r2, r3, #1
 8002dfe:	54cd      	strb	r5, [r1, r3]
 8002e00:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0x00;
 8002e02:	3302      	adds	r3, #2
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	548c      	strb	r4, [r1, r2]
 8002e08:	e7f4      	b.n	8002df4 <USBD_GetString+0x22>

08002e0a <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8002e0a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8002e0c:	2202      	movs	r2, #2
{
 8002e0e:	b510      	push	{r4, lr}
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8002e10:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8002e14:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8002e16:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8002e18:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	f000 fc4c 	bl	80036b8 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002e20:	2000      	movs	r0, #0
 8002e22:	bd10      	pop	{r4, pc}

08002e24 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8002e24:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8002e26:	4613      	mov	r3, r2
 8002e28:	460a      	mov	r2, r1
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	f000 fc44 	bl	80036b8 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002e30:	2000      	movs	r0, #0
 8002e32:	bd08      	pop	{r3, pc}

08002e34 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8002e34:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8002e36:	2203      	movs	r2, #3
{
 8002e38:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8002e3a:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8002e3e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8002e42:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8002e44:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 8002e48:	2100      	movs	r1, #0
 8002e4a:	f000 fc43 	bl	80036d4 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8002e4e:	2000      	movs	r0, #0
 8002e50:	bd10      	pop	{r4, pc}

08002e52 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8002e52:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8002e54:	4613      	mov	r3, r2
 8002e56:	460a      	mov	r2, r1
 8002e58:	2100      	movs	r1, #0
 8002e5a:	f000 fc3b 	bl	80036d4 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8002e5e:	2000      	movs	r0, #0
 8002e60:	bd08      	pop	{r3, pc}

08002e62 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8002e62:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8002e64:	2304      	movs	r3, #4
 8002e66:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	461a      	mov	r2, r3
 8002e6e:	4619      	mov	r1, r3
 8002e70:	f000 fc22 	bl	80036b8 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8002e74:	2000      	movs	r0, #0
 8002e76:	bd08      	pop	{r3, pc}

08002e78 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8002e78:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8002e7a:	2305      	movs	r3, #5
 8002e7c:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8002e80:	2300      	movs	r3, #0
 8002e82:	461a      	mov	r2, r3
 8002e84:	4619      	mov	r1, r3
 8002e86:	f000 fc25 	bl	80036d4 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8002e8a:	2000      	movs	r0, #0
 8002e8c:	bd08      	pop	{r3, pc}
	...

08002e90 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002e90:	b510      	push	{r4, lr}
 8002e92:	b08a      	sub	sp, #40	; 0x28
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8002e94:	2218      	movs	r2, #24
 8002e96:	2100      	movs	r1, #0
 8002e98:	a804      	add	r0, sp, #16
 8002e9a:	f000 fcf7 	bl	800388c <memset>
  ADC_ChannelConfTypeDef sConfig = {0};

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8002e9e:	4829      	ldr	r0, [pc, #164]	; (8002f44 <MX_ADC1_Init+0xb4>)
 8002ea0:	4b29      	ldr	r3, [pc, #164]	; (8002f48 <MX_ADC1_Init+0xb8>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8002ea2:	2400      	movs	r4, #0
  hadc1.Instance = ADC1;
 8002ea4:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002ea6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002eaa:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002eac:	2301      	movs	r3, #1
 8002eae:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002eb0:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8002eb4:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
 8002eb6:	2304      	movs	r3, #4
  ADC_ChannelConfTypeDef sConfig = {0};
 8002eb8:	9401      	str	r4, [sp, #4]
 8002eba:	9402      	str	r4, [sp, #8]
 8002ebc:	9403      	str	r4, [sp, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002ebe:	6144      	str	r4, [r0, #20]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ec0:	6044      	str	r4, [r0, #4]
  hadc1.Init.NbrOfConversion = 4;
 8002ec2:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002ec4:	f7fd fb6c 	bl	80005a0 <HAL_ADC_Init>
 8002ec8:	b108      	cbz	r0, 8002ece <MX_ADC1_Init+0x3e>
  {
    Error_Handler();
 8002eca:	f000 f995 	bl	80031f8 <Error_Handler>
  }
  /** Configure Analog WatchDog 1 
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8002ece:	4b1f      	ldr	r3, [pc, #124]	; (8002f4c <MX_ADC1_Init+0xbc>)
  AnalogWDGConfig.HighThreshold = 0;
  AnalogWDGConfig.LowThreshold = 0;
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
  AnalogWDGConfig.ITMode = DISABLE;
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8002ed0:	a904      	add	r1, sp, #16
 8002ed2:	481c      	ldr	r0, [pc, #112]	; (8002f44 <MX_ADC1_Init+0xb4>)
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8002ed4:	9304      	str	r3, [sp, #16]
  AnalogWDGConfig.HighThreshold = 0;
 8002ed6:	9407      	str	r4, [sp, #28]
  AnalogWDGConfig.LowThreshold = 0;
 8002ed8:	9408      	str	r4, [sp, #32]
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 8002eda:	9405      	str	r4, [sp, #20]
  AnalogWDGConfig.ITMode = DISABLE;
 8002edc:	9406      	str	r4, [sp, #24]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8002ede:	f7fd fa4f 	bl	8000380 <HAL_ADC_AnalogWDGConfig>
 8002ee2:	b108      	cbz	r0, 8002ee8 <MX_ADC1_Init+0x58>
  {
    Error_Handler();
 8002ee4:	f000 f988 	bl	80031f8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002ee8:	2300      	movs	r3, #0
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002eea:	2401      	movs	r4, #1
  sConfig.Channel = ADC_CHANNEL_0;
 8002eec:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8002eee:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ef0:	a901      	add	r1, sp, #4
 8002ef2:	4814      	ldr	r0, [pc, #80]	; (8002f44 <MX_ADC1_Init+0xb4>)
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002ef4:	9402      	str	r4, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8002ef6:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ef8:	f7fd f9be 	bl	8000278 <HAL_ADC_ConfigChannel>
 8002efc:	b108      	cbz	r0, 8002f02 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8002efe:	f000 f97b 	bl	80031f8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002f02:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002f04:	2402      	movs	r4, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f06:	a901      	add	r1, sp, #4
 8002f08:	480e      	ldr	r0, [pc, #56]	; (8002f44 <MX_ADC1_Init+0xb4>)
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002f0a:	9402      	str	r4, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f0c:	f7fd f9b4 	bl	8000278 <HAL_ADC_ConfigChannel>
 8002f10:	b108      	cbz	r0, 8002f16 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8002f12:	f000 f971 	bl	80031f8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002f16:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002f18:	2403      	movs	r4, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f1a:	a901      	add	r1, sp, #4
 8002f1c:	4809      	ldr	r0, [pc, #36]	; (8002f44 <MX_ADC1_Init+0xb4>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002f1e:	9402      	str	r4, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f20:	f7fd f9aa 	bl	8000278 <HAL_ADC_ConfigChannel>
 8002f24:	b108      	cbz	r0, 8002f2a <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8002f26:	f000 f967 	bl	80031f8 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002f2a:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f2c:	4805      	ldr	r0, [pc, #20]	; (8002f44 <MX_ADC1_Init+0xb4>)
 8002f2e:	eb0d 0103 	add.w	r1, sp, r3
  sConfig.Channel = ADC_CHANNEL_3;
 8002f32:	9401      	str	r4, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002f34:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f36:	f7fd f99f 	bl	8000278 <HAL_ADC_ConfigChannel>
 8002f3a:	b108      	cbz	r0, 8002f40 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8002f3c:	f000 f95c 	bl	80031f8 <Error_Handler>
  }

}
 8002f40:	b00a      	add	sp, #40	; 0x28
 8002f42:	bd10      	pop	{r4, pc}
 8002f44:	200003c0 	.word	0x200003c0
 8002f48:	40012400 	.word	0x40012400
 8002f4c:	00800200 	.word	0x00800200

08002f50 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002f50:	b530      	push	{r4, r5, lr}
 8002f52:	4605      	mov	r5, r0
 8002f54:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f56:	2210      	movs	r2, #16
 8002f58:	2100      	movs	r1, #0
 8002f5a:	a802      	add	r0, sp, #8
 8002f5c:	f000 fc96 	bl	800388c <memset>
  if(adcHandle->Instance==ADC1)
 8002f60:	682a      	ldr	r2, [r5, #0]
 8002f62:	4b1c      	ldr	r3, [pc, #112]	; (8002fd4 <HAL_ADC_MspInit+0x84>)
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d132      	bne.n	8002fce <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f68:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8002f6c:	699a      	ldr	r2, [r3, #24]
    PA4     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|Mikro1_Pin|Mikro2_Pin|Mikro3_Pin 
                          |Mikro4_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f6e:	481a      	ldr	r0, [pc, #104]	; (8002fd8 <HAL_ADC_MspInit+0x88>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f74:	619a      	str	r2, [r3, #24]
 8002f76:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f78:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f7a:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002f7e:	9200      	str	r2, [sp, #0]
 8002f80:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f82:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002f84:	4c15      	ldr	r4, [pc, #84]	; (8002fdc <HAL_ADC_MspInit+0x8c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f86:	f042 0204 	orr.w	r2, r2, #4
 8002f8a:	619a      	str	r2, [r3, #24]
 8002f8c:	699b      	ldr	r3, [r3, #24]
 8002f8e:	f003 0304 	and.w	r3, r3, #4
 8002f92:	9301      	str	r3, [sp, #4]
 8002f94:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|Mikro1_Pin|Mikro2_Pin|Mikro3_Pin 
 8002f96:	231f      	movs	r3, #31
 8002f98:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002f9a:	2303      	movs	r3, #3
 8002f9c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f9e:	f7fd fce9 	bl	8000974 <HAL_GPIO_Init>
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002fa2:	2280      	movs	r2, #128	; 0x80
 8002fa4:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002fa6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc1.Instance = DMA1_Channel1;
 8002faa:	4b0d      	ldr	r3, [pc, #52]	; (8002fe0 <HAL_ADC_MspInit+0x90>)
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002fac:	6162      	str	r2, [r4, #20]
    hdma_adc1.Instance = DMA1_Channel1;
 8002fae:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002fb0:	2220      	movs	r2, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fb2:	2300      	movs	r3, #0
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002fb4:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002fb6:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fb8:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fba:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002fbc:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002fbe:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002fc0:	f7fd fbd6 	bl	8000770 <HAL_DMA_Init>
 8002fc4:	b108      	cbz	r0, 8002fca <HAL_ADC_MspInit+0x7a>
    {
      Error_Handler();
 8002fc6:	f000 f917 	bl	80031f8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002fca:	622c      	str	r4, [r5, #32]
 8002fcc:	6265      	str	r5, [r4, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002fce:	b007      	add	sp, #28
 8002fd0:	bd30      	pop	{r4, r5, pc}
 8002fd2:	bf00      	nop
 8002fd4:	40012400 	.word	0x40012400
 8002fd8:	40010800 	.word	0x40010800
 8002fdc:	200003f0 	.word	0x200003f0
 8002fe0:	40020008 	.word	0x40020008

08002fe4 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <MX_DMA_Init+0x2c>)
{
 8002fe6:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002fe8:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002fea:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002fec:	f042 0201 	orr.w	r2, r2, #1
 8002ff0:	615a      	str	r2, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002ff2:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ff4:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002ff6:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	9301      	str	r3, [sp, #4]
 8002ffe:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003000:	f7fd fb60 	bl	80006c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003004:	200b      	movs	r0, #11
 8003006:	f7fd fb91 	bl	800072c <HAL_NVIC_EnableIRQ>

}
 800300a:	b003      	add	sp, #12
 800300c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003010:	40021000 	.word	0x40021000

08003014 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003014:	2210      	movs	r2, #16
{
 8003016:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003018:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800301a:	eb0d 0002 	add.w	r0, sp, r2
 800301e:	2100      	movs	r1, #0
 8003020:	f000 fc34 	bl	800388c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003024:	4b20      	ldr	r3, [pc, #128]	; (80030a8 <MX_GPIO_Init+0x94>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A3_Pin|A4_Pin|A1_Pin, GPIO_PIN_SET);
 8003026:	4f21      	ldr	r7, [pc, #132]	; (80030ac <MX_GPIO_Init+0x98>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003028:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, GPIO_PIN_SET);
 800302a:	4d21      	ldr	r5, [pc, #132]	; (80030b0 <MX_GPIO_Init+0x9c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800302c:	f042 0220 	orr.w	r2, r2, #32
 8003030:	619a      	str	r2, [r3, #24]
 8003032:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, A3_Pin|A4_Pin|A1_Pin, GPIO_PIN_SET);
 8003034:	4638      	mov	r0, r7
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003036:	f002 0220 	and.w	r2, r2, #32
 800303a:	9201      	str	r2, [sp, #4]
 800303c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800303e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, A3_Pin|A4_Pin|A1_Pin, GPIO_PIN_SET);
 8003040:	f44f 4160 	mov.w	r1, #57344	; 0xe000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003044:	f042 0204 	orr.w	r2, r2, #4
 8003048:	619a      	str	r2, [r3, #24]
 800304a:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = A3_Pin|A4_Pin|A1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800304c:	2402      	movs	r4, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800304e:	f002 0204 	and.w	r2, r2, #4
 8003052:	9202      	str	r2, [sp, #8]
 8003054:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003056:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003058:	2601      	movs	r6, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800305a:	f042 0208 	orr.w	r2, r2, #8
 800305e:	619a      	str	r2, [r3, #24]
 8003060:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, A3_Pin|A4_Pin|A1_Pin, GPIO_PIN_SET);
 8003062:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003064:	f003 0308 	and.w	r3, r3, #8
 8003068:	9303      	str	r3, [sp, #12]
 800306a:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOB, A3_Pin|A4_Pin|A1_Pin, GPIO_PIN_SET);
 800306c:	f7fd fd62 	bl	8000b34 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, GPIO_PIN_SET);
 8003070:	2201      	movs	r2, #1
 8003072:	4628      	mov	r0, r5
 8003074:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003078:	f7fd fd5c 	bl	8000b34 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = A3_Pin|A4_Pin|A1_Pin;
 800307c:	f44f 4360 	mov.w	r3, #57344	; 0xe000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003080:	a904      	add	r1, sp, #16
 8003082:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = A3_Pin|A4_Pin|A1_Pin;
 8003084:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003086:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003088:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800308a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800308c:	f7fd fc72 	bl	8000974 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = A2_Pin;
 8003090:	f44f 6380 	mov.w	r3, #1024	; 0x400
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(A2_GPIO_Port, &GPIO_InitStruct);
 8003094:	a904      	add	r1, sp, #16
 8003096:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = A2_Pin;
 8003098:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800309a:	9605      	str	r6, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800309c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800309e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(A2_GPIO_Port, &GPIO_InitStruct);
 80030a0:	f7fd fc68 	bl	8000974 <HAL_GPIO_Init>

}
 80030a4:	b009      	add	sp, #36	; 0x24
 80030a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030a8:	40021000 	.word	0x40021000
 80030ac:	40010c00 	.word	0x40010c00
 80030b0:	40010800 	.word	0x40010800

080030b4 <obrot_lewo>:


}

void obrot_lewo(uint16_t v, uint16_t t)
{
 80030b4:	b570      	push	{r4, r5, r6, lr}
 80030b6:	4604      	mov	r4, r0
	   HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_SET);
 80030b8:	2201      	movs	r2, #1
 80030ba:	4816      	ldr	r0, [pc, #88]	; (8003114 <obrot_lewo+0x60>)
{
 80030bc:	460e      	mov	r6, r1
	   HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, GPIO_PIN_SET);
 80030be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030c2:	f7fd fd37 	bl	8000b34 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, GPIO_PIN_RESET);
 80030c6:	2200      	movs	r2, #0
 80030c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030cc:	4812      	ldr	r0, [pc, #72]	; (8003118 <obrot_lewo+0x64>)
 80030ce:	f7fd fd31 	bl	8000b34 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, GPIO_PIN_SET);
 80030d2:	2201      	movs	r2, #1
 80030d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030d8:	480e      	ldr	r0, [pc, #56]	; (8003114 <obrot_lewo+0x60>)
 80030da:	f7fd fd2b 	bl	8000b34 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, GPIO_PIN_RESET);
 80030de:	480d      	ldr	r0, [pc, #52]	; (8003114 <obrot_lewo+0x60>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80030e6:	f7fd fd25 	bl	8000b34 <HAL_GPIO_WritePin>


	if(v > 1000) v = 1000;

	TIM1->CCR1  = v;
 80030ea:	f5b4 7f7a 	cmp.w	r4, #1000	; 0x3e8
 80030ee:	4620      	mov	r0, r4
 80030f0:	bf28      	it	cs
 80030f2:	f44f 707a 	movcs.w	r0, #1000	; 0x3e8
	TIM1->CCR2 = v;

	for(int i=0; i<t; i++){
 80030f6:	2500      	movs	r5, #0
	TIM1->CCR1  = v;
 80030f8:	4c08      	ldr	r4, [pc, #32]	; (800311c <obrot_lewo+0x68>)
 80030fa:	6360      	str	r0, [r4, #52]	; 0x34
	TIM1->CCR2 = v;
 80030fc:	63a0      	str	r0, [r4, #56]	; 0x38
	for(int i=0; i<t; i++){
 80030fe:	42b5      	cmp	r5, r6
 8003100:	db03      	blt.n	800310a <obrot_lewo+0x56>
		HAL_Delay(1);

	}

	TIM1->CCR1 = 0;
 8003102:	2300      	movs	r3, #0
 8003104:	6363      	str	r3, [r4, #52]	; 0x34
	TIM1->CCR2 = 0;
 8003106:	63a3      	str	r3, [r4, #56]	; 0x38
 8003108:	bd70      	pop	{r4, r5, r6, pc}
		HAL_Delay(1);
 800310a:	2001      	movs	r0, #1
 800310c:	f7fd f866 	bl	80001dc <HAL_Delay>
	for(int i=0; i<t; i++){
 8003110:	3501      	adds	r5, #1
 8003112:	e7f4      	b.n	80030fe <obrot_lewo+0x4a>
 8003114:	40010c00 	.word	0x40010c00
 8003118:	40010800 	.word	0x40010800
 800311c:	40012c00 	.word	0x40012c00

08003120 <obrot180>:
		TIM1->CCR1 = 0;
		TIM1->CCR2 = 0;

}
void obrot180(){
obrot_lewo(1000,2000);
 8003120:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003124:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003128:	f7ff bfc4 	b.w	80030b4 <obrot_lewo>

0800312c <SystemClock_Config>:
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800312c:	2228      	movs	r2, #40	; 0x28
{
 800312e:	b530      	push	{r4, r5, lr}
 8003130:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003132:	eb0d 0002 	add.w	r0, sp, r2
 8003136:	2100      	movs	r1, #0
 8003138:	f000 fba8 	bl	800388c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800313c:	2214      	movs	r2, #20
 800313e:	2100      	movs	r1, #0
 8003140:	eb0d 0002 	add.w	r0, sp, r2
 8003144:	f000 fba2 	bl	800388c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003148:	2210      	movs	r2, #16
 800314a:	2100      	movs	r1, #0
 800314c:	a801      	add	r0, sp, #4
 800314e:	f000 fb9d 	bl	800388c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003152:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003156:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003158:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800315a:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800315c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800315e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003162:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003164:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003166:	940a      	str	r4, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003168:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800316a:	9511      	str	r5, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800316c:	f7fe f8d0 	bl	8001310 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003170:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003172:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003176:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003178:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800317a:	4621      	mov	r1, r4
 800317c:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800317e:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003180:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003182:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003184:	9506      	str	r5, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003186:	f7fe fa8b 	bl	80016a0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800318a:	2312      	movs	r3, #18
 800318c:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 800318e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003192:	9303      	str	r3, [sp, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8003194:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003198:	a801      	add	r0, sp, #4
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800319a:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800319c:	f7fe fb32 	bl	8001804 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80031a0:	b015      	add	sp, #84	; 0x54
 80031a2:	bd30      	pop	{r4, r5, pc}

080031a4 <main>:
{
 80031a4:	b508      	push	{r3, lr}
  HAL_Init();
 80031a6:	f7fc fff5 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 80031aa:	f7ff ffbf 	bl	800312c <SystemClock_Config>
  MX_GPIO_Init();
 80031ae:	f7ff ff31 	bl	8003014 <MX_GPIO_Init>
  MX_DMA_Init();
 80031b2:	f7ff ff17 	bl	8002fe4 <MX_DMA_Init>
  MX_ADC1_Init();
 80031b6:	f7ff fe6b 	bl	8002e90 <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 80031ba:	f000 f92b 	bl	8003414 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 80031be:	f000 f8b7 	bl	8003330 <MX_TIM1_Init>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80031c2:	2100      	movs	r1, #0
 80031c4:	4809      	ldr	r0, [pc, #36]	; (80031ec <main+0x48>)
 80031c6:	f7fe fdc9 	bl	8001d5c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80031ca:	2104      	movs	r1, #4
 80031cc:	4807      	ldr	r0, [pc, #28]	; (80031ec <main+0x48>)
 80031ce:	f7fe fdc5 	bl	8001d5c <HAL_TIM_PWM_Start>
  HAL_ADC_Start_DMA(&hadc1,adc,4);
 80031d2:	2204      	movs	r2, #4
 80031d4:	4906      	ldr	r1, [pc, #24]	; (80031f0 <main+0x4c>)
 80031d6:	4807      	ldr	r0, [pc, #28]	; (80031f4 <main+0x50>)
 80031d8:	f7fd f932 	bl	8000440 <HAL_ADC_Start_DMA>
  obrot180();
 80031dc:	f7ff ffa0 	bl	8003120 <obrot180>
  HAL_Delay(2000);
 80031e0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80031e4:	f7fc fffa 	bl	80001dc <HAL_Delay>
 80031e8:	e7fe      	b.n	80031e8 <main+0x44>
 80031ea:	bf00      	nop
 80031ec:	20000444 	.word	0x20000444
 80031f0:	20000434 	.word	0x20000434
 80031f4:	200003c0 	.word	0x200003c0

080031f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031f8:	4770      	bx	lr
	...

080031fc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80031fc:	4b0e      	ldr	r3, [pc, #56]	; (8003238 <HAL_MspInit+0x3c>)
{
 80031fe:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003200:	699a      	ldr	r2, [r3, #24]
 8003202:	f042 0201 	orr.w	r2, r2, #1
 8003206:	619a      	str	r2, [r3, #24]
 8003208:	699a      	ldr	r2, [r3, #24]
 800320a:	f002 0201 	and.w	r2, r2, #1
 800320e:	9200      	str	r2, [sp, #0]
 8003210:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003212:	69da      	ldr	r2, [r3, #28]
 8003214:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003218:	61da      	str	r2, [r3, #28]
 800321a:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800321c:	4a07      	ldr	r2, [pc, #28]	; (800323c <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800321e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003222:	9301      	str	r3, [sp, #4]
 8003224:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003226:	6853      	ldr	r3, [r2, #4]
 8003228:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800322c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003230:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003232:	b002      	add	sp, #8
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40021000 	.word	0x40021000
 800323c:	40010000 	.word	0x40010000

08003240 <NMI_Handler>:
 8003240:	4770      	bx	lr

08003242 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003242:	e7fe      	b.n	8003242 <HardFault_Handler>

08003244 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003244:	e7fe      	b.n	8003244 <MemManage_Handler>

08003246 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003246:	e7fe      	b.n	8003246 <BusFault_Handler>

08003248 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003248:	e7fe      	b.n	8003248 <UsageFault_Handler>

0800324a <SVC_Handler>:
 800324a:	4770      	bx	lr

0800324c <DebugMon_Handler>:
 800324c:	4770      	bx	lr

0800324e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800324e:	4770      	bx	lr

08003250 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003250:	f7fc bfb2 	b.w	80001b8 <HAL_IncTick>

08003254 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003254:	4801      	ldr	r0, [pc, #4]	; (800325c <DMA1_Channel1_IRQHandler+0x8>)
 8003256:	f7fd baf9 	b.w	800084c <HAL_DMA_IRQHandler>
 800325a:	bf00      	nop
 800325c:	200003f0 	.word	0x200003f0

08003260 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003260:	4801      	ldr	r0, [pc, #4]	; (8003268 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 8003262:	f7fd bd79 	b.w	8000d58 <HAL_PCD_IRQHandler>
 8003266:	bf00      	nop
 8003268:	20000e78 	.word	0x20000e78

0800326c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800326c:	4b0f      	ldr	r3, [pc, #60]	; (80032ac <SystemInit+0x40>)
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	f042 0201 	orr.w	r2, r2, #1
 8003274:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003276:	6859      	ldr	r1, [r3, #4]
 8003278:	4a0d      	ldr	r2, [pc, #52]	; (80032b0 <SystemInit+0x44>)
 800327a:	400a      	ands	r2, r1
 800327c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003284:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003288:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003290:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003292:	685a      	ldr	r2, [r3, #4]
 8003294:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003298:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800329a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800329e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80032a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80032a4:	4b03      	ldr	r3, [pc, #12]	; (80032b4 <SystemInit+0x48>)
 80032a6:	609a      	str	r2, [r3, #8]
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	40021000 	.word	0x40021000
 80032b0:	f8ff0000 	.word	0xf8ff0000
 80032b4:	e000ed00 	.word	0xe000ed00

080032b8 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM1)
 80032b8:	6802      	ldr	r2, [r0, #0]
 80032ba:	4b08      	ldr	r3, [pc, #32]	; (80032dc <HAL_TIM_Base_MspInit+0x24>)
{
 80032bc:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM1)
 80032be:	429a      	cmp	r2, r3
 80032c0:	d10a      	bne.n	80032d8 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80032c2:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80032c6:	699a      	ldr	r2, [r3, #24]
 80032c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032cc:	619a      	str	r2, [r3, #24]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032d4:	9301      	str	r3, [sp, #4]
 80032d6:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80032d8:	b002      	add	sp, #8
 80032da:	4770      	bx	lr
 80032dc:	40012c00 	.word	0x40012c00

080032e0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80032e0:	b510      	push	{r4, lr}
 80032e2:	4604      	mov	r4, r0
 80032e4:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e6:	2210      	movs	r2, #16
 80032e8:	2100      	movs	r1, #0
 80032ea:	a802      	add	r0, sp, #8
 80032ec:	f000 face 	bl	800388c <memset>
  if(timHandle->Instance==TIM1)
 80032f0:	6822      	ldr	r2, [r4, #0]
 80032f2:	4b0d      	ldr	r3, [pc, #52]	; (8003328 <HAL_TIM_MspPostInit+0x48>)
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d114      	bne.n	8003322 <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032f8:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80032fc:	699a      	ldr	r2, [r3, #24]
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = EN12_Pin|EN34_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032fe:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003300:	f042 0204 	orr.w	r2, r2, #4
 8003304:	619a      	str	r2, [r3, #24]
 8003306:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003308:	4808      	ldr	r0, [pc, #32]	; (800332c <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800330a:	f003 0304 	and.w	r3, r3, #4
 800330e:	9301      	str	r3, [sp, #4]
 8003310:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = EN12_Pin|EN34_Pin;
 8003312:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003316:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003318:	2302      	movs	r3, #2
 800331a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800331c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800331e:	f7fd fb29 	bl	8000974 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003322:	b006      	add	sp, #24
 8003324:	bd10      	pop	{r4, pc}
 8003326:	bf00      	nop
 8003328:	40012c00 	.word	0x40012c00
 800332c:	40010800 	.word	0x40010800

08003330 <MX_TIM1_Init>:
{
 8003330:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003332:	2400      	movs	r4, #0
{
 8003334:	b094      	sub	sp, #80	; 0x50
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003336:	2210      	movs	r2, #16
 8003338:	2100      	movs	r1, #0
 800333a:	a802      	add	r0, sp, #8
 800333c:	f000 faa6 	bl	800388c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003340:	221c      	movs	r2, #28
 8003342:	4621      	mov	r1, r4
 8003344:	a806      	add	r0, sp, #24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003346:	9400      	str	r4, [sp, #0]
 8003348:	9401      	str	r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800334a:	f000 fa9f 	bl	800388c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800334e:	221c      	movs	r2, #28
 8003350:	4621      	mov	r1, r4
 8003352:	a80d      	add	r0, sp, #52	; 0x34
 8003354:	f000 fa9a 	bl	800388c <memset>
  htim1.Init.Prescaler = 959;
 8003358:	f240 33bf 	movw	r3, #959	; 0x3bf
  htim1.Instance = TIM1;
 800335c:	482b      	ldr	r0, [pc, #172]	; (800340c <MX_TIM1_Init+0xdc>)
  htim1.Init.Prescaler = 959;
 800335e:	4a2c      	ldr	r2, [pc, #176]	; (8003410 <MX_TIM1_Init+0xe0>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003360:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 959;
 8003362:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 999;
 8003366:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800336a:	6104      	str	r4, [r0, #16]
  htim1.Init.Period = 999;
 800336c:	60c3      	str	r3, [r0, #12]
  htim1.Init.RepetitionCounter = 0;
 800336e:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003370:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003372:	f7fe fc25 	bl	8001bc0 <HAL_TIM_Base_Init>
 8003376:	b108      	cbz	r0, 800337c <MX_TIM1_Init+0x4c>
    Error_Handler();
 8003378:	f7ff ff3e 	bl	80031f8 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800337c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003380:	a902      	add	r1, sp, #8
 8003382:	4822      	ldr	r0, [pc, #136]	; (800340c <MX_TIM1_Init+0xdc>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003384:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003386:	f7fe fb2a 	bl	80019de <HAL_TIM_ConfigClockSource>
 800338a:	b108      	cbz	r0, 8003390 <MX_TIM1_Init+0x60>
    Error_Handler();
 800338c:	f7ff ff34 	bl	80031f8 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003390:	481e      	ldr	r0, [pc, #120]	; (800340c <MX_TIM1_Init+0xdc>)
 8003392:	f7fe fc2f 	bl	8001bf4 <HAL_TIM_PWM_Init>
 8003396:	b108      	cbz	r0, 800339c <MX_TIM1_Init+0x6c>
    Error_Handler();
 8003398:	f7ff ff2e 	bl	80031f8 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800339c:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800339e:	4669      	mov	r1, sp
 80033a0:	481a      	ldr	r0, [pc, #104]	; (800340c <MX_TIM1_Init+0xdc>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033a2:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033a4:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80033a6:	f7fe fd15 	bl	8001dd4 <HAL_TIMEx_MasterConfigSynchronization>
 80033aa:	b108      	cbz	r0, 80033b0 <MX_TIM1_Init+0x80>
    Error_Handler();
 80033ac:	f7ff ff24 	bl	80031f8 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033b0:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033b2:	2200      	movs	r2, #0
 80033b4:	a906      	add	r1, sp, #24
 80033b6:	4815      	ldr	r0, [pc, #84]	; (800340c <MX_TIM1_Init+0xdc>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033b8:	9306      	str	r3, [sp, #24]
  sConfigOC.Pulse = 0;
 80033ba:	9407      	str	r4, [sp, #28]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033bc:	9408      	str	r4, [sp, #32]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80033be:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033c0:	940a      	str	r4, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80033c2:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80033c4:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033c6:	f7fe fc5b 	bl	8001c80 <HAL_TIM_PWM_ConfigChannel>
 80033ca:	b108      	cbz	r0, 80033d0 <MX_TIM1_Init+0xa0>
    Error_Handler();
 80033cc:	f7ff ff14 	bl	80031f8 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033d0:	2204      	movs	r2, #4
 80033d2:	a906      	add	r1, sp, #24
 80033d4:	480d      	ldr	r0, [pc, #52]	; (800340c <MX_TIM1_Init+0xdc>)
 80033d6:	f7fe fc53 	bl	8001c80 <HAL_TIM_PWM_ConfigChannel>
 80033da:	b108      	cbz	r0, 80033e0 <MX_TIM1_Init+0xb0>
    Error_Handler();
 80033dc:	f7ff ff0c 	bl	80031f8 <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80033e0:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80033e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80033e6:	a90d      	add	r1, sp, #52	; 0x34
 80033e8:	4808      	ldr	r0, [pc, #32]	; (800340c <MX_TIM1_Init+0xdc>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80033ea:	930d      	str	r3, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80033ec:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80033ee:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.DeadTime = 0;
 80033f0:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80033f2:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80033f4:	9212      	str	r2, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80033f6:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80033f8:	f7fe fcc6 	bl	8001d88 <HAL_TIMEx_ConfigBreakDeadTime>
 80033fc:	b108      	cbz	r0, 8003402 <MX_TIM1_Init+0xd2>
    Error_Handler();
 80033fe:	f7ff fefb 	bl	80031f8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8003402:	4802      	ldr	r0, [pc, #8]	; (800340c <MX_TIM1_Init+0xdc>)
 8003404:	f7ff ff6c 	bl	80032e0 <HAL_TIM_MspPostInit>
}
 8003408:	b014      	add	sp, #80	; 0x50
 800340a:	bd10      	pop	{r4, pc}
 800340c:	20000444 	.word	0x20000444
 8003410:	40012c00 	.word	0x40012c00

08003414 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8003414:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8003416:	2200      	movs	r2, #0
 8003418:	490e      	ldr	r1, [pc, #56]	; (8003454 <MX_USB_DEVICE_Init+0x40>)
 800341a:	480f      	ldr	r0, [pc, #60]	; (8003458 <MX_USB_DEVICE_Init+0x44>)
 800341c:	f7ff fa27 	bl	800286e <USBD_Init>
 8003420:	b108      	cbz	r0, 8003426 <MX_USB_DEVICE_Init+0x12>
  {
    Error_Handler();
 8003422:	f7ff fee9 	bl	80031f8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8003426:	490d      	ldr	r1, [pc, #52]	; (800345c <MX_USB_DEVICE_Init+0x48>)
 8003428:	480b      	ldr	r0, [pc, #44]	; (8003458 <MX_USB_DEVICE_Init+0x44>)
 800342a:	f7ff fa35 	bl	8002898 <USBD_RegisterClass>
 800342e:	b108      	cbz	r0, 8003434 <MX_USB_DEVICE_Init+0x20>
  {
    Error_Handler();
 8003430:	f7ff fee2 	bl	80031f8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8003434:	490a      	ldr	r1, [pc, #40]	; (8003460 <MX_USB_DEVICE_Init+0x4c>)
 8003436:	4808      	ldr	r0, [pc, #32]	; (8003458 <MX_USB_DEVICE_Init+0x44>)
 8003438:	f7ff f9f1 	bl	800281e <USBD_CDC_RegisterInterface>
 800343c:	b108      	cbz	r0, 8003442 <MX_USB_DEVICE_Init+0x2e>
  {
    Error_Handler();
 800343e:	f7ff fedb 	bl	80031f8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8003442:	4805      	ldr	r0, [pc, #20]	; (8003458 <MX_USB_DEVICE_Init+0x44>)
 8003444:	f7ff fa2f 	bl	80028a6 <USBD_Start>
 8003448:	b118      	cbz	r0, 8003452 <MX_USB_DEVICE_Init+0x3e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800344a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800344e:	f7ff bed3 	b.w	80031f8 <Error_Handler>
 8003452:	bd08      	pop	{r3, pc}
 8003454:	2000012c 	.word	0x2000012c
 8003458:	20000484 	.word	0x20000484
 800345c:	20000008 	.word	0x20000008
 8003460:	2000011c 	.word	0x2000011c

08003464 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8003464:	2000      	movs	r0, #0
 8003466:	4770      	bx	lr

08003468 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8003468:	2000      	movs	r0, #0
 800346a:	4770      	bx	lr

0800346c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800346c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800346e:	4c05      	ldr	r4, [pc, #20]	; (8003484 <CDC_Receive_FS+0x18>)
 8003470:	4601      	mov	r1, r0
 8003472:	4620      	mov	r0, r4
 8003474:	f7ff f9e2 	bl	800283c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8003478:	4620      	mov	r0, r4
 800347a:	f7ff f9e5 	bl	8002848 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 800347e:	2000      	movs	r0, #0
 8003480:	bd10      	pop	{r4, pc}
 8003482:	bf00      	nop
 8003484:	20000484 	.word	0x20000484

08003488 <CDC_Init_FS>:
{
 8003488:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800348a:	4c06      	ldr	r4, [pc, #24]	; (80034a4 <CDC_Init_FS+0x1c>)
 800348c:	2200      	movs	r2, #0
 800348e:	4906      	ldr	r1, [pc, #24]	; (80034a8 <CDC_Init_FS+0x20>)
 8003490:	4620      	mov	r0, r4
 8003492:	f7ff f9cb 	bl	800282c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8003496:	4905      	ldr	r1, [pc, #20]	; (80034ac <CDC_Init_FS+0x24>)
 8003498:	4620      	mov	r0, r4
 800349a:	f7ff f9cf 	bl	800283c <USBD_CDC_SetRxBuffer>
}
 800349e:	2000      	movs	r0, #0
 80034a0:	bd10      	pop	{r4, pc}
 80034a2:	bf00      	nop
 80034a4:	20000484 	.word	0x20000484
 80034a8:	20000a90 	.word	0x20000a90
 80034ac:	200006a8 	.word	0x200006a8

080034b0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80034b0:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 80034b2:	4b0d      	ldr	r3, [pc, #52]	; (80034e8 <HAL_PCD_MspInit+0x38>)
 80034b4:	6802      	ldr	r2, [r0, #0]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d112      	bne.n	80034e0 <HAL_PCD_MspInit+0x30>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80034ba:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 80034be:	69da      	ldr	r2, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80034c0:	2014      	movs	r0, #20
    __HAL_RCC_USB_CLK_ENABLE();
 80034c2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80034c6:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80034c8:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 80034ca:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80034cc:	4611      	mov	r1, r2
    __HAL_RCC_USB_CLK_ENABLE();
 80034ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80034d2:	9301      	str	r3, [sp, #4]
 80034d4:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 80034d6:	f7fd f8f5 	bl	80006c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80034da:	2014      	movs	r0, #20
 80034dc:	f7fd f926 	bl	800072c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80034e0:	b003      	add	sp, #12
 80034e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80034e6:	bf00      	nop
 80034e8:	40005c00 	.word	0x40005c00

080034ec <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80034ec:	f200 412c 	addw	r1, r0, #1068	; 0x42c
 80034f0:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 80034f4:	f7ff b9ee 	b.w	80028d4 <USBD_LL_SetupStage>

080034f8 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80034f8:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 80034fc:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
 8003500:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 8003504:	f7ff ba13 	b.w	800292e <USBD_LL_DataOutStage>

08003508 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8003508:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 800350c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800350e:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 8003512:	f7ff ba3e 	b.w	8002992 <USBD_LL_DataInStage>

08003516 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8003516:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 800351a:	f7ff baba 	b.w	8002a92 <USBD_LL_SOF>

0800351e <HAL_PCD_ResetCallback>:
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800351e:	6883      	ldr	r3, [r0, #8]
{ 
 8003520:	b510      	push	{r4, lr}
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8003522:	2b02      	cmp	r3, #2
{ 
 8003524:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8003526:	d001      	beq.n	800352c <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 8003528:	f7ff fe66 	bl	80031f8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800352c:	f8d4 045c 	ldr.w	r0, [r4, #1116]	; 0x45c
 8003530:	2101      	movs	r1, #1
 8003532:	f7ff fa9c 	bl	8002a6e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8003536:	f8d4 045c 	ldr.w	r0, [r4, #1116]	; 0x45c
}
 800353a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800353e:	f7ff ba77 	b.w	8002a30 <USBD_LL_Reset>
	...

08003544 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003544:	b510      	push	{r4, lr}
 8003546:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8003548:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 800354c:	f7ff fa92 	bl	8002a74 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8003550:	69a3      	ldr	r3, [r4, #24]
 8003552:	b123      	cbz	r3, 800355e <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8003554:	4a02      	ldr	r2, [pc, #8]	; (8003560 <HAL_PCD_SuspendCallback+0x1c>)
 8003556:	6913      	ldr	r3, [r2, #16]
 8003558:	f043 0306 	orr.w	r3, r3, #6
 800355c:	6113      	str	r3, [r2, #16]
 800355e:	bd10      	pop	{r4, pc}
 8003560:	e000ed00 	.word	0xe000ed00

08003564 <HAL_PCD_ResumeCallback>:
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8003564:	f8d0 045c 	ldr.w	r0, [r0, #1116]	; 0x45c
 8003568:	f7ff ba8d 	b.w	8002a86 <USBD_LL_Resume>

0800356c <USBD_LL_Init>:
  hpcd_USB_FS.pData = pdev;
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800356c:	2302      	movs	r3, #2
 800356e:	2208      	movs	r2, #8
{
 8003570:	b510      	push	{r4, lr}
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8003572:	491c      	ldr	r1, [pc, #112]	; (80035e4 <USBD_LL_Init+0x78>)
{
 8003574:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 8003576:	481c      	ldr	r0, [pc, #112]	; (80035e8 <USBD_LL_Init+0x7c>)
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8003578:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800357c:	2300      	movs	r3, #0
  hpcd_USB_FS.pData = pdev;
 800357e:	f8c0 445c 	str.w	r4, [r0, #1116]	; 0x45c
  pdev->pData = &hpcd_USB_FS;
 8003582:	f8c4 0220 	str.w	r0, [r4, #544]	; 0x220
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8003586:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8003588:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800358a:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800358c:	f7fd fad7 	bl	8000b3e <HAL_PCD_Init>
 8003590:	b108      	cbz	r0, 8003596 <USBD_LL_Init+0x2a>
  {
    Error_Handler( );
 8003592:	f7ff fe31 	bl	80031f8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8003596:	2200      	movs	r2, #0
 8003598:	2318      	movs	r3, #24
 800359a:	4611      	mov	r1, r2
 800359c:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80035a0:	f7fd fe9e 	bl	80012e0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80035a4:	2358      	movs	r3, #88	; 0x58
 80035a6:	2200      	movs	r2, #0
 80035a8:	2180      	movs	r1, #128	; 0x80
 80035aa:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80035ae:	f7fd fe97 	bl	80012e0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 80035b2:	23c0      	movs	r3, #192	; 0xc0
 80035b4:	2200      	movs	r2, #0
 80035b6:	2181      	movs	r1, #129	; 0x81
 80035b8:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80035bc:	f7fd fe90 	bl	80012e0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80035c0:	f44f 7388 	mov.w	r3, #272	; 0x110
 80035c4:	2200      	movs	r2, #0
 80035c6:	2101      	movs	r1, #1
 80035c8:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80035cc:	f7fd fe88 	bl	80012e0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 80035d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035d4:	2200      	movs	r2, #0
 80035d6:	2182      	movs	r1, #130	; 0x82
 80035d8:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80035dc:	f7fd fe80 	bl	80012e0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
}
 80035e0:	2000      	movs	r0, #0
 80035e2:	bd10      	pop	{r4, pc}
 80035e4:	40005c00 	.word	0x40005c00
 80035e8:	20000e78 	.word	0x20000e78

080035ec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80035ec:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80035ee:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80035f2:	f7fd fb0d 	bl	8000c10 <HAL_PCD_Start>
 80035f6:	2803      	cmp	r0, #3
 80035f8:	bf9a      	itte	ls
 80035fa:	4b02      	ldrls	r3, [pc, #8]	; (8003604 <USBD_LL_Start+0x18>)
 80035fc:	5c18      	ldrbls	r0, [r3, r0]
 80035fe:	2002      	movhi	r0, #2
     
  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;
}
 8003600:	bd08      	pop	{r3, pc}
 8003602:	bf00      	nop
 8003604:	080038d4 	.word	0x080038d4

08003608 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8003608:	b510      	push	{r4, lr}
 800360a:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800360c:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003610:	4613      	mov	r3, r2
 8003612:	4622      	mov	r2, r4
 8003614:	f7fd fb27 	bl	8000c66 <HAL_PCD_EP_Open>
 8003618:	2803      	cmp	r0, #3
 800361a:	bf9a      	itte	ls
 800361c:	4b01      	ldrls	r3, [pc, #4]	; (8003624 <USBD_LL_OpenEP+0x1c>)
 800361e:	5c18      	ldrbls	r0, [r3, r0]
 8003620:	2002      	movhi	r0, #2

  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;
}
 8003622:	bd10      	pop	{r4, pc}
 8003624:	080038d4 	.word	0x080038d4

08003628 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003628:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800362a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800362e:	f7fd fb3d 	bl	8000cac <HAL_PCD_EP_Close>
 8003632:	2803      	cmp	r0, #3
 8003634:	bf9a      	itte	ls
 8003636:	4b02      	ldrls	r3, [pc, #8]	; (8003640 <USBD_LL_CloseEP+0x18>)
 8003638:	5c18      	ldrbls	r0, [r3, r0]
 800363a:	2002      	movhi	r0, #2
      
  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status;  
}
 800363c:	bd08      	pop	{r3, pc}
 800363e:	bf00      	nop
 8003640:	080038d4 	.word	0x080038d4

08003644 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003644:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8003646:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800364a:	f7fd fdfd 	bl	8001248 <HAL_PCD_EP_SetStall>
 800364e:	2803      	cmp	r0, #3
 8003650:	bf9a      	itte	ls
 8003652:	4b02      	ldrls	r3, [pc, #8]	; (800365c <USBD_LL_StallEP+0x18>)
 8003654:	5c18      	ldrbls	r0, [r3, r0]
 8003656:	2002      	movhi	r0, #2

  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;  
}
 8003658:	bd08      	pop	{r3, pc}
 800365a:	bf00      	nop
 800365c:	080038d4 	.word	0x080038d4

08003660 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8003660:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8003662:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8003666:	f7fd fe18 	bl	800129a <HAL_PCD_EP_ClrStall>
 800366a:	2803      	cmp	r0, #3
 800366c:	bf9a      	itte	ls
 800366e:	4b02      	ldrls	r3, [pc, #8]	; (8003678 <USBD_LL_ClearStallEP+0x18>)
 8003670:	5c18      	ldrbls	r0, [r3, r0]
 8003672:	2002      	movhi	r0, #2
     
  usb_status =  USBD_Get_USB_Status(hal_status);

  return usb_status; 
}
 8003674:	bd08      	pop	{r3, pc}
 8003676:	bf00      	nop
 8003678:	080038d4 	.word	0x080038d4

0800367c <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 800367c:	060a      	lsls	r2, r1, #24
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800367e:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8003682:	bf45      	ittet	mi
 8003684:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 8003688:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800368c:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8003690:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8003694:	bf58      	it	pl
 8003696:	f893 022a 	ldrbpl.w	r0, [r3, #554]	; 0x22a
  }
}
 800369a:	4770      	bx	lr

0800369c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800369c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800369e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80036a2:	f7fd facc 	bl	8000c3e <HAL_PCD_SetAddress>
 80036a6:	2803      	cmp	r0, #3
 80036a8:	bf9a      	itte	ls
 80036aa:	4b02      	ldrls	r3, [pc, #8]	; (80036b4 <USBD_LL_SetUSBAddress+0x18>)
 80036ac:	5c18      	ldrbls	r0, [r3, r0]
 80036ae:	2002      	movhi	r0, #2
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 
  return usb_status;  
}
 80036b0:	bd08      	pop	{r3, pc}
 80036b2:	bf00      	nop
 80036b4:	080038d4 	.word	0x080038d4

080036b8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80036b8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80036ba:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80036be:	f7fd fb35 	bl	8000d2c <HAL_PCD_EP_Transmit>
 80036c2:	2803      	cmp	r0, #3
 80036c4:	bf9a      	itte	ls
 80036c6:	4b02      	ldrls	r3, [pc, #8]	; (80036d0 <USBD_LL_Transmit+0x18>)
 80036c8:	5c18      	ldrbls	r0, [r3, r0]
 80036ca:	2002      	movhi	r0, #2
     
  usb_status =  USBD_Get_USB_Status(hal_status);
  
  return usb_status;    
}
 80036cc:	bd08      	pop	{r3, pc}
 80036ce:	bf00      	nop
 80036d0:	080038d4 	.word	0x080038d4

080036d4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80036d4:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80036d6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80036da:	f7fd fb08 	bl	8000cee <HAL_PCD_EP_Receive>
 80036de:	2803      	cmp	r0, #3
 80036e0:	bf9a      	itte	ls
 80036e2:	4b02      	ldrls	r3, [pc, #8]	; (80036ec <USBD_LL_PrepareReceive+0x18>)
 80036e4:	5c18      	ldrbls	r0, [r3, r0]
 80036e6:	2002      	movhi	r0, #2
     
  usb_status =  USBD_Get_USB_Status(hal_status);
  	
  return usb_status; 
}
 80036e8:	bd08      	pop	{r3, pc}
 80036ea:	bf00      	nop
 80036ec:	080038d4 	.word	0x080038d4

080036f0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80036f0:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80036f2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80036f6:	f7fd fb12 	bl	8000d1e <HAL_PCD_EP_GetRxCount>
}
 80036fa:	bd08      	pop	{r3, pc}

080036fc <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 80036fc:	4800      	ldr	r0, [pc, #0]	; (8003700 <USBD_static_malloc+0x4>)
 80036fe:	4770      	bx	lr
 8003700:	2000019c 	.word	0x2000019c

08003704 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8003704:	4770      	bx	lr

08003706 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8003706:	4770      	bx	lr

08003708 <USBD_FS_DeviceDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8003708:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
}
 800370a:	4801      	ldr	r0, [pc, #4]	; (8003710 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 800370c:	800b      	strh	r3, [r1, #0]
}
 800370e:	4770      	bx	lr
 8003710:	20000148 	.word	0x20000148

08003714 <USBD_FS_LangIDStrDescriptor>:
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);
 8003714:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 8003716:	4801      	ldr	r0, [pc, #4]	; (800371c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8003718:	800b      	strh	r3, [r1, #0]
}
 800371a:	4770      	bx	lr
 800371c:	2000015c 	.word	0x2000015c

08003720 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8003720:	2300      	movs	r3, #0
{
 8003722:	b530      	push	{r4, r5, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8003724:	461d      	mov	r5, r3
  for (idx = 0; idx < len; idx++)
 8003726:	b2dc      	uxtb	r4, r3
 8003728:	42a2      	cmp	r2, r4
 800372a:	d800      	bhi.n	800372e <IntToUnicode+0xe>
  }
}
 800372c:	bd30      	pop	{r4, r5, pc}
    if (((value >> 28)) < 0xA)
 800372e:	0f04      	lsrs	r4, r0, #28
 8003730:	2c09      	cmp	r4, #9
      pbuf[2 * idx] = (value >> 28) + '0';
 8003732:	bf94      	ite	ls
 8003734:	3430      	addls	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8003736:	3437      	addhi	r4, #55	; 0x37
 8003738:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 800373c:	eb01 0443 	add.w	r4, r1, r3, lsl #1
    value = value << 4;
 8003740:	0100      	lsls	r0, r0, #4
    pbuf[2 * idx + 1] = 0;
 8003742:	7065      	strb	r5, [r4, #1]
 8003744:	3301      	adds	r3, #1
 8003746:	e7ee      	b.n	8003726 <IntToUnicode+0x6>

08003748 <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 8003748:	231a      	movs	r3, #26
{
 800374a:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800374c:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800374e:	4b09      	ldr	r3, [pc, #36]	; (8003774 <USBD_FS_SerialStrDescriptor+0x2c>)
 8003750:	6818      	ldr	r0, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8003752:	3308      	adds	r3, #8
  deviceserial0 += deviceserial2;
 8003754:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 8003756:	18c0      	adds	r0, r0, r3
 8003758:	d00a      	beq.n	8003770 <USBD_FS_SerialStrDescriptor+0x28>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800375a:	4b07      	ldr	r3, [pc, #28]	; (8003778 <USBD_FS_SerialStrDescriptor+0x30>)
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800375c:	2208      	movs	r2, #8
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800375e:	681c      	ldr	r4, [r3, #0]
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8003760:	4906      	ldr	r1, [pc, #24]	; (800377c <USBD_FS_SerialStrDescriptor+0x34>)
 8003762:	f7ff ffdd 	bl	8003720 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8003766:	2204      	movs	r2, #4
 8003768:	4905      	ldr	r1, [pc, #20]	; (8003780 <USBD_FS_SerialStrDescriptor+0x38>)
 800376a:	4620      	mov	r0, r4
 800376c:	f7ff ffd8 	bl	8003720 <IntToUnicode>
}
 8003770:	4804      	ldr	r0, [pc, #16]	; (8003784 <USBD_FS_SerialStrDescriptor+0x3c>)
 8003772:	bd10      	pop	{r4, pc}
 8003774:	1ffff7e8 	.word	0x1ffff7e8
 8003778:	1ffff7ec 	.word	0x1ffff7ec
 800377c:	20000162 	.word	0x20000162
 8003780:	20000172 	.word	0x20000172
 8003784:	20000160 	.word	0x20000160

08003788 <USBD_FS_ManufacturerStrDescriptor>:
{
 8003788:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800378a:	4c04      	ldr	r4, [pc, #16]	; (800379c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 800378c:	460a      	mov	r2, r1
 800378e:	4804      	ldr	r0, [pc, #16]	; (80037a0 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8003790:	4621      	mov	r1, r4
 8003792:	f7ff fb1e 	bl	8002dd2 <USBD_GetString>
}
 8003796:	4620      	mov	r0, r4
 8003798:	bd10      	pop	{r4, pc}
 800379a:	bf00      	nop
 800379c:	200012d8 	.word	0x200012d8
 80037a0:	080038f1 	.word	0x080038f1

080037a4 <USBD_FS_ProductStrDescriptor>:
{
 80037a4:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80037a6:	4c04      	ldr	r4, [pc, #16]	; (80037b8 <USBD_FS_ProductStrDescriptor+0x14>)
 80037a8:	460a      	mov	r2, r1
 80037aa:	4804      	ldr	r0, [pc, #16]	; (80037bc <USBD_FS_ProductStrDescriptor+0x18>)
 80037ac:	4621      	mov	r1, r4
 80037ae:	f7ff fb10 	bl	8002dd2 <USBD_GetString>
}
 80037b2:	4620      	mov	r0, r4
 80037b4:	bd10      	pop	{r4, pc}
 80037b6:	bf00      	nop
 80037b8:	200012d8 	.word	0x200012d8
 80037bc:	08003904 	.word	0x08003904

080037c0 <USBD_FS_ConfigStrDescriptor>:
{
 80037c0:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80037c2:	4c04      	ldr	r4, [pc, #16]	; (80037d4 <USBD_FS_ConfigStrDescriptor+0x14>)
 80037c4:	460a      	mov	r2, r1
 80037c6:	4804      	ldr	r0, [pc, #16]	; (80037d8 <USBD_FS_ConfigStrDescriptor+0x18>)
 80037c8:	4621      	mov	r1, r4
 80037ca:	f7ff fb02 	bl	8002dd2 <USBD_GetString>
}
 80037ce:	4620      	mov	r0, r4
 80037d0:	bd10      	pop	{r4, pc}
 80037d2:	bf00      	nop
 80037d4:	200012d8 	.word	0x200012d8
 80037d8:	080038d8 	.word	0x080038d8

080037dc <USBD_FS_InterfaceStrDescriptor>:
{
 80037dc:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80037de:	4c04      	ldr	r4, [pc, #16]	; (80037f0 <USBD_FS_InterfaceStrDescriptor+0x14>)
 80037e0:	460a      	mov	r2, r1
 80037e2:	4804      	ldr	r0, [pc, #16]	; (80037f4 <USBD_FS_InterfaceStrDescriptor+0x18>)
 80037e4:	4621      	mov	r1, r4
 80037e6:	f7ff faf4 	bl	8002dd2 <USBD_GetString>
}
 80037ea:	4620      	mov	r0, r4
 80037ec:	bd10      	pop	{r4, pc}
 80037ee:	bf00      	nop
 80037f0:	200012d8 	.word	0x200012d8
 80037f4:	080038e3 	.word	0x080038e3

080037f8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80037f8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80037fa:	e003      	b.n	8003804 <LoopCopyDataInit>

080037fc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80037fc:	4b0b      	ldr	r3, [pc, #44]	; (800382c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80037fe:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003800:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8003802:	3104      	adds	r1, #4

08003804 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003804:	480a      	ldr	r0, [pc, #40]	; (8003830 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003806:	4b0b      	ldr	r3, [pc, #44]	; (8003834 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003808:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800380a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800380c:	d3f6      	bcc.n	80037fc <CopyDataInit>
  ldr r2, =_sbss
 800380e:	4a0a      	ldr	r2, [pc, #40]	; (8003838 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003810:	e002      	b.n	8003818 <LoopFillZerobss>

08003812 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8003812:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003814:	f842 3b04 	str.w	r3, [r2], #4

08003818 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003818:	4b08      	ldr	r3, [pc, #32]	; (800383c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800381a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800381c:	d3f9      	bcc.n	8003812 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800381e:	f7ff fd25 	bl	800326c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003822:	f000 f80f 	bl	8003844 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003826:	f7ff fcbd 	bl	80031a4 <main>
  bx lr
 800382a:	4770      	bx	lr
  ldr r3, =_sidata
 800382c:	08003924 	.word	0x08003924
  ldr r0, =_sdata
 8003830:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003834:	2000017c 	.word	0x2000017c
  ldr r2, =_sbss
 8003838:	2000017c 	.word	0x2000017c
  ldr r3, = _ebss
 800383c:	200014d8 	.word	0x200014d8

08003840 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003840:	e7fe      	b.n	8003840 <ADC1_2_IRQHandler>
	...

08003844 <__libc_init_array>:
 8003844:	b570      	push	{r4, r5, r6, lr}
 8003846:	2500      	movs	r5, #0
 8003848:	4e0c      	ldr	r6, [pc, #48]	; (800387c <__libc_init_array+0x38>)
 800384a:	4c0d      	ldr	r4, [pc, #52]	; (8003880 <__libc_init_array+0x3c>)
 800384c:	1ba4      	subs	r4, r4, r6
 800384e:	10a4      	asrs	r4, r4, #2
 8003850:	42a5      	cmp	r5, r4
 8003852:	d109      	bne.n	8003868 <__libc_init_array+0x24>
 8003854:	f000 f822 	bl	800389c <_init>
 8003858:	2500      	movs	r5, #0
 800385a:	4e0a      	ldr	r6, [pc, #40]	; (8003884 <__libc_init_array+0x40>)
 800385c:	4c0a      	ldr	r4, [pc, #40]	; (8003888 <__libc_init_array+0x44>)
 800385e:	1ba4      	subs	r4, r4, r6
 8003860:	10a4      	asrs	r4, r4, #2
 8003862:	42a5      	cmp	r5, r4
 8003864:	d105      	bne.n	8003872 <__libc_init_array+0x2e>
 8003866:	bd70      	pop	{r4, r5, r6, pc}
 8003868:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800386c:	4798      	blx	r3
 800386e:	3501      	adds	r5, #1
 8003870:	e7ee      	b.n	8003850 <__libc_init_array+0xc>
 8003872:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003876:	4798      	blx	r3
 8003878:	3501      	adds	r5, #1
 800387a:	e7f2      	b.n	8003862 <__libc_init_array+0x1e>
 800387c:	0800391c 	.word	0x0800391c
 8003880:	0800391c 	.word	0x0800391c
 8003884:	0800391c 	.word	0x0800391c
 8003888:	08003920 	.word	0x08003920

0800388c <memset>:
 800388c:	4603      	mov	r3, r0
 800388e:	4402      	add	r2, r0
 8003890:	4293      	cmp	r3, r2
 8003892:	d100      	bne.n	8003896 <memset+0xa>
 8003894:	4770      	bx	lr
 8003896:	f803 1b01 	strb.w	r1, [r3], #1
 800389a:	e7f9      	b.n	8003890 <memset+0x4>

0800389c <_init>:
 800389c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800389e:	bf00      	nop
 80038a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038a2:	bc08      	pop	{r3}
 80038a4:	469e      	mov	lr, r3
 80038a6:	4770      	bx	lr

080038a8 <_fini>:
 80038a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038aa:	bf00      	nop
 80038ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038ae:	bc08      	pop	{r3}
 80038b0:	469e      	mov	lr, r3
 80038b2:	4770      	bx	lr
