{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458068742214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458068742218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 00:35:42 2016 " "Processing started: Wed Mar 16 00:35:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458068742218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068742218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_Processor -c RISC_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068742218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458068742522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behavioural " "Found design unit 1: Adder-behavioural" {  } { { "Adder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754303 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754303 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Test.vhd " "Can't analyze file -- file Test.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1458068754305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risc_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISC_Processor-behavioural " "Found design unit 1: RISC_Processor-behavioural" {  } { { "RISC_Processor.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/RISC_Processor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754306 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISC_Processor " "Found entity 1: RISC_Processor" {  } { { "RISC_Processor.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/RISC_Processor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUnit-behavioural " "Found design unit 1: ALUnit-behavioural" {  } { { "ALUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/ALUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754308 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUnit " "Found entity 1: ALUnit" {  } { { "ALUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/ALUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-behavioural " "Found design unit 1: Register_File-behavioural" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Register_File.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754312 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Register_File.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavioural " "Found design unit 1: Shifter-behavioural" {  } { { "Shifter.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754313 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "munit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file munit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUnit-behavioural " "Found design unit 1: MUnit-behavioural" {  } { { "MUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/MUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754315 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUnit " "Found entity 1: MUnit" {  } { { "MUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/MUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-behavioural " "Found design unit 1: Multiplier-behavioural" {  } { { "Multiplier.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Multiplier.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754316 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Mem-behavioural " "Found design unit 1: Instr_Mem-behavioural" {  } { { "Instr_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Instr_Mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754317 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Mem " "Found entity 1: Instr_Mem" {  } { { "Instr_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Instr_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-behavioural " "Found design unit 1: Data_Mem-behavioural" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754319 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754319 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1458068754320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-behavioural " "Found design unit 1: Mux-behavioural" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754320 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddUnit-behavioural " "Found design unit 1: AddUnit-behavioural" {  } { { "AddUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/AddUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754322 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddUnit " "Found entity 1: AddUnit" {  } { { "AddUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/AddUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Andder-behavioural " "Found design unit 1: Andder-behavioural" {  } { { "Andder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Andder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754323 ""} { "Info" "ISGN_ENTITY_NAME" "1 Andder " "Found entity 1: Andder" {  } { { "Andder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Andder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose.vhd 2 1 " "Found 2 design units, including 1 entities, in source file choose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Choose-behavioural " "Found design unit 1: Choose-behavioural" {  } { { "Choose.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Choose.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Choose " "Found entity 1: Choose" {  } { { "Choose.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Choose.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Extender-behavioural " "Found design unit 1: Sign_Extender-behavioural" {  } { { "Sign_Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Sign_Extender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754325 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extender " "Found entity 1: Sign_Extender" {  } { { "Sign_Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Sign_Extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-behavioural " "Found design unit 1: Extender-behavioural" {  } { { "Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Extender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754327 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-behavioural " "Found design unit 1: Mux4-behavioural" {  } { { "Mux4.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754328 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754330 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioural " "Found design unit 1: PC-behavioural" {  } { { "PC.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754331 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-behavioural " "Found design unit 1: Flags-behavioural" {  } { { "Flags.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Flags.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754333 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Flags.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Path-behavioural " "Found design unit 1: Data_Path-behavioural" {  } { { "Data_Path.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Path.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754334 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-behavioural " "Found design unit 1: Controller-behavioural" {  } { { "Controller.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754336 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "actrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file actrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Actrl-behavioural " "Found design unit 1: Actrl-behavioural" {  } { { "Actrl.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Actrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754337 ""} { "Info" "ISGN_ENTITY_NAME" "1 Actrl " "Found entity 1: Actrl" {  } { { "Actrl.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Actrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bctrl-behavioural " "Found design unit 1: Bctrl-behavioural" {  } { { "Bctrl.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Bctrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bctrl " "Found entity 1: Bctrl" {  } { { "Bctrl.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Bctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458068754339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754339 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk Data_Mem.vhd(25) " "VHDL error at Data_Mem.vhd(25): object \"clk\" is used but not declared" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 25 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1458068754341 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_OBJECT_CLASS_MISMATCH" "s signal Data_Mem.vhd(25) " "VHDL Subprogram Call error at Data_Mem.vhd(25): actual for formal parameter \"s\" must be a \"signal\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd" 25 0 0 } }  } 0 10559 "VHDL Subprogram Call error at %3!s!: actual for formal parameter \"%1!s!\" must be a \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1458068754341 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458068754490 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 16 00:35:54 2016 " "Processing ended: Wed Mar 16 00:35:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458068754490 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458068754490 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458068754490 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458068754490 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd " "Source file: C:/Python27/COL 216 Arm and VHDL/Assignment 3 - Basic Processor/Data_Mem.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1458068763873 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Analysis & Synthesis" 0 -1 1458068763873 ""}
