Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May  9 16:39:48 2025
| Host         : lapdune2 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a200t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   224 |
|    Minimum number of control sets                        |   224 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   458 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   224 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    49 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |    19 |
| >= 16              |    89 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1130 |          391 |
| No           | No                    | Yes                    |              53 |           17 |
| No           | Yes                   | No                     |            1503 |          579 |
| Yes          | No                    | No                     |             466 |          171 |
| Yes          | No                    | Yes                    |              94 |           32 |
| Yes          | Yes                   | No                     |            1848 |          540 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                                  Enable Signal                                                                                 |                                                                            Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RESET_INT                                                                  |                1 |              1 |         1.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss                             |                1 |              1 |         1.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6_0                                   |                1 |              2 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT[15]_i_1_n_0 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                1 |              2 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_mode_out_reg_inv_0[0]                                                                 |                                                                                                                                                                        |                3 |              4 |         1.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                            |                3 |              4 |         1.33 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_data[0]                                                                               |                                                                                                                                                                        |                1 |              4 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/E[0]                                                        | gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              4 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_data[7]                                                                               |                                                                                                                                                                        |                1 |              4 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_mode_out_reg_inv_1                                                                    |                                                                                                                                                                        |                2 |              4 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/NO_QSGMII_DATA.TXDATA[5]_i_1_n_0   |                1 |              4 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/E[0]                                                        | gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              4 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[7]_0                                                                                 |                3 |              4 |         1.33 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/sel                                                                                        | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/p_1_in0                                                                            |                2 |              4 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_3                                                                                |                1 |              4 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/IS_2_5G_DISABLED_PRE_SHRINK.TRANSMITTER/XMIT_DATA_INT                              | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                2 |              5 |         2.50 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PREVIOUS_STATE                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                4 |              5 |         1.25 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg_0                                                  |                1 |              5 |         5.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1                                                                |                1 |              5 |         5.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 |                                                                                                                                                                                | leds_controller_inst/led0_reg[4]_i_1_n_2                                                                                                                               |                3 |              5 |         1.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                1 |              5 |         5.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                1 |              5 |         5.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN                           |                1 |              5 |         5.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/flag_handling_gen[0].tmp_cnt[4]_i_2_n_2                                                                       | gigabit_ehternet_inst/eth_int_inst/reset_mgr/SS[0]                                                                                                                     |                1 |              5 |         5.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | leds_controller_inst/led1_reg[4]_i_1_n_2                                                                                                                                       | gen_eth_mux/reset_n                                                                                                                                                    |                2 |              5 |         2.50 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_count[4]_i_2_n_2                                                                      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/four_bit_count                                                                         |                1 |              5 |         5.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                1 |              5 |         5.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/delay_count[10]_i_1__0_n_2                                                                 | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/delay_count[15]_i_1__0_n_2                                                         |                2 |              5 |         2.50 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                1 |              6 |         6.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/FSM_sequential_Sreg0[6]_i_1_n_2                                                            | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                5 |              7 |         1.40 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count                                                           | gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                2 |              7 |         3.50 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sel                                                                       | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_time_cnt0_0                                                  |                3 |              7 |         2.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count                                                           | gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |                3 |              7 |         2.33 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/info_fifo_wr_data[6]_i_1_n_2                                                                                   | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              7 |         2.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_2__0_n_0                                               | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_1_n_0                                          |                2 |              7 |         3.50 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[31]_i_1_n_2                                                                            | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_ip[23]_i_1_n_2                                                                         | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                1 |              8 |         8.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[23]_i_1_n_2                                                                            | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                1 |              8 |         8.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_ip[15]_i_1_n_2                                                                         | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_dest_ip[15]_i_1_n_2                                                                        | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                4 |              8 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[39]_i_1_n_2                                                                            | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[47]_i_1_n_2                                                                            | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[7]_i_1_n_2                                                                             | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_countdown[15]_i_1_n_2                                                                      | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                4 |              8 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_countdown[7]_i_1_n_2                                                                       | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                5 |              8 |         1.60 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/info_fifo_wr_data[15]_i_1_n_2                                                                                  |                                                                                                                                                                        |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_ip[31]_i_1_n_2                                                                         | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_ip[7]_i_1_n_2                                                                          | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[15]_i_1_n_2                                                                        | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                1 |              8 |         8.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[23]_i_1_n_2                                                                        | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[31]_i_1_n_2                                                                        | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[39]_i_1_n_2                                                                        | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                1 |              8 |         8.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[47]_i_1_n_2                                                                        | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/arp_req_mac[7]_i_1_n_2                                                                         | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/src_mac[15]_i_1_n_2                                                                            | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/decipher_clken                                                                                 | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/clken_reg_0                                                                            |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/icmp_checksum[15]_i_1_n_2                                                                      |                                                                                                                                                                        |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/icmp_checksum[7]_i_1_n_2                                                                       |                                                                                                                                                                        |                4 |              8 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/q_w_counter[7]_i_1_n_2                                                                                         | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count[7]_i_1_n_0                                                                                            |                                                                                                                                                                        |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_5                                                                                 |                8 |              8 |         1.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                             | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                    |                2 |              8 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                    |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/mem_loc_count_reg[7]_i_1_n_2                                                                                  | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                4 |              8 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/user_addr_byte0                                                                                               | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[3]_8                                                                                 |                4 |              8 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[15]_i_1_n_0                    |                                                                                                                                                                        |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG[7]_i_1_n_0                     |                                                                                                                                                                        |                1 |              8 |         8.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_port[7]_i_1_n_2                                                                        | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_port[15]_i_1_n_2                                                                       | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/q_w_count[7]_i_1_n_2                                                                                           | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/dataout[7]_i_1__0_n_2                                                                      | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                5 |              8 |         1.60 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_ip[7]_i_1_n_2                                                                          | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                1 |              8 |         8.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_ip[31]_i_1_n_2                                                                         | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/qw_count[7]_i_1_n_2                                                                                         | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/seq_count[7]_i_1_n_2                                                                                        | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/tx_data[7]_i_1_n_2                                                                                          |                                                                                                                                                                        |                4 |              8 |         2.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_ip[23]_i_1_n_2                                                                         | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_src_ip[15]_i_1_n_2                                                                         | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_dest_ip[7]_i_1_n_2                                                                         | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/dataout[7]_i_1_n_2                                                                             | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                6 |              8 |         1.33 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_dest_ip[31]_i_1_n_2                                                                        | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |              8 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_dest_ip[23]_i_1_n_2                                                                        | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |              8 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_0                                                                                |                4 |              9 |         2.25 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/decipher_clken                                                                                 |                                                                                                                                                                        |                2 |              9 |         4.50 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/PULSE4096                     | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/LINK_TIMER[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/wave_count                                                                                                                               | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                3 |             10 |         3.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/wave_count                                                                                                                               | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                5 |             10 |         2.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_BOT/waves_buffer                                                                                                                             | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                3 |             10 |         3.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/waves_buffer                                                                                                                             | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                3 |             10 |         3.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/wave_count                                                                                                                               | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                4 |             10 |         2.50 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_MID/waves_buffer                                                                                                                             | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                2 |             10 |         5.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/FSM_onehot_Sreg0[9]_i_1_n_2                                                                                 | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |             10 |         3.33 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/tx_data_count[10]_i_1_n_2                                                                                   | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |             10 |         3.33 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/user_tx_size_in[10]_i_1_n_2                                                                                 | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |             10 |         5.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/FSM_onehot_Sreg0_reg_n_2_[90]                                                                  | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/udp_zeros[10]_i_1_n_2                                                                  |                6 |             11 |         1.83 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/delay_count[10]_i_1__0_n_2                                                                 |                                                                                                                                                                        |                5 |             11 |         2.20 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/ip_data_count[10]_i_1_n_2                                                                      |                                                                                                                                                                        |                7 |             11 |         1.57 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/length_count[10]_i_1_n_2                                                                   |                                                                                                                                                                        |                8 |             11 |         1.38 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/zero_fill_count0                                                                           | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/SR[0]                                                                                  |                3 |             11 |         3.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/tx_info_fifo_wr_data[15]_i_1_n_2                                                                              | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |             11 |         3.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/length_count_out[10]_i_1_n_2                                                               |                                                                                                                                                                        |                3 |             11 |         3.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg                                                                                                                         | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                5 |             12 |         2.40 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/eqOp                                                                                        | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                3 |             12 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg30                                                                               | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0                                                             |                3 |             12 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/addr_reg                                                                                                                         | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                5 |             12 |         2.40 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/addr_reg                                                                                                                         | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                2 |             12 |         6.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/addr_reg                                                                                                                         | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                4 |             12 |         3.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/addr_reg                                                                                                                         | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                4 |             12 |         3.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/gen_spy_buffers/gen_spy_bit[4].spy_inst/addr_reg                                                                                                                         | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                4 |             12 |         3.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/addr_reg                                                                                                                         | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                3 |             12 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/addr_reg_0                                                                                                                       | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                3 |             12 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/gen_spy_buffers/gen_spy_bit[6].spy_inst/addr_reg                                                                                                                         | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |                2 |             12 |         6.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/FSM_onehot_Sreg0[11]_i_1_n_2                                                                                   | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                2 |             12 |         6.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6_0                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                4 |             13 |         3.25 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/FSM_onehot_STATE[12]_i_1_n_0           |                4 |             13 |         3.25 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk       | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                           | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_1__0_n_0                                   |                4 |             13 |         3.25 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_wren_sig_reg_1[0]                                                                                         | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_3[0]                                                                              |                4 |             14 |         3.50 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[0].lpf/x_i[13]_i_1__2_n_2                                                                                                           | AFE_0/filter_inst/i_instance[0].j_instance[0].lpf/reset_reg                                                                                                            |                3 |             14 |         4.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i[13]_i_1__6_n_2                                                                                                           | AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/reset_reg                                                                                                            |                3 |             14 |         4.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[2].lpf/x_i[13]_i_1__3_n_2                                                                                                           | AFE_0/filter_inst/i_instance[0].j_instance[2].lpf/reset_reg                                                                                                            |                3 |             14 |         4.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[6].lpf/x_i[13]_i_1__5_n_2                                                                                                           | AFE_0/filter_inst/i_instance[0].j_instance[6].lpf/reset_reg                                                                                                            |                5 |             14 |         2.80 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[1].lpf/x_i[13]_i_1_n_2                                                                                                              | AFE_0/filter_inst/i_instance[0].j_instance[1].lpf/reset_reg                                                                                                            |                3 |             14 |         4.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[3].lpf/x_i[13]_i_1__1_n_2                                                                                                           | AFE_0/filter_inst/i_instance[0].j_instance[3].lpf/reset_reg                                                                                                            |                2 |             14 |         7.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[4].lpf/x_i[13]_i_1__0_n_2                                                                                                           | AFE_0/filter_inst/i_instance[0].j_instance[4].lpf/reset_reg                                                                                                            |                2 |             14 |         7.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i[13]_i_1__4_n_2                                                                                                           | AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/reset_reg                                                                                                            |                2 |             14 |         7.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/Q[2]                                                                                                          | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                4 |             14 |         3.50 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_out                  |                6 |             14 |         2.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter                                                                     | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1                                                                |                4 |             14 |         3.50 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_2[0]                                                                                      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_3[0]                                                                              |                3 |             14 |         4.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_1[0]                                                                                      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_3[0]                                                                              |                3 |             14 |         4.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/p_2_in                                                                                     | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/p_1_in0                                                                            |                5 |             15 |         3.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT            | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |                4 |             15 |         3.75 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_RST_SM0                                                                 |                4 |             15 |         3.75 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_onehot_Sreg0[14]_i_1_n_2                                                                                  | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                3 |             15 |         5.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/TX_RST_SM0                                                                 |                5 |             15 |         3.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/finish_signal                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/reset_reg                                                                                                            |                4 |             16 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[6].hpf/enable_reg                                                                                                                   | AFE_0/filter_inst/i_instance[0].j_instance[6].hpf/reset_reg                                                                                                            |                4 |             16 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[0].lpf/finish_signal                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[0].lpf/reset_reg                                                                                                            |                3 |             16 |         5.33 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/add_sig[15]_i_2_n_2                                                                        | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ChecksumCalcBlock/add_sig[15]_i_1_n_2                                                                |                5 |             16 |         3.20 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[2].lpf/finish_signal                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[2].lpf/reset_reg                                                                                                            |                3 |             16 |         5.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/enable_reg                                                                                                                   | AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/reset_reg                                                                                                            |                4 |             16 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/enable_reg                                                                                                                   | AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/reset_reg                                                                                                            |                4 |             16 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/finish_signal                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/reset_reg                                                                                                            |                5 |             16 |         3.20 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[0].hpf/enable_reg                                                                                                                   | AFE_0/filter_inst/i_instance[0].j_instance[0].hpf/reset_reg                                                                                                            |                4 |             16 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[5].hpf/enable_reg                                                                                                                   | AFE_0/filter_inst/i_instance[0].j_instance[5].hpf/reset_reg                                                                                                            |                4 |             16 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingChecksumCalcBlock/resp_chk_sum[15]_i_1_n_2                                                           |                                                                                                                                                                        |                6 |             16 |         2.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/enable_reg                                                                                                                   | AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/reset_reg                                                                                                            |                4 |             16 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[6].lpf/finish_signal                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[6].lpf/reset_reg                                                                                                            |                4 |             16 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/enable_reg                                                                                                                   | AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/reset_reg                                                                                                            |                4 |             16 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[3].lpf/finish_signal                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[3].lpf/reset_reg                                                                                                            |                5 |             16 |         3.20 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[4].lpf/finish_signal                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[4].lpf/reset_reg                                                                                                            |                7 |             16 |         2.29 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_bufg | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data                                     | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_out                  |                5 |             16 |         3.20 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/delay_count[15]_i_1_n_2                                                                        | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                4 |             16 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_bufg | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0                                |                                                                                                                                                                        |                3 |             16 |         5.33 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/sleep_count[15]_i_1_n_2                                                                    | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |                4 |             16 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/E[0]                                                                                                          |                                                                                                                                                                        |                6 |             16 |         2.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[1].lpf/finish_signal                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[1].lpf/reset_reg                                                                                                            |                3 |             16 |         5.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[2].lpf/en_mux[15]_i_1__1_n_2                                                                                                |                5 |             16 |         3.20 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[4].lpf/en_mux[15]_i_1__3_n_2                                                                                                |                5 |             16 |         3.20 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[0].lpf/en_mux[15]_i_1_n_2                                                                                                   |                5 |             16 |         3.20 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/en_mux[15]_i_1__4_n_2                                                                                                |                6 |             16 |         2.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[6].lpf/en_mux[15]_i_1__5_n_2                                                                                                |                3 |             16 |         5.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/en_mux[15]_i_1__6_n_2                                                                                                |                5 |             16 |         3.20 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[3].lpf/en_mux[15]_i_1__2_n_2                                                                                                |                3 |             16 |         5.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[1].lpf/en_mux[15]_i_1__0_n_2                                                                                                |                3 |             16 |         5.33 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_VALID                              | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/MGT_RESET.SRESET_reg[0]              |                5 |             16 |         3.20 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/set_ctrl_dest_strobe_reg[0]                                                                                   |                                                                                                                                                                        |                3 |             16 |         5.33 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 | AFE_0/filter_inst/i_instance[0].j_instance[4].hpf/enable_reg                                                                                                                   | AFE_0/filter_inst/i_instance[0].j_instance[4].hpf/reset_reg                                                                                                            |                4 |             16 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk       | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                              | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/clear                                                             |                5 |             17 |         3.40 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingChecksumCalcBlock/req_chk_sum_sig[16]_i_1_n_2                                                        |                                                                                                                                                                        |                4 |             17 |         4.25 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_bufg |                                                                                                                                                                                |                                                                                                                                                                        |                5 |             18 |         3.60 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/SYNC_STATUS_REG0                     |                5 |             18 |         3.60 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter                                                          | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out                                                    |                5 |             19 |         3.80 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe[3]                                                                                                      |               13 |             19 |         1.46 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/clken_reg_1[0]                                                                                 |                                                                                                                                                                        |                8 |             20 |         2.50 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter                                                          | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                            |                5 |             20 |         4.00 |
|  sys_timing_endpoint/clock_manager/inst/clk_out2                 |                                                                                                                                                                                |                                                                                                                                                                        |               15 |             21 |         1.40 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[3].lpf/reset_reg                                                                                                            |                6 |             22 |         3.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[4].lpf/reset_reg                                                                                                            |                6 |             22 |         3.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/reset_reg                                                                                                            |                6 |             22 |         3.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[0].lpf/reset_reg                                                                                                            |                6 |             22 |         3.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/toggle_i_1_n_0                                                                                              | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |                8 |             22 |         2.75 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[6].lpf/reset_reg                                                                                                            |                6 |             22 |         3.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/reset_reg                                                                                                            |                6 |             22 |         3.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[2].lpf/reset_reg                                                                                                            |                6 |             22 |         3.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[1].lpf/reset_reg                                                                                                            |                6 |             22 |         3.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[0]_0                                                                                 |                6 |             24 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/self_addr0                                                                                                    | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[1]_2                                                                                 |                8 |             24 |         3.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/create_clken                                                                               |                                                                                                                                                                        |                4 |             24 |         6.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/toggle                                                                                                      | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |                5 |             26 |         5.20 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 |                                                                                                                                                                                | gen_eth_mux/reset_n                                                                                                                                                    |                8 |             29 |         3.62 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/CreatePacketBlock/crc_gen_init_reg_0[0]                                                                      | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |               10 |             32 |         3.20 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/set_ctrl_dest_strobe_reg_1[0]                                                                                 |                                                                                                                                                                        |                9 |             32 |         3.56 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[2]_1[0]                                                                                      |                                                                                                                                                                        |               15 |             32 |         2.13 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/refclk_stable_count                                                       |                                                                                                                                                                        |                8 |             32 |         4.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/E[0]                                                                                           | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |               12 |             32 |         2.67 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[1].lpf/mean[0]_i_1__0_n_2                                                                                                   |               10 |             37 |         3.70 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[2].lpf/mean[0]_i_1__1_n_2                                                                                                   |               10 |             37 |         3.70 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/mean[0]_i_1__6_n_2                                                                                                   |               10 |             37 |         3.70 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[4].lpf/mean[0]_i_1__3_n_2                                                                                                   |               10 |             37 |         3.70 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[6].lpf/mean[0]_i_1__5_n_2                                                                                                   |               10 |             37 |         3.70 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/mean[0]_i_1__4_n_2                                                                                                   |               10 |             37 |         3.70 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[0].lpf/mean[0]_i_1_n_2                                                                                                      |               10 |             37 |         3.70 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | AFE_0/filter_inst/i_instance[0].j_instance[3].lpf/mean[0]_i_1__2_n_2                                                                                                   |               10 |             37 |         3.70 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_TX_RESET                                                               |               15 |             38 |         2.53 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[4]_1                                                                                         |                                                                                                                                                                        |               15 |             40 |         2.67 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/set_data_dest_strobe_reg[0]                                                                                   |                                                                                                                                                                        |               21 |             48 |         2.29 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/set_ctrl_dest_strobe_reg_0[0]                                                                                 |                                                                                                                                                                        |               16 |             48 |         3.00 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RX_RESET                                                               |               17 |             49 |         2.88 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SRESET                                                                     |               22 |             51 |         2.32 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |               42 |             63 |         1.50 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[31]_1[0]                                                                                     | gen_eth_mux/reset_n                                                                                                                                                    |               29 |             64 |         2.21 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig[63]_i_1_n_2                                                                                      | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |               25 |             64 |         2.56 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_wdata[63]_i_1_n_2                                                                                         | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |               18 |             64 |         3.56 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_TX_SEQ_CTL/data_fifo_rd_data_reg[63]_i_1_n_2                                                                           | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |               18 |             64 |         3.56 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig[63]_i_1_n_2                                                                                | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |               11 |             64 |         5.82 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ArpReplyBlock/FSM_onehot_Sreg0[65]_i_1_n_2                                                                   | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |               16 |             66 |         4.12 |
|  sys_timing_endpoint/clock_manager/inst/clk_out1                 |                                                                                                                                                                                |                                                                                                                                                                        |               23 |             76 |         3.30 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk       |                                                                                                                                                                                |                                                                                                                                                                        |               26 |             80 |         3.08 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      | gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/DecipherBlock/FSM_onehot_Sreg0[99]_i_1_n_2                                                                   | gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]                                                                                                                     |               24 |            100 |         4.17 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |               45 |            147 |         3.27 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                | gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/reset                                                                                                 |              208 |            383 |         1.84 |
|  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/userclk2      |                                                                                                                                                                                |                                                                                                                                                                        |              189 |            475 |         2.51 |
|  sys_timing_endpoint/clock_manager/inst/clk_out6                 |                                                                                                                                                                                |                                                                                                                                                                        |              444 |           1413 |         3.18 |
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


