ARM GAS  /tmp/ccfcZNmp.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.GetSector,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	GetSector:
  25              	.LFB735:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "stm32f4xx_hal.h"
  22:Core/Src/main.c **** #include "string.h"
  23:Core/Src/main.c **** #include "stdio.h"
  24:Core/Src/main.c **** #include "stm32f4xx_hal_flash.h"
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 2


  33:Core/Src/main.c **** /* USER CODE END PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  46:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** int state0 = 0;
  50:Core/Src/main.c **** int state1 = 0;
  51:Core/Src/main.c **** int state2 = 0;
  52:Core/Src/main.c **** int state3 = 0;
  53:Core/Src/main.c **** int state4 = 0;
  54:Core/Src/main.c **** int state5 = 0;
  55:Core/Src/main.c **** int state6 = 0;
  56:Core/Src/main.c **** int state7 = 0;
  57:Core/Src/main.c **** int state8 = 0;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** int startGame = 0;
  60:Core/Src/main.c **** int gameOver = 0;
  61:Core/Src/main.c **** int BestScore;
  62:Core/Src/main.c **** char charBestScore[5];
  63:Core/Src/main.c **** Board board;
  64:Core/Src/main.c **** Piece piece;
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** int movingTimer = 0;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END PV */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  71:Core/Src/main.c **** void SystemClock_Config(void);
  72:Core/Src/main.c **** static void MX_GPIO_Init(void);
  73:Core/Src/main.c **** static void MX_TIM1_Init(void);
  74:Core/Src/main.c **** static void MX_TIM2_Init(void);
  75:Core/Src/main.c **** static void MX_TIM4_Init(void);
  76:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  77:Core/Src/main.c **** void SystemCheckUp(void);
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** static uint32_t GetSector(uint32_t Address)
  81:Core/Src/main.c **** {
  27              		.loc 1 81 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  82:Core/Src/main.c ****   uint32_t sector = 0;
  83:Core/Src/main.c **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 3


  84:Core/Src/main.c ****   if((Address < 0x08003FFF) && (Address >= 0x08000000))
  33              		.loc 1 84 0
  34 0000 00F17842 		add	r2, r0, #-134217728
  35 0004 43F6FE73 		movw	r3, #16382
  36 0008 9A42     		cmp	r2, r3
  37 000a 3BD9     		bls	.L3
  85:Core/Src/main.c ****   {
  86:Core/Src/main.c ****     sector = FLASH_SECTOR_0;
  87:Core/Src/main.c ****   }
  88:Core/Src/main.c ****   else if((Address < 0x08007FFF) && (Address >= 0x08004000))
  38              		.loc 1 88 0
  39 000c A2F58043 		sub	r3, r2, #16384
  40 0010 43F6FE72 		movw	r2, #16382
  41 0014 9342     		cmp	r3, r2
  42 0016 37D9     		bls	.L4
  89:Core/Src/main.c ****   {
  90:Core/Src/main.c ****     sector = FLASH_SECTOR_1;
  91:Core/Src/main.c ****   }
  92:Core/Src/main.c ****   else if((Address < 0x0800BFFF) && (Address >= 0x08008000))
  43              		.loc 1 92 0
  44 0018 00F17843 		add	r3, r0, #-134217728
  45 001c A3F50043 		sub	r3, r3, #32768
  46 0020 9342     		cmp	r3, r2
  47 0022 01D8     		bhi	.L11
  93:Core/Src/main.c ****   {
  94:Core/Src/main.c ****     sector = FLASH_SECTOR_2;
  48              		.loc 1 94 0
  49 0024 0220     		movs	r0, #2
  50              	.LVL1:
  51 0026 7047     		bx	lr
  52              	.LVL2:
  53              	.L11:
  95:Core/Src/main.c ****   }
  96:Core/Src/main.c ****   else if((Address < 0x0800FFFF) && (Address >= 0x0800C000))
  54              		.loc 1 96 0
  55 0028 00F17843 		add	r3, r0, #-134217728
  56 002c A3F54043 		sub	r3, r3, #49152
  57 0030 9342     		cmp	r3, r2
  58 0032 01D8     		bhi	.L12
  97:Core/Src/main.c ****   {
  98:Core/Src/main.c ****     sector = FLASH_SECTOR_3;
  59              		.loc 1 98 0
  60 0034 0320     		movs	r0, #3
  61              	.LVL3:
  62 0036 7047     		bx	lr
  63              	.LVL4:
  64              	.L12:
  99:Core/Src/main.c ****   }
 100:Core/Src/main.c ****   else if((Address < 0x0801FFFF) && (Address >= 0x08010000))
  65              		.loc 1 100 0
  66 0038 00F17743 		add	r3, r0, #-150994944
  67 003c 03F57F03 		add	r3, r3, #16711680
  68 0040 4FF6FE72 		movw	r2, #65534
  69 0044 9342     		cmp	r3, r2
  70 0046 01D8     		bhi	.L13
 101:Core/Src/main.c ****   {
 102:Core/Src/main.c ****     sector = FLASH_SECTOR_4;
ARM GAS  /tmp/ccfcZNmp.s 			page 4


  71              		.loc 1 102 0
  72 0048 0420     		movs	r0, #4
  73              	.LVL5:
  74 004a 7047     		bx	lr
  75              	.LVL6:
  76              	.L13:
 103:Core/Src/main.c ****   }
 104:Core/Src/main.c ****   else if((Address < 0x0803FFFF) && (Address >= 0x08020000))
  77              		.loc 1 104 0
  78 004c 00F17743 		add	r3, r0, #-150994944
  79 0050 03F57E03 		add	r3, r3, #16646144
  80 0054 02F58032 		add	r2, r2, #65536
  81 0058 9342     		cmp	r3, r2
  82 005a 01D8     		bhi	.L14
 105:Core/Src/main.c ****   {
 106:Core/Src/main.c ****     sector = FLASH_SECTOR_5;
  83              		.loc 1 106 0
  84 005c 0520     		movs	r0, #5
  85              	.LVL7:
  86 005e 7047     		bx	lr
  87              	.LVL8:
  88              	.L14:
 107:Core/Src/main.c ****   }
 108:Core/Src/main.c ****   else if((Address < 0x0805FFFF) && (Address >= 0x08040000))
  89              		.loc 1 108 0
  90 0060 00F17743 		add	r3, r0, #-150994944
  91 0064 03F57C03 		add	r3, r3, #16515072
  92 0068 9342     		cmp	r3, r2
  93 006a 01D8     		bhi	.L15
 109:Core/Src/main.c ****   {
 110:Core/Src/main.c ****     sector = FLASH_SECTOR_6;
  94              		.loc 1 110 0
  95 006c 0620     		movs	r0, #6
  96              	.LVL9:
  97 006e 7047     		bx	lr
  98              	.LVL10:
  99              	.L15:
 111:Core/Src/main.c ****   }
 112:Core/Src/main.c ****   else if((Address < 0x0807FFFF) && (Address >= 0x08060000))
 100              		.loc 1 112 0
 101 0070 00F17740 		add	r0, r0, #-150994944
 102              	.LVL11:
 103 0074 00F57A00 		add	r0, r0, #16384000
 104 0078 9042     		cmp	r0, r2
 105 007a 01D8     		bhi	.L16
 113:Core/Src/main.c ****   {
 114:Core/Src/main.c ****     sector = FLASH_SECTOR_7;
 106              		.loc 1 114 0
 107 007c 0720     		movs	r0, #7
 108              	.LVL12:
 115:Core/Src/main.c ****   }
 116:Core/Src/main.c **** /*  else if((Address < 0x0809FFFF) && (Address >= 0x08080000))
 117:Core/Src/main.c ****   {
 118:Core/Src/main.c ****     sector = FLASH_SECTOR_8;
 119:Core/Src/main.c ****   }
 120:Core/Src/main.c ****   else if((Address < 0x080BFFFF) && (Address >= 0x080A0000))
 121:Core/Src/main.c ****   {
ARM GAS  /tmp/ccfcZNmp.s 			page 5


 122:Core/Src/main.c ****     sector = FLASH_SECTOR_9;
 123:Core/Src/main.c ****   }
 124:Core/Src/main.c ****   else if((Address < 0x080DFFFF) && (Address >= 0x080C0000))
 125:Core/Src/main.c ****   {
 126:Core/Src/main.c ****     sector = FLASH_SECTOR_10;
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c ****   else if((Address < 0x080FFFFF) && (Address >= 0x080E0000))
 129:Core/Src/main.c ****   {
 130:Core/Src/main.c ****     sector = FLASH_SECTOR_11;
 131:Core/Src/main.c ****   }
 132:Core/Src/main.c ****   else if((Address < 0x08103FFF) && (Address >= 0x08100000))
 133:Core/Src/main.c ****   {
 134:Core/Src/main.c ****     sector = FLASH_SECTOR_12;
 135:Core/Src/main.c ****   }
 136:Core/Src/main.c ****   else if((Address < 0x08107FFF) && (Address >= 0x08104000))
 137:Core/Src/main.c ****   {
 138:Core/Src/main.c ****     sector = FLASH_SECTOR_13;
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c ****   else if((Address < 0x0810BFFF) && (Address >= 0x08108000))
 141:Core/Src/main.c ****   {
 142:Core/Src/main.c ****     sector = FLASH_SECTOR_14;
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c ****   else if((Address < 0x0810FFFF) && (Address >= 0x0810C000))
 145:Core/Src/main.c ****   {
 146:Core/Src/main.c ****     sector = FLASH_SECTOR_15;
 147:Core/Src/main.c ****   }
 148:Core/Src/main.c ****   else if((Address < 0x0811FFFF) && (Address >= 0x08110000))
 149:Core/Src/main.c ****   {
 150:Core/Src/main.c ****     sector = FLASH_SECTOR_16;
 151:Core/Src/main.c ****   }
 152:Core/Src/main.c ****   else if((Address < 0x0813FFFF) && (Address >= 0x08120000))
 153:Core/Src/main.c ****   {
 154:Core/Src/main.c ****     sector = FLASH_SECTOR_17;
 155:Core/Src/main.c ****   }
 156:Core/Src/main.c ****   else if((Address < 0x0815FFFF) && (Address >= 0x08140000))
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****     sector = FLASH_SECTOR_18;
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c ****   else if((Address < 0x0817FFFF) && (Address >= 0x08160000))
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     sector = FLASH_SECTOR_19;
 163:Core/Src/main.c ****   }
 164:Core/Src/main.c ****   else if((Address < 0x0819FFFF) && (Address >= 0x08180000))
 165:Core/Src/main.c ****   {
 166:Core/Src/main.c ****     sector = FLASH_SECTOR_20;
 167:Core/Src/main.c ****   }
 168:Core/Src/main.c ****   else if((Address < 0x081BFFFF) && (Address >= 0x081A0000))
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     sector = FLASH_SECTOR_21;
 171:Core/Src/main.c ****   }
 172:Core/Src/main.c ****   else if((Address < 0x081DFFFF) && (Address >= 0x081C0000))
 173:Core/Src/main.c ****   {
 174:Core/Src/main.c ****     sector = FLASH_SECTOR_22;
 175:Core/Src/main.c ****   }
 176:Core/Src/main.c ****   else if (Address < 0x081FFFFF) && (Address >= 0x081E0000)
 177:Core/Src/main.c ****   {
 178:Core/Src/main.c ****     sector = FLASH_SECTOR_23;
ARM GAS  /tmp/ccfcZNmp.s 			page 6


 179:Core/Src/main.c ****   }*/
 180:Core/Src/main.c ****   return sector;
 181:Core/Src/main.c **** }
 109              		.loc 1 181 0
 110 007e 7047     		bx	lr
 111              	.LVL13:
 112              	.L16:
  82:Core/Src/main.c **** 
 113              		.loc 1 82 0
 114 0080 0020     		movs	r0, #0
 115 0082 7047     		bx	lr
 116              	.LVL14:
 117              	.L3:
  86:Core/Src/main.c ****   }
 118              		.loc 1 86 0
 119 0084 0020     		movs	r0, #0
 120              	.LVL15:
 121 0086 7047     		bx	lr
 122              	.LVL16:
 123              	.L4:
  90:Core/Src/main.c ****   }
 124              		.loc 1 90 0
 125 0088 0120     		movs	r0, #1
 126              	.LVL17:
 127 008a 7047     		bx	lr
 128              		.cfi_endproc
 129              	.LFE735:
 131              		.section	.text.MX_GPIO_Init,"ax",%progbits
 132              		.align	1
 133              		.syntax unified
 134              		.thumb
 135              		.thumb_func
 136              		.fpu fpv4-sp-d16
 138              	MX_GPIO_Init:
 139              	.LFB751:
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** 
 184:Core/Src/main.c **** 
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** 
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** 
 189:Core/Src/main.c **** uint8_t bytes_temp[4];
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** void float2Bytes(uint8_t * ftoa_bytes_temp,float float_variable)
 193:Core/Src/main.c **** {
 194:Core/Src/main.c ****     union {
 195:Core/Src/main.c ****       float a;
 196:Core/Src/main.c ****       uint8_t bytes[4];
 197:Core/Src/main.c ****     } thing;
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****     thing.a = float_variable;
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****     for (uint8_t i = 0; i < 4; i++) {
 202:Core/Src/main.c ****       ftoa_bytes_temp[i] = thing.bytes[i];
 203:Core/Src/main.c ****     }
ARM GAS  /tmp/ccfcZNmp.s 			page 7


 204:Core/Src/main.c **** 
 205:Core/Src/main.c **** }
 206:Core/Src/main.c **** 
 207:Core/Src/main.c **** float Bytes2float(uint8_t * ftoa_bytes_temp)
 208:Core/Src/main.c **** {
 209:Core/Src/main.c ****     union {
 210:Core/Src/main.c ****       float a;
 211:Core/Src/main.c ****       uint8_t bytes[4];
 212:Core/Src/main.c ****     } thing;
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****     for (uint8_t i = 0; i < 4; i++) {
 215:Core/Src/main.c ****     	thing.bytes[i] = ftoa_bytes_temp[i];
 216:Core/Src/main.c ****     }
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****    float float_variable =  thing.a;
 219:Core/Src/main.c ****    return float_variable;
 220:Core/Src/main.c **** }
 221:Core/Src/main.c **** 
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** uint32_t Flash_Write_Data (uint32_t StartSectorAddress, uint32_t *Data, uint16_t numberofwords)
 224:Core/Src/main.c **** {
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** 	static FLASH_EraseInitTypeDef EraseInitStruct;
 227:Core/Src/main.c **** 	uint32_t SECTORError;
 228:Core/Src/main.c **** 	int sofar=0;
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** 	 /* Unlock the Flash to enable the flash control register access *************/
 232:Core/Src/main.c **** 	  HAL_FLASH_Unlock();
 233:Core/Src/main.c **** 
 234:Core/Src/main.c **** 	  /* Erase the user Flash area */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** 	  /* Get the number of sector to erase from 1st sector */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c **** 	  uint32_t StartSector = GetSector(StartSectorAddress);
 239:Core/Src/main.c **** 	  uint32_t EndSectorAddress = StartSectorAddress + numberofwords*4;
 240:Core/Src/main.c **** 	  uint32_t EndSector = GetSector(EndSectorAddress);
 241:Core/Src/main.c **** 
 242:Core/Src/main.c **** 	  /* Fill EraseInit structure*/
 243:Core/Src/main.c **** 	  EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 244:Core/Src/main.c **** 	  EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 245:Core/Src/main.c **** 	  EraseInitStruct.Sector        = StartSector;
 246:Core/Src/main.c **** 	  EraseInitStruct.NbSectors     = (EndSector - StartSector) + 1;
 247:Core/Src/main.c **** 
 248:Core/Src/main.c **** 	  /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cac
 249:Core/Src/main.c **** 	     you have to make sure that these data are rewritten before they are accessed during code
 250:Core/Src/main.c **** 	     execution. If this cannot be done safely, it is recommended to flush the caches by setting th
 251:Core/Src/main.c **** 	     DCRST and ICRST bits in the FLASH_CR register. */
 252:Core/Src/main.c **** 	  if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK)
 253:Core/Src/main.c **** 	  {
 254:Core/Src/main.c **** 		  return HAL_FLASH_GetError ();
 255:Core/Src/main.c **** 	  }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** 	  /* Program the user Flash area word by word
 258:Core/Src/main.c **** 	    (area defined by FLASH_USER_START_ADDR and FLASH_USER_END_ADDR) ***********/
 259:Core/Src/main.c **** 
 260:Core/Src/main.c **** 	   while (sofar<numberofwords)
ARM GAS  /tmp/ccfcZNmp.s 			page 8


 261:Core/Src/main.c **** 	   {
 262:Core/Src/main.c **** 	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartSectorAddress, Data[sofar]) == HAL_OK)
 263:Core/Src/main.c **** 	     {
 264:Core/Src/main.c **** 	    	 StartSectorAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 265:Core/Src/main.c **** 	    	 sofar++;
 266:Core/Src/main.c **** 	     }
 267:Core/Src/main.c **** 	     else
 268:Core/Src/main.c **** 	     {
 269:Core/Src/main.c **** 	       /* Error occurred while writing data in Flash memory*/
 270:Core/Src/main.c **** 	    	 return HAL_FLASH_GetError ();
 271:Core/Src/main.c **** 	     }
 272:Core/Src/main.c **** 	   }
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** 	  /* Lock the Flash to disable the flash control register access (recommended
 275:Core/Src/main.c **** 	     to protect the FLASH memory against possible unwanted operation) *********/
 276:Core/Src/main.c **** 	  HAL_FLASH_Lock();
 277:Core/Src/main.c **** 
 278:Core/Src/main.c **** 	   return 0;
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** void Flash_Read_Data (uint32_t StartSectorAddress, uint32_t *RxBuf, uint16_t numberofwords)
 283:Core/Src/main.c **** {
 284:Core/Src/main.c **** 	while (1)
 285:Core/Src/main.c **** 	{
 286:Core/Src/main.c **** 
 287:Core/Src/main.c **** 		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 288:Core/Src/main.c **** 		StartSectorAddress += 4;
 289:Core/Src/main.c **** 		RxBuf++;
 290:Core/Src/main.c **** 		if (!(numberofwords--)) break;
 291:Core/Src/main.c **** 	}
 292:Core/Src/main.c **** }
 293:Core/Src/main.c **** 
 294:Core/Src/main.c **** void Convert_To_Str (uint32_t *Data, char *Buf)
 295:Core/Src/main.c **** {
 296:Core/Src/main.c **** 	int numberofbytes = ((strlen((char *)Data)/4) + ((strlen((char *)Data) % 4) != 0)) *4;
 297:Core/Src/main.c **** 
 298:Core/Src/main.c **** 	for (int i=0; i<numberofbytes; i++)
 299:Core/Src/main.c **** 	{
 300:Core/Src/main.c **** 		Buf[i] = Data[i/4]>>(8*(i%4));
 301:Core/Src/main.c **** 	}
 302:Core/Src/main.c **** }
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** 
 305:Core/Src/main.c **** void Flash_Write_NUM (uint32_t StartSectorAddress, float Num)
 306:Core/Src/main.c **** {
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** 	float2Bytes(bytes_temp, Num);
 309:Core/Src/main.c **** 
 310:Core/Src/main.c **** 	Flash_Write_Data (StartSectorAddress, (uint32_t *)bytes_temp, 1);
 311:Core/Src/main.c **** }
 312:Core/Src/main.c **** 
 313:Core/Src/main.c **** 
 314:Core/Src/main.c **** float Flash_Read_NUM (uint32_t StartSectorAddress)
 315:Core/Src/main.c **** {
 316:Core/Src/main.c **** 	uint8_t buffer[4];
 317:Core/Src/main.c **** 	float value;
ARM GAS  /tmp/ccfcZNmp.s 			page 9


 318:Core/Src/main.c **** 
 319:Core/Src/main.c **** 	Flash_Read_Data(StartSectorAddress, (uint32_t *)buffer, 1);
 320:Core/Src/main.c **** 	value = Bytes2float(buffer);
 321:Core/Src/main.c **** 	return value;
 322:Core/Src/main.c **** }
 323:Core/Src/main.c **** /* USER CODE END PFP */
 324:Core/Src/main.c **** 
 325:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 326:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 327:Core/Src/main.c **** void SystemCheckUp(){
 328:Core/Src/main.c ****   if(state0){
 329:Core/Src/main.c ****     if(startGame == 1){
 330:Core/Src/main.c ****       dropCurrentPiece(&board);
 331:Core/Src/main.c ****       movingTimer = 0;
 332:Core/Src/main.c ****       state0 = 0; 
 333:Core/Src/main.c ****     }
 334:Core/Src/main.c ****     NVIC_EnableIRQ(EXTI0_IRQn); 
 335:Core/Src/main.c ****   }
 336:Core/Src/main.c ****   if(state1){
 337:Core/Src/main.c ****     if(startGame == 1){
 338:Core/Src/main.c ****       moveCurrentPieceDown(&board);
 339:Core/Src/main.c ****       movingTimer = 0;
 340:Core/Src/main.c ****       state1 = 0;
 341:Core/Src/main.c ****       
 342:Core/Src/main.c ****     }
 343:Core/Src/main.c ****     NVIC_EnableIRQ(EXTI1_IRQn);
 344:Core/Src/main.c ****     
 345:Core/Src/main.c ****   }
 346:Core/Src/main.c ****   if(state3){
 347:Core/Src/main.c ****     if(startGame == 1){
 348:Core/Src/main.c ****       rotateCurrentPieceRight(&board);
 349:Core/Src/main.c ****       state3 = 0;
 350:Core/Src/main.c ****     }
 351:Core/Src/main.c ****     NVIC_EnableIRQ(EXTI3_IRQn);
 352:Core/Src/main.c ****   }
 353:Core/Src/main.c ****   if(state4){
 354:Core/Src/main.c ****     if(startGame == 1){
 355:Core/Src/main.c ****       moveCurrentPieceLeft(&board);
 356:Core/Src/main.c ****       state4 = 0;
 357:Core/Src/main.c ****     }
 358:Core/Src/main.c ****     NVIC_EnableIRQ(EXTI4_IRQn);
 359:Core/Src/main.c ****   }
 360:Core/Src/main.c ****   if(state5){
 361:Core/Src/main.c ****     if(startGame == 1){
 362:Core/Src/main.c ****       moveCurrentPieceRight(&board);
 363:Core/Src/main.c ****       state5 = 0;
 364:Core/Src/main.c ****     }
 365:Core/Src/main.c ****     LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_5);
 366:Core/Src/main.c ****   }
 367:Core/Src/main.c ****   if(state6){
 368:Core/Src/main.c ****     if(startGame == 1){
 369:Core/Src/main.c ****       state6 = 0;
 370:Core/Src/main.c ****     }
 371:Core/Src/main.c ****     LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_6);
 372:Core/Src/main.c ****   }
 373:Core/Src/main.c ****   if(state7){
 374:Core/Src/main.c ****     startGame = 1;
ARM GAS  /tmp/ccfcZNmp.s 			page 10


 375:Core/Src/main.c ****     state7 = 0;
 376:Core/Src/main.c ****     LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_7);
 377:Core/Src/main.c ****   }
 378:Core/Src/main.c ****   if(state8){
 379:Core/Src/main.c ****     if(startGame == 1){
 380:Core/Src/main.c ****       rotateCurrentPieceLeft(&board);
 381:Core/Src/main.c ****       state8 = 0;
 382:Core/Src/main.c ****     }
 383:Core/Src/main.c ****     LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_8);
 384:Core/Src/main.c ****   }
 385:Core/Src/main.c **** }
 386:Core/Src/main.c **** 
 387:Core/Src/main.c **** void sync(){
 388:Core/Src/main.c ****   while(LL_TIM_IsActiveFlag_UPDATE(TIM4) == 0);
 389:Core/Src/main.c ****   LL_TIM_ClearFlag_UPDATE(TIM4);
 390:Core/Src/main.c **** }
 391:Core/Src/main.c **** /* USER CODE END 0 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c **** /**
 394:Core/Src/main.c ****   * @brief  The application entry point.
 395:Core/Src/main.c ****   * @retval int
 396:Core/Src/main.c ****   */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c **** int game(){
 399:Core/Src/main.c ****   fillScreen(BLACK);
 400:Core/Src/main.c ****   initBoard(&board);
 401:Core/Src/main.c ****   srand(LL_TIM_GetCounter(TIM4));
 402:Core/Src/main.c ****   fillScreen(BLACK);
 403:Core/Src/main.c ****   char charScore[5];
 404:Core/Src/main.c ****   char charNbDeletedLines[3];
 405:Core/Src/main.c ****   int intScore = 0;
 406:Core/Src/main.c ****   int rythm    = 150; /*the tetromino will go down each time movingTimer >= rythm*/
 407:Core/Src/main.c ****   int GameOver = 0;
 408:Core/Src/main.c ****   int numberOfPieces = 0;
 409:Core/Src/main.c ****   int nextPiece = rand()%7;
 410:Core/Src/main.c ****   int nbDeletedLine = 0;
 411:Core/Src/main.c ****   int resetCombo = 0;
 412:Core/Src/main.c ****   int startResetCombo = 0;
 413:Core/Src/main.c ****   printBorders();
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   sprintf(charScore,"%d",intScore);
 416:Core/Src/main.c ****   DrawText("Score: ",140,150,WHITE,2,BLACK);
 417:Core/Src/main.c ****   DrawText(charScore,120,150,WHITE,2,BLACK);
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   initPiece(&piece, rand()%7, 0);
 420:Core/Src/main.c ****   newPiece(&board, &piece);
 421:Core/Src/main.c ****   printNextPiece(nextPiece);
 422:Core/Src/main.c ****   int speed = 0;
 423:Core/Src/main.c ****   while (!GameOver)
 424:Core/Src/main.c ****   {
 425:Core/Src/main.c ****     LL_TIM_DisableCounter(TIM4);
 426:Core/Src/main.c ****     LL_TIM_SetCounter(TIM4,0);
 427:Core/Src/main.c ****     LL_TIM_EnableCounter(TIM4);
 428:Core/Src/main.c ****     /* USER CODE END WHILE */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 431:Core/Src/main.c **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 11


 432:Core/Src/main.c ****  
 433:Core/Src/main.c ****     print(&board);    
 434:Core/Src/main.c ****     
 435:Core/Src/main.c ****     if (movingTimer >= rythm){
 436:Core/Src/main.c ****       movingTimer = 0;
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****       if(!moveCurrentPieceDownBot(&board)){
 439:Core/Src/main.c ****         GameOver = isGameOver(&board);
 440:Core/Src/main.c ****         initPiece(&piece, nextPiece, 0);
 441:Core/Src/main.c ****         nextPiece = rand()%7;
 442:Core/Src/main.c ****         newPiece(&board, &piece);
 443:Core/Src/main.c ****         numberOfPieces ++;
 444:Core/Src/main.c ****         nbDeletedLine = deletePossibleLines(&board);
 445:Core/Src/main.c ****         intScore += pow(nbDeletedLine, 2) * 100;
 446:Core/Src/main.c ****         if( nbDeletedLine > 0){
 447:Core/Src/main.c ****           startResetCombo = 1;
 448:Core/Src/main.c ****           if(nbDeletedLine == 4){
 449:Core/Src/main.c ****             DrawText("TETRIS!", 80, 150, YELLOW, 2, BLACK);  
 450:Core/Src/main.c ****             }
 451:Core/Src/main.c ****           else{
 452:Core/Src/main.c ****             sprintf(charNbDeletedLines, "%d", nbDeletedLine);
 453:Core/Src/main.c ****             DrawText(charNbDeletedLines, 80, 140, WHITE, 2, BLACK);
 454:Core/Src/main.c ****             DrawText("LINE!", 80, 160, WHITE, 2, BLACK);
 455:Core/Src/main.c ****           }
 456:Core/Src/main.c ****         }
 457:Core/Src/main.c ****         
 458:Core/Src/main.c ****         sprintf(charScore,"%d",intScore);
 459:Core/Src/main.c ****         DrawText(charScore,120,150,WHITE,2,BLACK);
 460:Core/Src/main.c ****         printNextPiece(nextPiece);
 461:Core/Src/main.c ****       }
 462:Core/Src/main.c ****     }
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****     SystemCheckUp();  
 465:Core/Src/main.c ****     sync();/*sync on 5ms*/
 466:Core/Src/main.c ****     movingTimer++;
 467:Core/Src/main.c ****     speed++;
 468:Core/Src/main.c ****     if( startResetCombo ){
 469:Core/Src/main.c ****       resetCombo++;
 470:Core/Src/main.c ****     }
 471:Core/Src/main.c ****     if( resetCombo >= 300 ){
 472:Core/Src/main.c ****       fillRect(70, 140, 20, 90, BLACK);
 473:Core/Src/main.c ****       resetCombo = 0;
 474:Core/Src/main.c ****       startResetCombo = 0;
 475:Core/Src/main.c ****     }
 476:Core/Src/main.c ****     if(speed % 30000 == 0 ){
 477:Core/Src/main.c ****       if(rythm > 50){
 478:Core/Src/main.c ****         rythm -= 20;
 479:Core/Src/main.c ****       }
 480:Core/Src/main.c ****     }
 481:Core/Src/main.c ****   }
 482:Core/Src/main.c ****   fillScreen(BLACK);
 483:Core/Src/main.c ****   DrawText("GAME OVER",170,50,RED,4,BLACK);
 484:Core/Src/main.c ****   DrawText("YOUR SCORE : ",70,50,WHITE,2,BLACK);
 485:Core/Src/main.c ****   sprintf(charScore,"%d",intScore);
 486:Core/Src/main.c ****   DrawText(charScore,50,50,WHITE,2,BLACK);
 487:Core/Src/main.c ****   startGame = 0;
 488:Core/Src/main.c ****   gameOver = 1;
ARM GAS  /tmp/ccfcZNmp.s 			page 12


 489:Core/Src/main.c ****   return intScore;
 490:Core/Src/main.c **** }
 491:Core/Src/main.c **** 
 492:Core/Src/main.c **** int main(void)
 493:Core/Src/main.c **** {
 494:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   /* USER CODE END 1 */
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 499:Core/Src/main.c **** 
 500:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 501:Core/Src/main.c ****   HAL_Init();
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /* USER CODE END Init */
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /* Configure the system clock */
 508:Core/Src/main.c ****   SystemClock_Config();
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 511:Core/Src/main.c **** 
 512:Core/Src/main.c ****   /* USER CODE END SysInit */
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* Initialize all configured peripherals */
 515:Core/Src/main.c ****   MX_GPIO_Init();
 516:Core/Src/main.c ****   MX_TIM1_Init();
 517:Core/Src/main.c ****   MX_TIM2_Init();
 518:Core/Src/main.c ****   MX_TIM4_Init();
 519:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 520:Core/Src/main.c ****   LL_TIM_EnableCounter(TIM1);
 521:Core/Src/main.c ****   LL_TIM_EnableCounter(TIM4);
 522:Core/Src/main.c ****   initScreen();
 523:Core/Src/main.c ****   fillScreen(BLACK);
 524:Core/Src/main.c ****   initBoard(&board);
 525:Core/Src/main.c ****   //Flash_Write_NUM(0x0800C100, BestScore);
 526:Core/Src/main.c ****   /* USER CODE END 2 */
 527:Core/Src/main.c **** 
 528:Core/Src/main.c ****   /* Infinite loop */
 529:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 530:Core/Src/main.c ****   int tmpScore = 0;
 531:Core/Src/main.c ****   while(1){
 532:Core/Src/main.c ****     LL_TIM_DisableCounter(TIM4);
 533:Core/Src/main.c ****     LL_TIM_SetCounter(TIM4,0);
 534:Core/Src/main.c ****     LL_TIM_EnableCounter(TIM4);
 535:Core/Src/main.c ****     if(gameOver == 0){
 536:Core/Src/main.c ****       DrawText("Press start to play!",140,20,WHITE,2,BLACK);
 537:Core/Src/main.c ****     }
 538:Core/Src/main.c ****     else{
 539:Core/Src/main.c ****       DrawText("Press start to replay",120,10,WHITE,2,BLACK);
 540:Core/Src/main.c ****     }
 541:Core/Src/main.c ****     
 542:Core/Src/main.c ****   
 543:Core/Src/main.c ****     while(startGame != 1){
 544:Core/Src/main.c ****       SystemCheckUp();
 545:Core/Src/main.c ****     }
ARM GAS  /tmp/ccfcZNmp.s 			page 13


 546:Core/Src/main.c ****   tmpScore = game();
 547:Core/Src/main.c ****   BestScore = Flash_Read_NUM(0x0800C100);
 548:Core/Src/main.c ****   if(tmpScore > BestScore){
 549:Core/Src/main.c ****     Flash_Write_NUM(0x0800C100, tmpScore);
 550:Core/Src/main.c ****   }
 551:Core/Src/main.c ****   BestScore = Flash_Read_NUM(0x0800C100);
 552:Core/Src/main.c ****   DrawText("BEST SCORE : ",30,50,WHITE,2,BLACK);
 553:Core/Src/main.c ****   sprintf(charBestScore,"%d",BestScore);
 554:Core/Src/main.c ****   DrawText(charBestScore,10,50,WHITE,2,BLACK);
 555:Core/Src/main.c ****   }
 556:Core/Src/main.c ****   
 557:Core/Src/main.c ****   
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /* USER CODE END 3 */
 560:Core/Src/main.c **** }
 561:Core/Src/main.c **** 
 562:Core/Src/main.c **** /**
 563:Core/Src/main.c ****   * @brief System Clock Configuration
 564:Core/Src/main.c ****   * @retval None
 565:Core/Src/main.c ****   */
 566:Core/Src/main.c **** void SystemClock_Config(void)
 567:Core/Src/main.c **** {
 568:Core/Src/main.c ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 569:Core/Src/main.c ****   while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 570:Core/Src/main.c ****   {
 571:Core/Src/main.c ****   }
 572:Core/Src/main.c ****   LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 573:Core/Src/main.c ****   LL_RCC_HSI_SetCalibTrimming(16);
 574:Core/Src/main.c ****   LL_RCC_HSI_Enable();
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****    /* Wait till HSI is ready */
 577:Core/Src/main.c ****   while(LL_RCC_HSI_IsReady() != 1)
 578:Core/Src/main.c ****   {
 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****   }
 581:Core/Src/main.c ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 192, LL_RCC_PLLP_DIV_2);
 582:Core/Src/main.c ****   LL_RCC_PLL_Enable();
 583:Core/Src/main.c **** 
 584:Core/Src/main.c ****    /* Wait till PLL is ready */
 585:Core/Src/main.c ****   while(LL_RCC_PLL_IsReady() != 1)
 586:Core/Src/main.c ****   {
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   }
 589:Core/Src/main.c ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 590:Core/Src/main.c ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 591:Core/Src/main.c ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_16);
 592:Core/Src/main.c ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 593:Core/Src/main.c **** 
 594:Core/Src/main.c ****    /* Wait till System clock is ready */
 595:Core/Src/main.c ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 596:Core/Src/main.c ****   {
 597:Core/Src/main.c **** 
 598:Core/Src/main.c ****   }
 599:Core/Src/main.c ****   LL_SetSystemCoreClock(96000000);
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****    /* Update the time base */
 602:Core/Src/main.c ****   if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
ARM GAS  /tmp/ccfcZNmp.s 			page 14


 603:Core/Src/main.c ****   {
 604:Core/Src/main.c ****     Error_Handler();
 605:Core/Src/main.c ****   }
 606:Core/Src/main.c ****   LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 607:Core/Src/main.c **** }
 608:Core/Src/main.c **** 
 609:Core/Src/main.c **** /**
 610:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 611:Core/Src/main.c ****   * @param None
 612:Core/Src/main.c ****   * @retval None
 613:Core/Src/main.c ****   */
 614:Core/Src/main.c **** static void MX_TIM1_Init(void)
 615:Core/Src/main.c **** {
 616:Core/Src/main.c **** 
 617:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 618:Core/Src/main.c **** 
 619:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 620:Core/Src/main.c **** 
 621:Core/Src/main.c ****   LL_TIM_InitTypeDef TIM_InitStruct = {0};
 622:Core/Src/main.c ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 623:Core/Src/main.c ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 626:Core/Src/main.c **** 
 627:Core/Src/main.c ****   /* Peripheral clock enable */
 628:Core/Src/main.c ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 629:Core/Src/main.c **** 
 630:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 631:Core/Src/main.c **** 
 632:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 633:Core/Src/main.c ****   TIM_InitStruct.Prescaler = 256;
 634:Core/Src/main.c ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 635:Core/Src/main.c ****   TIM_InitStruct.Autoreload = 65535;
 636:Core/Src/main.c ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 637:Core/Src/main.c ****   TIM_InitStruct.RepetitionCounter = 0;
 638:Core/Src/main.c ****   LL_TIM_Init(TIM1, &TIM_InitStruct);
 639:Core/Src/main.c ****   LL_TIM_DisableARRPreload(TIM1);
 640:Core/Src/main.c ****   LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 641:Core/Src/main.c ****   TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_FROZEN;
 642:Core/Src/main.c ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 643:Core/Src/main.c ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 644:Core/Src/main.c ****   TIM_OC_InitStruct.CompareValue = 0;
 645:Core/Src/main.c ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 646:Core/Src/main.c ****   TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 647:Core/Src/main.c ****   TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 648:Core/Src/main.c ****   LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 649:Core/Src/main.c ****   LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH4);
 650:Core/Src/main.c ****   LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 651:Core/Src/main.c ****   LL_TIM_DisableMasterSlaveMode(TIM1);
 652:Core/Src/main.c ****   TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 653:Core/Src/main.c ****   TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 654:Core/Src/main.c ****   TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 655:Core/Src/main.c ****   TIM_BDTRInitStruct.DeadTime = 0;
 656:Core/Src/main.c ****   TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 657:Core/Src/main.c ****   TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 658:Core/Src/main.c ****   TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 659:Core/Src/main.c ****   LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
ARM GAS  /tmp/ccfcZNmp.s 			page 15


 660:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 661:Core/Src/main.c **** 
 662:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 663:Core/Src/main.c ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 664:Core/Src/main.c ****   /**TIM1 GPIO Configuration
 665:Core/Src/main.c ****   PA11   ------> TIM1_CH4
 666:Core/Src/main.c ****   */
 667:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 668:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 669:Core/Src/main.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 670:Core/Src/main.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 671:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 672:Core/Src/main.c ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 673:Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 674:Core/Src/main.c **** 
 675:Core/Src/main.c **** }
 676:Core/Src/main.c **** 
 677:Core/Src/main.c **** /**
 678:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 679:Core/Src/main.c ****   * @param None
 680:Core/Src/main.c ****   * @retval None
 681:Core/Src/main.c ****   */
 682:Core/Src/main.c **** static void MX_TIM2_Init(void)
 683:Core/Src/main.c **** {
 684:Core/Src/main.c **** 
 685:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 686:Core/Src/main.c **** 
 687:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 688:Core/Src/main.c **** 
 689:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 690:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 691:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 692:Core/Src/main.c **** 
 693:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 694:Core/Src/main.c **** 
 695:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 696:Core/Src/main.c ****   htim2.Instance = TIM2;
 697:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 698:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 699:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 700:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 701:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 702:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 703:Core/Src/main.c ****   {
 704:Core/Src/main.c ****     Error_Handler();
 705:Core/Src/main.c ****   }
 706:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 707:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 708:Core/Src/main.c ****   {
 709:Core/Src/main.c ****     Error_Handler();
 710:Core/Src/main.c ****   }
 711:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 712:Core/Src/main.c ****   {
 713:Core/Src/main.c ****     Error_Handler();
 714:Core/Src/main.c ****   }
 715:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 716:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  /tmp/ccfcZNmp.s 			page 16


 717:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 718:Core/Src/main.c ****   {
 719:Core/Src/main.c ****     Error_Handler();
 720:Core/Src/main.c ****   }
 721:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 722:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 723:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 724:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 725:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 726:Core/Src/main.c ****   {
 727:Core/Src/main.c ****     Error_Handler();
 728:Core/Src/main.c ****   }
 729:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 730:Core/Src/main.c **** 
 731:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 732:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 733:Core/Src/main.c **** 
 734:Core/Src/main.c **** }
 735:Core/Src/main.c **** 
 736:Core/Src/main.c **** /**
 737:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 738:Core/Src/main.c ****   * @param None
 739:Core/Src/main.c ****   * @retval None
 740:Core/Src/main.c ****   */
 741:Core/Src/main.c **** static void MX_TIM4_Init(void)
 742:Core/Src/main.c **** {
 743:Core/Src/main.c **** 
 744:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 745:Core/Src/main.c **** 
 746:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 747:Core/Src/main.c **** 
 748:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 749:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 750:Core/Src/main.c **** 
 751:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 752:Core/Src/main.c **** 
 753:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 754:Core/Src/main.c ****   htim4.Instance = TIM4;
 755:Core/Src/main.c ****   htim4.Init.Prescaler = 48;
 756:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 757:Core/Src/main.c ****   htim4.Init.Period = 5000;
 758:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 759:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 760:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 761:Core/Src/main.c ****   {
 762:Core/Src/main.c ****     Error_Handler();
 763:Core/Src/main.c ****   }
 764:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 765:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 766:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 767:Core/Src/main.c ****   {
 768:Core/Src/main.c ****     Error_Handler();
 769:Core/Src/main.c ****   }
 770:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 771:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 772:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 773:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
ARM GAS  /tmp/ccfcZNmp.s 			page 17


 774:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 775:Core/Src/main.c ****   {
 776:Core/Src/main.c ****     Error_Handler();
 777:Core/Src/main.c ****   }
 778:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 779:Core/Src/main.c **** 
 780:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 781:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim4);
 782:Core/Src/main.c **** 
 783:Core/Src/main.c **** }
 784:Core/Src/main.c **** 
 785:Core/Src/main.c **** /**
 786:Core/Src/main.c ****   * @brief GPIO Initialization Function
 787:Core/Src/main.c ****   * @param None
 788:Core/Src/main.c ****   * @retval None
 789:Core/Src/main.c ****   */
 790:Core/Src/main.c **** static void MX_GPIO_Init(void)
 791:Core/Src/main.c **** {
 140              		.loc 1 791 0
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 40
 143              		@ frame_needed = 0, uses_anonymous_args = 0
 144 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 145              	.LCFI0:
 146              		.cfi_def_cfa_offset 36
 147              		.cfi_offset 4, -36
 148              		.cfi_offset 5, -32
 149              		.cfi_offset 6, -28
 150              		.cfi_offset 7, -24
 151              		.cfi_offset 8, -20
 152              		.cfi_offset 9, -16
 153              		.cfi_offset 10, -12
 154              		.cfi_offset 11, -8
 155              		.cfi_offset 14, -4
 156 0004 8BB0     		sub	sp, sp, #44
 157              	.LCFI1:
 158              		.cfi_def_cfa_offset 80
 792:Core/Src/main.c ****   LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 159              		.loc 1 792 0
 160 0006 0025     		movs	r5, #0
 161 0008 0895     		str	r5, [sp, #32]
 162 000a 0995     		str	r5, [sp, #36]
 793:Core/Src/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 163              		.loc 1 793 0
 164 000c 0295     		str	r5, [sp, #8]
 165 000e 0395     		str	r5, [sp, #12]
 166 0010 0495     		str	r5, [sp, #16]
 167 0012 0595     		str	r5, [sp, #20]
 168 0014 0695     		str	r5, [sp, #24]
 169 0016 0795     		str	r5, [sp, #28]
 170              	.LVL18:
 171              	.LBB297:
 172              	.LBB298:
 173              		.file 2 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h"
   1:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @file    stm32f4xx_ll_bus.h
ARM GAS  /tmp/ccfcZNmp.s 			page 18


   4:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
   7:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****     [..]
  11:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  17:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****     [..]
  18:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  22:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @attention
  25:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
  26:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  27:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
  29:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
  34:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  36:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  37:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #ifndef __STM32F4xx_LL_BUS_H
  39:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define __STM32F4xx_LL_BUS_H
  40:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  41:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif
  44:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  45:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #include "stm32f4xx.h"
  47:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  48:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @addtogroup STM32F4xx_LL_Driver
  49:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  50:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  51:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  52:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  54:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  55:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  56:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  57:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  58:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
ARM GAS  /tmp/ccfcZNmp.s 			page 19


  61:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  62:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  63:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  64:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  65:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  66:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  67:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  68:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  69:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  70:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  71:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL             0xFFFFFFFFU
  72:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA           RCC_AHB1ENR_GPIOAEN
  73:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB           RCC_AHB1ENR_GPIOBEN
  74:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC           RCC_AHB1ENR_GPIOCEN
  75:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOD)
  76:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD           RCC_AHB1ENR_GPIODEN
  77:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOD */
  78:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOE)
  79:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE           RCC_AHB1ENR_GPIOEEN
  80:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOE */
  81:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOF)
  82:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF           RCC_AHB1ENR_GPIOFEN
  83:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOF */
  84:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOG)
  85:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOG           RCC_AHB1ENR_GPIOGEN
  86:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOG */
  87:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOH)
  88:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOH           RCC_AHB1ENR_GPIOHEN
  89:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOH */
  90:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOI)
  91:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOI           RCC_AHB1ENR_GPIOIEN
  92:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOI */
  93:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOJ)
  94:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOJ           RCC_AHB1ENR_GPIOJEN
  95:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOJ */
  96:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOK)
  97:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOK           RCC_AHB1ENR_GPIOKEN
  98:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOK */
  99:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC             RCC_AHB1ENR_CRCEN
 100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1ENR_BKPSRAMEN)
 101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_BKPSRAM         RCC_AHB1ENR_BKPSRAMEN
 102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1ENR_BKPSRAMEN */
 103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1ENR_CCMDATARAMEN)
 104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CCMDATARAM      RCC_AHB1ENR_CCMDATARAMEN
 105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1ENR_CCMDATARAMEN */
 106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1            RCC_AHB1ENR_DMA1EN
 107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2            RCC_AHB1ENR_DMA2EN
 108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1ENR_RNGEN)
 109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_RNG             RCC_AHB1ENR_RNGEN
 110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1ENR_RNGEN */
 111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DMA2D)
 112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2D           RCC_AHB1ENR_DMA2DEN
 113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DMA2D */
 114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(ETH)
 115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMAC          RCC_AHB1ENR_ETHMACEN
 116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMACTX        RCC_AHB1ENR_ETHMACTXEN
 117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMACRX        RCC_AHB1ENR_ETHMACRXEN
ARM GAS  /tmp/ccfcZNmp.s 			page 20


 118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMACPTP       RCC_AHB1ENR_ETHMACPTPEN
 119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* ETH */
 120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USB_OTG_HS)
 121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_OTGHS           RCC_AHB1ENR_OTGHSEN
 122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_OTGHSULPI       RCC_AHB1ENR_OTGHSULPIEN
 123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USB_OTG_HS */
 124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLITF           RCC_AHB1LPENR_FLITFLPEN
 125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1           RCC_AHB1LPENR_SRAM1LPEN
 126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1LPENR_SRAM2LPEN)
 127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM2           RCC_AHB1LPENR_SRAM2LPEN
 128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1LPENR_SRAM2LPEN */
 129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1LPENR_SRAM3LPEN)
 130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM3           RCC_AHB1LPENR_SRAM3LPEN
 131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1LPENR_SRAM3LPEN */
 132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB2_SUPPORT)
 137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
 138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DCMI)
 142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DCMI           RCC_AHB2ENR_DCMIEN
 143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DCMI */
 144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CRYP)
 145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_CRYP           RCC_AHB2ENR_CRYPEN
 146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CRYP */
 147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(AES)
 148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
 149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* AES */
 150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(HASH)
 151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_HASH           RCC_AHB2ENR_HASHEN
 152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* HASH */
 153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB2ENR_RNGEN)
 154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB2ENR_RNGEN */
 156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USB_OTG_FS)
 157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OTGFS          RCC_AHB2ENR_OTGFSEN
 158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USB_OTG_FS */
 159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB2_SUPPORT */
 163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB3_SUPPORT)
 165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(FSMC_Bank1)
 170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FSMC           RCC_AHB3ENR_FSMCEN
 171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* FSMC_Bank1 */
 172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(FMC_Bank1)
 173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* FMC_Bank1 */
ARM GAS  /tmp/ccfcZNmp.s 			page 21


 175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(QUADSPI)
 176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
 177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* QUADSPI */
 178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB3_SUPPORT */
 182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM2)
 188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
 189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM2 */
 190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM3)
 191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
 192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM3 */
 193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM4)
 194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN
 195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM4 */
 196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN
 197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM6)
 198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
 199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM6 */
 200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM7)
 201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
 202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM7 */
 203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM12)
 204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM12          RCC_APB1ENR_TIM12EN
 205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM12 */
 206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM13)
 207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM13          RCC_APB1ENR_TIM13EN
 208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM13 */
 209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM14)
 210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR_TIM14EN
 211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM14 */
 212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(LPTIM1)
 213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR_LPTIM1EN
 214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* LPTIM1 */
 215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_APB1ENR_RTCAPBEN)
 216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR_RTCAPBEN
 217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_APB1ENR_RTCAPBEN */
 218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
 219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI2)
 220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
 221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI2 */
 222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI3)
 223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN
 224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI3 */
 225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPDIFRX)
 226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPDIFRX        RCC_APB1ENR_SPDIFRXEN
 227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPDIFRX */
 228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
 229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USART3)
 230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
 231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USART3 */
ARM GAS  /tmp/ccfcZNmp.s 			page 22


 232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART4)
 233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN
 234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART4 */
 235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART5)
 236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN
 237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART5 */
 238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
 239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
 240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(I2C3)
 241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN
 242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* I2C3 */
 243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(FMPI2C1)
 244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_FMPI2C1        RCC_APB1ENR_FMPI2C1EN
 245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* FMPI2C1 */
 246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CAN1)
 247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN1           RCC_APB1ENR_CAN1EN
 248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CAN1 */
 249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CAN2)
 250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN2           RCC_APB1ENR_CAN2EN
 251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CAN2 */
 252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CAN3)
 253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN3           RCC_APB1ENR_CAN3EN
 254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CAN3 */
 255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CEC)
 256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC            RCC_APB1ENR_CECEN
 257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CEC */
 258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
 259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DAC1)
 260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN
 261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DAC1 */
 262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART7)
 263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART7          RCC_APB1ENR_UART7EN
 264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART7 */
 265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART8)
 266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART8          RCC_APB1ENR_UART8EN
 267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART8 */
 268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL          0xFFFFFFFFU
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1         RCC_APB2ENR_TIM1EN
 277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM8)
 278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8         RCC_APB2ENR_TIM8EN
 279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM8 */
 280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1       RCC_APB2ENR_USART1EN
 281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USART6)
 282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART6       RCC_APB2ENR_USART6EN
 283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USART6 */
 284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART9)
 285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_UART9        RCC_APB2ENR_UART9EN
 286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART9 */
 287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART10)
 288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_UART10       RCC_APB2ENR_UART10EN
ARM GAS  /tmp/ccfcZNmp.s 			page 23


 289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART10 */
 290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1         RCC_APB2ENR_ADC1EN
 291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(ADC2)
 292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC2         RCC_APB2ENR_ADC2EN
 293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* ADC2 */
 294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(ADC3)
 295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC3         RCC_APB2ENR_ADC3EN
 296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* ADC3 */
 297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SDIO)
 298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDIO         RCC_APB2ENR_SDIOEN
 299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SDIO */
 300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1         RCC_APB2ENR_SPI1EN
 301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI4)
 302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4         RCC_APB2ENR_SPI4EN
 303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI4 */
 304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG       RCC_APB2ENR_SYSCFGEN
 305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_APB2ENR_EXTITEN)
 306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_EXTI         RCC_APB2ENR_EXTITEN
 307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_APB2ENR_EXTITEN */
 308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM9         RCC_APB2ENR_TIM9EN
 309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM10)
 310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM10        RCC_APB2ENR_TIM10EN
 311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM10 */
 312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM11        RCC_APB2ENR_TIM11EN
 313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI5)
 314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI5         RCC_APB2ENR_SPI5EN
 315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI5 */
 316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI6)
 317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI6         RCC_APB2ENR_SPI6EN
 318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI6 */
 319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SAI1)
 320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1         RCC_APB2ENR_SAI1EN
 321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SAI1 */
 322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SAI2)
 323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI2         RCC_APB2ENR_SAI2EN
 324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SAI2 */
 325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(LTDC)
 326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_LTDC         RCC_APB2ENR_LTDCEN
 327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* LTDC */
 328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DSI)
 329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DSI          RCC_APB2ENR_DSIEN
 330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DSI */
 331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DFSDM1_Channel0)
 332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM1       RCC_APB2ENR_DFSDM1EN
 333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DFSDM1_Channel0 */
 334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DFSDM2_Channel0)
 335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM2       RCC_APB2ENR_DFSDM2EN
 336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DFSDM2_Channel0 */
 337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC          RCC_APB2RSTR_ADCRST
 338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 24


 346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_EnableClock\n
 359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_EnableClock\n
 360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_EnableClock\n
 361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_EnableClock\n
 362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_EnableClock\n
 363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_EnableClock\n
 364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_EnableClock\n
 365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_EnableClock\n
 366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_EnableClock\n
 367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_EnableClock\n
 368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_EnableClock\n
 369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CRCEN              LL_AHB1_GRP1_EnableClock\n
 370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_EnableClock\n
 371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_EnableClock\n
 372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_EnableClock\n
 373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_EnableClock\n
 374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      RNGEN              LL_AHB1_GRP1_EnableClock\n
 375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_EnableClock\n
 376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_EnableClock\n
 377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_EnableClock\n
 378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_EnableClock\n
 379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_EnableClock\n
 380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_EnableClock\n
 381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_EnableClock
 382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
 397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
ARM GAS  /tmp/ccfcZNmp.s 			page 25


 403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 174              		.loc 2 414 0
 175 0018 D74B     		ldr	r3, .L19
 176 001a 1A6B     		ldr	r2, [r3, #48]
 177 001c 42F00102 		orr	r2, r2, #1
 178 0020 1A63     		str	r2, [r3, #48]
 415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 179              		.loc 2 416 0
 180 0022 1A6B     		ldr	r2, [r3, #48]
 181 0024 02F00102 		and	r2, r2, #1
 182 0028 0192     		str	r2, [sp, #4]
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 183              		.loc 2 417 0
 184 002a 019A     		ldr	r2, [sp, #4]
 185              	.LVL19:
 186              	.LBE298:
 187              	.LBE297:
 188              	.LBB299:
 189              	.LBB300:
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 190              		.loc 2 414 0
 191 002c 1A6B     		ldr	r2, [r3, #48]
 192 002e 42F00202 		orr	r2, r2, #2
 193 0032 1A63     		str	r2, [r3, #48]
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 194              		.loc 2 416 0
 195 0034 1B6B     		ldr	r3, [r3, #48]
 196 0036 03F00203 		and	r3, r3, #2
 197 003a 0093     		str	r3, [sp]
 198              		.loc 2 417 0
 199 003c 009B     		ldr	r3, [sp]
 200              	.LVL20:
 201              	.LBE300:
 202              	.LBE299:
 203              	.LBB301:
 204              	.LBB302:
 205              		.file 3 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h"
   1:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @file    stm32f4xx_ll_gpio.h
   4:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *
ARM GAS  /tmp/ccfcZNmp.s 			page 26


   9:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *
  12:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *
  17:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   ******************************************************************************
  18:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
  19:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  20:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #ifndef __STM32F4xx_LL_GPIO_H
  22:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define __STM32F4xx_LL_GPIO_H
  23:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  24:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #ifdef __cplusplus
  25:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** extern "C" {
  26:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #endif
  27:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  28:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #include "stm32f4xx.h"
  30:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  31:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @addtogroup STM32F4xx_LL_Driver
  32:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
  33:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
  34:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  35:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  36:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  37:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  38:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
  39:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
  40:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  41:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  45:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  46:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  47:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
  48:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
  49:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  50:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
  51:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
  52:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
  53:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  54:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  55:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  56:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  57:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  58:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
  59:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
  60:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  61:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
  62:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  63:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
  64:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** typedef struct
  65:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
ARM GAS  /tmp/ccfcZNmp.s 			page 27


  66:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  67:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  68:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  69:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  70:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  71:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  72:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  73:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  74:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  75:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  76:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  77:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  78:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  79:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  80:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  81:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  82:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  83:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  84:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  85:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  86:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  87:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  88:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  89:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  90:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  91:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  92:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  93:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
  94:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
  95:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
  96:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
  97:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
  98:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
  99:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS_0 /*!< Select pin 0 */
 109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS_1 /*!< Select pin 1 */
 110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS_2 /*!< Select pin 2 */
 111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS_3 /*!< Select pin 3 */
 112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS_4 /*!< Select pin 4 */
 113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS_5 /*!< Select pin 5 */
 114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS_6 /*!< Select pin 6 */
 115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS_7 /*!< Select pin 7 */
 116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS_8 /*!< Select pin 8 */
 117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS_9 /*!< Select pin 9 */
 118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS_10 /*!< Select pin 10 */
 119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS_11 /*!< Select pin 11 */
 120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS_12 /*!< Select pin 12 */
 121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS_13 /*!< Select pin 13 */
 122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS_14 /*!< Select pin 14 */
ARM GAS  /tmp/ccfcZNmp.s 			page 28


 123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS_15 /*!< Select pin 15 */
 124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1  | GPIO_BSRR_BS_2  | \
 125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                                            GPIO_BSRR_BS_3  | GPIO_BSRR_BS_4  | GPIO_BSRR_BS_5  | \
 126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                                            GPIO_BSRR_BS_6  | GPIO_BSRR_BS_7  | GPIO_BSRR_BS_8  | \
 127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                                            GPIO_BSRR_BS_9  | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \
 128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                                            GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \
 129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                                            GPIO_BSRR_BS_15) /*!< Select all pins */
 130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
 132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODER0_0  /*!< Select output mode */
 139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODER0_1  /*!< Select alternate function mode
 140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODER0    /*!< Select analog mode */
 141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
 143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT_0 /*!< Select open-drain as output type *
 150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
 152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDER_OSPEEDR0_0 /*!< Select I/O medium output s
 159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDER_OSPEEDR0_1 /*!< Select I/O fast output spe
 160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDER_OSPEEDR0   /*!< Select I/O high output spe
 161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
 163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPDR0_0 /*!< Select I/O pull up */
 170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPDR0_1 /*!< Select I/O pull down */
 171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
 173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
ARM GAS  /tmp/ccfcZNmp.s 			page 29


 180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
 196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
 200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval Register value
 225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
 229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
 233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
ARM GAS  /tmp/ccfcZNmp.s 			page 30


 237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(
 277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
ARM GAS  /tmp/ccfcZNmp.s 			page 31


 294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                              (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
ARM GAS  /tmp/ccfcZNmp.s 			page 32


 351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
ARM GAS  /tmp/ccfcZNmp.s 			page 33


 408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                              (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL
 455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
ARM GAS  /tmp/ccfcZNmp.s 			page 34


 465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(
 488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
ARM GAS  /tmp/ccfcZNmp.s 			page 35


 522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
ARM GAS  /tmp/ccfcZNmp.s 			page 36


 579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
ARM GAS  /tmp/ccfcZNmp.s 			page 37


 636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         next reset.
 684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         (control and alternate function registers).
 686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
ARM GAS  /tmp/ccfcZNmp.s 			page 38


 693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   __IO uint32_t temp;
 711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   (void) temp;
 716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, PinMask) == (PinMask));
 745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
ARM GAS  /tmp/ccfcZNmp.s 			page 39


 750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK));
 756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @}
 760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @{
 764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval Input data register value of port
 771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
ARM GAS  /tmp/ccfcZNmp.s 			page 40


 807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval Output data register value of port
 823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask));
 856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
ARM GAS  /tmp/ccfcZNmp.s 			page 41


 864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** 
 887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** /**
 888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll BSRR         BRy           LL_GPIO_ResetOutputPin
 890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   */
 911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** {
 913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 206              		.loc 3 913 0
 207 003e CF48     		ldr	r0, .L19+4
 208 0040 CF4B     		ldr	r3, .L19+8
 209 0042 8361     		str	r3, [r0, #24]
 210              	.LVL21:
 211              	.LBE302:
 212              	.LBE301:
ARM GAS  /tmp/ccfcZNmp.s 			page 42


 213              	.LBB303:
 214              	.LBB304:
 215 0044 CF4C     		ldr	r4, .L19+12
 216 0046 4FF0C843 		mov	r3, #1677721600
 217 004a A361     		str	r3, [r4, #24]
 218              	.LVL22:
 219              	.LBE304:
 220              	.LBE303:
 794:Core/Src/main.c **** 
 795:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 796:Core/Src/main.c ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 797:Core/Src/main.c ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 798:Core/Src/main.c **** 
 799:Core/Src/main.c ****   /**/
 800:Core/Src/main.c ****   LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3|LL_GPIO_PIN_4
 801:Core/Src/main.c ****                           |LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8
 802:Core/Src/main.c ****                           |LL_GPIO_PIN_10|LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15);
 803:Core/Src/main.c **** 
 804:Core/Src/main.c ****   /**/
 805:Core/Src/main.c ****   LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_10|LL_GPIO_PIN_13|LL_GPIO_PIN_14);
 806:Core/Src/main.c **** 
 807:Core/Src/main.c ****   /**/
 808:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3|LL_GPIO_PIN_4
 221              		.loc 1 808 0
 222 004c 4EF2FE53 		movw	r3, #58878
 223 0050 0293     		str	r3, [sp, #8]
 809:Core/Src/main.c ****                           |LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7|LL_GPIO_PIN_8
 810:Core/Src/main.c ****                           |LL_GPIO_PIN_10|LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 811:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 224              		.loc 1 811 0
 225 0052 0126     		movs	r6, #1
 226 0054 0396     		str	r6, [sp, #12]
 812:Core/Src/main.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 813:Core/Src/main.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 814:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 815:Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 227              		.loc 1 815 0
 228 0056 02A9     		add	r1, sp, #8
 229 0058 FFF7FEFF 		bl	LL_GPIO_Init
 230              	.LVL23:
 816:Core/Src/main.c **** 
 817:Core/Src/main.c ****   /**/
 818:Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_13|LL_GPIO_PIN_14;
 231              		.loc 1 818 0
 232 005c 4FF4C843 		mov	r3, #25600
 233 0060 0293     		str	r3, [sp, #8]
 819:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 234              		.loc 1 819 0
 235 0062 0396     		str	r6, [sp, #12]
 820:Core/Src/main.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 236              		.loc 1 820 0
 237 0064 0495     		str	r5, [sp, #16]
 821:Core/Src/main.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 238              		.loc 1 821 0
 239 0066 0595     		str	r5, [sp, #20]
 822:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 240              		.loc 1 822 0
ARM GAS  /tmp/ccfcZNmp.s 			page 43


 241 0068 0695     		str	r5, [sp, #24]
 823:Core/Src/main.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 242              		.loc 1 823 0
 243 006a 02A9     		add	r1, sp, #8
 244 006c 2046     		mov	r0, r4
 245 006e FFF7FEFF 		bl	LL_GPIO_Init
 246              	.LVL24:
 247              	.LBB305:
 248              	.LBB306:
 249              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h"
   1:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @file    stm32f4xx_ll_system.h
   4:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   @verbatim
   7:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****     [..]
  11:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****     used by user:
  13:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  17:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   @endverbatim
  18:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   ******************************************************************************
  19:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @attention
  20:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
  21:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  22:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * All rights reserved.</center></h2>
  23:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
  24:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  25:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * the "License"; You may not use this file except in compliance with the
  26:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * License. You may obtain a copy of the License at:
  27:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *                        opensource.org/licenses/BSD-3-Clause
  28:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
  29:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   ******************************************************************************
  30:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  31:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  32:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  33:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #ifndef __STM32F4xx_LL_SYSTEM_H
  34:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define __STM32F4xx_LL_SYSTEM_H
  35:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  36:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #ifdef __cplusplus
  37:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** extern "C" {
  38:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif
  39:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  40:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  41:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #include "stm32f4xx.h"
  42:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  43:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @addtogroup STM32F4xx_LL_Driver
  44:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
  45:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  46:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  47:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)
ARM GAS  /tmp/ccfcZNmp.s 			page 44


  48:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  49:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  50:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
  51:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  52:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  53:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  54:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  55:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  56:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  57:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  58:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
  59:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  60:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  61:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
  62:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
  63:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  64:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  65:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  66:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  67:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  68:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  69:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  70:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
  71:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  72:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  73:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  74:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** * @{
  75:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** */
  76:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              (uint32_t)0x00000000                                  /*
  77:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_MEMRMP_MEM_MODE_0                              /*
  78:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(FSMC_Bank1)
  79:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FSMC               SYSCFG_MEMRMP_MEM_MODE_1                              /*
  80:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* FSMC_Bank1 */
  81:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(FMC_Bank1)
  82:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_MEMRMP_MEM_MODE_1                              /*
  83:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SDRAM              SYSCFG_MEMRMP_MEM_MODE_2                              /*
  84:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* FMC_Bank1 */
  85:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*
  86:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  87:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
  88:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
  89:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  90:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  91:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_PMC_MII_RMII_SEL)
  92:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****  /** @defgroup SYSTEM_LL_EC_PMC SYSCFG PMC
  93:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** * @{
  94:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** */
  95:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_PMC_ETHMII               (uint32_t)0x00000000                                /*!<
  96:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_PMC_ETHRMII              (uint32_t)SYSCFG_PMC_MII_RMII_SEL                   /*!<
  97:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  98:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
  99:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_PMC_MII_RMII_SEL */
 102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 45


 105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_UFB_MODE)
 106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG BANK MODE
 107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK1          (uint32_t)0x00000000       /*!< Flash Bank 1 base address
 110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****                                                                       and Flash Bank 2 base address
 111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK2          SYSCFG_MEMRMP_UFB_MODE     /*!< Flash Bank 2 base address
 112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****                                                                       and Flash Bank 1 base address
 113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_UFB_MODE */
 117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_CFGR_FMPI2C1_SCL)
 121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_SCL         SYSCFG_CFGR_FMPI2C1_SCL   /*!< Enable Fast Mode Plus
 122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_SDA         SYSCFG_CFGR_FMPI2C1_SDA   /*!< Enable Fast Mode Plus
 123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_CFGR_FMPI2C1_SCL */
 124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               (uint32_t)0               /*!< EXTI PORT A              
 132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               (uint32_t)1               /*!< EXTI PORT B              
 133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               (uint32_t)2               /*!< EXTI PORT C              
 134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               (uint32_t)3               /*!< EXTI PORT D              
 135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               (uint32_t)4               /*!< EXTI PORT E              
 136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(GPIOF)
 137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               (uint32_t)5               /*!< EXTI PORT F              
 138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* GPIOF */
 139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(GPIOG)
 140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               (uint32_t)6               /*!< EXTI PORT G              
 141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* GPIOG */
 142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               (uint32_t)7               /*!< EXTI PORT H              
 143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(GPIOI)
 144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTI               (uint32_t)8               /*!< EXTI PORT I              
 145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* GPIOI */
 146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(GPIOJ)
 147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTJ               (uint32_t)9               /*!< EXTI PORT J              
 148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* GPIOJ */
 149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(GPIOK)
 150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTK               (uint32_t)10              /*!< EXTI PORT k              
 151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* GPIOK */
 152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU << 16 | 0)  /*!< EXTI_POSITION_0  | E
 160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U << 16 | 0)  /*!< EXTI_POSITION_4  | E
 161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U << 16 | 0)  /*!< EXTI_POSITION_8  | E
ARM GAS  /tmp/ccfcZNmp.s 			page 46


 162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U << 16 | 0)  /*!< EXTI_POSITION_12 | E
 163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU << 16 | 1)  /*!< EXTI_POSITION_0  | E
 164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U << 16 | 1)  /*!< EXTI_POSITION_4  | E
 165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U << 16 | 1)  /*!< EXTI_POSITION_8  | E
 166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U << 16 | 1)  /*!< EXTI_POSITION_12 | E
 167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU << 16 | 2)  /*!< EXTI_POSITION_0  | E
 168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U << 16 | 2)  /*!< EXTI_POSITION_4  | E
 169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U << 16 | 2)  /*!< EXTI_POSITION_8  | E
 170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U << 16 | 2)  /*!< EXTI_POSITION_12 | E
 171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU << 16 | 3)  /*!< EXTI_POSITION_0  | E
 172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U << 16 | 3)  /*!< EXTI_POSITION_4  | E
 173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U << 16 | 3)  /*!< EXTI_POSITION_8  | E
 174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U << 16 | 3)  /*!< EXTI_POSITION_12 | E
 175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_CFGR2_LOCKUP_LOCK)
 183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_LOCKUP_LOCK   /*!< Enables and locks the LO
 184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****                                                                       with Break Input of TIM1/8   
 185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVD_LOCK      /*!< Enables and locks the PV
 186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****                                                                       and also the PVDE and PLS bit
 187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CLL */
 188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_MCHDLYCR_BSCKSEL)
 193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM_BitStream_ClockSource SYSCFG MCHDLY BCKKSEL
 194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_BITSTREAM_CLOCK_TIM2OC1          (uint32_t)0x00000000
 197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_BITSTREAM_CLOCK_DFSDM2           SYSCFG_MCHDLYCR_BSCKSEL
 198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM_MCHDLYEN              SYSCFG MCHDLY MCHDLYEN
 202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */  
 204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_MCHDLYEN                  SYSCFG_MCHDLYCR_MCHDLY1EN
 205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_MCHDLYEN                  SYSCFG_MCHDLYCR_MCHDLY2EN
 206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM_DataIn0_Source       SYSCFG MCHDLY DFSDMD0SEL
 210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn0                   SYSCFG_MCHDLYCR_DFSDM1D0SEL
 213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn0                   SYSCFG_MCHDLYCR_DFSDM2D0SEL
 214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn0_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D0SEL << 16) |
 216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn0_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D0SEL << 16) |
 217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn0_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D0SEL << 16) |
 218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn0_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D0SEL << 16) |
ARM GAS  /tmp/ccfcZNmp.s 			page 47


 219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM_DataIn2_Source       SYSCFG MCHDLY DFSDMD2SEL
 223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */   
 225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn2                   SYSCFG_MCHDLYCR_DFSDM1D2SEL
 226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn2                   SYSCFG_MCHDLYCR_DFSDM2D2SEL
 227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn2_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D2SEL << 16) |
 229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn2_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D2SEL << 16) |
 230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn2_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D2SEL << 16) |
 231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn2_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D2SEL << 16) |
 232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM1_TIM4OC2_BitstreamDistribution  SYSCFG MCHDLY DFSDM1CK02SEL
 236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN0           (uint32_t)0x00000000
 239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN2           SYSCFG_MCHDLYCR_DFSDM1CK02SEL
 240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM1_TIM4OC1_BitstreamDistribution  SYSCFG MCHDLY DFSDM1CK13SEL
 244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN1           (uint32_t)0x00000000
 247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN3           SYSCFG_MCHDLYCR_DFSDM1CK13SEL
 248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM1_CLKIN_SourceSelection SYSCFG MCHDLY DFSDMCFG
 252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_CKIN_PAD                 (uint32_t)0x00000000
 255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_CKIN_DM                  SYSCFG_MCHDLYCR_DFSDM1CFG
 256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM1_CLKOUT_SourceSelection SYSCFG MCHDLY DFSDM1CKOSEL
 260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_CKOUT                    (uint32_t)0x00000000
 263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_CKOUT_M27                SYSCFG_MCHDLYCR_DFSDM1CKOSEL
 264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_DataIn4_SourceSelection SYSCFG MCHDLY DFSDM2D4SEL
 269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn4_PAD              (uint32_t)0x00000000
 272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn4_DM               SYSCFG_MCHDLYCR_DFSDM2D4SEL
 273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
ARM GAS  /tmp/ccfcZNmp.s 			page 48


 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_DataIn6_SourceSelection SYSCFG MCHDLY DFSDM2D6SEL
 277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn6_PAD              (uint32_t)0x00000000
 280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn6_DM               SYSCFG_MCHDLYCR_DFSDM2D6SEL
 281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_TIM3OC4_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK04SEL
 285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN0           (uint32_t)0x00000000
 288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN4           SYSCFG_MCHDLYCR_DFSDM2CK04SEL
 289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_TIM3OC3_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK15SEL
 293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN1           (uint32_t)0x00000000
 296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN5           SYSCFG_MCHDLYCR_DFSDM2CK15SEL
 297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_TIM3OC2_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK26SEL
 301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN2           (uint32_t)0x00000000
 304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN6           SYSCFG_MCHDLYCR_DFSDM2CK26SEL
 305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_TIM3OC1_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK37SEL
 309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN3           (uint32_t)0x00000000
 312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN7           SYSCFG_MCHDLYCR_DFSDM2CK37SEL
 313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_CLKIN_SourceSelection SYSCFG MCHDLY DFSDM2CFG
 317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_CKIN_PAD                 (uint32_t)0x00000000
 320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_CKIN_DM                  SYSCFG_MCHDLYCR_DFSDM2CFG
 321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_CLKOUT_SourceSelection SYSCFG MCHDLY DFSDM2CKOSEL
 325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_CKOUT                    (uint32_t)0x00000000
 328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_CKOUT_M27                SYSCFG_MCHDLYCR_DFSDM2CKOSEL
 329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_MCHDLYCR_BSCKSEL */  
ARM GAS  /tmp/ccfcZNmp.s 			page 49


 333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM2_STOP)
 350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP          /*!< TIM2 counter 
 351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM2_STOP */
 352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM3_STOP)
 353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP          /*!< TIM3 counter 
 354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM3_STOP */
 355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM4_STOP)
 356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1_FZ_DBG_TIM4_STOP          /*!< TIM4 counter 
 357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM4_STOP */
 358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1_FZ_DBG_TIM5_STOP          /*!< TIM5 counter 
 359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM6_STOP)
 360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP          /*!< TIM6 counter 
 361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM6_STOP */
 362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM7_STOP)
 363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP          /*!< TIM7 counter 
 364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM7_STOP */
 365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM12_STOP)
 366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM12_STOP     DBGMCU_APB1_FZ_DBG_TIM12_STOP         /*!< TIM12 counter
 367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM12_STOP */
 368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM13_STOP)
 369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM13_STOP     DBGMCU_APB1_FZ_DBG_TIM13_STOP         /*!< TIM13 counter
 370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM13_STOP */
 371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM14_STOP)
 372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM14_STOP     DBGMCU_APB1_FZ_DBG_TIM14_STOP         /*!< TIM14 counter
 373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM14_STOP */
 374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_LPTIM_STOP)
 375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM_STOP     DBGMCU_APB1_FZ_DBG_LPTIM_STOP         /*!< LPTIM counter
 376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_LPTIM_STOP */
 377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP           /*!< RTC counter s
 378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP          /*!< Debug Window 
 379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP          /*!< Debug Indepen
 380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS ti
 381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT /*!< I2C2 SMBUS ti
 382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)
 383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT /*!< I2C3 SMBUS ti
 384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT */
 385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT)
 386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C4_STOP      DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT /*!< I2C4 SMBUS ti
 387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT */
 388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN1_STOP)
 389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN1_STOP      DBGMCU_APB1_FZ_DBG_CAN1_STOP          /*!< CAN1 debug st
ARM GAS  /tmp/ccfcZNmp.s 			page 50


 390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_CAN1_STOP */
 391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN2_STOP)
 392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN2_STOP      DBGMCU_APB1_FZ_DBG_CAN2_STOP          /*!< CAN2 debug st
 393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_CAN2_STOP */
 394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN3_STOP)
 395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN3_STOP      DBGMCU_APB1_FZ_DBG_CAN3_STOP          /*!< CAN3 debug st
 396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_CAN3_STOP */
 397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2_FZ_DBG_TIM1_STOP   /*!< TIM1 counter stopped
 405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM8_STOP)
 406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2_FZ_DBG_TIM8_STOP   /*!< TIM8 counter stopped
 407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB2_FZ_DBG_TIM8_STOP */
 408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM9_STOP      DBGMCU_APB2_FZ_DBG_TIM9_STOP   /*!< TIM9 counter stopped
 409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM10_STOP)
 410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM10_STOP     DBGMCU_APB2_FZ_DBG_TIM10_STOP   /*!< TIM10 counter stopp
 411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB2_FZ_DBG_TIM10_STOP */
 412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM11_STOP     DBGMCU_APB2_FZ_DBG_TIM11_STOP   /*!< TIM11 counter stopp
 413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state */
 421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state */
 422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states */
 423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_4                 FLASH_ACR_LATENCY_4WS   /*!< FLASH Four wait states */
 425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_5                 FLASH_ACR_LATENCY_5WS   /*!< FLASH five wait state */
 426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_6                 FLASH_ACR_LATENCY_6WS   /*!< FLASH six wait state */
 427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_7                 FLASH_ACR_LATENCY_7WS   /*!< FLASH seven wait states */
 428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_8                 FLASH_ACR_LATENCY_8WS   /*!< FLASH eight wait states */
 429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_9                 FLASH_ACR_LATENCY_9WS   /*!< FLASH nine wait states */
 430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_10                FLASH_ACR_LATENCY_10WS   /*!< FLASH ten wait states */
 431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_11                FLASH_ACR_LATENCY_11WS   /*!< FLASH eleven wait states *
 432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_12                FLASH_ACR_LATENCY_12WS   /*!< FLASH twelve wait states *
 433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_13                FLASH_ACR_LATENCY_13WS   /*!< FLASH thirteen wait states
 434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_14                FLASH_ACR_LATENCY_14WS   /*!< FLASH fourteen wait states
 435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_15                FLASH_ACR_LATENCY_15WS   /*!< FLASH fifteen wait states 
 436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
ARM GAS  /tmp/ccfcZNmp.s 			page 51


 447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FSMC (*)
 462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FSMC (*)
 478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_SWP_FMC)
 486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enables the FMC Memory Mapping Swapping
 488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP SWP_FMC      LL_SYSCFG_EnableFMCMemorySwapping
 489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note   SDRAM is accessible at 0x60000000 and NOR/RAM 
 490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         is accessible at 0xC0000000   
 491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFMCMemorySwapping(void)
 494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_SWP_FMC_0);
 496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disables the FMC Memory Mapping Swapping
 500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP SWP_FMC      LL_SYSCFG_DisableFMCMemorySwapping
 501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note   SDRAM is accessible at 0xC0000000 (default mapping)  
 502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         and NOR/RAM is accessible at 0x60000000 (default mapping)
 503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
ARM GAS  /tmp/ccfcZNmp.s 			page 52


 504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFMCMemorySwapping(void)
 506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_SWP_FMC);
 508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_SWP_FMC */
 511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enables the Compensation cell Power Down
 513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CMPCR CMP_PD      LL_SYSCFG_EnableCompensationCell
 514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note   The I/O compensation cell can be used only when the device supply
 515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         voltage ranges from 2.4 to 3.6 V
 516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCompensationCell(void)
 519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(SYSCFG->CMPCR, SYSCFG_CMPCR_CMP_PD);
 521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disables the Compensation cell Power Down
 525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CMPCR CMP_PD      LL_SYSCFG_DisableCompensationCell
 526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note   The I/O compensation cell can be used only when the device supply
 527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         voltage ranges from 2.4 to 3.6 V
 528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableCompensationCell(void)
 531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CMPCR, SYSCFG_CMPCR_CMP_PD);
 533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get Compensation Cell ready Flag
 537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CMPCR READY  LL_SYSCFG_IsActiveFlag_CMPCR
 538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CMPCR(void)
 541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CMPCR, SYSCFG_CMPCR_READY) == (SYSCFG_CMPCR_READY));
 543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_PMC_MII_RMII_SEL)
 546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select Ethernet PHY interface 
 548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_PMC MII_RMII_SEL       LL_SYSCFG_SetPHYInterface
 549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Interface This parameter can be one of the following values:
 550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PMC_ETHMII
 551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PMC_ETHRMII
 552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetPHYInterface(uint32_t Interface)
 555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->PMC, SYSCFG_PMC_MII_RMII_SEL, Interface);
 557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get Ethernet PHY interface 
ARM GAS  /tmp/ccfcZNmp.s 			page 53


 561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_PMC MII_RMII_SEL       LL_SYSCFG_GetPHYInterface
 562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PMC_ETHMII
 564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PMC_ETHRMII
 565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetPHYInterface(void)
 568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->PMC, SYSCFG_PMC_MII_RMII_SEL));
 570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_PMC_MII_RMII_SEL */
 572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****  
 573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_UFB_MODE)
 576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
 578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP UFB_MODE       LL_SYSCFG_SetFlashBankMode
 579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Bank This parameter can be one of the following values:
 580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
 585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** { 
 586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_UFB_MODE, Bank);
 587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
 591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP UFB_MODE       LL_SYSCFG_GetFlashBankMode
 592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
 597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_UFB_MODE));
 599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_UFB_MODE */
 601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_CFGR_FMPI2C1_SCL)
 603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR FMPI2C1_SCL   LL_SYSCFG_EnableFastModePlus\n
 606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_CFGR FMPI2C1_SDA   LL_SYSCFG_EnableFastModePlus
 607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SCL
 609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SDA
 610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices
 611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR, ConfigFastModePlus);
 616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 54


 618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR FMPI2C1_SCL  LL_SYSCFG_DisableFastModePlus\n
 621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_CFGR FMPI2C1_SDA  LL_SYSCFG_DisableFastModePlus\n
 622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SCL
 624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SDA
 625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices
 626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR, ConfigFastModePlus);
 631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_CFGR_FMPI2C1_SCL */
 633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
 647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
 650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices
 651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 250              		.loc 4 672 0
 251 0072 C54B     		ldr	r3, .L19+16
ARM GAS  /tmp/ccfcZNmp.s 			page 55


 252 0074 9968     		ldr	r1, [r3, #8]
 253 0076 21F00F01 		bic	r1, r1, #15
 254              	.LVL25:
 255              	.LBB307:
 256              	.LBB308:
 257              		.file 5 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
ARM GAS  /tmp/ccfcZNmp.s 			page 56


  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
ARM GAS  /tmp/ccfcZNmp.s 			page 57


 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccfcZNmp.s 			page 58


 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 59


 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
ARM GAS  /tmp/ccfcZNmp.s 			page 60


 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 61


 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
ARM GAS  /tmp/ccfcZNmp.s 			page 62


 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
ARM GAS  /tmp/ccfcZNmp.s 			page 63


 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccfcZNmp.s 			page 64


 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccfcZNmp.s 			page 65


 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
ARM GAS  /tmp/ccfcZNmp.s 			page 66


 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccfcZNmp.s 			page 67


 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 68


 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
ARM GAS  /tmp/ccfcZNmp.s 			page 69


 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccfcZNmp.s 			page 70


 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 71


 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 72


 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 258              		.loc 5 988 0
 259 007a 0F22     		movs	r2, #15
 260              		.syntax unified
 261              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 262 007c 92FAA2F0 		rbit r0, r2
 263              	@ 0 "" 2
 264              	.LVL26:
 265              		.thumb
 266              		.syntax unified
 267              	.LBE308:
 268              	.LBE307:
 269              		.loc 4 672 0
 270 0080 B0FA80F0 		clz	r0, r0
 271 0084 06FA00F0 		lsl	r0, r6, r0
 272 0088 0143     		orrs	r1, r1, r0
 273 008a 9960     		str	r1, [r3, #8]
 274              	.LVL27:
 275              	.LBE306:
 276              	.LBE305:
 277              	.LBB309:
 278              	.LBB310:
 279 008c 9968     		ldr	r1, [r3, #8]
 280 008e 21F0F001 		bic	r1, r1, #240
 281              	.LVL28:
 282              	.LBB311:
 283              	.LBB312:
 284              		.loc 5 988 0
 285 0092 F027     		movs	r7, #240
 286              		.syntax unified
 287              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 288 0094 97FAA7F0 		rbit r0, r7
 289              	@ 0 "" 2
ARM GAS  /tmp/ccfcZNmp.s 			page 73


 290              	.LVL29:
 291              		.thumb
 292              		.syntax unified
 293              	.LBE312:
 294              	.LBE311:
 295              		.loc 4 672 0
 296 0098 B0FA80F0 		clz	r0, r0
 297 009c 06FA00F0 		lsl	r0, r6, r0
 298 00a0 0143     		orrs	r1, r1, r0
 299 00a2 9960     		str	r1, [r3, #8]
 300              	.LVL30:
 301              	.LBE310:
 302              	.LBE309:
 303              	.LBB313:
 304              	.LBB314:
 305 00a4 9968     		ldr	r1, [r3, #8]
 306 00a6 21F47061 		bic	r1, r1, #3840
 307              	.LVL31:
 308              	.LBB315:
 309              	.LBB316:
 310              		.loc 5 988 0
 311 00aa 4FF47060 		mov	r0, #3840
 312              		.syntax unified
 313              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 314 00ae 90FAA0FE 		rbit lr, r0
 315              	@ 0 "" 2
 316              	.LVL32:
 317              		.thumb
 318              		.syntax unified
 319              	.LBE316:
 320              	.LBE315:
 321              		.loc 4 672 0
 322 00b2 BEFA8EFE 		clz	lr, lr
 323 00b6 06FA0EFE 		lsl	lr, r6, lr
 324 00ba 41EA0E01 		orr	r1, r1, lr
 325 00be 9960     		str	r1, [r3, #8]
 326              	.LVL33:
 327              	.LBE314:
 328              	.LBE313:
 329              	.LBB317:
 330              	.LBB318:
 331 00c0 9968     		ldr	r1, [r3, #8]
 332 00c2 21F4704E 		bic	lr, r1, #61440
 333              	.LVL34:
 334              	.LBB319:
 335              	.LBB320:
 336              		.loc 5 988 0
 337 00c6 4FF47041 		mov	r1, #61440
 338              		.syntax unified
 339              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 340 00ca 91FAA1FC 		rbit ip, r1
 341              	@ 0 "" 2
 342              	.LVL35:
 343              		.thumb
 344              		.syntax unified
 345              	.LBE320:
 346              	.LBE319:
ARM GAS  /tmp/ccfcZNmp.s 			page 74


 347              		.loc 4 672 0
 348 00ce BCFA8CFC 		clz	ip, ip
 349 00d2 06FA0CFC 		lsl	ip, r6, ip
 350 00d6 4EEA0C0E 		orr	lr, lr, ip
 351 00da C3F808E0 		str	lr, [r3, #8]
 352              	.LVL36:
 353              	.LBE318:
 354              	.LBE317:
 355              	.LBB321:
 356              	.LBB322:
 357 00de D3F80CE0 		ldr	lr, [r3, #12]
 358 00e2 2EF00F0E 		bic	lr, lr, #15
 359              	.LVL37:
 360              	.LBB323:
 361              	.LBB324:
 362              		.loc 5 988 0
 363              		.syntax unified
 364              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 365 00e6 92FAA2FC 		rbit ip, r2
 366              	@ 0 "" 2
 367              	.LVL38:
 368              		.thumb
 369              		.syntax unified
 370              	.LBE324:
 371              	.LBE323:
 372              		.loc 4 672 0
 373 00ea BCFA8CFC 		clz	ip, ip
 374 00ee 06FA0CFC 		lsl	ip, r6, ip
 375 00f2 4EEA0C0E 		orr	lr, lr, ip
 376 00f6 C3F80CE0 		str	lr, [r3, #12]
 377              	.LVL39:
 378              	.LBE322:
 379              	.LBE321:
 380              	.LBB325:
 381              	.LBB326:
 382 00fa D3F80CE0 		ldr	lr, [r3, #12]
 383 00fe 2EF0F00E 		bic	lr, lr, #240
 384              	.LVL40:
 385              	.LBB327:
 386              	.LBB328:
 387              		.loc 5 988 0
 388              		.syntax unified
 389              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 390 0102 97FAA7F7 		rbit r7, r7
 391              	@ 0 "" 2
 392              	.LVL41:
 393              		.thumb
 394              		.syntax unified
 395              	.LBE328:
 396              	.LBE327:
 397              		.loc 4 672 0
 398 0106 B7FA87F7 		clz	r7, r7
 399 010a 06FA07F7 		lsl	r7, r6, r7
 400 010e 4EEA0707 		orr	r7, lr, r7
 401 0112 DF60     		str	r7, [r3, #12]
 402              	.LVL42:
 403              	.LBE326:
ARM GAS  /tmp/ccfcZNmp.s 			page 75


 404              	.LBE325:
 405              	.LBB329:
 406              	.LBB330:
 407 0114 DF68     		ldr	r7, [r3, #12]
 408 0116 27F47067 		bic	r7, r7, #3840
 409              	.LVL43:
 410              	.LBB331:
 411              	.LBB332:
 412              		.loc 5 988 0
 413              		.syntax unified
 414              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 415 011a 90FAA0F0 		rbit r0, r0
 416              	@ 0 "" 2
 417              	.LVL44:
 418              		.thumb
 419              		.syntax unified
 420              	.LBE332:
 421              	.LBE331:
 422              		.loc 4 672 0
 423 011e B0FA80F0 		clz	r0, r0
 424 0122 06FA00F0 		lsl	r0, r6, r0
 425 0126 3843     		orrs	r0, r0, r7
 426 0128 D860     		str	r0, [r3, #12]
 427              	.LVL45:
 428              	.LBE330:
 429              	.LBE329:
 430              	.LBB333:
 431              	.LBB334:
 432 012a D868     		ldr	r0, [r3, #12]
 433 012c 20F47040 		bic	r0, r0, #61440
 434              	.LVL46:
 435              	.LBB335:
 436              	.LBB336:
 437              		.loc 5 988 0
 438              		.syntax unified
 439              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 440 0130 91FAA1F1 		rbit r1, r1
 441              	@ 0 "" 2
 442              	.LVL47:
 443              		.thumb
 444              		.syntax unified
 445              	.LBE336:
 446              	.LBE335:
 447              		.loc 4 672 0
 448 0134 B1FA81F1 		clz	r1, r1
 449 0138 06FA01F1 		lsl	r1, r6, r1
 450 013c 0143     		orrs	r1, r1, r0
 451 013e D960     		str	r1, [r3, #12]
 452              	.LVL48:
 453              	.LBE334:
 454              	.LBE333:
 455              	.LBB337:
 456              	.LBB338:
 457 0140 1969     		ldr	r1, [r3, #16]
 458 0142 21F00F01 		bic	r1, r1, #15
 459              	.LVL49:
 460              	.LBB339:
ARM GAS  /tmp/ccfcZNmp.s 			page 76


 461              	.LBB340:
 462              		.loc 5 988 0
 463              		.syntax unified
 464              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 465 0146 92FAA2F2 		rbit r2, r2
 466              	@ 0 "" 2
 467              	.LVL50:
 468              		.thumb
 469              		.syntax unified
 470              	.LBE340:
 471              	.LBE339:
 472              		.loc 4 672 0
 473 014a B2FA82F2 		clz	r2, r2
 474 014e 06FA02F2 		lsl	r2, r6, r2
 475 0152 0A43     		orrs	r2, r2, r1
 476 0154 1A61     		str	r2, [r3, #16]
 477              	.LVL51:
 478              	.LBE338:
 479              	.LBE337:
 824:Core/Src/main.c **** 
 825:Core/Src/main.c ****   /**/
 826:Core/Src/main.c ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 827:Core/Src/main.c **** 
 828:Core/Src/main.c ****   /**/
 829:Core/Src/main.c ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE1);
 830:Core/Src/main.c **** 
 831:Core/Src/main.c ****   /**/
 832:Core/Src/main.c ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE2);
 833:Core/Src/main.c **** 
 834:Core/Src/main.c ****   /**/
 835:Core/Src/main.c ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE3);
 836:Core/Src/main.c **** 
 837:Core/Src/main.c ****   /**/
 838:Core/Src/main.c ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE4);
 839:Core/Src/main.c **** 
 840:Core/Src/main.c ****   /**/
 841:Core/Src/main.c ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE5);
 842:Core/Src/main.c **** 
 843:Core/Src/main.c ****   /**/
 844:Core/Src/main.c ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE6);
 845:Core/Src/main.c **** 
 846:Core/Src/main.c ****   /**/
 847:Core/Src/main.c ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE7);
 848:Core/Src/main.c **** 
 849:Core/Src/main.c ****   /**/
 850:Core/Src/main.c ****   LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE8);
 851:Core/Src/main.c **** 
 852:Core/Src/main.c ****   /**/
 853:Core/Src/main.c ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 480              		.loc 1 853 0
 481 0156 0896     		str	r6, [sp, #32]
 854:Core/Src/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 482              		.loc 1 854 0
 483 0158 8DF82460 		strb	r6, [sp, #36]
 855:Core/Src/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 484              		.loc 1 855 0
 485 015c 8DF82550 		strb	r5, [sp, #37]
ARM GAS  /tmp/ccfcZNmp.s 			page 77


 856:Core/Src/main.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 486              		.loc 1 856 0
 487 0160 0227     		movs	r7, #2
 488 0162 8DF82670 		strb	r7, [sp, #38]
 857:Core/Src/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 489              		.loc 1 857 0
 490 0166 08A8     		add	r0, sp, #32
 491 0168 FFF7FEFF 		bl	LL_EXTI_Init
 492              	.LVL52:
 858:Core/Src/main.c **** 
 859:Core/Src/main.c ****   /**/
 860:Core/Src/main.c ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 493              		.loc 1 860 0
 494 016c 0897     		str	r7, [sp, #32]
 861:Core/Src/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 495              		.loc 1 861 0
 496 016e 8DF82460 		strb	r6, [sp, #36]
 862:Core/Src/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 497              		.loc 1 862 0
 498 0172 8DF82550 		strb	r5, [sp, #37]
 863:Core/Src/main.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 499              		.loc 1 863 0
 500 0176 8DF82670 		strb	r7, [sp, #38]
 864:Core/Src/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 501              		.loc 1 864 0
 502 017a 08A8     		add	r0, sp, #32
 503 017c FFF7FEFF 		bl	LL_EXTI_Init
 504              	.LVL53:
 865:Core/Src/main.c **** 
 866:Core/Src/main.c ****   /**/
 867:Core/Src/main.c ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 505              		.loc 1 867 0
 506 0180 4FF0040B 		mov	fp, #4
 507 0184 CDF820B0 		str	fp, [sp, #32]
 868:Core/Src/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 508              		.loc 1 868 0
 509 0188 8DF82460 		strb	r6, [sp, #36]
 869:Core/Src/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 510              		.loc 1 869 0
 511 018c 8DF82550 		strb	r5, [sp, #37]
 870:Core/Src/main.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 512              		.loc 1 870 0
 513 0190 8DF82670 		strb	r7, [sp, #38]
 871:Core/Src/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 514              		.loc 1 871 0
 515 0194 08A8     		add	r0, sp, #32
 516 0196 FFF7FEFF 		bl	LL_EXTI_Init
 517              	.LVL54:
 872:Core/Src/main.c **** 
 873:Core/Src/main.c ****   /**/
 874:Core/Src/main.c ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_3;
 518              		.loc 1 874 0
 519 019a 0823     		movs	r3, #8
 520 019c 0893     		str	r3, [sp, #32]
 875:Core/Src/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 521              		.loc 1 875 0
 522 019e 8DF82460 		strb	r6, [sp, #36]
ARM GAS  /tmp/ccfcZNmp.s 			page 78


 876:Core/Src/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 523              		.loc 1 876 0
 524 01a2 8DF82550 		strb	r5, [sp, #37]
 877:Core/Src/main.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 525              		.loc 1 877 0
 526 01a6 8DF82670 		strb	r7, [sp, #38]
 878:Core/Src/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 527              		.loc 1 878 0
 528 01aa 08A8     		add	r0, sp, #32
 529 01ac FFF7FEFF 		bl	LL_EXTI_Init
 530              	.LVL55:
 879:Core/Src/main.c **** 
 880:Core/Src/main.c ****   /**/
 881:Core/Src/main.c ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_4;
 531              		.loc 1 881 0
 532 01b0 1023     		movs	r3, #16
 533 01b2 0893     		str	r3, [sp, #32]
 882:Core/Src/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 534              		.loc 1 882 0
 535 01b4 8DF82460 		strb	r6, [sp, #36]
 883:Core/Src/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 536              		.loc 1 883 0
 537 01b8 8DF82550 		strb	r5, [sp, #37]
 884:Core/Src/main.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 538              		.loc 1 884 0
 539 01bc 8DF82670 		strb	r7, [sp, #38]
 885:Core/Src/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 540              		.loc 1 885 0
 541 01c0 08A8     		add	r0, sp, #32
 542 01c2 FFF7FEFF 		bl	LL_EXTI_Init
 543              	.LVL56:
 886:Core/Src/main.c **** 
 887:Core/Src/main.c ****   /**/
 888:Core/Src/main.c ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_5;
 544              		.loc 1 888 0
 545 01c6 2023     		movs	r3, #32
 546 01c8 0893     		str	r3, [sp, #32]
 889:Core/Src/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 547              		.loc 1 889 0
 548 01ca 8DF82460 		strb	r6, [sp, #36]
 890:Core/Src/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 549              		.loc 1 890 0
 550 01ce 8DF82550 		strb	r5, [sp, #37]
 891:Core/Src/main.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 551              		.loc 1 891 0
 552 01d2 8DF82670 		strb	r7, [sp, #38]
 892:Core/Src/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 553              		.loc 1 892 0
 554 01d6 0DEB0300 		add	r0, sp, r3
 555 01da FFF7FEFF 		bl	LL_EXTI_Init
 556              	.LVL57:
 893:Core/Src/main.c **** 
 894:Core/Src/main.c ****   /**/
 895:Core/Src/main.c ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_6;
 557              		.loc 1 895 0
 558 01de 4FF0400A 		mov	r10, #64
 559 01e2 CDF820A0 		str	r10, [sp, #32]
ARM GAS  /tmp/ccfcZNmp.s 			page 79


 896:Core/Src/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 560              		.loc 1 896 0
 561 01e6 8DF82460 		strb	r6, [sp, #36]
 897:Core/Src/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 562              		.loc 1 897 0
 563 01ea 8DF82550 		strb	r5, [sp, #37]
 898:Core/Src/main.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 564              		.loc 1 898 0
 565 01ee 8DF82670 		strb	r7, [sp, #38]
 899:Core/Src/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 566              		.loc 1 899 0
 567 01f2 08A8     		add	r0, sp, #32
 568 01f4 FFF7FEFF 		bl	LL_EXTI_Init
 569              	.LVL58:
 900:Core/Src/main.c **** 
 901:Core/Src/main.c ****   /**/
 902:Core/Src/main.c ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_7;
 570              		.loc 1 902 0
 571 01f8 4FF08009 		mov	r9, #128
 572 01fc CDF82090 		str	r9, [sp, #32]
 903:Core/Src/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 573              		.loc 1 903 0
 574 0200 8DF82460 		strb	r6, [sp, #36]
 904:Core/Src/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 575              		.loc 1 904 0
 576 0204 8DF82550 		strb	r5, [sp, #37]
 905:Core/Src/main.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 577              		.loc 1 905 0
 578 0208 8DF82670 		strb	r7, [sp, #38]
 906:Core/Src/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 579              		.loc 1 906 0
 580 020c 08A8     		add	r0, sp, #32
 581 020e FFF7FEFF 		bl	LL_EXTI_Init
 582              	.LVL59:
 907:Core/Src/main.c **** 
 908:Core/Src/main.c ****   /**/
 909:Core/Src/main.c ****   EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_8;
 583              		.loc 1 909 0
 584 0212 4FF48078 		mov	r8, #256
 585 0216 CDF82080 		str	r8, [sp, #32]
 910:Core/Src/main.c ****   EXTI_InitStruct.LineCommand = ENABLE;
 586              		.loc 1 910 0
 587 021a 8DF82460 		strb	r6, [sp, #36]
 911:Core/Src/main.c ****   EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 588              		.loc 1 911 0
 589 021e 8DF82550 		strb	r5, [sp, #37]
 912:Core/Src/main.c ****   EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 590              		.loc 1 912 0
 591 0222 8DF82670 		strb	r7, [sp, #38]
 913:Core/Src/main.c ****   LL_EXTI_Init(&EXTI_InitStruct);
 592              		.loc 1 913 0
 593 0226 08A8     		add	r0, sp, #32
 594 0228 FFF7FEFF 		bl	LL_EXTI_Init
 595              	.LVL60:
 596              	.LBB341:
 597              	.LBB342:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
ARM GAS  /tmp/ccfcZNmp.s 			page 80


 598              		.loc 3 487 0
 599 022c E168     		ldr	r1, [r4, #12]
 600              	.LVL61:
 601              	.LBB343:
 602              	.LBB344:
 603              		.loc 5 988 0
 604              		.syntax unified
 605              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 606 022e 96FAA6F2 		rbit r2, r6
 607              	@ 0 "" 2
 608              	.LVL62:
 609              		.thumb
 610              		.syntax unified
 611              	.LBE344:
 612              	.LBE343:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 613              		.loc 3 487 0
 614 0232 B2FA82F2 		clz	r2, r2
 615 0236 B240     		lsls	r2, r2, r6
 616 0238 0323     		movs	r3, #3
 617 023a 03FA02F2 		lsl	r2, r3, r2
 618 023e 21EA0202 		bic	r2, r1, r2
 619              	.LVL63:
 620              	.LBB345:
 621              	.LBB346:
 622              		.loc 5 988 0
 623              		.syntax unified
 624              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 625 0242 96FAA6F1 		rbit r1, r6
 626              	@ 0 "" 2
 627              	.LVL64:
 628              		.thumb
 629              		.syntax unified
 630              	.LBE346:
 631              	.LBE345:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 632              		.loc 3 487 0
 633 0246 E260     		str	r2, [r4, #12]
 634              	.LVL65:
 635              	.LBE342:
 636              	.LBE341:
 637              	.LBB347:
 638              	.LBB348:
 639 0248 E168     		ldr	r1, [r4, #12]
 640              	.LVL66:
 641              	.LBB349:
 642              	.LBB350:
 643              		.loc 5 988 0
 644              		.syntax unified
 645              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 646 024a 97FAA7F2 		rbit r2, r7
 647              	@ 0 "" 2
 648              	.LVL67:
 649              		.thumb
 650              		.syntax unified
 651              	.LBE350:
 652              	.LBE349:
ARM GAS  /tmp/ccfcZNmp.s 			page 81


 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 653              		.loc 3 487 0
 654 024e B2FA82F2 		clz	r2, r2
 655 0252 B240     		lsls	r2, r2, r6
 656 0254 03FA02F2 		lsl	r2, r3, r2
 657 0258 21EA0202 		bic	r2, r1, r2
 658              	.LVL68:
 659              	.LBB351:
 660              	.LBB352:
 661              		.loc 5 988 0
 662              		.syntax unified
 663              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 664 025c 97FAA7F1 		rbit r1, r7
 665              	@ 0 "" 2
 666              	.LVL69:
 667              		.thumb
 668              		.syntax unified
 669              	.LBE352:
 670              	.LBE351:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 671              		.loc 3 487 0
 672 0260 E260     		str	r2, [r4, #12]
 673              	.LVL70:
 674              	.LBE348:
 675              	.LBE347:
 676              	.LBB353:
 677              	.LBB354:
 678 0262 E168     		ldr	r1, [r4, #12]
 679              	.LVL71:
 680              	.LBB355:
 681              	.LBB356:
 682              		.loc 5 988 0
 683              		.syntax unified
 684              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 685 0264 9BFAABF2 		rbit r2, fp
 686              	@ 0 "" 2
 687              	.LVL72:
 688              		.thumb
 689              		.syntax unified
 690              	.LBE356:
 691              	.LBE355:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 692              		.loc 3 487 0
 693 0268 B2FA82F2 		clz	r2, r2
 694 026c B240     		lsls	r2, r2, r6
 695 026e 03FA02F2 		lsl	r2, r3, r2
 696 0272 21EA0202 		bic	r2, r1, r2
 697              	.LVL73:
 698              	.LBB357:
 699              	.LBB358:
 700              		.loc 5 988 0
 701              		.syntax unified
 702              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 703 0276 9BFAABF1 		rbit r1, fp
 704              	@ 0 "" 2
 705              	.LVL74:
 706              		.thumb
ARM GAS  /tmp/ccfcZNmp.s 			page 82


 707              		.syntax unified
 708              	.LBE358:
 709              	.LBE357:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 710              		.loc 3 487 0
 711 027a E260     		str	r2, [r4, #12]
 712              	.LVL75:
 713              	.LBE354:
 714              	.LBE353:
 715              	.LBB359:
 716              	.LBB360:
 717 027c E168     		ldr	r1, [r4, #12]
 718              	.LVL76:
 719              	.LBB361:
 720              	.LBB362:
 721              		.loc 5 988 0
 722 027e 0822     		movs	r2, #8
 723              		.syntax unified
 724              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 725 0280 92FAA2F2 		rbit r2, r2
 726              	@ 0 "" 2
 727              	.LVL77:
 728              		.thumb
 729              		.syntax unified
 730              	.LBE362:
 731              	.LBE361:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 732              		.loc 3 487 0
 733 0284 B2FA82F2 		clz	r2, r2
 734 0288 B240     		lsls	r2, r2, r6
 735 028a 03FA02F2 		lsl	r2, r3, r2
 736 028e 21EA0202 		bic	r2, r1, r2
 737              	.LVL78:
 738              	.LBB363:
 739              	.LBB364:
 740              		.loc 5 988 0
 741 0292 0821     		movs	r1, #8
 742              		.syntax unified
 743              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 744 0294 91FAA1F1 		rbit r1, r1
 745              	@ 0 "" 2
 746              	.LVL79:
 747              		.thumb
 748              		.syntax unified
 749              	.LBE364:
 750              	.LBE363:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 751              		.loc 3 487 0
 752 0298 E260     		str	r2, [r4, #12]
 753              	.LVL80:
 754              	.LBE360:
 755              	.LBE359:
 756              	.LBB365:
 757              	.LBB366:
 758 029a E168     		ldr	r1, [r4, #12]
 759              	.LVL81:
 760              	.LBB367:
ARM GAS  /tmp/ccfcZNmp.s 			page 83


 761              	.LBB368:
 762              		.loc 5 988 0
 763 029c 1022     		movs	r2, #16
 764              		.syntax unified
 765              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 766 029e 92FAA2F2 		rbit r2, r2
 767              	@ 0 "" 2
 768              	.LVL82:
 769              		.thumb
 770              		.syntax unified
 771              	.LBE368:
 772              	.LBE367:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 773              		.loc 3 487 0
 774 02a2 B2FA82F2 		clz	r2, r2
 775 02a6 B240     		lsls	r2, r2, r6
 776 02a8 03FA02F2 		lsl	r2, r3, r2
 777 02ac 21EA0202 		bic	r2, r1, r2
 778              	.LVL83:
 779              	.LBB369:
 780              	.LBB370:
 781              		.loc 5 988 0
 782 02b0 1021     		movs	r1, #16
 783              		.syntax unified
 784              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 785 02b2 91FAA1F1 		rbit r1, r1
 786              	@ 0 "" 2
 787              	.LVL84:
 788              		.thumb
 789              		.syntax unified
 790              	.LBE370:
 791              	.LBE369:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 792              		.loc 3 487 0
 793 02b6 E260     		str	r2, [r4, #12]
 794              	.LVL85:
 795              	.LBE366:
 796              	.LBE365:
 797              	.LBB371:
 798              	.LBB372:
 799 02b8 E168     		ldr	r1, [r4, #12]
 800              	.LVL86:
 801              	.LBB373:
 802              	.LBB374:
 803              		.loc 5 988 0
 804 02ba 2022     		movs	r2, #32
 805              		.syntax unified
 806              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 807 02bc 92FAA2F2 		rbit r2, r2
 808              	@ 0 "" 2
 809              	.LVL87:
 810              		.thumb
 811              		.syntax unified
 812              	.LBE374:
 813              	.LBE373:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 814              		.loc 3 487 0
ARM GAS  /tmp/ccfcZNmp.s 			page 84


 815 02c0 B2FA82F2 		clz	r2, r2
 816 02c4 B240     		lsls	r2, r2, r6
 817 02c6 03FA02F2 		lsl	r2, r3, r2
 818 02ca 21EA0202 		bic	r2, r1, r2
 819              	.LVL88:
 820              	.LBB375:
 821              	.LBB376:
 822              		.loc 5 988 0
 823 02ce 2021     		movs	r1, #32
 824              		.syntax unified
 825              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 826 02d0 91FAA1F1 		rbit r1, r1
 827              	@ 0 "" 2
 828              	.LVL89:
 829              		.thumb
 830              		.syntax unified
 831              	.LBE376:
 832              	.LBE375:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 833              		.loc 3 487 0
 834 02d4 E260     		str	r2, [r4, #12]
 835              	.LVL90:
 836              	.LBE372:
 837              	.LBE371:
 838              	.LBB377:
 839              	.LBB378:
 840 02d6 E168     		ldr	r1, [r4, #12]
 841              	.LVL91:
 842              	.LBB379:
 843              	.LBB380:
 844              		.loc 5 988 0
 845              		.syntax unified
 846              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 847 02d8 9AFAAAF2 		rbit r2, r10
 848              	@ 0 "" 2
 849              	.LVL92:
 850              		.thumb
 851              		.syntax unified
 852              	.LBE380:
 853              	.LBE379:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 854              		.loc 3 487 0
 855 02dc B2FA82F2 		clz	r2, r2
 856 02e0 B240     		lsls	r2, r2, r6
 857 02e2 03FA02F2 		lsl	r2, r3, r2
 858 02e6 21EA0202 		bic	r2, r1, r2
 859              	.LVL93:
 860              	.LBB381:
 861              	.LBB382:
 862              		.loc 5 988 0
 863              		.syntax unified
 864              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 865 02ea 9AFAAAF1 		rbit r1, r10
 866              	@ 0 "" 2
 867              	.LVL94:
 868              		.thumb
 869              		.syntax unified
ARM GAS  /tmp/ccfcZNmp.s 			page 85


 870              	.LBE382:
 871              	.LBE381:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 872              		.loc 3 487 0
 873 02ee E260     		str	r2, [r4, #12]
 874              	.LVL95:
 875              	.LBE378:
 876              	.LBE377:
 877              	.LBB383:
 878              	.LBB384:
 879 02f0 E168     		ldr	r1, [r4, #12]
 880              	.LVL96:
 881              	.LBB385:
 882              	.LBB386:
 883              		.loc 5 988 0
 884              		.syntax unified
 885              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 886 02f2 99FAA9F2 		rbit r2, r9
 887              	@ 0 "" 2
 888              	.LVL97:
 889              		.thumb
 890              		.syntax unified
 891              	.LBE386:
 892              	.LBE385:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 893              		.loc 3 487 0
 894 02f6 B2FA82F2 		clz	r2, r2
 895 02fa B240     		lsls	r2, r2, r6
 896 02fc 03FA02F2 		lsl	r2, r3, r2
 897 0300 21EA0202 		bic	r2, r1, r2
 898              	.LVL98:
 899              	.LBB387:
 900              	.LBB388:
 901              		.loc 5 988 0
 902              		.syntax unified
 903              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 904 0304 99FAA9F1 		rbit r1, r9
 905              	@ 0 "" 2
 906              	.LVL99:
 907              		.thumb
 908              		.syntax unified
 909              	.LBE388:
 910              	.LBE387:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 911              		.loc 3 487 0
 912 0308 E260     		str	r2, [r4, #12]
 913              	.LVL100:
 914              	.LBE384:
 915              	.LBE383:
 916              	.LBB389:
 917              	.LBB390:
 918 030a E168     		ldr	r1, [r4, #12]
 919              	.LVL101:
 920              	.LBB391:
 921              	.LBB392:
 922              		.loc 5 988 0
 923              		.syntax unified
ARM GAS  /tmp/ccfcZNmp.s 			page 86


 924              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 925 030c 98FAA8F2 		rbit r2, r8
 926              	@ 0 "" 2
 927              	.LVL102:
 928              		.thumb
 929              		.syntax unified
 930              	.LBE392:
 931              	.LBE391:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 932              		.loc 3 487 0
 933 0310 B2FA82F2 		clz	r2, r2
 934 0314 B240     		lsls	r2, r2, r6
 935 0316 03FA02F2 		lsl	r2, r3, r2
 936 031a 21EA0202 		bic	r2, r1, r2
 937              	.LVL103:
 938              	.LBB393:
 939              	.LBB394:
 940              		.loc 5 988 0
 941              		.syntax unified
 942              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 943 031e 98FAA8F1 		rbit r1, r8
 944              	@ 0 "" 2
 945              	.LVL104:
 946              		.thumb
 947              		.syntax unified
 948              	.LBE394:
 949              	.LBE393:
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 950              		.loc 3 487 0
 951 0322 E260     		str	r2, [r4, #12]
 952              	.LVL105:
 953              	.LBE390:
 954              	.LBE389:
 955              	.LBB395:
 956              	.LBB396:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 957              		.loc 3 276 0
 958 0324 2168     		ldr	r1, [r4]
 959              	.LVL106:
 960              	.LBB397:
 961              	.LBB398:
 962              		.loc 5 988 0
 963              		.syntax unified
 964              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 965 0326 96FAA6F2 		rbit r2, r6
 966              	@ 0 "" 2
 967              	.LVL107:
 968              		.thumb
 969              		.syntax unified
 970              	.LBE398:
 971              	.LBE397:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 972              		.loc 3 276 0
 973 032a B2FA82F2 		clz	r2, r2
 974 032e B240     		lsls	r2, r2, r6
 975 0330 03FA02F2 		lsl	r2, r3, r2
 976 0334 21EA0202 		bic	r2, r1, r2
ARM GAS  /tmp/ccfcZNmp.s 			page 87


 977              	.LVL108:
 978              	.LBB399:
 979              	.LBB400:
 980              		.loc 5 988 0
 981              		.syntax unified
 982              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 983 0338 96FAA6F6 		rbit r6, r6
 984              	@ 0 "" 2
 985              	.LVL109:
 986              		.thumb
 987              		.syntax unified
 988              	.LBE400:
 989              	.LBE399:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 990              		.loc 3 276 0
 991 033c 2260     		str	r2, [r4]
 992              	.LVL110:
 993              	.LBE396:
 994              	.LBE395:
 995              	.LBB401:
 996              	.LBB402:
 997 033e 2168     		ldr	r1, [r4]
 998              	.LVL111:
 999              	.LBB403:
 1000              	.LBB404:
 1001              		.loc 5 988 0
 1002              		.syntax unified
 1003              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1004 0340 97FAA7F2 		rbit r2, r7
 1005              	@ 0 "" 2
 1006              	.LVL112:
 1007              		.thumb
 1008              		.syntax unified
 1009              	.LBE404:
 1010              	.LBE403:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1011              		.loc 3 276 0
 1012 0344 B2FA82F2 		clz	r2, r2
 1013 0348 5200     		lsls	r2, r2, #1
 1014 034a 03FA02F2 		lsl	r2, r3, r2
 1015 034e 21EA0202 		bic	r2, r1, r2
 1016              	.LVL113:
 1017              	.LBB405:
 1018              	.LBB406:
 1019              		.loc 5 988 0
 1020              		.syntax unified
 1021              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1022 0352 97FAA7F7 		rbit r7, r7
 1023              	@ 0 "" 2
 1024              	.LVL114:
 1025              		.thumb
 1026              		.syntax unified
 1027              	.LBE406:
 1028              	.LBE405:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1029              		.loc 3 276 0
 1030 0356 2260     		str	r2, [r4]
ARM GAS  /tmp/ccfcZNmp.s 			page 88


 1031              	.LVL115:
 1032              	.LBE402:
 1033              	.LBE401:
 1034              	.LBB407:
 1035              	.LBB408:
 1036 0358 2168     		ldr	r1, [r4]
 1037              	.LVL116:
 1038              	.LBB409:
 1039              	.LBB410:
 1040              		.loc 5 988 0
 1041              		.syntax unified
 1042              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1043 035a 9BFAABF2 		rbit r2, fp
 1044              	@ 0 "" 2
 1045              	.LVL117:
 1046              		.thumb
 1047              		.syntax unified
 1048              	.LBE410:
 1049              	.LBE409:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1050              		.loc 3 276 0
 1051 035e B2FA82F2 		clz	r2, r2
 1052 0362 5200     		lsls	r2, r2, #1
 1053 0364 03FA02F2 		lsl	r2, r3, r2
 1054 0368 21EA0202 		bic	r2, r1, r2
 1055              	.LVL118:
 1056              	.LBB411:
 1057              	.LBB412:
 1058              		.loc 5 988 0
 1059              		.syntax unified
 1060              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1061 036c 9BFAABFB 		rbit fp, fp
 1062              	@ 0 "" 2
 1063              	.LVL119:
 1064              		.thumb
 1065              		.syntax unified
 1066              	.LBE412:
 1067              	.LBE411:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1068              		.loc 3 276 0
 1069 0370 2260     		str	r2, [r4]
 1070              	.LVL120:
 1071              	.LBE408:
 1072              	.LBE407:
 1073              	.LBB413:
 1074              	.LBB414:
 1075 0372 2168     		ldr	r1, [r4]
 1076 0374 0AE0     		b	.L20
 1077              	.L21:
 1078 0376 00BF     		.align	2
 1079              	.L19:
 1080 0378 00380240 		.word	1073887232
 1081 037c 00000240 		.word	1073872896
 1082 0380 0000FEE5 		.word	-436338688
 1083 0384 00040240 		.word	1073873920
 1084 0388 00380140 		.word	1073821696
 1085              	.L20:
ARM GAS  /tmp/ccfcZNmp.s 			page 89


 1086              	.LVL121:
 1087              	.LBB415:
 1088              	.LBB416:
 1089              		.loc 5 988 0
 1090 038c 0822     		movs	r2, #8
 1091              		.syntax unified
 1092              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1093 038e 92FAA2F2 		rbit r2, r2
 1094              	@ 0 "" 2
 1095              	.LVL122:
 1096              		.thumb
 1097              		.syntax unified
 1098              	.LBE416:
 1099              	.LBE415:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1100              		.loc 3 276 0
 1101 0392 B2FA82F2 		clz	r2, r2
 1102 0396 5200     		lsls	r2, r2, #1
 1103 0398 03FA02F2 		lsl	r2, r3, r2
 1104 039c 21EA0202 		bic	r2, r1, r2
 1105              	.LVL123:
 1106              	.LBB417:
 1107              	.LBB418:
 1108              		.loc 5 988 0
 1109 03a0 0821     		movs	r1, #8
 1110              		.syntax unified
 1111              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1112 03a2 91FAA1F1 		rbit r1, r1
 1113              	@ 0 "" 2
 1114              	.LVL124:
 1115              		.thumb
 1116              		.syntax unified
 1117              	.LBE418:
 1118              	.LBE417:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1119              		.loc 3 276 0
 1120 03a6 2260     		str	r2, [r4]
 1121              	.LVL125:
 1122              	.LBE414:
 1123              	.LBE413:
 1124              	.LBB419:
 1125              	.LBB420:
 1126 03a8 2168     		ldr	r1, [r4]
 1127              	.LVL126:
 1128              	.LBB421:
 1129              	.LBB422:
 1130              		.loc 5 988 0
 1131 03aa 1022     		movs	r2, #16
 1132              		.syntax unified
 1133              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1134 03ac 92FAA2F2 		rbit r2, r2
 1135              	@ 0 "" 2
 1136              	.LVL127:
 1137              		.thumb
 1138              		.syntax unified
 1139              	.LBE422:
 1140              	.LBE421:
ARM GAS  /tmp/ccfcZNmp.s 			page 90


 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1141              		.loc 3 276 0
 1142 03b0 B2FA82F2 		clz	r2, r2
 1143 03b4 5200     		lsls	r2, r2, #1
 1144 03b6 03FA02F2 		lsl	r2, r3, r2
 1145 03ba 21EA0202 		bic	r2, r1, r2
 1146              	.LVL128:
 1147              	.LBB423:
 1148              	.LBB424:
 1149              		.loc 5 988 0
 1150 03be 1021     		movs	r1, #16
 1151              		.syntax unified
 1152              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1153 03c0 91FAA1F1 		rbit r1, r1
 1154              	@ 0 "" 2
 1155              	.LVL129:
 1156              		.thumb
 1157              		.syntax unified
 1158              	.LBE424:
 1159              	.LBE423:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1160              		.loc 3 276 0
 1161 03c4 2260     		str	r2, [r4]
 1162              	.LVL130:
 1163              	.LBE420:
 1164              	.LBE419:
 1165              	.LBB425:
 1166              	.LBB426:
 1167 03c6 2168     		ldr	r1, [r4]
 1168              	.LVL131:
 1169              	.LBB427:
 1170              	.LBB428:
 1171              		.loc 5 988 0
 1172 03c8 2022     		movs	r2, #32
 1173              		.syntax unified
 1174              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1175 03ca 92FAA2F2 		rbit r2, r2
 1176              	@ 0 "" 2
 1177              	.LVL132:
 1178              		.thumb
 1179              		.syntax unified
 1180              	.LBE428:
 1181              	.LBE427:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1182              		.loc 3 276 0
 1183 03ce B2FA82F2 		clz	r2, r2
 1184 03d2 5200     		lsls	r2, r2, #1
 1185 03d4 03FA02F2 		lsl	r2, r3, r2
 1186 03d8 21EA0202 		bic	r2, r1, r2
 1187              	.LVL133:
 1188              	.LBB429:
 1189              	.LBB430:
 1190              		.loc 5 988 0
 1191 03dc 2021     		movs	r1, #32
 1192              		.syntax unified
 1193              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1194 03de 91FAA1F1 		rbit r1, r1
ARM GAS  /tmp/ccfcZNmp.s 			page 91


 1195              	@ 0 "" 2
 1196              	.LVL134:
 1197              		.thumb
 1198              		.syntax unified
 1199              	.LBE430:
 1200              	.LBE429:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1201              		.loc 3 276 0
 1202 03e2 2260     		str	r2, [r4]
 1203              	.LVL135:
 1204              	.LBE426:
 1205              	.LBE425:
 1206              	.LBB431:
 1207              	.LBB432:
 1208 03e4 2168     		ldr	r1, [r4]
 1209              	.LVL136:
 1210              	.LBB433:
 1211              	.LBB434:
 1212              		.loc 5 988 0
 1213              		.syntax unified
 1214              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1215 03e6 9AFAAAF2 		rbit r2, r10
 1216              	@ 0 "" 2
 1217              	.LVL137:
 1218              		.thumb
 1219              		.syntax unified
 1220              	.LBE434:
 1221              	.LBE433:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1222              		.loc 3 276 0
 1223 03ea B2FA82F2 		clz	r2, r2
 1224 03ee 5200     		lsls	r2, r2, #1
 1225 03f0 03FA02F2 		lsl	r2, r3, r2
 1226 03f4 21EA0202 		bic	r2, r1, r2
 1227              	.LVL138:
 1228              	.LBB435:
 1229              	.LBB436:
 1230              		.loc 5 988 0
 1231              		.syntax unified
 1232              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1233 03f8 9AFAAAF1 		rbit r1, r10
 1234              	@ 0 "" 2
 1235              	.LVL139:
 1236              		.thumb
 1237              		.syntax unified
 1238              	.LBE436:
 1239              	.LBE435:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1240              		.loc 3 276 0
 1241 03fc 2260     		str	r2, [r4]
 1242              	.LVL140:
 1243              	.LBE432:
 1244              	.LBE431:
 1245              	.LBB437:
 1246              	.LBB438:
 1247 03fe 2168     		ldr	r1, [r4]
 1248              	.LVL141:
ARM GAS  /tmp/ccfcZNmp.s 			page 92


 1249              	.LBB439:
 1250              	.LBB440:
 1251              		.loc 5 988 0
 1252              		.syntax unified
 1253              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1254 0400 99FAA9F2 		rbit r2, r9
 1255              	@ 0 "" 2
 1256              	.LVL142:
 1257              		.thumb
 1258              		.syntax unified
 1259              	.LBE440:
 1260              	.LBE439:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1261              		.loc 3 276 0
 1262 0404 B2FA82F2 		clz	r2, r2
 1263 0408 5200     		lsls	r2, r2, #1
 1264 040a 03FA02F2 		lsl	r2, r3, r2
 1265 040e 21EA0202 		bic	r2, r1, r2
 1266              	.LVL143:
 1267              	.LBB441:
 1268              	.LBB442:
 1269              		.loc 5 988 0
 1270              		.syntax unified
 1271              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1272 0412 99FAA9F1 		rbit r1, r9
 1273              	@ 0 "" 2
 1274              	.LVL144:
 1275              		.thumb
 1276              		.syntax unified
 1277              	.LBE442:
 1278              	.LBE441:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1279              		.loc 3 276 0
 1280 0416 2260     		str	r2, [r4]
 1281              	.LVL145:
 1282              	.LBE438:
 1283              	.LBE437:
 1284              	.LBB443:
 1285              	.LBB444:
 1286 0418 2168     		ldr	r1, [r4]
 1287              	.LVL146:
 1288              	.LBB445:
 1289              	.LBB446:
 1290              		.loc 5 988 0
 1291              		.syntax unified
 1292              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1293 041a 98FAA8F2 		rbit r2, r8
 1294              	@ 0 "" 2
 1295              	.LVL147:
 1296              		.thumb
 1297              		.syntax unified
 1298              	.LBE446:
 1299              	.LBE445:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1300              		.loc 3 276 0
 1301 041e B2FA82F2 		clz	r2, r2
 1302 0422 5200     		lsls	r2, r2, #1
ARM GAS  /tmp/ccfcZNmp.s 			page 93


 1303 0424 9340     		lsls	r3, r3, r2
 1304 0426 21EA0303 		bic	r3, r1, r3
 1305              	.LVL148:
 1306              	.LBB447:
 1307              	.LBB448:
 1308              		.loc 5 988 0
 1309              		.syntax unified
 1310              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1311 042a 98FAA8F2 		rbit r2, r8
 1312              	@ 0 "" 2
 1313              	.LVL149:
 1314              		.thumb
 1315              		.syntax unified
 1316              	.LBE448:
 1317              	.LBE447:
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h **** }
 1318              		.loc 3 276 0
 1319 042e 2360     		str	r3, [r4]
 1320              	.LVL150:
 1321              	.LBE444:
 1322              	.LBE443:
 1323              	.LBB449:
 1324              	.LBB450:
 1325              		.file 6 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 94


  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  /tmp/ccfcZNmp.s 			page 95


  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 96


 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
ARM GAS  /tmp/ccfcZNmp.s 			page 97


 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  /tmp/ccfcZNmp.s 			page 98


 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  /tmp/ccfcZNmp.s 			page 99


 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
ARM GAS  /tmp/ccfcZNmp.s 			page 100


 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
ARM GAS  /tmp/ccfcZNmp.s 			page 101


 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
ARM GAS  /tmp/ccfcZNmp.s 			page 102


 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  /tmp/ccfcZNmp.s 			page 103


 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 104


 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 105


 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
ARM GAS  /tmp/ccfcZNmp.s 			page 106


 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
ARM GAS  /tmp/ccfcZNmp.s 			page 107


 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
ARM GAS  /tmp/ccfcZNmp.s 			page 108


 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
ARM GAS  /tmp/ccfcZNmp.s 			page 109


 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
ARM GAS  /tmp/ccfcZNmp.s 			page 110


 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
ARM GAS  /tmp/ccfcZNmp.s 			page 111


1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
ARM GAS  /tmp/ccfcZNmp.s 			page 112


1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 113


1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
ARM GAS  /tmp/ccfcZNmp.s 			page 114


1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
ARM GAS  /tmp/ccfcZNmp.s 			page 115


1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
ARM GAS  /tmp/ccfcZNmp.s 			page 116


1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 117


1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
ARM GAS  /tmp/ccfcZNmp.s 			page 118


1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
ARM GAS  /tmp/ccfcZNmp.s 			page 119


1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
ARM GAS  /tmp/ccfcZNmp.s 			page 120


1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
ARM GAS  /tmp/ccfcZNmp.s 			page 121


1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  /tmp/ccfcZNmp.s 			page 122


1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 1326              		.loc 6 1678 0
 1327 0430 124A     		ldr	r2, .L22
 1328 0432 D368     		ldr	r3, [r2, #12]
 1329              	.LVL151:
 1330              	.LBE450:
 1331              	.LBE449:
 1332              	.LBB451:
 1333              	.LBB452:
ARM GAS  /tmp/ccfcZNmp.s 			page 123


1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  /tmp/ccfcZNmp.s 			page 124


1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
ARM GAS  /tmp/ccfcZNmp.s 			page 125


1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 1334              		.loc 6 1820 0
 1335 0434 124B     		ldr	r3, .L22+4
 1336 0436 83F80653 		strb	r5, [r3, #774]
 1337              	.LVL152:
 1338              	.LBE452:
 1339              	.LBE451:
 1340              	.LBB453:
 1341              	.LBB454:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1342              		.loc 6 1692 0
 1343 043a C3F800A0 		str	r10, [r3]
 1344              	.LVL153:
 1345              	.LBE454:
 1346              	.LBE453:
 1347              	.LBB455:
 1348              	.LBB456:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1349              		.loc 6 1678 0
 1350 043e D168     		ldr	r1, [r2, #12]
 1351              	.LVL154:
 1352              	.LBE456:
 1353              	.LBE455:
 1354              	.LBB457:
 1355              	.LBB458:
 1356              		.loc 6 1820 0
 1357 0440 83F80753 		strb	r5, [r3, #775]
 1358              	.LVL155:
 1359              	.LBE458:
 1360              	.LBE457:
ARM GAS  /tmp/ccfcZNmp.s 			page 126


 1361              	.LBB459:
 1362              	.LBB460:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1363              		.loc 6 1692 0
 1364 0444 C3F80090 		str	r9, [r3]
 1365              	.LVL156:
 1366              	.LBE460:
 1367              	.LBE459:
 1368              	.LBB461:
 1369              	.LBB462:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1370              		.loc 6 1678 0
 1371 0448 D168     		ldr	r1, [r2, #12]
 1372              	.LVL157:
 1373              	.LBE462:
 1374              	.LBE461:
 1375              	.LBB463:
 1376              	.LBB464:
 1377              		.loc 6 1820 0
 1378 044a 83F80853 		strb	r5, [r3, #776]
 1379              	.LVL158:
 1380              	.LBE464:
 1381              	.LBE463:
 1382              	.LBB465:
 1383              	.LBB466:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1384              		.loc 6 1692 0
 1385 044e C3F80080 		str	r8, [r3]
 1386              	.LVL159:
 1387              	.LBE466:
 1388              	.LBE465:
 1389              	.LBB467:
 1390              	.LBB468:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1391              		.loc 6 1678 0
 1392 0452 D168     		ldr	r1, [r2, #12]
 1393              	.LVL160:
 1394              	.LBE468:
 1395              	.LBE467:
 1396              	.LBB469:
 1397              	.LBB470:
 1398              		.loc 6 1820 0
 1399 0454 83F80953 		strb	r5, [r3, #777]
 1400              	.LVL161:
 1401              	.LBE470:
 1402              	.LBE469:
 1403              	.LBB471:
 1404              	.LBB472:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1405              		.loc 6 1692 0
 1406 0458 4FF40071 		mov	r1, #512
 1407 045c 1960     		str	r1, [r3]
 1408              	.LVL162:
 1409              	.LBE472:
 1410              	.LBE471:
 1411              	.LBB473:
 1412              	.LBB474:
ARM GAS  /tmp/ccfcZNmp.s 			page 127


1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1413              		.loc 6 1678 0
 1414 045e D168     		ldr	r1, [r2, #12]
 1415              	.LVL163:
 1416              	.LBE474:
 1417              	.LBE473:
 1418              	.LBB475:
 1419              	.LBB476:
 1420              		.loc 6 1820 0
 1421 0460 83F80A53 		strb	r5, [r3, #778]
 1422              	.LVL164:
 1423              	.LBE476:
 1424              	.LBE475:
 1425              	.LBB477:
 1426              	.LBB478:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1427              		.loc 6 1692 0
 1428 0464 4FF48061 		mov	r1, #1024
 1429 0468 1960     		str	r1, [r3]
 1430              	.LVL165:
 1431              	.LBE478:
 1432              	.LBE477:
 1433              	.LBB479:
 1434              	.LBB480:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 1435              		.loc 6 1678 0
 1436 046a D268     		ldr	r2, [r2, #12]
 1437              	.LVL166:
 1438              	.LBE480:
 1439              	.LBE479:
 1440              	.LBB481:
 1441              	.LBB482:
 1442              		.loc 6 1820 0
 1443 046c 83F81753 		strb	r5, [r3, #791]
 1444              	.LVL167:
 1445              	.LBE482:
 1446              	.LBE481:
 1447              	.LBB483:
 1448              	.LBB484:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1449              		.loc 6 1692 0
 1450 0470 4FF40002 		mov	r2, #8388608
 1451 0474 1A60     		str	r2, [r3]
 1452              	.LVL168:
 1453              	.LBE484:
 1454              	.LBE483:
 914:Core/Src/main.c **** 
 915:Core/Src/main.c ****   /**/
 916:Core/Src/main.c ****   LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_0, LL_GPIO_PULL_NO);
 917:Core/Src/main.c **** 
 918:Core/Src/main.c ****   /**/
 919:Core/Src/main.c ****   LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_1, LL_GPIO_PULL_NO);
 920:Core/Src/main.c **** 
 921:Core/Src/main.c ****   /**/
 922:Core/Src/main.c ****   LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_2, LL_GPIO_PULL_NO);
 923:Core/Src/main.c **** 
 924:Core/Src/main.c ****   /**/
ARM GAS  /tmp/ccfcZNmp.s 			page 128


 925:Core/Src/main.c ****   LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_3, LL_GPIO_PULL_NO);
 926:Core/Src/main.c **** 
 927:Core/Src/main.c ****   /**/
 928:Core/Src/main.c ****   LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_4, LL_GPIO_PULL_NO);
 929:Core/Src/main.c **** 
 930:Core/Src/main.c ****   /**/
 931:Core/Src/main.c ****   LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_5, LL_GPIO_PULL_NO);
 932:Core/Src/main.c **** 
 933:Core/Src/main.c ****   /**/
 934:Core/Src/main.c ****   LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_6, LL_GPIO_PULL_NO);
 935:Core/Src/main.c **** 
 936:Core/Src/main.c ****   /**/
 937:Core/Src/main.c ****   LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_7, LL_GPIO_PULL_NO);
 938:Core/Src/main.c **** 
 939:Core/Src/main.c ****   /**/
 940:Core/Src/main.c ****   LL_GPIO_SetPinPull(GPIOB, LL_GPIO_PIN_8, LL_GPIO_PULL_NO);
 941:Core/Src/main.c **** 
 942:Core/Src/main.c ****   /**/
 943:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_0, LL_GPIO_MODE_INPUT);
 944:Core/Src/main.c **** 
 945:Core/Src/main.c ****   /**/
 946:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_1, LL_GPIO_MODE_INPUT);
 947:Core/Src/main.c **** 
 948:Core/Src/main.c ****   /**/
 949:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_2, LL_GPIO_MODE_INPUT);
 950:Core/Src/main.c **** 
 951:Core/Src/main.c ****   /**/
 952:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_3, LL_GPIO_MODE_INPUT);
 953:Core/Src/main.c **** 
 954:Core/Src/main.c ****   /**/
 955:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_4, LL_GPIO_MODE_INPUT);
 956:Core/Src/main.c **** 
 957:Core/Src/main.c ****   /**/
 958:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_5, LL_GPIO_MODE_INPUT);
 959:Core/Src/main.c **** 
 960:Core/Src/main.c ****   /**/
 961:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_6, LL_GPIO_MODE_INPUT);
 962:Core/Src/main.c **** 
 963:Core/Src/main.c ****   /**/
 964:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_7, LL_GPIO_MODE_INPUT);
 965:Core/Src/main.c **** 
 966:Core/Src/main.c ****   /**/
 967:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_8, LL_GPIO_MODE_INPUT);
 968:Core/Src/main.c **** 
 969:Core/Src/main.c ****   /* EXTI interrupt init*/
 970:Core/Src/main.c ****   NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 971:Core/Src/main.c ****   NVIC_EnableIRQ(EXTI0_IRQn);
 972:Core/Src/main.c ****   NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 973:Core/Src/main.c ****   NVIC_EnableIRQ(EXTI1_IRQn);
 974:Core/Src/main.c ****   NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 975:Core/Src/main.c ****   NVIC_EnableIRQ(EXTI2_IRQn);
 976:Core/Src/main.c ****   NVIC_SetPriority(EXTI3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 977:Core/Src/main.c ****   NVIC_EnableIRQ(EXTI3_IRQn);
 978:Core/Src/main.c ****   NVIC_SetPriority(EXTI4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 979:Core/Src/main.c ****   NVIC_EnableIRQ(EXTI4_IRQn);
 980:Core/Src/main.c ****   NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 981:Core/Src/main.c ****   NVIC_EnableIRQ(EXTI9_5_IRQn);
ARM GAS  /tmp/ccfcZNmp.s 			page 129


 982:Core/Src/main.c **** 
 983:Core/Src/main.c **** }
 1455              		.loc 1 983 0
 1456 0476 0BB0     		add	sp, sp, #44
 1457              	.LCFI2:
 1458              		.cfi_def_cfa_offset 36
 1459              		@ sp needed
 1460 0478 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1461              	.L23:
 1462              		.align	2
 1463              	.L22:
 1464 047c 00ED00E0 		.word	-536810240
 1465 0480 00E100E0 		.word	-536813312
 1466              		.cfi_endproc
 1467              	.LFE751:
 1469              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1470              		.align	1
 1471              		.syntax unified
 1472              		.thumb
 1473              		.thumb_func
 1474              		.fpu fpv4-sp-d16
 1476              	MX_TIM1_Init:
 1477              	.LFB748:
 615:Core/Src/main.c **** 
 1478              		.loc 1 615 0
 1479              		.cfi_startproc
 1480              		@ args = 0, pretend = 0, frame = 112
 1481              		@ frame_needed = 0, uses_anonymous_args = 0
 1482 0000 70B5     		push	{r4, r5, r6, lr}
 1483              	.LCFI3:
 1484              		.cfi_def_cfa_offset 16
 1485              		.cfi_offset 4, -16
 1486              		.cfi_offset 5, -12
 1487              		.cfi_offset 6, -8
 1488              		.cfi_offset 14, -4
 1489 0002 9CB0     		sub	sp, sp, #112
 1490              	.LCFI4:
 1491              		.cfi_def_cfa_offset 128
 621:Core/Src/main.c ****   LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 1492              		.loc 1 621 0
 1493 0004 0024     		movs	r4, #0
 1494 0006 1794     		str	r4, [sp, #92]
 1495 0008 1894     		str	r4, [sp, #96]
 1496 000a 1994     		str	r4, [sp, #100]
 1497 000c 1A94     		str	r4, [sp, #104]
 1498 000e 1B94     		str	r4, [sp, #108]
 622:Core/Src/main.c ****   LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 1499              		.loc 1 622 0
 1500 0010 2022     		movs	r2, #32
 1501 0012 2146     		mov	r1, r4
 1502 0014 0FA8     		add	r0, sp, #60
 1503 0016 FFF7FEFF 		bl	memset
 1504              	.LVL169:
 623:Core/Src/main.c **** 
 1505              		.loc 1 623 0
 1506 001a 0994     		str	r4, [sp, #36]
 1507 001c 0A94     		str	r4, [sp, #40]
ARM GAS  /tmp/ccfcZNmp.s 			page 130


 1508 001e 0B94     		str	r4, [sp, #44]
 1509 0020 0C94     		str	r4, [sp, #48]
 1510 0022 0D94     		str	r4, [sp, #52]
 1511 0024 0E94     		str	r4, [sp, #56]
 625:Core/Src/main.c **** 
 1512              		.loc 1 625 0
 1513 0026 0394     		str	r4, [sp, #12]
 1514 0028 0494     		str	r4, [sp, #16]
 1515 002a 0594     		str	r4, [sp, #20]
 1516 002c 0694     		str	r4, [sp, #24]
 1517 002e 0794     		str	r4, [sp, #28]
 1518 0030 0894     		str	r4, [sp, #32]
 1519              	.LVL170:
 1520              	.LBB485:
 1521              	.LBB486:
 418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_IsEnabledClock\n
 423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_IsEnabledClock\n
 424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_IsEnabledClock\n
 425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_IsEnabledClock\n
 426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_IsEnabledClock\n
 427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_IsEnabledClock\n
 428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_IsEnabledClock\n
 429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_IsEnabledClock\n
 430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_IsEnabledClock\n
 431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_IsEnabledClock\n
 432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_IsEnabledClock\n
 433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CRCEN              LL_AHB1_GRP1_IsEnabledClock\n
 434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_IsEnabledClock\n
 435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_IsEnabledClock\n
 436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_IsEnabledClock\n
 437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_IsEnabledClock\n
 438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      RNGEN              LL_AHB1_GRP1_IsEnabledClock\n
 439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_IsEnabledClock\n
 440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_IsEnabledClock\n
 441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_IsEnabledClock\n
 442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_IsEnabledClock\n
 443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_IsEnabledClock\n
 444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_IsEnabledClock\n
 445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_IsEnabledClock
 446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
ARM GAS  /tmp/ccfcZNmp.s 			page 131


 460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
 461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->AHB1ENR, Periphs) == Periphs);
 478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_DisableClock\n
 483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_DisableClock\n
 484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_DisableClock\n
 485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_DisableClock\n
 486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_DisableClock\n
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_DisableClock\n
 488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_DisableClock\n
 489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_DisableClock\n
 490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_DisableClock\n
 491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_DisableClock\n
 492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_DisableClock\n
 493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CRCEN              LL_AHB1_GRP1_DisableClock\n
 494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_DisableClock\n
 495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_DisableClock\n
 496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_DisableClock\n
 497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_DisableClock\n
 498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      RNGEN              LL_AHB1_GRP1_DisableClock\n
 499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_DisableClock\n
 500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_DisableClock\n
 501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_DisableClock\n
 502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_DisableClock\n
 503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_DisableClock\n
 504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_DisableClock\n
 505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_DisableClock
 506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
ARM GAS  /tmp/ccfcZNmp.s 			page 132


 517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
 521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     GPIOARST      LL_AHB1_GRP1_ForceReset\n
 543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOBRST      LL_AHB1_GRP1_ForceReset\n
 544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOCRST      LL_AHB1_GRP1_ForceReset\n
 545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIODRST      LL_AHB1_GRP1_ForceReset\n
 546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOERST      LL_AHB1_GRP1_ForceReset\n
 547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOFRST      LL_AHB1_GRP1_ForceReset\n
 548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOGRST      LL_AHB1_GRP1_ForceReset\n
 549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOHRST      LL_AHB1_GRP1_ForceReset\n
 550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOIRST      LL_AHB1_GRP1_ForceReset\n
 551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOJRST      LL_AHB1_GRP1_ForceReset\n
 552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOKRST      LL_AHB1_GRP1_ForceReset\n
 553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     RNGRST        LL_AHB1_GRP1_ForceReset\n
 557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ForceReset\n
 558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     ETHMACRST     LL_AHB1_GRP1_ForceReset\n
 559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     OTGHSRST      LL_AHB1_GRP1_ForceReset
 560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
ARM GAS  /tmp/ccfcZNmp.s 			page 133


 574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     GPIOARST      LL_AHB1_GRP1_ReleaseReset\n
 592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOBRST      LL_AHB1_GRP1_ReleaseReset\n
 593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOCRST      LL_AHB1_GRP1_ReleaseReset\n
 594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIODRST      LL_AHB1_GRP1_ReleaseReset\n
 595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOERST      LL_AHB1_GRP1_ReleaseReset\n
 596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOFRST      LL_AHB1_GRP1_ReleaseReset\n
 597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOGRST      LL_AHB1_GRP1_ReleaseReset\n
 598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOHRST      LL_AHB1_GRP1_ReleaseReset\n
 599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOIRST      LL_AHB1_GRP1_ReleaseReset\n
 600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOJRST      LL_AHB1_GRP1_ReleaseReset\n
 601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOKRST      LL_AHB1_GRP1_ReleaseReset\n
 602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     RNGRST        LL_AHB1_GRP1_ReleaseReset\n
 606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ReleaseReset\n
 607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     ETHMACRST     LL_AHB1_GRP1_ReleaseReset\n
 608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     OTGHSRST      LL_AHB1_GRP1_ReleaseReset
 609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
ARM GAS  /tmp/ccfcZNmp.s 			page 134


 631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in low-power mode
 640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1LPENR    GPIOALPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOBLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOCLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIODLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOELPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOFLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOGLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOHLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOILPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOJLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOKLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    CRCLPEN        LL_AHB1_GRP1_EnableClockLowPower\n
 652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_EnableClockLowPower\n
 653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    FLITFLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM1LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM2LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM3LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_EnableClockLowPower\n
 658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA1LPEN       LL_AHB1_GRP1_EnableClockLowPower\n
 659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2LPEN       LL_AHB1_GRP1_EnableClockLowPower\n
 660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2DLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    RNGLPEN        LL_AHB1_GRP1_EnableClockLowPower\n
 662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACLPEN     LL_AHB1_GRP1_EnableClockLowPower\n
 663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACTXLPEN   LL_AHB1_GRP1_EnableClockLowPower\n
 664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACRXLPEN   LL_AHB1_GRP1_EnableClockLowPower\n
 665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACPTPLPEN  LL_AHB1_GRP1_EnableClockLowPower\n
 666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSULPILPEN  LL_AHB1_GRP1_EnableClockLowPower
 668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLITF
 683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM2 (*)
 685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM3 (*)
 686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
ARM GAS  /tmp/ccfcZNmp.s 			page 135


 688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockLowPower(uint32_t Periphs)
 701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB1LPENR, Periphs);
 704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1LPENR, Periphs);
 706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in low-power mode
 711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1LPENR    GPIOALPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOBLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOCLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIODLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOELPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOFLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOGLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOHLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOILPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOJLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOKLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    CRCLPEN        LL_AHB1_GRP1_DisableClockLowPower\n
 723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_DisableClockLowPower\n
 724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    FLITFLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM1LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM2LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM3LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_DisableClockLowPower\n
 729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA1LPEN       LL_AHB1_GRP1_DisableClockLowPower\n
 730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2LPEN       LL_AHB1_GRP1_DisableClockLowPower\n
 731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2DLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    RNGLPEN        LL_AHB1_GRP1_DisableClockLowPower\n
 733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACLPEN     LL_AHB1_GRP1_DisableClockLowPower\n
 734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACTXLPEN   LL_AHB1_GRP1_DisableClockLowPower\n
 735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACRXLPEN   LL_AHB1_GRP1_DisableClockLowPower\n
 736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACPTPLPEN  LL_AHB1_GRP1_DisableClockLowPower\n
 737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSULPILPEN  LL_AHB1_GRP1_DisableClockLowPower
 739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
ARM GAS  /tmp/ccfcZNmp.s 			page 136


 745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLITF
 754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM2 (*)
 756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM3 (*)
 757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockLowPower(uint32_t Periphs)
 772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1LPENR, Periphs);
 774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB2_SUPPORT)
 781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_EnableClock\n
 788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_EnableClock\n
 789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      AESEN        LL_AHB2_GRP1_EnableClock\n
 790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      HASHEN       LL_AHB2_GRP1_EnableClock\n
 791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      RNGEN        LL_AHB2_GRP1_EnableClock\n
 792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_EnableClock
 793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
ARM GAS  /tmp/ccfcZNmp.s 			page 137


 802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_IsEnabledClock\n
 816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_IsEnabledClock\n
 817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      AESEN        LL_AHB2_GRP1_IsEnabledClock\n
 818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      HASHEN       LL_AHB2_GRP1_IsEnabledClock\n
 819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      RNGEN        LL_AHB2_GRP1_IsEnabledClock\n
 820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_IsEnabledClock
 821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->AHB2ENR, Periphs) == Periphs);
 835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_DisableClock\n
 840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_DisableClock\n
 841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      AESEN        LL_AHB2_GRP1_DisableClock\n
 842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      HASHEN       LL_AHB2_GRP1_DisableClock\n
 843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      RNGEN        LL_AHB2_GRP1_DisableClock\n
 844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_DisableClock
 845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
ARM GAS  /tmp/ccfcZNmp.s 			page 138


 859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2RSTR     DCMIRST      LL_AHB2_GRP1_ForceReset\n
 864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     CRYPRST      LL_AHB2_GRP1_ForceReset\n
 865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     AESRST       LL_AHB2_GRP1_ForceReset\n
 866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     HASHRST      LL_AHB2_GRP1_ForceReset\n
 867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     RNGRST       LL_AHB2_GRP1_ForceReset\n
 868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     OTGFSRST     LL_AHB2_GRP1_ForceReset
 869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2RSTR     DCMIRST      LL_AHB2_GRP1_ReleaseReset\n
 889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     CRYPRST      LL_AHB2_GRP1_ReleaseReset\n
 890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     AESRST       LL_AHB2_GRP1_ReleaseReset\n
 891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     HASHRST      LL_AHB2_GRP1_ReleaseReset\n
 892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     RNGRST       LL_AHB2_GRP1_ReleaseReset\n
 893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     OTGFSRST     LL_AHB2_GRP1_ReleaseReset
 894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in low-power mode
 913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2LPENR    DCMILPEN     LL_AHB2_GRP1_EnableClockLowPower\n
 914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    CRYPLPEN     LL_AHB2_GRP1_EnableClockLowPower\n
 915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    AESLPEN      LL_AHB2_GRP1_EnableClockLowPower\n
ARM GAS  /tmp/ccfcZNmp.s 			page 139


 916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    HASHLPEN     LL_AHB2_GRP1_EnableClockLowPower\n
 917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    RNGLPEN      LL_AHB2_GRP1_EnableClockLowPower\n
 918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    OTGFSLPEN    LL_AHB2_GRP1_EnableClockLowPower
 919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockLowPower(uint32_t Periphs)
 931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB2LPENR, Periphs);
 934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2LPENR, Periphs);
 936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in low-power mode
 941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2LPENR    DCMILPEN     LL_AHB2_GRP1_DisableClockLowPower\n
 942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    CRYPLPEN     LL_AHB2_GRP1_DisableClockLowPower\n
 943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    AESLPEN      LL_AHB2_GRP1_DisableClockLowPower\n
 944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    HASHLPEN     LL_AHB2_GRP1_DisableClockLowPower\n
 945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    RNGLPEN      LL_AHB2_GRP1_DisableClockLowPower\n
 946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    OTGFSLPEN    LL_AHB2_GRP1_DisableClockLowPower
 947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockLowPower(uint32_t Periphs)
 959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2LPENR, Periphs);
 961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB2_SUPPORT */
 967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB3_SUPPORT)
 969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 140


 973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_EnableClock\n
 976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_EnableClock\n
 977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_EnableClock
 978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
 981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_IsEnabledClock\n
 998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_IsEnabledClock\n
 999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_IsEnabledClock
1000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
1009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->AHB3ENR, Periphs) == Periphs);
1011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
1015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_DisableClock\n
1016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_DisableClock\n
1017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_DisableClock
1018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
1027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
1029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
ARM GAS  /tmp/ccfcZNmp.s 			page 141


1030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
1033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ForceReset\n
1034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     FSMCRST       LL_AHB3_GRP1_ForceReset\n
1035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ForceReset
1036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
1038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
1046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
1048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
1052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ReleaseReset\n
1053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     FSMCRST       LL_AHB3_GRP1_ReleaseReset\n
1054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ReleaseReset
1055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
1057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
1065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
1067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB3 peripheral clocks in low-power mode
1071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3LPENR    FMCLPEN       LL_AHB3_GRP1_EnableClockLowPower\n
1072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    FSMCLPEN      LL_AHB3_GRP1_EnableClockLowPower\n
1073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    QSPILPEN      LL_AHB3_GRP1_EnableClockLowPower
1074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockLowPower(uint32_t Periphs)
1083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB3LPENR, Periphs);
1086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
ARM GAS  /tmp/ccfcZNmp.s 			page 142


1087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3LPENR, Periphs);
1088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
1089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB3 peripheral clocks in low-power mode
1093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3LPENR    FMCLPEN       LL_AHB3_GRP1_DisableClockLowPower\n
1094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    FSMCLPEN      LL_AHB3_GRP1_DisableClockLowPower\n
1095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    QSPILPEN      LL_AHB3_GRP1_DisableClockLowPower
1096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockLowPower(uint32_t Periphs)
1105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3LPENR, Periphs);
1107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
1111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB3_SUPPORT */
1113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
1115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
1116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
1120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_EnableClock\n
1121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_EnableClock\n
1122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM4EN        LL_APB1_GRP1_EnableClock\n
1123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM5EN        LL_APB1_GRP1_EnableClock\n
1124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_EnableClock\n
1125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_EnableClock\n
1126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM12EN       LL_APB1_GRP1_EnableClock\n
1127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM13EN       LL_APB1_GRP1_EnableClock\n
1128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM14EN       LL_APB1_GRP1_EnableClock\n
1129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_EnableClock\n
1130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_EnableClock\n
1131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_EnableClock\n
1132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI3EN        LL_APB1_GRP1_EnableClock\n
1133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_EnableClock\n
1134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_EnableClock\n
1135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART3EN      LL_APB1_GRP1_EnableClock\n
1136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART4EN       LL_APB1_GRP1_EnableClock\n
1137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART5EN       LL_APB1_GRP1_EnableClock\n
1138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_EnableClock\n
1139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_EnableClock\n
1140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_EnableClock\n
1141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_EnableClock\n
1142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN1EN        LL_APB1_GRP1_EnableClock\n
1143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN2EN        LL_APB1_GRP1_EnableClock\n
ARM GAS  /tmp/ccfcZNmp.s 			page 143


1144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN3EN        LL_APB1_GRP1_EnableClock\n
1145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CECEN         LL_APB1_GRP1_EnableClock\n
1146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_EnableClock\n
1147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_EnableClock\n
1148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART7EN       LL_APB1_GRP1_EnableClock\n
1149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART8EN       LL_APB1_GRP1_EnableClock\n
1150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_EnableClock
1151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC  (*)
1178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
1188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
1191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
1193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
1194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
1198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
1199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
1200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
ARM GAS  /tmp/ccfcZNmp.s 			page 144


1201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
1202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
1203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
1204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM12EN       LL_APB1_GRP1_IsEnabledClock\n
1205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM13EN       LL_APB1_GRP1_IsEnabledClock\n
1206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM14EN       LL_APB1_GRP1_IsEnabledClock\n
1207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock\n
1208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
1209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
1210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
1211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_IsEnabledClock\n
1212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
1213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART3EN      LL_APB1_GRP1_IsEnabledClock\n
1214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART4EN       LL_APB1_GRP1_IsEnabledClock\n
1215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART5EN       LL_APB1_GRP1_IsEnabledClock\n
1216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
1217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
1218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
1219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_IsEnabledClock\n
1220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN1EN        LL_APB1_GRP1_IsEnabledClock\n
1221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN2EN        LL_APB1_GRP1_IsEnabledClock\n
1222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN3EN        LL_APB1_GRP1_IsEnabledClock\n
1223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CECEN         LL_APB1_GRP1_IsEnabledClock\n
1224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_IsEnabledClock\n
1225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_IsEnabledClock\n
1226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART7EN       LL_APB1_GRP1_IsEnabledClock\n
1227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART8EN       LL_APB1_GRP1_IsEnabledClock\n
1228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock
1229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
ARM GAS  /tmp/ccfcZNmp.s 			page 145


1258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
1266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
1268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_DisableClock\n
1273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_DisableClock\n
1274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM4EN        LL_APB1_GRP1_DisableClock\n
1275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM5EN        LL_APB1_GRP1_DisableClock\n
1276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_DisableClock\n
1277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_DisableClock\n
1278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM12EN       LL_APB1_GRP1_DisableClock\n
1279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM13EN       LL_APB1_GRP1_DisableClock\n
1280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM14EN       LL_APB1_GRP1_DisableClock\n
1281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_DisableClock\n
1282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_DisableClock\n
1283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_DisableClock\n
1284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI3EN        LL_APB1_GRP1_DisableClock\n
1285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_DisableClock\n
1286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_DisableClock\n
1287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART3EN      LL_APB1_GRP1_DisableClock\n
1288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART4EN       LL_APB1_GRP1_DisableClock\n
1289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART5EN       LL_APB1_GRP1_DisableClock\n
1290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_DisableClock\n
1291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_DisableClock\n
1292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_DisableClock\n
1293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_DisableClock\n
1294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN1EN        LL_APB1_GRP1_DisableClock\n
1295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN2EN        LL_APB1_GRP1_DisableClock\n
1296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN3EN        LL_APB1_GRP1_DisableClock\n
1297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CECEN         LL_APB1_GRP1_DisableClock\n
1298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_DisableClock\n
1299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_DisableClock\n
1300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART7EN       LL_APB1_GRP1_DisableClock\n
1301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART8EN       LL_APB1_GRP1_DisableClock\n
1302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_DisableClock
1303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
ARM GAS  /tmp/ccfcZNmp.s 			page 146


1315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
1342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ForceReset\n
1347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ForceReset\n
1348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM4RST        LL_APB1_GRP1_ForceReset\n
1349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM5RST        LL_APB1_GRP1_ForceReset\n
1350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ForceReset\n
1351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ForceReset\n
1352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM12RST       LL_APB1_GRP1_ForceReset\n
1353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM13RST       LL_APB1_GRP1_ForceReset\n
1354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM14RST       LL_APB1_GRP1_ForceReset\n
1355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ForceReset\n
1356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ForceReset\n
1357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ForceReset\n
1358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI3RST        LL_APB1_GRP1_ForceReset\n
1359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPDIFRXRST     LL_APB1_GRP1_ForceReset\n
1360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ForceReset\n
1361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART3RST      LL_APB1_GRP1_ForceReset\n
1362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART4RST       LL_APB1_GRP1_ForceReset\n
1363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART5RST       LL_APB1_GRP1_ForceReset\n
1364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ForceReset\n
1365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ForceReset\n
1366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ForceReset\n
1367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     FMPI2C1RST     LL_APB1_GRP1_ForceReset\n
1368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN1RST        LL_APB1_GRP1_ForceReset\n
1369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN2RST        LL_APB1_GRP1_ForceReset\n
1370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN3RST        LL_APB1_GRP1_ForceReset\n
1371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CECRST         LL_APB1_GRP1_ForceReset\n
ARM GAS  /tmp/ccfcZNmp.s 			page 147


1372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ForceReset\n
1373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ForceReset\n
1374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART7RST       LL_APB1_GRP1_ForceReset\n
1375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART8RST       LL_APB1_GRP1_ForceReset
1376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
1414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ReleaseReset\n
1419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ReleaseReset\n
1420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM4RST        LL_APB1_GRP1_ReleaseReset\n
1421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM5RST        LL_APB1_GRP1_ReleaseReset\n
1422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ReleaseReset\n
1423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ReleaseReset\n
1424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM12RST       LL_APB1_GRP1_ReleaseReset\n
1425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM13RST       LL_APB1_GRP1_ReleaseReset\n
1426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM14RST       LL_APB1_GRP1_ReleaseReset\n
1427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ReleaseReset\n
1428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ReleaseReset\n
ARM GAS  /tmp/ccfcZNmp.s 			page 148


1429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ReleaseReset\n
1430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI3RST        LL_APB1_GRP1_ReleaseReset\n
1431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPDIFRXRST     LL_APB1_GRP1_ReleaseReset\n
1432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ReleaseReset\n
1433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART3RST      LL_APB1_GRP1_ReleaseReset\n
1434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART4RST       LL_APB1_GRP1_ReleaseReset\n
1435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART5RST       LL_APB1_GRP1_ReleaseReset\n
1436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ReleaseReset\n
1437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ReleaseReset\n
1438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ReleaseReset\n
1439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     FMPI2C1RST     LL_APB1_GRP1_ReleaseReset\n
1440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN1RST        LL_APB1_GRP1_ReleaseReset\n
1441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN2RST        LL_APB1_GRP1_ReleaseReset\n
1442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN3RST        LL_APB1_GRP1_ReleaseReset\n
1443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CECRST         LL_APB1_GRP1_ReleaseReset\n
1444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ReleaseReset\n
1445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ReleaseReset\n
1446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART7RST       LL_APB1_GRP1_ReleaseReset\n
1447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART8RST       LL_APB1_GRP1_ReleaseReset
1448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
ARM GAS  /tmp/ccfcZNmp.s 			page 149


1486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in low-power mode
1490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1LPENR     TIM2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM4LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM5LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM6LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM7LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM12LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM13LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM14LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     LPTIM1LPEN      LL_APB1_GRP1_EnableClockLowPower\n
1500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     WWDGLPEN        LL_APB1_GRP1_EnableClockLowPower\n
1501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPDIFRXLPEN     LL_APB1_GRP1_EnableClockLowPower\n
1504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART2LPEN      LL_APB1_GRP1_EnableClockLowPower\n
1505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART3LPEN      LL_APB1_GRP1_EnableClockLowPower\n
1506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART4LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART5LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C1LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     FMPI2C1LPEN     LL_APB1_GRP1_EnableClockLowPower\n
1512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN1LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CECLPEN         LL_APB1_GRP1_EnableClockLowPower\n
1516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     PWRLPEN         LL_APB1_GRP1_EnableClockLowPower\n
1517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     DACLPEN         LL_APB1_GRP1_EnableClockLowPower\n
1518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART7LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART8LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     RTCAPBLPEN      LL_APB1_GRP1_EnableClockLowPower
1521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
ARM GAS  /tmp/ccfcZNmp.s 			page 150


1543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockLowPower(uint32_t Periphs)
1558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB1LPENR, Periphs);
1561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1LPENR, Periphs);
1563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
1564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in low-power mode
1568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1LPENR     TIM2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM4LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM5LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM6LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM7LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM12LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM13LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM14LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     LPTIM1LPEN      LL_APB1_GRP1_DisableClockLowPower\n
1578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     WWDGLPEN        LL_APB1_GRP1_DisableClockLowPower\n
1579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPDIFRXLPEN     LL_APB1_GRP1_DisableClockLowPower\n
1582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART2LPEN      LL_APB1_GRP1_DisableClockLowPower\n
1583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART3LPEN      LL_APB1_GRP1_DisableClockLowPower\n
1584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART4LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART5LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C1LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     FMPI2C1LPEN     LL_APB1_GRP1_DisableClockLowPower\n
1590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN1LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CECLPEN         LL_APB1_GRP1_DisableClockLowPower\n
1594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     PWRLPEN         LL_APB1_GRP1_DisableClockLowPower\n
1595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     DACLPEN         LL_APB1_GRP1_DisableClockLowPower\n
1596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART7LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART8LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     RTCAPBLPEN      LL_APB1_GRP1_DisableClockLowPower
1599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  /tmp/ccfcZNmp.s 			page 151


1600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockLowPower(uint32_t Periphs)
1636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1LPENR, Periphs);
1638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
1642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
1645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
1646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
1650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB2ENR     TIM1EN        LL_APB2_GRP1_EnableClock\n
1651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM8EN        LL_APB2_GRP1_EnableClock\n
1652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     USART1EN      LL_APB2_GRP1_EnableClock\n
1653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     USART6EN      LL_APB2_GRP1_EnableClock\n
1654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     UART9EN       LL_APB2_GRP1_EnableClock\n
1655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     UART10EN      LL_APB2_GRP1_EnableClock\n
1656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     ADC1EN        LL_APB2_GRP1_EnableClock\n
ARM GAS  /tmp/ccfcZNmp.s 			page 152


1657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     ADC2EN        LL_APB2_GRP1_EnableClock\n
1658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     ADC3EN        LL_APB2_GRP1_EnableClock\n
1659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SDIOEN        LL_APB2_GRP1_EnableClock\n
1660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI1EN        LL_APB2_GRP1_EnableClock\n
1661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI4EN        LL_APB2_GRP1_EnableClock\n
1662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SYSCFGEN      LL_APB2_GRP1_EnableClock\n
1663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     EXTITEN       LL_APB2_GRP1_EnableClock\n
1664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM9EN        LL_APB2_GRP1_EnableClock\n
1665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM10EN       LL_APB2_GRP1_EnableClock\n
1666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM11EN       LL_APB2_GRP1_EnableClock\n
1667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI5EN        LL_APB2_GRP1_EnableClock\n
1668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI6EN        LL_APB2_GRP1_EnableClock\n
1669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SAI1EN        LL_APB2_GRP1_EnableClock\n
1670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SAI2EN        LL_APB2_GRP1_EnableClock\n
1671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     LTDCEN        LL_APB2_GRP1_EnableClock\n
1672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     DSIEN         LL_APB2_GRP1_EnableClock\n
1673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     DFSDM1EN      LL_APB2_GRP1_EnableClock\n
1674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     DFSDM2EN      LL_APB2_GRP1_EnableClock
1675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
1678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART6 (*)
1680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*)
1681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART10 (*)
1682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
1683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC2 (*)
1684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC3 (*)
1685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
1686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
1688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_EXTI (*)
1690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
1691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10 (*)
1692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
1693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5 (*)
1694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI6 (*)
1695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
1696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
1697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
1698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DSI  (*)
1699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
1700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM2 (*)
1701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
1707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 1522              		.loc 2 1709 0
 1523 0032 314E     		ldr	r6, .L26
 1524 0034 736C     		ldr	r3, [r6, #68]
 1525 0036 43F00103 		orr	r3, r3, #1
ARM GAS  /tmp/ccfcZNmp.s 			page 153


 1526 003a 7364     		str	r3, [r6, #68]
1710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 1527              		.loc 2 1711 0
 1528 003c 736C     		ldr	r3, [r6, #68]
 1529 003e 03F00103 		and	r3, r3, #1
 1530 0042 0293     		str	r3, [sp, #8]
1712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 1531              		.loc 2 1712 0
 1532 0044 029B     		ldr	r3, [sp, #8]
 1533              	.LVL171:
 1534              	.LBE486:
 1535              	.LBE485:
 633:Core/Src/main.c ****   TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 1536              		.loc 1 633 0
 1537 0046 4FF48073 		mov	r3, #256
 1538 004a ADF85C30 		strh	r3, [sp, #92]	@ movhi
 635:Core/Src/main.c ****   TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 1539              		.loc 1 635 0
 1540 004e 4FF6FF73 		movw	r3, #65535
 1541 0052 1993     		str	r3, [sp, #100]
 638:Core/Src/main.c ****   LL_TIM_DisableARRPreload(TIM1);
 1542              		.loc 1 638 0
 1543 0054 294D     		ldr	r5, .L26+4
 1544 0056 17A9     		add	r1, sp, #92
 1545 0058 2846     		mov	r0, r5
 1546 005a FFF7FEFF 		bl	LL_TIM_Init
 1547              	.LVL172:
 1548              	.LBB487:
 1549              	.LBB488:
 1550              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h"
   1:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @file    stm32f4xx_ll_tim.h
   4:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief   Header file of TIM LL module.
   6:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   ******************************************************************************
   7:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @attention
   8:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
   9:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
  12:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
  17:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   ******************************************************************************
  18:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
  19:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
  20:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #ifndef __STM32F4xx_LL_TIM_H
  22:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define __STM32F4xx_LL_TIM_H
  23:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
  24:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #ifdef __cplusplus
  25:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** extern "C" {
  26:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #endif
ARM GAS  /tmp/ccfcZNmp.s 			page 154


  27:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
  28:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #include "stm32f4xx.h"
  30:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
  31:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @addtogroup STM32F4xx_LL_Driver
  32:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
  33:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
  34:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
  35:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defin
  36:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
  37:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL TIM
  38:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
  39:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
  40:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
  41:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Variables TIM Private Variables
  44:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
  45:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
  46:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** static const uint8_t OFFSET_TAB_CCMRx[] =
  47:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
  48:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0x00U,   /* 0: TIMx_CH1  */
  49:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0x00U,   /* 1: TIMx_CH1N */
  50:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0x00U,   /* 2: TIMx_CH2  */
  51:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0x00U,   /* 3: TIMx_CH2N */
  52:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0x04U,   /* 4: TIMx_CH3  */
  53:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0x04U,   /* 5: TIMx_CH3N */
  54:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0x04U    /* 6: TIMx_CH4  */
  55:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** };
  56:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
  57:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OCxx[] =
  58:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
  59:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 0: OC1M, OC1FE, OC1PE */
  60:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 1: - NA */
  61:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   8U,            /* 2: OC2M, OC2FE, OC2PE */
  62:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 3: - NA */
  63:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 4: OC3M, OC3FE, OC3PE */
  64:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 5: - NA */
  65:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   8U             /* 6: OC4M, OC4FE, OC4PE */
  66:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** };
  67:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
  68:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_ICxx[] =
  69:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
  70:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 0: CC1S, IC1PSC, IC1F */
  71:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 1: - NA */
  72:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   8U,            /* 2: CC2S, IC2PSC, IC2F */
  73:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 3: - NA */
  74:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 4: CC3S, IC3PSC, IC3F */
  75:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 5: - NA */
  76:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   8U             /* 6: CC4S, IC4PSC, IC4F */
  77:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** };
  78:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
  79:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_CCxP[] =
  80:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
  81:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 0: CC1P */
  82:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   2U,            /* 1: CC1NP */
  83:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   4U,            /* 2: CC2P */
ARM GAS  /tmp/ccfcZNmp.s 			page 155


  84:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   6U,            /* 3: CC2NP */
  85:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   8U,            /* 4: CC3P */
  86:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   10U,           /* 5: CC3NP */
  87:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   12U            /* 6: CC4P */
  88:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** };
  89:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
  90:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** static const uint8_t SHIFT_TAB_OISx[] =
  91:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
  92:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   0U,            /* 0: OIS1 */
  93:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   1U,            /* 1: OIS1N */
  94:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   2U,            /* 2: OIS2 */
  95:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   3U,            /* 3: OIS2N */
  96:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   4U,            /* 4: OIS3 */
  97:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   5U,            /* 5: OIS3N */
  98:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   6U             /* 6: OIS4 */
  99:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** };
 100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Private constants ---------------------------------------------------------*/
 105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Constants TIM Private Constants
 106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Remap mask definitions */
 111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define TIMx_OR_RMP_SHIFT  16U
 112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define TIMx_OR_RMP_MASK   0x0000FFFFU
 113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define TIM2_OR_RMP_MASK   (TIM_OR_ITR1_RMP << TIMx_OR_RMP_SHIFT)
 114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define TIM5_OR_RMP_MASK   (TIM_OR_TI4_RMP << TIMx_OR_RMP_SHIFT)
 115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define TIM11_OR_RMP_MASK  (TIM_OR_TI1_RMP << TIMx_OR_RMP_SHIFT)
 116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */
 118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define DT_DELAY_1 ((uint8_t)0x7F)
 119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define DT_DELAY_2 ((uint8_t)0x3F)
 120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define DT_DELAY_3 ((uint8_t)0x1F)
 121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define DT_DELAY_4 ((uint8_t)0x1F)
 122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */
 124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define DT_RANGE_1 ((uint8_t)0x00)
 125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define DT_RANGE_2 ((uint8_t)0x80)
 126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define DT_RANGE_3 ((uint8_t)0xC0)
 127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define DT_RANGE_4 ((uint8_t)0xE0)
 128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Private macros ------------------------------------------------------------*/
 135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_Private_Macros TIM Private Macros
 136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @brief  Convert channel id into channel index.
 139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __CHANNEL__ This parameter can be one of the following values:
 140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
ARM GAS  /tmp/ccfcZNmp.s 			page 156


 141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
 142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
 143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
 144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
 145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
 146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
 147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval none
 148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
 150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
 151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
 152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
 153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
 154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
 155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****    ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U : 6U)
 156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @brief  Calculate the deadtime sampling period(in ps).
 158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz).
 159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
 160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
 161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
 162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
 163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval none
 164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \
 166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \
 167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****    ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
 168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****    ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
 169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Exported types ------------------------------------------------------------*/
 175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
 177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  TIM Time Base configuration structure definition.
 182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** typedef struct
 184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
 185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
 186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    This parameter can be a number between Min_Data=0x0000 and Max_D
 187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    @ref LL_TIM_SetPrescaler().*/
 190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t CounterMode;       /*!< Specifies the counter mode.
 192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
 193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    @ref LL_TIM_SetCounterMode().*/
 196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
ARM GAS  /tmp/ccfcZNmp.s 			page 157


 198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    Auto-Reload Register at the next update event.
 199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    This parameter must be a number between Min_Data=0x0000 and Max_
 200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    Some timer instances may support 32 bits counters. In that case 
 201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    be a number between 0x0000 and 0xFFFFFFFF.
 202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    @ref LL_TIM_SetAutoReload().*/
 205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t ClockDivision;     /*!< Specifies the clock division.
 207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
 208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    @ref LL_TIM_SetClockDivision().*/
 211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downc
 213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    reaches zero, an update event is generated and counting restarts
 214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    from the RCR value (N).
 215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    This means in PWM mode that (N+1) corresponds to:
 216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       - the number of PWM periods in edge-aligned mode
 217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       - the number of half PWM period in center-aligned mode
 218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    GP timers: this parameter must be a number between Min_Data = 0x
 219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    Max_Data = 0xFF.
 220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    Advanced timers: this parameter must be a number between Min_Dat
 221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    Max_Data = 0xFFFF.
 222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    This feature can be modified afterwards using unitary function
 224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                    @ref LL_TIM_SetRepetitionCounter().*/
 225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** } LL_TIM_InitTypeDef;
 226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  TIM Output Compare configuration structure definition.
 229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** typedef struct
 231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
 232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t OCMode;        /*!< Specifies the output mode.
 233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCMODE.
 234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                @ref LL_TIM_OC_SetMode().*/
 237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
 239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions
 242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
 243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t OCNState;      /*!< Specifies the TIM complementary Output Compare state.
 245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
 246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary functions
 248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
 249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Re
 251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a number between Min_Data=0x0000 and Max_Data=
 252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                LL_TIM_OC_SetCompareCHx (x=1..6).*/
ARM GAS  /tmp/ccfcZNmp.s 			page 158


 255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t OCPolarity;    /*!< Specifies the output polarity.
 257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                @ref LL_TIM_OC_SetPolarity().*/
 261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
 263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
 264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                @ref LL_TIM_OC_SetPolarity().*/
 267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
 270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                @ref LL_TIM_OC_SetIdleState().*/
 274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
 277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                @ref LL_TIM_OC_SetIdleState().*/
 280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** } LL_TIM_OC_InitTypeDef;
 281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  TIM Input Capture configuration structure definition.
 284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** typedef struct
 287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
 288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
 290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                @ref LL_TIM_IC_SetPolarity().*/
 294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t ICActiveInput; /*!< Specifies the input.
 296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                @ref LL_TIM_IC_SetActiveInput().*/
 300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
 302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                @ref LL_TIM_IC_SetPrescaler().*/
 306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t ICFilter;      /*!< Specifies the input capture filter.
 308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                This feature can be modified afterwards using unitary function
 311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                @ref LL_TIM_IC_SetFilter().*/
ARM GAS  /tmp/ccfcZNmp.s 			page 159


 312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** } LL_TIM_IC_InitTypeDef;
 313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  TIM Encoder interface configuration structure definition.
 317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** typedef struct
 319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
 320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
 321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
 322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  @ref LL_TIM_SetEncoderMode().*/
 325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
 327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPolarity().*/
 331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
 333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetActiveInput().*/
 337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
 339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPrescaler().*/
 343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
 345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetFilter().*/
 349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
 351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPolarity().*/
 355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
 357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
 358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetActiveInput().*/
 361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
 363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetPrescaler().*/
 367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
ARM GAS  /tmp/ccfcZNmp.s 			page 160


 369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
 370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  This feature can be modified afterwards using unitary function
 372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                  @ref LL_TIM_IC_SetFilter().*/
 373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** } LL_TIM_ENCODER_InitTypeDef;
 375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  TIM Hall sensor interface configuration structure definition.
 378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** typedef struct
 380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
 381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t IC1Polarity;        /*!< Specifies the active edge of TI1 input.
 383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
 384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     @ref LL_TIM_IC_SetPolarity().*/
 387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t IC1Prescaler;       /*!< Specifies the TI1 input prescaler value.
 389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     Prescaler must be set to get a maximum counter period longer th
 390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     time interval between 2 consecutive changes on the Hall inputs.
 391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     This parameter can be a value of @ref TIM_LL_EC_ICPSC.
 392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     @ref LL_TIM_IC_SetPrescaler().*/
 395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t IC1Filter;          /*!< Specifies the TI1 input filter.
 397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     This parameter can be a value of
 398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     @ref TIM_LL_EC_IC_FILTER.
 399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     @ref LL_TIM_IC_SetFilter().*/
 402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t CommutationDelay;   /*!< Specifies the compare value to be loaded into the Capture Compa
 404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     A positive pulse (TRGO event) is generated with a programmable 
 405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     a change occurs on the Hall inputs.
 406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     This parameter can be a number between Min_Data = 0x0000 and Ma
 407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     This feature can be modified afterwards using unitary function
 409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                     @ref LL_TIM_OC_SetCompareCH2().*/
 410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** } LL_TIM_HALLSENSOR_InitTypeDef;
 411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  BDTR (Break and Dead Time) structure definition
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** typedef struct
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t OSSRState;            /*!< Specifies the Off-State selection used in Run mode.
 418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSR
 419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @ref LL_TIM_SetOffStates()
 422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                        programmed. */
 425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 161


 426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t OSSIState;            /*!< Specifies the Off-State used in Idle state.
 427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_OSSI
 428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @ref LL_TIM_SetOffStates()
 431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @note This bit-field cannot be modified as long as LOCK level
 433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       programmed. */
 434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t LockLevel;            /*!< Specifies the LOCK level parameters.
 436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL
 437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @note The LOCK bits can be written only once after the reset.
 439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       register has been written, their content is frozen until the 
 440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t DeadTime;              /*!< Specifies the delay time between the switching-off and the
 442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       switching-on of the outputs.
 443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This parameter can be a number between Min_Data = 0x00 and Ma
 444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @ref LL_TIM_OC_SetDeadTime()
 447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                        programmed. */
 450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint16_t BreakState;           /*!< Specifies whether the TIM Break input is enabled or not.
 452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE
 453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @ref LL_TIM_EnableBRK() or @ref LL_TIM_DisableBRK()
 456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       programmed. */
 459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t BreakPolarity;        /*!< Specifies the TIM Break Input pin polarity.
 461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARIT
 462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @ref LL_TIM_ConfigBRK()
 465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       programmed. */
 468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t AutomaticOutput;      /*!< Specifies whether the TIM Automatic Output feature is enabled
 470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTP
 471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       This feature can be modified afterwards using unitary functio
 473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @ref LL_TIM_EnableAutomaticOutput() or @ref LL_TIM_DisableAut
 474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       @note This bit-field can not be modified as long as LOCK leve
 476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       programmed. */
 477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** } LL_TIM_BDTR_InitTypeDef;
 478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
ARM GAS  /tmp/ccfcZNmp.s 			page 162


 483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Exported constants --------------------------------------------------------*/
 485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
 486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
 490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
 491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
 494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrup
 495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrup
 496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrup
 497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrup
 498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_COMIF                        TIM_SR_COMIF         /*!< COM interrupt flag */
 499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
 500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_BIF                          TIM_SR_BIF           /*!< Break interrupt flag */
 501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapt
 502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapt
 503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapt
 504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapt
 505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable
 511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_BREAK_DISABLE            0x00000000U             /*!< Break function disabled */
 514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            /*!< Break function enabled */
 515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable
 520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             /*!< MOE can be set only by 
 523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            /*!< MOE can be set by softw
 524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IT IT Defines
 530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
 531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
 534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrup
 535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrup
 536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrup
 537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrup
 538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       /*!< COM interrupt enable */
 539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable *
ARM GAS  /tmp/ccfcZNmp.s 			page 163


 540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DIER_BIE                        TIM_DIER_BIE         /*!< Break interrupt enable */
 541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
 546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow
 549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/unde
 550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
 555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter stops counting at 
 558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter is not stopped at 
 559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
 564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!<Counter used as upcounter *
 567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounte
 568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        /*!< The counter counts up and 
 569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        /*!<The counter counts up and d
 570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and 
 571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
 576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
 579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
 580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
 581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
 586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
 589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down 
 590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare  Update Source
 595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
ARM GAS  /tmp/ccfcZNmp.s 			page 164


 597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          /*!< Capture/compare control bi
 598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         /*!< Capture/compare control bi
 599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
 604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when 
 607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when
 608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level
 613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          /*!< LOCK OFF - No bit is write
 616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      /*!< LOCK Level 1 */
 617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      /*!< LOCK Level 2 */
 618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        /*!< LOCK Level 3 */
 619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CHANNEL Channel
 624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 
 627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output ch
 628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 
 629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output ch
 630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 
 631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output ch
 632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 
 633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #if defined(USE_FULL_LL_DRIVER)
 638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
 639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
 642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on
 643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #endif /* USE_FULL_LL_DRIVER */
 647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
 649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCMODE_FROZEN                   0x00000000U                                         
 652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                    
 653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                    
ARM GAS  /tmp/ccfcZNmp.s 			page 165


 654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)               
 655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                    
 656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)               
 657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)               
 658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1
 659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
 664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
 667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
 668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State
 673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             /*!<OCx=0 (after a dead-time
 676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            /*!<OCx=1 (after a dead-time
 677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
 683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx 
 686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy 
 687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC 
 688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
 693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV1                      0x00000000U                    /*!< No prescaler, ca
 696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done 
 697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done 
 698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done 
 699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
 704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                         
 707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                           
 708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                           
 709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)      
 710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                           
ARM GAS  /tmp/ccfcZNmp.s 			page 166


 711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)      
 712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)      
 713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                           
 715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)      
 716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)      
 717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC
 718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)      
 719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC
 721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                             
 722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
 727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is
 730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is
 731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is
 732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
 737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                         
 740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)  
 741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                        
 742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
 747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                               
 750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                               
 751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)             
 752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TRGO Trigger Output
 757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!<
 760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!<
 761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!<
 762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!<
 763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!<
 764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!<
 765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!<
 766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!<
 767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
ARM GAS  /tmp/ccfcZNmp.s 			page 167


 768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
 773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode 
 776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode 
 777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode 
 778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mod
 779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TS Trigger Selection
 784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TS_ITR0                         0x00000000U                                         
 787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                       
 788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                       
 789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                     
 790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                       
 791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                     
 792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                     
 793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)     
 794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
 799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, ac
 802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active
 803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
 808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
 811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divide
 812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divide
 813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divide
 814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
 819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                         
 822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                      
 823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                      
 824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                   
ARM GAS  /tmp/ccfcZNmp.s 			page 168


 825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                      
 826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                   
 827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                   
 828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                      
 830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                   
 831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                   
 832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)  
 833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                   
 834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)  
 835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)  
 836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                        
 837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity
 843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               /*!< Break input BRK is ac
 846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              /*!< Break input BRK is ac
 847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSI OSSI
 855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OSSI_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
 858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           /*!< When inactive, OxC/OCxN
 859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_OSSR OSSR
 864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OSSR_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN
 867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           /*!< When inactive, OC/OCN o
 868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
 874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                         
 877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                       
 878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                       
 879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                    
 880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                       
 881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                     
ARM GAS  /tmp/ccfcZNmp.s 			page 169


 882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                     
 883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
 884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                       
 885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                     
 886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                     
 887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)     
 888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                     
 889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)     
 890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)     
 891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM
 892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                       
 893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                     
 894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
 899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                         
 902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                       
 903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                       
 904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                    
 905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                       
 906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                     
 907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                     
 908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
 909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                       
 910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                     
 911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                     
 912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)     
 913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                     
 914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)     
 915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)     
 916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM
 917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                       
 918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                    
 919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM2_ITR1_RMP_TIM8  TIM2 Internal Trigger1 Remap TIM8
 925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO    TIM2_OR_RMP_MASK                        /*!< TIM2_ITR1 is
 928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_ETH_PTP      (TIM_OR_ITR1_RMP_0 | TIM2_OR_RMP_MASK)  /*!< TIM2_ITR1 is
 929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF   (TIM_OR_ITR1_RMP_1 | TIM2_OR_RMP_MASK)  /*!< TIM2_ITR1 is
 930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF   (TIM_OR_ITR1_RMP | TIM2_OR_RMP_MASK)    /*!< TIM2_ITR1 is
 931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM5_TI4_RMP  TIM5 External Input Ch4 Remap
 936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM5_TI4_RMP_GPIO        TIM5_OR_RMP_MASK                         /*!< TIM5 channel 
ARM GAS  /tmp/ccfcZNmp.s 			page 170


 939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM5_TI4_RMP_LSI         (TIM_OR_TI4_RMP_0 | TIM5_OR_RMP_MASK)    /*!< TIM5 channel 
 940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM5_TI4_RMP_LSE         (TIM_OR_TI4_RMP_1 | TIM5_OR_RMP_MASK)    /*!< TIM5 channel 
 941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM5_TI4_RMP_RTC         (TIM_OR_TI4_RMP | TIM5_OR_RMP_MASK)      /*!< TIM5 channel 
 942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EC_TIM11_TI1_RMP  TIM11 External Input Capture 1 Remap
 947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM11_TI1_RMP_GPIO        TIM11_OR_RMP_MASK                          /*!< TIM11 chan
 950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #if defined(SPDIFRX)
 951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM11_TI1_RMP_SPDIFRX     (TIM_OR_TI1_RMP_0 | TIM11_OR_RMP_MASK)     /*!< TIM11 chan
 952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Legacy define */
 954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define  LL_TIM_TIM11_TI1_RMP_GPIO1      LL_TIM_TIM11_TI1_RMP_SPDIFRX               /*!< Legacy def
 955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #else
 957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM11_TI1_RMP_GPIO1       (TIM_OR_TI1_RMP_0 | TIM11_OR_RMP_MASK)     /*!< TIM11 chan
 958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #endif /* SPDIFRX */
 959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM11_TI1_RMP_GPIO2       (TIM_OR_TI1_RMP   | TIM11_OR_RMP_MASK)     /*!< TIM11 chan
 960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM11_TI1_RMP_HSE_RTC     (TIM_OR_TI1_RMP_1 | TIM11_OR_RMP_MASK)     /*!< TIM11 chan
 961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #if defined(LPTIM_OR_TIM1_ITR2_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP) && defined(LPTIM_OR_TIM9_ITR
 965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_LPTIM_REMAP_MASK           0x10000000U
 967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM9_ITR1_RMP_TIM3_TRGO    LL_TIM_LPTIM_REMAP_MASK                              /*!<
 969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM9_ITR1_RMP_LPTIM       (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM9_ITR1_RMP)    /*!<
 970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM5_ITR1_RMP_TIM3_TRGO    LL_TIM_LPTIM_REMAP_MASK                              /*!<
 972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM5_ITR1_RMP_LPTIM       (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM5_ITR1_RMP)    /*!<
 973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM1_ITR2_RMP_TIM3_TRGO    LL_TIM_LPTIM_REMAP_MASK                              /*!<
 975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_TIM1_ITR2_RMP_LPTIM       (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM1_ITR2_RMP)    /*!<
 976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #endif /* LPTIM_OR_TIM1_ITR2_RMP &&  LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM9_ITR1_RMP */
 978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
 981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Exported macro ------------------------------------------------------------*/
 984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
 985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
 989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
 990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
 992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Write a value in TIM register.
 993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
 994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __REG__ Register to be written
 995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __VALUE__ Value to be written in the register
ARM GAS  /tmp/ccfcZNmp.s 			page 171


 996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
 997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
 998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VAL
 999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Read a value in TIM register.
1002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __INSTANCE__ TIM Instance
1003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __REG__ Register to be read
1004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Register value
1005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
1007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
1009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros
1012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
1013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested de
1017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);
1018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __CKD__ This parameter can be one of the following values:
1020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __DT__ deadtime duration (in ns)
1024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval DTG[0:7]
1025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \
1027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?
1028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  & DT_DELAY_1) :
1029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__C
1030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMC
1031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                                  (__CKD__))) >> 1U) - (uint8_t) 64) & DT_DELAY_2)) 
1032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__C
1033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMC
1034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                                  (__CKD__))) >> 3U) - (uint8_t) 32) & DT_DELAY_3)) 
1035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__
1036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMC
1037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                                  (__CKD__))) >> 4U) - (uint8_t) 32) & DT_DELAY_4)) 
1038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     0U)
1039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock freq
1042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
1043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __CNTCLK__ counter clock frequency (in Hz)
1045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
1046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
1048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)
1049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal fr
1052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
ARM GAS  /tmp/ccfcZNmp.s 			page 172


1053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __FREQ__ output signal frequency (in Hz)
1056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
1059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))
1060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  HELPER macro calculating the compare value required to achieve the required timer outpu
1063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         active/inactive delay.
1064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
1065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
1069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
1071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
1072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****               / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
1073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration
1076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         (when the timer operates in one pulse mode).
1077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
1078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __TIMCLK__ timer input clock frequency (in Hz)
1079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __PSC__ prescaler
1080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __DELAY__ timer output compare active/inactive delay (in us)
1081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __PULSE__ pulse duration (in us)
1082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
1083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
1085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
1086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****               + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
1087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  HELPER macro retrieving the ratio of the input capture prescaler
1090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
1091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  __ICPSC__ This parameter can be one of the following values:
1092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
1093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
1094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
1095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
1096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Input capture prescaler ratio (1, 2, 4 or 8)
1097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
1099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
1100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
1104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
1109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
ARM GAS  /tmp/ccfcZNmp.s 			page 173


1110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /* Exported functions --------------------------------------------------------*/
1112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
1113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
1114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Time_Base Time Base configuration
1117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
1118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable timer counter.
1121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_EnableCounter
1122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
1126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_CEN);
1128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable timer counter.
1132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_DisableCounter
1133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
1137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
1139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicates whether the timer counter is enabled.
1143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
1144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)
1148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
1150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable update event generation.
1154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
1155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
1159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
1161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable update event generation.
1165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
1166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  /tmp/ccfcZNmp.s 			page 174


1167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
1170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
1172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicates whether update event generation is enabled.
1176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
1177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Inverted state of bit (0 or 1).
1179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)
1181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
1183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set update event source
1187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
1188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       generate an update interrupt or DMA request if enabled:
1189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *        - Counter overflow/underflow
1190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *        - Setting the UG bit
1191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *        - Update generation through the slave mode controller
1192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
1193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       overflow/underflow generates an update interrupt or DMA request if enabled.
1194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
1195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  UpdateSource This parameter can be one of the following values:
1197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
1198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
1199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
1202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
1204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get actual event update source
1208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
1209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
1212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
1213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)
1215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
1217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set one pulse mode (one shot v.s. repetitive).
1221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
1222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  OnePulseMode This parameter can be one of the following values:
ARM GAS  /tmp/ccfcZNmp.s 			page 175


1224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
1229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
1231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get actual one pulse mode.
1235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
1236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
1239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
1240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)
1242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
1244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the timer counter counting mode.
1248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       by a timer instance.
1251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
1252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       requires a timer reset to avoid unexpected direction
1253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       due to DIR bit readonly in center aligned mode.
1254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
1255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_SetCounterMode
1256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  CounterMode This parameter can be one of the following values:
1258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
1260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
1266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
1268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get actual counter mode.
1272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
1273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       check whether or not the counter mode selection feature is supported
1274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       by a timer instance.
1275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
1276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR1          CMS           LL_TIM_GetCounterMode
1277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_UP
1280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_DOWN
ARM GAS  /tmp/ccfcZNmp.s 			page 176


1281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
1282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
1283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
1284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)
1286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t counter_mode;
1288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
1290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   if (counter_mode == 0U)
1292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   {
1293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   }
1295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return counter_mode;
1297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable auto-reload (ARR) preload.
1301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
1302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
1306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
1308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable auto-reload (ARR) preload.
1312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
1313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
1317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 1551              		.loc 7 1318 0
 1552 005e 2B68     		ldr	r3, [r5]
 1553 0060 23F08003 		bic	r3, r3, #128
 1554 0064 2B60     		str	r3, [r5]
 1555              	.LVL173:
 1556              	.LBE488:
 1557              	.LBE487:
 1558              	.LBB489:
 1559              	.LBB490:
1319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicates whether auto-reload (ARR) preload is enabled.
1323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
1324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)
1328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
ARM GAS  /tmp/ccfcZNmp.s 			page 177


1329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
1330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead
1334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         (when supported) and the digital filters.
1335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       instance.
1338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
1339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  ClockDivision This parameter can be one of the following values:
1341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
1347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
1349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by t
1353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         generators (when supported) and the digital filters.
1354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
1355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not the clock division feature is supported by the timer
1356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       instance.
1357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
1358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
1361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
1362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
1363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)
1365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
1367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the counter value.
1371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_SetCounter
1374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
1376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
1379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   WRITE_REG(TIMx->CNT, Counter);
1381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the counter value.
1385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
ARM GAS  /tmp/ccfcZNmp.s 			page 178


1386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CNT          CNT           LL_TIM_GetCounter
1388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
1390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)
1392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CNT));
1394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the current direction of the counter
1398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR1          DIR           LL_TIM_GetDirection
1399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
1402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
1403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)
1405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
1407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the prescaler value.
1411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
1412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note The prescaler can be changed on the fly as this control register is buffered. The new
1413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       prescaler ratio is taken into account at the next update event.
1414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
1415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
1416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Prescaler between Min_Data=0 and Max_Data=65535
1418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
1421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   WRITE_REG(TIMx->PSC, Prescaler);
1423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the prescaler value.
1427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
1428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
1430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)
1432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->PSC));
1434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the auto-reload value.
1438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note The counter is blocked while the auto-reload value is null.
1439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
1442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
ARM GAS  /tmp/ccfcZNmp.s 			page 179


1443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  AutoReload between Min_Data=0 and Max_Data=65535
1445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
1448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   WRITE_REG(TIMx->ARR, AutoReload);
1450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the auto-reload value.
1454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
1455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
1456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
1457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Auto-reload value
1459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)
1461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->ARR));
1463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the repetition counter value.
1467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
1468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
1469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
1470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer.
1472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
1475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   WRITE_REG(TIMx->RCR, RepetitionCounter);
1477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the repetition counter value.
1481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
1482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a repetition counter.
1483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
1484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Repetition counter value
1486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)
1488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->RCR));
1490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
1494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
1497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
1498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
ARM GAS  /tmp/ccfcZNmp.s 			page 180


1500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
1501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
1502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       they are updated only when a commutation event (COM) occurs.
1503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Only on channels that have a complementary output.
1504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
1507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
1511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
1513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
1517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
1520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
1524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
1526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
1530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
1531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance is able to generate a commutation event.
1532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
1533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  CCUpdateSource This parameter can be one of the following values:
1535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
1536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
1537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
1540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
1542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the trigger of the capture/compare DMA request.
1546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
1547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  DMAReqTrigger This parameter can be one of the following values:
1549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
1554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
1556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
ARM GAS  /tmp/ccfcZNmp.s 			page 181


1557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get actual trigger of the capture/compare DMA request.
1560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
1561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_CC
1564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
1565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)
1567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
1569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the lock level to freeze the
1573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         configuration of several capture/compare parameters.
1574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
1575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       the lock mechanism is supported by a timer instance.
1576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
1577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  LockLevel This parameter can be one of the following values:
1579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_OFF
1580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_1
1581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_2
1582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_LOCKLEVEL_3
1583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
1586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
1588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable capture/compare channels.
1592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
1593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
1594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
1595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
1596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
1597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
1598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_EnableChannel
1599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(TIMx->CCER, Channels);
1613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
ARM GAS  /tmp/ccfcZNmp.s 			page 182


1614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable capture/compare channels.
1617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
1618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
1619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
1620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
1621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
1622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
1623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_DisableChannel
1624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CCER, Channels);
1638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicate whether channel(s) is(are) enabled.
1642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
1643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
1644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
1645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
1646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
1647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
1648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel
1649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channels This parameter can be a combination of the following values:
1651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)
1661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
1663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
1667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
1670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
ARM GAS  /tmp/ccfcZNmp.s 			page 183


1671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Configure an output channel.
1674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
1675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
1676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
1677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
1678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
1679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
1680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
1681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
1682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
1683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
1684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
1685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2          OIS4          LL_TIM_OC_ConfigOutput
1686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
1693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
1694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
1695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configura
1698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
1702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
1703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****              (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
1704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
1705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****              (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
1706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Define the behavior of the output reference signal OCxREF from which
1710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         OCx and OCxN (when relevant) are derived.
1711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
1712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
1713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
1714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_SetMode
1715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Mode This parameter can be one of the following values:
1722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
1723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
1724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
1725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
1726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
1727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
ARM GAS  /tmp/ccfcZNmp.s 			page 184


1728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
1729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
1730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
1733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT
1737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the output compare mode of an output channel.
1741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
1742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
1743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
1744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC4M          LL_TIM_OC_GetMode
1745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FROZEN
1753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_ACTIVE
1754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_INACTIVE
1755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_TOGGLE
1756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
1757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
1758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM1
1759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCMODE_PWM2
1760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)
1762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT
1766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the polarity of an output channel.
1770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
1771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
1772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
1773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
1774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
1775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
1776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_SetPolarity
1777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
ARM GAS  /tmp/ccfcZNmp.s 			page 185


1785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Polarity This parameter can be one of the following values:
1787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
1788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
1789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
1792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[i
1795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the polarity of an output channel.
1799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
1800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
1801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
1802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
1803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
1804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
1805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_OC_GetPolarity
1806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_HIGH
1817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCPOLARITY_LOW
1818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
1820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChan
1823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the IDLE state of an output channel
1827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note This function is significant only for the timer instances
1828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx)
1829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       can be used to check whether or not a timer instance provides
1830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a break input.
1831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
1832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS1N         LL_TIM_OC_SetIdleState\n
1833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
1834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
1835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
1836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
1837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_SetIdleState
1838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
ARM GAS  /tmp/ccfcZNmp.s 			page 186


1842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  IdleState This parameter can be one of the following values:
1848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
1849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
1850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState
1853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iC
1856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the IDLE state of an output channel
1860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
1861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS1N         LL_TIM_OC_GetIdleState\n
1862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
1863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
1864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
1865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
1866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CR2         OIS4          LL_TIM_OC_GetIdleState
1867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1N
1871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2N
1873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3N
1875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
1877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_LOW
1878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
1879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)
1881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChanne
1884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable fast mode for the output channel.
1888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
1889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
1890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
1891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
1892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_EnableFast
1893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
ARM GAS  /tmp/ccfcZNmp.s 			page 187


1899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
1902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
1906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable fast mode for the output channel.
1911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
1912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
1913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
1914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_DisableFast
1915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
1924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
1928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicates whether fast mode is enabled for the output channel.
1933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
1934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
1935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
1936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
1937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
1944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)
1946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
1949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
1950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
1951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
1955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
ARM GAS  /tmp/ccfcZNmp.s 			page 188


1956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
1957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
1958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload
1959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
1968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
1972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
1976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
1977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
1978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
1979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload
1980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
1981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
1982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
1983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
1984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
1985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
1986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
1987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
1988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
1989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
1990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
1991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
1992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
1993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
1994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
1995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
1996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channe
1997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
1998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
1999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
2000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
2001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)
2010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
ARM GAS  /tmp/ccfcZNmp.s 			page 189


2013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
2014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable clearing the output channel on an external event.
2019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
2020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
2023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
2024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
2025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_EnableClear
2026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
2035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
2039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable clearing the output channel on an external event.
2043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
2045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
2046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
2047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
2048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_DisableClear
2049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
2058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
2062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicates clearing the output channel on an external event is enabled for the output ch
2066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note This function enables clearing the output channel on an external event.
2067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note This function can only be used in Output compare and PWM modes. It does not work in Force
2068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
2069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       or not a timer instance can clear the OCxREF signal on an external event.
ARM GAS  /tmp/ccfcZNmp.s 			page 190


2070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
2071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
2072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
2073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
2074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)
2083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
2087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
2088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal an
2092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         the Ocx and OCxN signals).
2093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       dead-time insertion feature is supported by a timer instance.
2095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
2096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
2097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  DeadTime between Min_Data=0 and Max_Data=255
2099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
2102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
2104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set compare value for output channel 1 (TIMx_CCR1).
2108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
2113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
2114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
2119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR1, CompareValue);
2121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set compare value for output channel 2 (TIMx_CCR2).
2125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
ARM GAS  /tmp/ccfcZNmp.s 			page 191


2127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
2130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
2131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
2136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR2, CompareValue);
2138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set compare value for output channel 3 (TIMx_CCR3).
2142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       output channel is supported by a timer instance.
2147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
2148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
2153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR3, CompareValue);
2155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set compare value for output channel 4 (TIMx_CCR4).
2159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
2160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
2164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
2165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  CompareValue between Min_Data=0 and Max_Data=65535
2167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
2170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   WRITE_REG(TIMx->CCR4, CompareValue);
2172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
2176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       output channel 1 is supported by a timer instance.
2181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
2182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
ARM GAS  /tmp/ccfcZNmp.s 			page 192


2184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)
2186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
2188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
2192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       output channel 2 is supported by a timer instance.
2197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
2198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)
2202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
2204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
2208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       output channel 3 is supported by a timer instance.
2213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
2214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)
2218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
2220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
2224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFF
2225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       output channel 4 is supported by a timer instance.
2229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
2230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
2232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)
2234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
2236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
2240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
ARM GAS  /tmp/ccfcZNmp.s 			page 193


2241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
2243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
2244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Configure input channel.
2247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
2248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
2249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        IC1F          LL_TIM_IC_Config\n
2250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_Config\n
2251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
2252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_Config\n
2253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_Config\n
2254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
2255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_Config\n
2256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_Config\n
2257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
2258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_Config\n
2259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC1P          LL_TIM_IC_Config\n
2260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_Config\n
2261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_Config\n
2262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_Config\n
2263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_Config\n
2264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_Config\n
2265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_Config\n
2266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_Config
2267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Configuration This parameter must be a combination of all the following values:
2274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_
2275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
2276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
2277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_I
2278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
2281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChanne
2285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****              ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))       
2286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****              << SHIFT_TAB_ICxx[iChannel]);
2287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
2288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****              (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
2289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the active input.
2293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
2294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
2295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
2296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
2297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  /tmp/ccfcZNmp.s 			page 194


2298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  ICActiveInput This parameter can be one of the following values:
2304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
2305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
2306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
2307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiv
2310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT
2314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the current active input.
2318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
2319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
2320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
2321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
2322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
2330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
2331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
2332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)
2334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
2338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the prescaler of input channel.
2342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
2343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
2344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
2345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
2346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  ICPrescaler This parameter can be one of the following values:
2353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
2354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
ARM GAS  /tmp/ccfcZNmp.s 			page 195


2355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
2356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
2357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescal
2360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT
2364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the current prescaler value acting on an  input channel.
2368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
2369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
2370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
2371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
2372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV1
2380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV2
2381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV4
2382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ICPSC_DIV8
2383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)
2385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iCha
2389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the input filter duration.
2393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
2394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
2395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
2396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_SetFilter
2397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  ICFilter This parameter can be one of the following values:
2404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
2405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
2406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
2407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
2408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
2409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
2410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
2411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
ARM GAS  /tmp/ccfcZNmp.s 			page 196


2412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
2413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
2414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
2415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
2416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
2417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
2418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
2419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
2420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
2423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iC
2426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_
2427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the input filter duration.
2431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
2432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
2433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
2434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCMR2        IC4F          LL_TIM_IC_GetFilter
2435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1
2443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
2444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
2445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
2446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
2447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
2448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
2449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
2450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
2451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
2452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
2453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
2454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
2455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
2456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
2457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
2458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)
2460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CC
2463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChann
2464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the input channel polarity.
2468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
ARM GAS  /tmp/ccfcZNmp.s 			page 197


2469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
2470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
2471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
2472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
2473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
2474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
2475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_SetPolarity
2476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  ICPolarity This parameter can be one of the following values:
2483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
2484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
2485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
2486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity
2489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
2492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****              ICPolarity << SHIFT_TAB_CCxP[iChannel]);
2493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get the current input channel polarity.
2497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
2498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
2499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
2500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
2501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
2502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
2503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
2504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         CCER         CC4NP         LL_TIM_IC_GetPolarity
2505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Channel This parameter can be one of the following values:
2507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH1
2508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH2
2509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH3
2510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CHANNEL_CH4
2511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval Returned value can be one of the following values:
2512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_RISING
2513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_FALLING
2514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
2515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)
2517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
2519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
2520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****           SHIFT_TAB_CCxP[iChannel]);
2521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
2525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
ARM GAS  /tmp/ccfcZNmp.s 			page 198


2526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
2527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
2528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
2532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
2534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
2538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
2539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides an XOR input.
2540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
2541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
2545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
2547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
2551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
2552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * a timer instance provides an XOR input.
2553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
2554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)
2558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
2560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get captured value for input channel 1.
2564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
2565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
2568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       input channel 1 is supported by a timer instance.
2569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
2570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)
2574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR1));
2576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get captured value for input channel 2.
2580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
2581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
ARM GAS  /tmp/ccfcZNmp.s 			page 199


2583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
2584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       input channel 2 is supported by a timer instance.
2585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
2586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)
2590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR2));
2592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get captured value for input channel 3.
2596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
2597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
2600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       input channel 3 is supported by a timer instance.
2601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
2602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)
2606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR3));
2608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Get captured value for input channel 4.
2612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xF
2613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
2614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports a 32 bits counter.
2615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
2616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       input channel 4 is supported by a timer instance.
2617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
2618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
2620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)
2622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return (uint32_t)(READ_REG(TIMx->CCR4));
2624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
2628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
2631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
2632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable external clock mode 2.
2635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ET
2636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
2639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
ARM GAS  /tmp/ccfcZNmp.s 			page 200


2640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
2643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
2645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable external clock mode 2.
2649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
2652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
2656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
2658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicate whether external clock mode 2 is enabled.
2662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
2665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)
2669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
2671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the clock source of the counter clock.
2675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note when selected clock source is external clock mode 1, the timer input
2676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
2677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       function. This timer input must be configured by calling
2678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       the @ref LL_TIM_IC_Config() function.
2679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
2680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode1.
2681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
2682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports external clock mode2.
2683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
2684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         SMCR         ECE           LL_TIM_SetClockSource
2685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  ClockSource This parameter can be one of the following values:
2687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
2688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
2689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
2690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
2693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 1560              		.loc 7 2694 0
 1561 0066 AB68     		ldr	r3, [r5, #8]
ARM GAS  /tmp/ccfcZNmp.s 			page 201


 1562 0068 23F48043 		bic	r3, r3, #16384
 1563 006c 23F00703 		bic	r3, r3, #7
 1564 0070 AB60     		str	r3, [r5, #8]
 1565              	.LVL174:
 1566              	.LBE490:
 1567              	.LBE489:
 641:Core/Src/main.c ****   TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 1568              		.loc 1 641 0
 1569 0072 0F94     		str	r4, [sp, #60]
 642:Core/Src/main.c ****   TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 1570              		.loc 1 642 0
 1571 0074 1094     		str	r4, [sp, #64]
 643:Core/Src/main.c ****   TIM_OC_InitStruct.CompareValue = 0;
 1572              		.loc 1 643 0
 1573 0076 1194     		str	r4, [sp, #68]
 644:Core/Src/main.c ****   TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 1574              		.loc 1 644 0
 1575 0078 1294     		str	r4, [sp, #72]
 645:Core/Src/main.c ****   TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 1576              		.loc 1 645 0
 1577 007a 1394     		str	r4, [sp, #76]
 646:Core/Src/main.c ****   TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 1578              		.loc 1 646 0
 1579 007c 1594     		str	r4, [sp, #84]
 647:Core/Src/main.c ****   LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 1580              		.loc 1 647 0
 1581 007e 1694     		str	r4, [sp, #88]
 648:Core/Src/main.c ****   LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH4);
 1582              		.loc 1 648 0
 1583 0080 0FAA     		add	r2, sp, #60
 1584 0082 4FF48051 		mov	r1, #4096
 1585 0086 2846     		mov	r0, r5
 1586 0088 FFF7FEFF 		bl	LL_TIM_OC_Init
 1587              	.LVL175:
 1588              	.LBB491:
 1589              	.LBB492:
1926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 1590              		.loc 7 1926 0
 1591 008c 1C4A     		ldr	r2, .L26+8
 1592              	.LVL176:
1927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
 1593              		.loc 7 1927 0
 1594 008e 5368     		ldr	r3, [r2, #4]
 1595 0090 23F48063 		bic	r3, r3, #1024
 1596 0094 5360     		str	r3, [r2, #4]
 1597              	.LVL177:
 1598              	.LBE492:
 1599              	.LBE491:
 1600              	.LBB493:
 1601              	.LBB494:
2695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the encoder interface mode.
2699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
2700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance supports the encoder mode.
2701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
ARM GAS  /tmp/ccfcZNmp.s 			page 202


2702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  EncoderMode This parameter can be one of the following values:
2704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
2705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
2706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
2707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
2710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
2712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
2716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
2719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
2720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the trigger output (TRGO) used for timer synchronization .
2723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
2724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       whether or not a timer instance can operate as a master timer.
2725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
2726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TimerSynchronization This parameter can be one of the following values:
2728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_RESET
2729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_ENABLE
2730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_UPDATE
2731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_CC1IF
2732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC1REF
2733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC2REF
2734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC3REF
2735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TRGO_OC4REF
2736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
2739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 1602              		.loc 7 2740 0
 1603 0096 6B68     		ldr	r3, [r5, #4]
 1604 0098 23F07003 		bic	r3, r3, #112
 1605 009c 6B60     		str	r3, [r5, #4]
 1606              	.LVL178:
 1607              	.LBE494:
 1608              	.LBE493:
 1609              	.LBB495:
 1610              	.LBB496:
2741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the synchronization mode of a slave timer.
2745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
2748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  SlaveMode This parameter can be one of the following values:
ARM GAS  /tmp/ccfcZNmp.s 			page 203


2750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
2751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_RESET
2752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_GATED
2753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
2754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
2757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
2759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Set the selects the trigger input to be used to synchronize the counter.
2763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
2766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TriggerInput This parameter can be one of the following values:
2768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR0
2769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR1
2770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR2
2771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ITR3
2772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1F_ED
2773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI1FP1
2774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_TI2FP2
2775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_TS_ETRF
2776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
2779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
2781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable the Master/Slave mode.
2785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
2788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
2792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
2794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable the Master/Slave mode.
2798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance can operate as a slave timer.
2800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
2801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
2805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
ARM GAS  /tmp/ccfcZNmp.s 			page 204


 1611              		.loc 7 2806 0
 1612 009e AB68     		ldr	r3, [r5, #8]
 1613 00a0 23F08003 		bic	r3, r3, #128
 1614 00a4 AB60     		str	r3, [r5, #8]
 1615              	.LVL179:
 1616              	.LBE496:
 1617              	.LBE495:
 652:Core/Src/main.c ****   TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 1618              		.loc 1 652 0
 1619 00a6 0994     		str	r4, [sp, #36]
 653:Core/Src/main.c ****   TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 1620              		.loc 1 653 0
 1621 00a8 0A94     		str	r4, [sp, #40]
 654:Core/Src/main.c ****   TIM_BDTRInitStruct.DeadTime = 0;
 1622              		.loc 1 654 0
 1623 00aa 0B94     		str	r4, [sp, #44]
 655:Core/Src/main.c ****   TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 1624              		.loc 1 655 0
 1625 00ac 8DF83040 		strb	r4, [sp, #48]
 656:Core/Src/main.c ****   TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 1626              		.loc 1 656 0
 1627 00b0 ADF83240 		strh	r4, [sp, #50]	@ movhi
 657:Core/Src/main.c ****   TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 1628              		.loc 1 657 0
 1629 00b4 4FF40053 		mov	r3, #8192
 1630 00b8 0D93     		str	r3, [sp, #52]
 658:Core/Src/main.c ****   LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 1631              		.loc 1 658 0
 1632 00ba 0E94     		str	r4, [sp, #56]
 659:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 1633              		.loc 1 659 0
 1634 00bc 09A9     		add	r1, sp, #36
 1635 00be 2846     		mov	r0, r5
 1636 00c0 FFF7FEFF 		bl	LL_TIM_BDTR_Init
 1637              	.LVL180:
 1638              	.LBB497:
 1639              	.LBB498:
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 1640              		.loc 2 414 0
 1641 00c4 336B     		ldr	r3, [r6, #48]
 1642 00c6 43F00103 		orr	r3, r3, #1
 1643 00ca 3363     		str	r3, [r6, #48]
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 1644              		.loc 2 416 0
 1645 00cc 336B     		ldr	r3, [r6, #48]
 1646 00ce 03F00103 		and	r3, r3, #1
 1647 00d2 0193     		str	r3, [sp, #4]
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 1648              		.loc 2 417 0
 1649 00d4 019B     		ldr	r3, [sp, #4]
 1650              	.LVL181:
 1651              	.LBE498:
 1652              	.LBE497:
 667:Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 1653              		.loc 1 667 0
 1654 00d6 4FF40063 		mov	r3, #2048
 1655 00da 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccfcZNmp.s 			page 205


 668:Core/Src/main.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 1656              		.loc 1 668 0
 1657 00dc 0223     		movs	r3, #2
 1658 00de 0493     		str	r3, [sp, #16]
 669:Core/Src/main.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 1659              		.loc 1 669 0
 1660 00e0 0594     		str	r4, [sp, #20]
 670:Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 1661              		.loc 1 670 0
 1662 00e2 0694     		str	r4, [sp, #24]
 671:Core/Src/main.c ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 1663              		.loc 1 671 0
 1664 00e4 0794     		str	r4, [sp, #28]
 672:Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1665              		.loc 1 672 0
 1666 00e6 0123     		movs	r3, #1
 1667 00e8 0893     		str	r3, [sp, #32]
 673:Core/Src/main.c **** 
 1668              		.loc 1 673 0
 1669 00ea 03A9     		add	r1, sp, #12
 1670 00ec 0548     		ldr	r0, .L26+12
 1671 00ee FFF7FEFF 		bl	LL_GPIO_Init
 1672              	.LVL182:
 675:Core/Src/main.c **** 
 1673              		.loc 1 675 0
 1674 00f2 1CB0     		add	sp, sp, #112
 1675              	.LCFI5:
 1676              		.cfi_def_cfa_offset 16
 1677              		@ sp needed
 1678 00f4 70BD     		pop	{r4, r5, r6, pc}
 1679              	.L27:
 1680 00f6 00BF     		.align	2
 1681              	.L26:
 1682 00f8 00380240 		.word	1073887232
 1683 00fc 00000140 		.word	1073807360
 1684 0100 18000140 		.word	1073807384
 1685 0104 00000240 		.word	1073872896
 1686              		.cfi_endproc
 1687              	.LFE748:
 1689              		.section	.text.float2Bytes,"ax",%progbits
 1690              		.align	1
 1691              		.global	float2Bytes
 1692              		.syntax unified
 1693              		.thumb
 1694              		.thumb_func
 1695              		.fpu fpv4-sp-d16
 1697              	float2Bytes:
 1698              	.LFB736:
 193:Core/Src/main.c ****     union {
 1699              		.loc 1 193 0
 1700              		.cfi_startproc
 1701              		@ args = 0, pretend = 0, frame = 8
 1702              		@ frame_needed = 0, uses_anonymous_args = 0
 1703              		@ link register save eliminated.
 1704              	.LVL183:
 1705 0000 82B0     		sub	sp, sp, #8
 1706              	.LCFI6:
ARM GAS  /tmp/ccfcZNmp.s 			page 206


 1707              		.cfi_def_cfa_offset 8
 199:Core/Src/main.c **** 
 1708              		.loc 1 199 0
 1709 0002 8DED010A 		vstr.32	s0, [sp, #4]
 1710              	.LVL184:
 1711              	.LBB499:
 201:Core/Src/main.c ****       ftoa_bytes_temp[i] = thing.bytes[i];
 1712              		.loc 1 201 0
 1713 0006 0023     		movs	r3, #0
 1714 0008 06E0     		b	.L29
 1715              	.LVL185:
 1716              	.L30:
 202:Core/Src/main.c ****     }
 1717              		.loc 1 202 0 discriminator 3
 1718 000a 02AA     		add	r2, sp, #8
 1719 000c 1A44     		add	r2, r2, r3
 1720 000e 12F8042C 		ldrb	r2, [r2, #-4]	@ zero_extendqisi2
 1721 0012 C254     		strb	r2, [r0, r3]
 201:Core/Src/main.c ****       ftoa_bytes_temp[i] = thing.bytes[i];
 1722              		.loc 1 201 0 discriminator 3
 1723 0014 0133     		adds	r3, r3, #1
 1724              	.LVL186:
 1725 0016 DBB2     		uxtb	r3, r3
 1726              	.LVL187:
 1727              	.L29:
 201:Core/Src/main.c ****       ftoa_bytes_temp[i] = thing.bytes[i];
 1728              		.loc 1 201 0 is_stmt 0 discriminator 1
 1729 0018 032B     		cmp	r3, #3
 1730 001a F6D9     		bls	.L30
 1731              	.LBE499:
 205:Core/Src/main.c **** 
 1732              		.loc 1 205 0 is_stmt 1
 1733 001c 02B0     		add	sp, sp, #8
 1734              	.LCFI7:
 1735              		.cfi_def_cfa_offset 0
 1736              		@ sp needed
 1737 001e 7047     		bx	lr
 1738              		.cfi_endproc
 1739              	.LFE736:
 1741              		.section	.text.Bytes2float,"ax",%progbits
 1742              		.align	1
 1743              		.global	Bytes2float
 1744              		.syntax unified
 1745              		.thumb
 1746              		.thumb_func
 1747              		.fpu fpv4-sp-d16
 1749              	Bytes2float:
 1750              	.LFB737:
 208:Core/Src/main.c ****     union {
 1751              		.loc 1 208 0
 1752              		.cfi_startproc
 1753              		@ args = 0, pretend = 0, frame = 8
 1754              		@ frame_needed = 0, uses_anonymous_args = 0
 1755              		@ link register save eliminated.
 1756              	.LVL188:
 1757 0000 82B0     		sub	sp, sp, #8
 1758              	.LCFI8:
ARM GAS  /tmp/ccfcZNmp.s 			page 207


 1759              		.cfi_def_cfa_offset 8
 1760              	.LVL189:
 1761              	.LBB500:
 214:Core/Src/main.c ****     	thing.bytes[i] = ftoa_bytes_temp[i];
 1762              		.loc 1 214 0
 1763 0002 0023     		movs	r3, #0
 1764 0004 06E0     		b	.L33
 1765              	.LVL190:
 1766              	.L34:
 215:Core/Src/main.c ****     }
 1767              		.loc 1 215 0 discriminator 3
 1768 0006 C15C     		ldrb	r1, [r0, r3]	@ zero_extendqisi2
 1769 0008 02AA     		add	r2, sp, #8
 1770 000a 1A44     		add	r2, r2, r3
 1771 000c 02F8041C 		strb	r1, [r2, #-4]
 214:Core/Src/main.c ****     	thing.bytes[i] = ftoa_bytes_temp[i];
 1772              		.loc 1 214 0 discriminator 3
 1773 0010 0133     		adds	r3, r3, #1
 1774              	.LVL191:
 1775 0012 DBB2     		uxtb	r3, r3
 1776              	.LVL192:
 1777              	.L33:
 214:Core/Src/main.c ****     	thing.bytes[i] = ftoa_bytes_temp[i];
 1778              		.loc 1 214 0 is_stmt 0 discriminator 1
 1779 0014 032B     		cmp	r3, #3
 1780 0016 F6D9     		bls	.L34
 1781              	.LVL193:
 1782              	.LBE500:
 220:Core/Src/main.c **** 
 1783              		.loc 1 220 0 is_stmt 1
 1784 0018 9DED010A 		vldr.32	s0, [sp, #4]
 1785 001c 02B0     		add	sp, sp, #8
 1786              	.LCFI9:
 1787              		.cfi_def_cfa_offset 0
 1788              	.LVL194:
 1789              		@ sp needed
 1790 001e 7047     		bx	lr
 1791              		.cfi_endproc
 1792              	.LFE737:
 1794              		.section	.text.Flash_Write_Data,"ax",%progbits
 1795              		.align	1
 1796              		.global	Flash_Write_Data
 1797              		.syntax unified
 1798              		.thumb
 1799              		.thumb_func
 1800              		.fpu fpv4-sp-d16
 1802              	Flash_Write_Data:
 1803              	.LFB738:
 224:Core/Src/main.c **** 
 1804              		.loc 1 224 0
 1805              		.cfi_startproc
 1806              		@ args = 0, pretend = 0, frame = 8
 1807              		@ frame_needed = 0, uses_anonymous_args = 0
 1808              	.LVL195:
 1809 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1810              	.LCFI10:
 1811              		.cfi_def_cfa_offset 24
ARM GAS  /tmp/ccfcZNmp.s 			page 208


 1812              		.cfi_offset 4, -24
 1813              		.cfi_offset 5, -20
 1814              		.cfi_offset 6, -16
 1815              		.cfi_offset 7, -12
 1816              		.cfi_offset 8, -8
 1817              		.cfi_offset 14, -4
 1818 0004 82B0     		sub	sp, sp, #8
 1819              	.LCFI11:
 1820              		.cfi_def_cfa_offset 32
 1821 0006 0546     		mov	r5, r0
 1822 0008 0F46     		mov	r7, r1
 1823 000a 9046     		mov	r8, r2
 1824              	.LVL196:
 232:Core/Src/main.c **** 
 1825              		.loc 1 232 0
 1826 000c FFF7FEFF 		bl	HAL_FLASH_Unlock
 1827              	.LVL197:
 238:Core/Src/main.c **** 	  uint32_t EndSectorAddress = StartSectorAddress + numberofwords*4;
 1828              		.loc 1 238 0
 1829 0010 2846     		mov	r0, r5
 1830 0012 FFF7FEFF 		bl	GetSector
 1831              	.LVL198:
 1832 0016 0446     		mov	r4, r0
 1833              	.LVL199:
 240:Core/Src/main.c **** 
 1834              		.loc 1 240 0
 1835 0018 05EB8800 		add	r0, r5, r8, lsl #2
 1836              	.LVL200:
 1837 001c FFF7FEFF 		bl	GetSector
 1838              	.LVL201:
 243:Core/Src/main.c **** 	  EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 1839              		.loc 1 243 0
 1840 0020 144B     		ldr	r3, .L45
 1841 0022 0022     		movs	r2, #0
 1842 0024 1A60     		str	r2, [r3]
 244:Core/Src/main.c **** 	  EraseInitStruct.Sector        = StartSector;
 1843              		.loc 1 244 0
 1844 0026 0222     		movs	r2, #2
 1845 0028 1A61     		str	r2, [r3, #16]
 245:Core/Src/main.c **** 	  EraseInitStruct.NbSectors     = (EndSector - StartSector) + 1;
 1846              		.loc 1 245 0
 1847 002a 9C60     		str	r4, [r3, #8]
 246:Core/Src/main.c **** 
 1848              		.loc 1 246 0
 1849 002c 001B     		subs	r0, r0, r4
 1850              	.LVL202:
 1851 002e 0130     		adds	r0, r0, #1
 1852 0030 D860     		str	r0, [r3, #12]
 252:Core/Src/main.c **** 	  {
 1853              		.loc 1 252 0
 1854 0032 01A9     		add	r1, sp, #4
 1855 0034 1846     		mov	r0, r3
 1856 0036 FFF7FEFF 		bl	HAL_FLASHEx_Erase
 1857              	.LVL203:
 1858 003a 70B9     		cbnz	r0, .L43
 1859 003c 4646     		mov	r6, r8
 1860 003e 0024     		movs	r4, #0
ARM GAS  /tmp/ccfcZNmp.s 			page 209


 1861              	.LVL204:
 1862              	.L37:
 260:Core/Src/main.c **** 	   {
 1863              		.loc 1 260 0
 1864 0040 B442     		cmp	r4, r6
 1865 0042 10DA     		bge	.L44
 262:Core/Src/main.c **** 	     {
 1866              		.loc 1 262 0
 1867 0044 57F82420 		ldr	r2, [r7, r4, lsl #2]
 1868 0048 0023     		movs	r3, #0
 1869 004a 2946     		mov	r1, r5
 1870 004c 0220     		movs	r0, #2
 1871 004e FFF7FEFF 		bl	HAL_FLASH_Program
 1872              	.LVL205:
 1873 0052 28B9     		cbnz	r0, .L39
 264:Core/Src/main.c **** 	    	 sofar++;
 1874              		.loc 1 264 0
 1875 0054 0435     		adds	r5, r5, #4
 1876              	.LVL206:
 265:Core/Src/main.c **** 	     }
 1877              		.loc 1 265 0
 1878 0056 0134     		adds	r4, r4, #1
 1879              	.LVL207:
 1880 0058 F2E7     		b	.L37
 1881              	.LVL208:
 1882              	.L43:
 254:Core/Src/main.c **** 	  }
 1883              		.loc 1 254 0
 1884 005a FFF7FEFF 		bl	HAL_FLASH_GetError
 1885              	.LVL209:
 1886 005e 05E0     		b	.L36
 1887              	.LVL210:
 1888              	.L39:
 270:Core/Src/main.c **** 	     }
 1889              		.loc 1 270 0
 1890 0060 FFF7FEFF 		bl	HAL_FLASH_GetError
 1891              	.LVL211:
 1892 0064 02E0     		b	.L36
 1893              	.L44:
 276:Core/Src/main.c **** 
 1894              		.loc 1 276 0
 1895 0066 FFF7FEFF 		bl	HAL_FLASH_Lock
 1896              	.LVL212:
 278:Core/Src/main.c **** }
 1897              		.loc 1 278 0
 1898 006a 0020     		movs	r0, #0
 1899              	.LVL213:
 1900              	.L36:
 279:Core/Src/main.c **** 
 1901              		.loc 1 279 0
 1902 006c 02B0     		add	sp, sp, #8
 1903              	.LCFI12:
 1904              		.cfi_def_cfa_offset 24
 1905              		@ sp needed
 1906 006e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1907              	.LVL214:
 1908              	.L46:
ARM GAS  /tmp/ccfcZNmp.s 			page 210


 1909 0072 00BF     		.align	2
 1910              	.L45:
 1911 0074 00000000 		.word	.LANCHOR0
 1912              		.cfi_endproc
 1913              	.LFE738:
 1915              		.section	.text.Flash_Read_Data,"ax",%progbits
 1916              		.align	1
 1917              		.global	Flash_Read_Data
 1918              		.syntax unified
 1919              		.thumb
 1920              		.thumb_func
 1921              		.fpu fpv4-sp-d16
 1923              	Flash_Read_Data:
 1924              	.LFB739:
 283:Core/Src/main.c **** 	while (1)
 1925              		.loc 1 283 0
 1926              		.cfi_startproc
 1927              		@ args = 0, pretend = 0, frame = 0
 1928              		@ frame_needed = 0, uses_anonymous_args = 0
 1929              		@ link register save eliminated.
 1930              	.LVL215:
 1931 0000 00E0     		b	.L48
 1932              	.LVL216:
 1933              	.L49:
 290:Core/Src/main.c **** 	}
 1934              		.loc 1 290 0
 1935 0002 1A46     		mov	r2, r3
 1936              	.LVL217:
 1937              	.L48:
 287:Core/Src/main.c **** 		StartSectorAddress += 4;
 1938              		.loc 1 287 0
 1939 0004 50F8043B 		ldr	r3, [r0], #4
 1940              	.LVL218:
 1941 0008 41F8043B 		str	r3, [r1], #4
 1942              	.LVL219:
 290:Core/Src/main.c **** 	}
 1943              		.loc 1 290 0
 1944 000c 531E     		subs	r3, r2, #1
 1945 000e 9BB2     		uxth	r3, r3
 1946              	.LVL220:
 1947 0010 002A     		cmp	r2, #0
 1948 0012 F6D1     		bne	.L49
 292:Core/Src/main.c **** 
 1949              		.loc 1 292 0
 1950 0014 7047     		bx	lr
 1951              		.cfi_endproc
 1952              	.LFE739:
 1954              		.section	.text.Convert_To_Str,"ax",%progbits
 1955              		.align	1
 1956              		.global	Convert_To_Str
 1957              		.syntax unified
 1958              		.thumb
 1959              		.thumb_func
 1960              		.fpu fpv4-sp-d16
 1962              	Convert_To_Str:
 1963              	.LFB740:
 295:Core/Src/main.c **** 	int numberofbytes = ((strlen((char *)Data)/4) + ((strlen((char *)Data) % 4) != 0)) *4;
ARM GAS  /tmp/ccfcZNmp.s 			page 211


 1964              		.loc 1 295 0
 1965              		.cfi_startproc
 1966              		@ args = 0, pretend = 0, frame = 0
 1967              		@ frame_needed = 0, uses_anonymous_args = 0
 1968              	.LVL221:
 1969 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1970              	.LCFI13:
 1971              		.cfi_def_cfa_offset 24
 1972              		.cfi_offset 3, -24
 1973              		.cfi_offset 4, -20
 1974              		.cfi_offset 5, -16
 1975              		.cfi_offset 6, -12
 1976              		.cfi_offset 7, -8
 1977              		.cfi_offset 14, -4
 1978 0002 0546     		mov	r5, r0
 1979 0004 0C46     		mov	r4, r1
 296:Core/Src/main.c **** 
 1980              		.loc 1 296 0
 1981 0006 FFF7FEFF 		bl	strlen
 1982              	.LVL222:
 1983 000a 10F00307 		ands	r7, r0, #3
 1984 000e 18BF     		it	ne
 1985 0010 0127     		movne	r7, #1
 1986 0012 07EB9007 		add	r7, r7, r0, lsr #2
 1987 0016 BF00     		lsls	r7, r7, #2
 1988              	.LVL223:
 1989              	.LBB501:
 298:Core/Src/main.c **** 	{
 1990              		.loc 1 298 0
 1991 0018 0023     		movs	r3, #0
 1992 001a 0EE0     		b	.L51
 1993              	.LVL224:
 1994              	.L52:
 300:Core/Src/main.c **** 	}
 1995              		.loc 1 300 0 discriminator 3
 1996 001c 9210     		asrs	r2, r2, #2
 1997 001e 55F82210 		ldr	r1, [r5, r2, lsl #2]
 1998 0022 5842     		rsbs	r0, r3, #0
 1999 0024 03F00302 		and	r2, r3, #3
 2000 0028 00F00300 		and	r0, r0, #3
 2001 002c 58BF     		it	pl
 2002 002e 4242     		rsbpl	r2, r0, #0
 2003 0030 D200     		lsls	r2, r2, #3
 2004 0032 21FA02F2 		lsr	r2, r1, r2
 2005 0036 3270     		strb	r2, [r6]
 298:Core/Src/main.c **** 	{
 2006              		.loc 1 298 0 discriminator 3
 2007 0038 0133     		adds	r3, r3, #1
 2008              	.LVL225:
 2009              	.L51:
 298:Core/Src/main.c **** 	{
 2010              		.loc 1 298 0 is_stmt 0 discriminator 1
 2011 003a BB42     		cmp	r3, r7
 2012 003c 05DA     		bge	.L55
 300:Core/Src/main.c **** 	}
 2013              		.loc 1 300 0 is_stmt 1 discriminator 3
 2014 003e E618     		adds	r6, r4, r3
ARM GAS  /tmp/ccfcZNmp.s 			page 212


 2015 0040 1A46     		mov	r2, r3
 2016 0042 002B     		cmp	r3, #0
 2017 0044 EADA     		bge	.L52
 2018 0046 DA1C     		adds	r2, r3, #3
 2019 0048 E8E7     		b	.L52
 2020              	.L55:
 2021              	.LBE501:
 302:Core/Src/main.c **** 
 2022              		.loc 1 302 0
 2023 004a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2024              		.cfi_endproc
 2025              	.LFE740:
 2027              		.section	.text.Flash_Write_NUM,"ax",%progbits
 2028              		.align	1
 2029              		.global	Flash_Write_NUM
 2030              		.syntax unified
 2031              		.thumb
 2032              		.thumb_func
 2033              		.fpu fpv4-sp-d16
 2035              	Flash_Write_NUM:
 2036              	.LFB741:
 306:Core/Src/main.c **** 
 2037              		.loc 1 306 0
 2038              		.cfi_startproc
 2039              		@ args = 0, pretend = 0, frame = 0
 2040              		@ frame_needed = 0, uses_anonymous_args = 0
 2041              	.LVL226:
 2042 0000 38B5     		push	{r3, r4, r5, lr}
 2043              	.LCFI14:
 2044              		.cfi_def_cfa_offset 16
 2045              		.cfi_offset 3, -16
 2046              		.cfi_offset 4, -12
 2047              		.cfi_offset 5, -8
 2048              		.cfi_offset 14, -4
 2049 0002 0546     		mov	r5, r0
 308:Core/Src/main.c **** 
 2050              		.loc 1 308 0
 2051 0004 044C     		ldr	r4, .L58
 2052 0006 2046     		mov	r0, r4
 2053              	.LVL227:
 2054 0008 FFF7FEFF 		bl	float2Bytes
 2055              	.LVL228:
 310:Core/Src/main.c **** }
 2056              		.loc 1 310 0
 2057 000c 0122     		movs	r2, #1
 2058 000e 2146     		mov	r1, r4
 2059 0010 2846     		mov	r0, r5
 2060 0012 FFF7FEFF 		bl	Flash_Write_Data
 2061              	.LVL229:
 2062 0016 38BD     		pop	{r3, r4, r5, pc}
 2063              	.LVL230:
 2064              	.L59:
 2065              		.align	2
 2066              	.L58:
 2067 0018 00000000 		.word	bytes_temp
 2068              		.cfi_endproc
 2069              	.LFE741:
ARM GAS  /tmp/ccfcZNmp.s 			page 213


 2071              		.section	.text.Flash_Read_NUM,"ax",%progbits
 2072              		.align	1
 2073              		.global	Flash_Read_NUM
 2074              		.syntax unified
 2075              		.thumb
 2076              		.thumb_func
 2077              		.fpu fpv4-sp-d16
 2079              	Flash_Read_NUM:
 2080              	.LFB742:
 315:Core/Src/main.c **** 	uint8_t buffer[4];
 2081              		.loc 1 315 0
 2082              		.cfi_startproc
 2083              		@ args = 0, pretend = 0, frame = 8
 2084              		@ frame_needed = 0, uses_anonymous_args = 0
 2085              	.LVL231:
 2086 0000 00B5     		push	{lr}
 2087              	.LCFI15:
 2088              		.cfi_def_cfa_offset 4
 2089              		.cfi_offset 14, -4
 2090 0002 83B0     		sub	sp, sp, #12
 2091              	.LCFI16:
 2092              		.cfi_def_cfa_offset 16
 319:Core/Src/main.c **** 	value = Bytes2float(buffer);
 2093              		.loc 1 319 0
 2094 0004 0122     		movs	r2, #1
 2095 0006 01A9     		add	r1, sp, #4
 2096 0008 FFF7FEFF 		bl	Flash_Read_Data
 2097              	.LVL232:
 320:Core/Src/main.c **** 	return value;
 2098              		.loc 1 320 0
 2099 000c 01A8     		add	r0, sp, #4
 2100 000e FFF7FEFF 		bl	Bytes2float
 2101              	.LVL233:
 322:Core/Src/main.c **** /* USER CODE END PFP */
 2102              		.loc 1 322 0
 2103 0012 03B0     		add	sp, sp, #12
 2104              	.LCFI17:
 2105              		.cfi_def_cfa_offset 4
 2106              		@ sp needed
 2107 0014 5DF804FB 		ldr	pc, [sp], #4
 2108              		.cfi_endproc
 2109              	.LFE742:
 2111              		.section	.text.SystemCheckUp,"ax",%progbits
 2112              		.align	1
 2113              		.global	SystemCheckUp
 2114              		.syntax unified
 2115              		.thumb
 2116              		.thumb_func
 2117              		.fpu fpv4-sp-d16
 2119              	SystemCheckUp:
 2120              	.LFB743:
 327:Core/Src/main.c ****   if(state0){
 2121              		.loc 1 327 0
 2122              		.cfi_startproc
 2123              		@ args = 0, pretend = 0, frame = 0
 2124              		@ frame_needed = 0, uses_anonymous_args = 0
 2125 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccfcZNmp.s 			page 214


 2126              	.LCFI18:
 2127              		.cfi_def_cfa_offset 8
 2128              		.cfi_offset 3, -8
 2129              		.cfi_offset 14, -4
 328:Core/Src/main.c ****     if(startGame == 1){
 2130              		.loc 1 328 0
 2131 0002 474B     		ldr	r3, .L86
 2132 0004 1B68     		ldr	r3, [r3]
 2133 0006 33B1     		cbz	r3, .L63
 329:Core/Src/main.c ****       dropCurrentPiece(&board);
 2134              		.loc 1 329 0
 2135 0008 464B     		ldr	r3, .L86+4
 2136 000a 1B68     		ldr	r3, [r3]
 2137 000c 012B     		cmp	r3, #1
 2138 000e 55D0     		beq	.L79
 2139              	.L64:
 2140              	.LVL234:
 2141              	.LBB502:
 2142              	.LBB503:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 2143              		.loc 6 1692 0
 2144 0010 4022     		movs	r2, #64
 2145 0012 454B     		ldr	r3, .L86+8
 2146 0014 1A60     		str	r2, [r3]
 2147              	.LVL235:
 2148              	.L63:
 2149              	.LBE503:
 2150              	.LBE502:
 336:Core/Src/main.c ****     if(startGame == 1){
 2151              		.loc 1 336 0
 2152 0016 454B     		ldr	r3, .L86+12
 2153 0018 1B68     		ldr	r3, [r3]
 2154 001a 33B1     		cbz	r3, .L65
 337:Core/Src/main.c ****       moveCurrentPieceDown(&board);
 2155              		.loc 1 337 0
 2156 001c 414B     		ldr	r3, .L86+4
 2157 001e 1B68     		ldr	r3, [r3]
 2158 0020 012B     		cmp	r3, #1
 2159 0022 54D0     		beq	.L80
 2160              	.L66:
 2161              	.LVL236:
 2162              	.LBB504:
 2163              	.LBB505:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 2164              		.loc 6 1692 0
 2165 0024 8022     		movs	r2, #128
 2166 0026 404B     		ldr	r3, .L86+8
 2167 0028 1A60     		str	r2, [r3]
 2168              	.LVL237:
 2169              	.L65:
 2170              	.LBE505:
 2171              	.LBE504:
 346:Core/Src/main.c ****     if(startGame == 1){
 2172              		.loc 1 346 0
 2173 002a 414B     		ldr	r3, .L86+16
 2174 002c 1B68     		ldr	r3, [r3]
 2175 002e 3BB1     		cbz	r3, .L67
ARM GAS  /tmp/ccfcZNmp.s 			page 215


 347:Core/Src/main.c ****       rotateCurrentPieceRight(&board);
 2176              		.loc 1 347 0
 2177 0030 3C4B     		ldr	r3, .L86+4
 2178 0032 1B68     		ldr	r3, [r3]
 2179 0034 012B     		cmp	r3, #1
 2180 0036 53D0     		beq	.L81
 2181              	.L68:
 2182              	.LVL238:
 2183              	.LBB506:
 2184              	.LBB507:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 2185              		.loc 6 1692 0
 2186 0038 4FF40072 		mov	r2, #512
 2187 003c 3A4B     		ldr	r3, .L86+8
 2188 003e 1A60     		str	r2, [r3]
 2189              	.LVL239:
 2190              	.L67:
 2191              	.LBE507:
 2192              	.LBE506:
 353:Core/Src/main.c ****     if(startGame == 1){
 2193              		.loc 1 353 0
 2194 0040 3C4B     		ldr	r3, .L86+20
 2195 0042 1B68     		ldr	r3, [r3]
 2196 0044 3BB1     		cbz	r3, .L69
 354:Core/Src/main.c ****       moveCurrentPieceLeft(&board);
 2197              		.loc 1 354 0
 2198 0046 374B     		ldr	r3, .L86+4
 2199 0048 1B68     		ldr	r3, [r3]
 2200 004a 012B     		cmp	r3, #1
 2201 004c 4FD0     		beq	.L82
 2202              	.L70:
 2203              	.LVL240:
 2204              	.LBB508:
 2205              	.LBB509:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 2206              		.loc 6 1692 0
 2207 004e 4FF48062 		mov	r2, #1024
 2208 0052 354B     		ldr	r3, .L86+8
 2209 0054 1A60     		str	r2, [r3]
 2210              	.LVL241:
 2211              	.L69:
 2212              	.LBE509:
 2213              	.LBE508:
 360:Core/Src/main.c ****     if(startGame == 1){
 2214              		.loc 1 360 0
 2215 0056 384B     		ldr	r3, .L86+24
 2216 0058 1B68     		ldr	r3, [r3]
 2217 005a 43B1     		cbz	r3, .L71
 361:Core/Src/main.c ****       moveCurrentPieceRight(&board);
 2218              		.loc 1 361 0
 2219 005c 314B     		ldr	r3, .L86+4
 2220 005e 1B68     		ldr	r3, [r3]
 2221 0060 012B     		cmp	r3, #1
 2222 0062 4BD0     		beq	.L83
 2223              	.L72:
 2224              	.LVL242:
 2225              	.LBB510:
ARM GAS  /tmp/ccfcZNmp.s 			page 216


 2226              	.LBB511:
 2227              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h"
   1:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @file    stm32f4xx_ll_exti.h
   4:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @brief   Header file of EXTI LL module.
   6:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   ******************************************************************************
   7:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @attention
   8:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *
   9:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *
  12:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *
  17:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   ******************************************************************************
  18:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
  19:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  20:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #ifndef __STM32F4xx_LL_EXTI_H
  22:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define __STM32F4xx_LL_EXTI_H
  23:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  24:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #ifdef __cplusplus
  25:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** extern "C" {
  26:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
  27:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  28:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #include "stm32f4xx.h"
  30:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  31:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @addtogroup STM32F4xx_LL_Driver
  32:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @{
  33:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
  34:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  35:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined (EXTI)
  36:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  37:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @defgroup EXTI_LL EXTI
  38:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @{
  39:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
  40:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  41:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /* Private Macros ------------------------------------------------------------*/
  45:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  46:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
  47:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @{
  48:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
  49:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
  50:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @}
  51:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
  52:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  53:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /* Exported types ------------------------------------------------------------*/
  54:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
  55:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
ARM GAS  /tmp/ccfcZNmp.s 			page 217


  56:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @{
  57:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
  58:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** typedef struct
  59:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** {
  60:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  61:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines i
  62:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****                                      This parameter can be any combination of @ref EXTI_LL_EC_LINE 
  63:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  64:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
  65:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****                                      This parameter can be set either to ENABLE or DISABLE */
  66:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  67:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
  68:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_MODE. */
  69:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  70:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
  71:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****                                      This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
  72:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** } LL_EXTI_InitTypeDef;
  73:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  74:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
  75:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @}
  76:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
  77:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
  78:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  79:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /* Exported constants --------------------------------------------------------*/
  80:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
  81:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @{
  82:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
  83:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
  84:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_LINE LINE
  85:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @{
  86:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
  87:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_0                 EXTI_IMR_IM0           /*!< Extended line 0 */
  88:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_1                 EXTI_IMR_IM1           /*!< Extended line 1 */
  89:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_2                 EXTI_IMR_IM2           /*!< Extended line 2 */
  90:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_3                 EXTI_IMR_IM3           /*!< Extended line 3 */
  91:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_4                 EXTI_IMR_IM4           /*!< Extended line 4 */
  92:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_5                 EXTI_IMR_IM5           /*!< Extended line 5 */
  93:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_6                 EXTI_IMR_IM6           /*!< Extended line 6 */
  94:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_7                 EXTI_IMR_IM7           /*!< Extended line 7 */
  95:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_8                 EXTI_IMR_IM8           /*!< Extended line 8 */
  96:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_9                 EXTI_IMR_IM9           /*!< Extended line 9 */
  97:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_10                EXTI_IMR_IM10          /*!< Extended line 10 */
  98:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_11                EXTI_IMR_IM11          /*!< Extended line 11 */
  99:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_12                EXTI_IMR_IM12          /*!< Extended line 12 */
 100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_13                EXTI_IMR_IM13          /*!< Extended line 13 */
 101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_14                EXTI_IMR_IM14          /*!< Extended line 14 */
 102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_15                EXTI_IMR_IM15          /*!< Extended line 15 */
 103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM16)
 104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_16                EXTI_IMR_IM16          /*!< Extended line 16 */
 105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_17                EXTI_IMR_IM17          /*!< Extended line 17 */
 107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM18)
 108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_18                EXTI_IMR_IM18          /*!< Extended line 18 */
 109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_19                EXTI_IMR_IM19          /*!< Extended line 19 */
 111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM20)
 112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_20                EXTI_IMR_IM20          /*!< Extended line 20 */
ARM GAS  /tmp/ccfcZNmp.s 			page 218


 113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM21)
 115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_21                EXTI_IMR_IM21          /*!< Extended line 21 */
 116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM22)
 118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_22                EXTI_IMR_IM22          /*!< Extended line 22 */
 119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM23)
 121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_23                EXTI_IMR_IM23          /*!< Extended line 23 */
 122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM24)
 124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_24                EXTI_IMR_IM24          /*!< Extended line 24 */
 125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM25)
 127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_25                EXTI_IMR_IM25          /*!< Extended line 25 */
 128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM26)
 130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_26                EXTI_IMR_IM26          /*!< Extended line 26 */
 131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM27)
 133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_27                EXTI_IMR_IM27          /*!< Extended line 27 */
 134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM28)
 136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_28                EXTI_IMR_IM28          /*!< Extended line 28 */
 137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM29)
 139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_29                EXTI_IMR_IM29          /*!< Extended line 29 */
 140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM30)
 142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_30                EXTI_IMR_IM30          /*!< Extended line 30 */
 143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(EXTI_IMR_IM31)
 145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_31                EXTI_IMR_IM31          /*!< Extended line 31 */
 146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif
 147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_ALL_0_31          EXTI_IMR_IM            /*!< All Extended line not reserved*/
 148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_ALL               ((uint32_t)0xFFFFFFFFU)  /*!< All Extended line */
 151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_LINE_NONE              ((uint32_t)0x00000000U)  /*!< None Extended line */
 154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
 157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @}
 158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #if defined(USE_FULL_LL_DRIVER)
 160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_MODE Mode
 162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @{
 163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_MODE_IT                 ((uint8_t)0x00U) /*!< Interrupt Mode */
 165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_MODE_EVENT              ((uint8_t)0x01U) /*!< Event Mode */
 166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_MODE_IT_EVENT           ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
 167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
 168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @}
 169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
ARM GAS  /tmp/ccfcZNmp.s 			page 219


 170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
 172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @{
 173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_TRIGGER_NONE            ((uint8_t)0x00U) /*!< No Trigger Mode */
 175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING          ((uint8_t)0x01U) /*!< Trigger Rising Mode */
 176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_TRIGGER_FALLING         ((uint8_t)0x02U) /*!< Trigger Falling Mode */
 177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_TRIGGER_RISING_FALLING  ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
 178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
 180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @}
 181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #endif /*USE_FULL_LL_DRIVER*/
 185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
 188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @}
 189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /* Exported macro ------------------------------------------------------------*/
 192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
 193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @{
 194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
 197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @{
 198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
 201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @brief  Write a value in EXTI register
 202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @param  __REG__ Register to be written
 203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @param  __VALUE__ Value to be written in the register
 204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @retval None
 205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
 207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
 209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @brief  Read a value in EXTI register
 210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @param  __REG__ Register to be read
 211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @retval Register value
 212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** #define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
 214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
 215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @}
 216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
 220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @}
 221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /* Exported functions --------------------------------------------------------*/
 226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
ARM GAS  /tmp/ccfcZNmp.s 			page 220


 227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****  * @{
 228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****  */
 229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /** @defgroup EXTI_LL_EF_IT_Management IT_Management
 230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @{
 231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** 
 233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** /**
 234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
 235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @note The reset value for the direct or internal lines (see RM)
 236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *       is set to 1 in order to enable the interrupt by default.
 237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *       Bits are set automatically at Power on.
 238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @rmtoll IMR         IMx           LL_EXTI_EnableIT_0_31
 239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @param  ExtiLine This parameter can be one of the following values:
 240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_0
 241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_1
 242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_2
 243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_3
 244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_4
 245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_5
 246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_6
 247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_7
 248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_8
 249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_9
 250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_10
 251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_11
 252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_12
 253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_13
 254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_14
 255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_15
 256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_16
 257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_17
 258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_18
 259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_19(*)
 260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_20(*)
 261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_21
 262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_22
 263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_23(*)
 264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   *         @arg @ref LL_EXTI_LINE_ALL_0_31
 265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @note   (*): Available in some devices
 266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @note   Please check each device line mapping for EXTI Line availability
 267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   * @retval None
 268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   */
 269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** __STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
 270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h **** {
 271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h ****   SET_BIT(EXTI->IMR, ExtiLine);
 2228              		.loc 8 271 0
 2229 0064 354A     		ldr	r2, .L86+28
 2230 0066 1368     		ldr	r3, [r2]
 2231 0068 43F02003 		orr	r3, r3, #32
 2232 006c 1360     		str	r3, [r2]
 2233              	.LVL243:
 2234              	.L71:
 2235              	.LBE511:
 2236              	.LBE510:
 367:Core/Src/main.c ****     if(startGame == 1){
 2237              		.loc 1 367 0
 2238 006e 344B     		ldr	r3, .L86+32
ARM GAS  /tmp/ccfcZNmp.s 			page 221


 2239 0070 1B68     		ldr	r3, [r3]
 2240 0072 43B1     		cbz	r3, .L73
 368:Core/Src/main.c ****       state6 = 0;
 2241              		.loc 1 368 0
 2242 0074 2B4B     		ldr	r3, .L86+4
 2243 0076 1B68     		ldr	r3, [r3]
 2244 0078 012B     		cmp	r3, #1
 2245 007a 46D0     		beq	.L84
 2246              	.L74:
 2247              	.LVL244:
 2248              	.LBB512:
 2249              	.LBB513:
 2250              		.loc 8 271 0
 2251 007c 2F4A     		ldr	r2, .L86+28
 2252 007e 1368     		ldr	r3, [r2]
 2253 0080 43F04003 		orr	r3, r3, #64
 2254 0084 1360     		str	r3, [r2]
 2255              	.LVL245:
 2256              	.L73:
 2257              	.LBE513:
 2258              	.LBE512:
 373:Core/Src/main.c ****     startGame = 1;
 2259              		.loc 1 373 0
 2260 0086 2F4B     		ldr	r3, .L86+36
 2261 0088 1B68     		ldr	r3, [r3]
 2262 008a 53B1     		cbz	r3, .L75
 374:Core/Src/main.c ****     state7 = 0;
 2263              		.loc 1 374 0
 2264 008c 0122     		movs	r2, #1
 2265 008e 254B     		ldr	r3, .L86+4
 2266 0090 1A60     		str	r2, [r3]
 375:Core/Src/main.c ****     LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_7);
 2267              		.loc 1 375 0
 2268 0092 0022     		movs	r2, #0
 2269 0094 2B4B     		ldr	r3, .L86+36
 2270 0096 1A60     		str	r2, [r3]
 2271              	.LVL246:
 2272              	.LBB514:
 2273              	.LBB515:
 2274              		.loc 8 271 0
 2275 0098 284A     		ldr	r2, .L86+28
 2276 009a 1368     		ldr	r3, [r2]
 2277 009c 43F08003 		orr	r3, r3, #128
 2278 00a0 1360     		str	r3, [r2]
 2279              	.LVL247:
 2280              	.L75:
 2281              	.LBE515:
 2282              	.LBE514:
 378:Core/Src/main.c ****     if(startGame == 1){
 2283              		.loc 1 378 0
 2284 00a2 294B     		ldr	r3, .L86+40
 2285 00a4 1B68     		ldr	r3, [r3]
 2286 00a6 43B1     		cbz	r3, .L62
 379:Core/Src/main.c ****       rotateCurrentPieceLeft(&board);
 2287              		.loc 1 379 0
 2288 00a8 1E4B     		ldr	r3, .L86+4
 2289 00aa 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccfcZNmp.s 			page 222


 2290 00ac 012B     		cmp	r3, #1
 2291 00ae 30D0     		beq	.L85
 2292              	.L77:
 2293              	.LVL248:
 2294              	.LBB516:
 2295              	.LBB517:
 2296              		.loc 8 271 0
 2297 00b0 224A     		ldr	r2, .L86+28
 2298 00b2 1368     		ldr	r3, [r2]
 2299 00b4 43F48073 		orr	r3, r3, #256
 2300 00b8 1360     		str	r3, [r2]
 2301              	.LVL249:
 2302              	.L62:
 2303 00ba 08BD     		pop	{r3, pc}
 2304              	.L79:
 2305              	.LBE517:
 2306              	.LBE516:
 330:Core/Src/main.c ****       movingTimer = 0;
 2307              		.loc 1 330 0
 2308 00bc 2348     		ldr	r0, .L86+44
 2309 00be FFF7FEFF 		bl	dropCurrentPiece
 2310              	.LVL250:
 331:Core/Src/main.c ****       state0 = 0; 
 2311              		.loc 1 331 0
 2312 00c2 0023     		movs	r3, #0
 2313 00c4 224A     		ldr	r2, .L86+48
 2314 00c6 1360     		str	r3, [r2]
 332:Core/Src/main.c ****     }
 2315              		.loc 1 332 0
 2316 00c8 154A     		ldr	r2, .L86
 2317 00ca 1360     		str	r3, [r2]
 2318 00cc A0E7     		b	.L64
 2319              	.L80:
 338:Core/Src/main.c ****       movingTimer = 0;
 2320              		.loc 1 338 0
 2321 00ce 1F48     		ldr	r0, .L86+44
 2322 00d0 FFF7FEFF 		bl	moveCurrentPieceDown
 2323              	.LVL251:
 339:Core/Src/main.c ****       state1 = 0;
 2324              		.loc 1 339 0
 2325 00d4 0023     		movs	r3, #0
 2326 00d6 1E4A     		ldr	r2, .L86+48
 2327 00d8 1360     		str	r3, [r2]
 340:Core/Src/main.c ****       
 2328              		.loc 1 340 0
 2329 00da 144A     		ldr	r2, .L86+12
 2330 00dc 1360     		str	r3, [r2]
 2331 00de A1E7     		b	.L66
 2332              	.L81:
 348:Core/Src/main.c ****       state3 = 0;
 2333              		.loc 1 348 0
 2334 00e0 1A48     		ldr	r0, .L86+44
 2335 00e2 FFF7FEFF 		bl	rotateCurrentPieceRight
 2336              	.LVL252:
 349:Core/Src/main.c ****     }
 2337              		.loc 1 349 0
 2338 00e6 0022     		movs	r2, #0
ARM GAS  /tmp/ccfcZNmp.s 			page 223


 2339 00e8 114B     		ldr	r3, .L86+16
 2340 00ea 1A60     		str	r2, [r3]
 2341 00ec A4E7     		b	.L68
 2342              	.L82:
 355:Core/Src/main.c ****       state4 = 0;
 2343              		.loc 1 355 0
 2344 00ee 1748     		ldr	r0, .L86+44
 2345 00f0 FFF7FEFF 		bl	moveCurrentPieceLeft
 2346              	.LVL253:
 356:Core/Src/main.c ****     }
 2347              		.loc 1 356 0
 2348 00f4 0022     		movs	r2, #0
 2349 00f6 0F4B     		ldr	r3, .L86+20
 2350 00f8 1A60     		str	r2, [r3]
 2351 00fa A8E7     		b	.L70
 2352              	.L83:
 362:Core/Src/main.c ****       state5 = 0;
 2353              		.loc 1 362 0
 2354 00fc 1348     		ldr	r0, .L86+44
 2355 00fe FFF7FEFF 		bl	moveCurrentPieceRight
 2356              	.LVL254:
 363:Core/Src/main.c ****     }
 2357              		.loc 1 363 0
 2358 0102 0022     		movs	r2, #0
 2359 0104 0C4B     		ldr	r3, .L86+24
 2360 0106 1A60     		str	r2, [r3]
 2361 0108 ACE7     		b	.L72
 2362              	.L84:
 369:Core/Src/main.c ****     }
 2363              		.loc 1 369 0
 2364 010a 0022     		movs	r2, #0
 2365 010c 0C4B     		ldr	r3, .L86+32
 2366 010e 1A60     		str	r2, [r3]
 2367 0110 B4E7     		b	.L74
 2368              	.L85:
 380:Core/Src/main.c ****       state8 = 0;
 2369              		.loc 1 380 0
 2370 0112 0E48     		ldr	r0, .L86+44
 2371 0114 FFF7FEFF 		bl	rotateCurrentPieceLeft
 2372              	.LVL255:
 381:Core/Src/main.c ****     }
 2373              		.loc 1 381 0
 2374 0118 0022     		movs	r2, #0
 2375 011a 0B4B     		ldr	r3, .L86+40
 2376 011c 1A60     		str	r2, [r3]
 2377 011e C7E7     		b	.L77
 2378              	.L87:
 2379              		.align	2
 2380              	.L86:
 2381 0120 00000000 		.word	.LANCHOR1
 2382 0124 00000000 		.word	.LANCHOR2
 2383 0128 00E100E0 		.word	-536813312
 2384 012c 00000000 		.word	.LANCHOR4
 2385 0130 00000000 		.word	.LANCHOR5
 2386 0134 00000000 		.word	.LANCHOR6
 2387 0138 00000000 		.word	.LANCHOR7
 2388 013c 003C0140 		.word	1073822720
ARM GAS  /tmp/ccfcZNmp.s 			page 224


 2389 0140 00000000 		.word	.LANCHOR8
 2390 0144 00000000 		.word	.LANCHOR9
 2391 0148 00000000 		.word	.LANCHOR10
 2392 014c 00000000 		.word	board
 2393 0150 00000000 		.word	.LANCHOR3
 2394              		.cfi_endproc
 2395              	.LFE743:
 2397              		.section	.text.sync,"ax",%progbits
 2398              		.align	1
 2399              		.global	sync
 2400              		.syntax unified
 2401              		.thumb
 2402              		.thumb_func
 2403              		.fpu fpv4-sp-d16
 2405              	sync:
 2406              	.LFB744:
 387:Core/Src/main.c ****   while(LL_TIM_IsActiveFlag_UPDATE(TIM4) == 0);
 2407              		.loc 1 387 0
 2408              		.cfi_startproc
 2409              		@ args = 0, pretend = 0, frame = 0
 2410              		@ frame_needed = 0, uses_anonymous_args = 0
 2411              		@ link register save eliminated.
 2412              	.L90:
 2413              	.LVL256:
 2414              	.LBB518:
 2415              	.LBB519:
2807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief Indicates whether the Master/Slave mode is enabled.
2811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
2812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * a timer instance can operate as a slave timer.
2813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
2814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)
2818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);
2820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Configure the external trigger (ETR) input.
2824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
2825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides an external trigger input.
2826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
2827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         SMCR         ETPS          LL_TIM_ConfigETR\n
2828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         SMCR         ETF           LL_TIM_ConfigETR
2829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  ETRPolarity This parameter can be one of the following values:
2831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
2832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
2833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  ETRPrescaler This parameter can be one of the following values:
2834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
2835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
2836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
2837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
ARM GAS  /tmp/ccfcZNmp.s 			page 225


2838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  ETRFilter This parameter can be one of the following values:
2839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
2840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
2841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
2842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
2843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
2844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
2845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
2846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
2847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
2848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
2849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
2850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
2851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
2852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
2853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
2854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
2855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescale
2858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                                       uint32_t ETRFilter)
2859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | 
2861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
2865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Break_Function Break function configuration
2868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
2869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable the break function.
2872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides a break input.
2874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_EnableBRK
2875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)
2879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t tmpreg;
2881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_BKE);
2882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   /* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. 
2883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   tmpreg = READ_REG(TIMx->BDTR);
2884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   (void)(tmpreg);
2885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable the break function.
2889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         BKE           LL_TIM_DisableBRK
2890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides a break input.
2893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
ARM GAS  /tmp/ccfcZNmp.s 			page 226


2895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)
2896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t tmpreg;
2898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE);
2899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   /* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. 
2900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   tmpreg = READ_REG(TIMx->BDTR);
2901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   (void)(tmpreg);
2902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Configure the break input.
2906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides a break input.
2908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK
2909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  BreakPolarity This parameter can be one of the following values:
2911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_LOW
2912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH
2913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity)
2916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   __IO uint32_t tmpreg;
2918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP, BreakPolarity);
2919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   /* Note: Any write operation to BKP bit takes a delay of 1 APB clock cycle to become effective. *
2920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   tmpreg = READ_REG(TIMx->BDTR);
2921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   (void)(tmpreg);
2922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.
2926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides a break input.
2928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         OSSI          LL_TIM_SetOffStates\n
2929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         BDTR         OSSR          LL_TIM_SetOffStates
2930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  OffStateIdle This parameter can be one of the following values:
2932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_DISABLE
2933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSI_ENABLE
2934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  OffStateRun This parameter can be one of the following values:
2935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_DISABLE
2936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_OSSR_ENABLE
2937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStat
2940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);
2942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable automatic output (MOE can be set by software or automatically when a break input
2946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides a break input.
2948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_EnableAutomaticOutput
2949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
ARM GAS  /tmp/ccfcZNmp.s 			page 227


2952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)
2953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
2955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable automatic output (MOE can be set only by software).
2959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides a break input.
2961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_DisableAutomaticOutput
2962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)
2966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE);
2968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicate whether automatic output is enabled.
2972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides a break input.
2974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         AOE           LL_TIM_IsEnabledAutomaticOutput
2975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
2977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)
2979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL);
2981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Enable the outputs (set the MOE bit in TIMx_BDTR register).
2985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
2986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event
2987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
2988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides a break input.
2989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
2990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
2991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
2992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
2993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
2994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
2995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
2996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
2997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
2998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
2999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Disable the outputs (reset the MOE bit in TIMx_BDTR register).
3000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
3001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       software and is reset in case of break or break2 event.
3002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides a break input.
3004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
3005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
3006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
3007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
ARM GAS  /tmp/ccfcZNmp.s 			page 228


3009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
3010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
3011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
3012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
3013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
3014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicates whether outputs are enabled.
3015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
3016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a timer instance provides a break input.
3017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll BDTR         MOE           LL_TIM_IsEnabledAllOutputs
3018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
3019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)
3022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
3023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL);
3024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
3025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
3026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
3027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
3028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
3030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
3031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
3032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
3034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Configures the timer DMA burst feature.
3035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
3036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       not a timer instance supports the DMA burst mode.
3037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n
3038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         DCR          DBA           LL_TIM_ConfigDMABurst
3039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
3040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  DMABurstBaseAddress This parameter can be one of the following values:
3041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
3042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
3043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
3044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
3045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR
3046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
3047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
3048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
3049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
3050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
3051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
3052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
3053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_RCR
3054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
3055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
3056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
3057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
3058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR
3059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  DMABurstLength This parameter can be one of the following values:
3060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
3061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
3062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
3063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
3064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
3065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
ARM GAS  /tmp/ccfcZNmp.s 			page 229


3066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
3067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
3068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
3069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
3070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
3071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
3072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
3073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
3074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
3075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
3076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
3077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
3078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
3079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_
3081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
3082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
3083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
3084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
3085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
3086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
3087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
3089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping
3090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
3091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
3093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Remap TIM inputs (input channel, internal/external triggers).
3094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not
3095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *       a some timer inputs can be remapped.
3096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll TIM1_OR     ITR2_RMP          LL_TIM_SetRemap\n
3097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         TIM2_OR     ITR1_RMP          LL_TIM_SetRemap\n
3098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         TIM5_OR     ITR1_RMP          LL_TIM_SetRemap\n
3099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         TIM5_OR     TI4_RMP           LL_TIM_SetRemap\n
3100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         TIM9_OR     ITR1_RMP          LL_TIM_SetRemap\n
3101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         TIM11_OR    TI1_RMP           LL_TIM_SetRemap\n
3102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         LPTIM1_OR   OR                LL_TIM_SetRemap
3103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
3104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  Remap Remap param depends on the TIMx. Description available only
3105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         in CHM version of the User Manual (not in .pdf).
3106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         Otherwise see Reference Manual description of OR registers.
3107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         Below description summarizes "Timer Instance" and "Remap" param combinations:
3109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         TIM1: one of the following values
3111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            ITR2_RMP can be one of the following values
3113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ITR2_RMP_TIM3_TRGO (*)
3114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM1_ITR2_RMP_LPTIM (*)
3115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         TIM2: one of the following values
3117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            ITR1_RMP can be one of the following values
3119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO
3120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF
3121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF
3122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
ARM GAS  /tmp/ccfcZNmp.s 			page 230


3123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         TIM5: one of the following values
3124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI4_RMP_GPIO
3126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI4_RMP_LSI
3127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI4_RMP_LSE
3128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_TI4_RMP_RTC
3129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ITR1_RMP_TIM3_TRGO (*)
3130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM5_ITR1_RMP_LPTIM (*)
3131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         TIM9: one of the following values
3133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            ITR1_RMP can be one of the following values
3135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM9_ITR1_RMP_TIM3_TRGO (*)
3136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM9_ITR1_RMP_LPTIM (*)
3137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         TIM11: one of the following values
3139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO
3141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO1 (*)
3142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM11_TI1_RMP_HSE_RTC
3143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO2
3144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *            @arg @ref LL_TIM_TIM11_TI1_RMP_SPDIFRX (*)
3145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *         (*)  Value not defined in all devices. \n
3147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   *
3148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
3149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)
3151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
3152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #if defined(LPTIM_OR_TIM1_ITR2_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP) && defined(LPTIM_OR_TIM9_ITR
3153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   if ((Remap & LL_TIM_LPTIM_REMAP_MASK) == LL_TIM_LPTIM_REMAP_MASK)
3154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   {
3155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     /* Connect TIMx internal trigger to LPTIM1 output */
3156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);
3157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     MODIFY_REG(LPTIM1->OR,
3158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                (LPTIM_OR_TIM1_ITR2_RMP | LPTIM_OR_TIM5_ITR1_RMP | LPTIM_OR_TIM9_ITR1_RMP),
3159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****                Remap & ~(LL_TIM_LPTIM_REMAP_MASK));
3160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   }
3161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   else
3162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   {
3163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****     MODIFY_REG(TIMx->OR, (Remap >> TIMx_OR_RMP_SHIFT), (Remap & TIMx_OR_RMP_MASK));
3164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   }
3165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #else
3166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   MODIFY_REG(TIMx->OR, (Remap >> TIMx_OR_RMP_SHIFT), (Remap & TIMx_OR_RMP_MASK));
3167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** #endif /* LPTIM_OR_TIM1_ITR2_RMP &&  LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM9_ITR1_RMP */
3168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
3169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
3170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
3171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @}
3172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
3174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
3175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @{
3176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
3178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Clear the update interrupt flag (UIF).
3179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
ARM GAS  /tmp/ccfcZNmp.s 			page 231


3180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
3181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval None
3182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
3184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
3185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
3186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
3187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** 
3188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** /**
3189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
3190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
3191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @param  TIMx Timer instance
3192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   * @retval State of bit (1 or 0).
3193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   */
3194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
3195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** {
3196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h ****   return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 2416              		.loc 7 3196 0 discriminator 1
 2417 0000 074B     		ldr	r3, .L93
 2418 0002 1B69     		ldr	r3, [r3, #16]
 2419 0004 13F0010F 		tst	r3, #1
 2420 0008 07D1     		bne	.L92
 2421              		.loc 7 3196 0 is_stmt 0
 2422 000a 0023     		movs	r3, #0
 2423              	.L89:
 2424              	.LVL257:
 2425              	.LBE519:
 2426              	.LBE518:
 388:Core/Src/main.c ****   LL_TIM_ClearFlag_UPDATE(TIM4);
 2427              		.loc 1 388 0 is_stmt 1
 2428 000c 002B     		cmp	r3, #0
 2429 000e F7D0     		beq	.L90
 2430              	.LVL258:
 2431              	.LBB521:
 2432              	.LBB522:
3185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
 2433              		.loc 7 3185 0
 2434 0010 6FF00102 		mvn	r2, #1
 2435 0014 024B     		ldr	r3, .L93
 2436 0016 1A61     		str	r2, [r3, #16]
 2437              	.LVL259:
 2438 0018 7047     		bx	lr
 2439              	.LVL260:
 2440              	.L92:
 2441              	.LBE522:
 2442              	.LBE521:
 2443              	.LBB523:
 2444              	.LBB520:
 2445              		.loc 7 3196 0
 2446 001a 0123     		movs	r3, #1
 2447 001c F6E7     		b	.L89
 2448              	.L94:
 2449 001e 00BF     		.align	2
 2450              	.L93:
 2451 0020 00080040 		.word	1073743872
 2452              	.LBE520:
 2453              	.LBE523:
ARM GAS  /tmp/ccfcZNmp.s 			page 232


 2454              		.cfi_endproc
 2455              	.LFE744:
 2457              		.global	__aeabi_i2d
 2458              		.global	__aeabi_dmul
 2459              		.global	__aeabi_dadd
 2460              		.global	__aeabi_d2iz
 2461              		.section	.text.game,"ax",%progbits
 2462              		.align	1
 2463              		.global	game
 2464              		.syntax unified
 2465              		.thumb
 2466              		.thumb_func
 2467              		.fpu fpv4-sp-d16
 2469              	game:
 2470              	.LFB745:
 398:Core/Src/main.c ****   fillScreen(BLACK);
 2471              		.loc 1 398 0
 2472              		.cfi_startproc
 2473              		@ args = 0, pretend = 0, frame = 32
 2474              		@ frame_needed = 0, uses_anonymous_args = 0
 2475 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2476              	.LCFI19:
 2477              		.cfi_def_cfa_offset 36
 2478              		.cfi_offset 4, -36
 2479              		.cfi_offset 5, -32
 2480              		.cfi_offset 6, -28
 2481              		.cfi_offset 7, -24
 2482              		.cfi_offset 8, -20
 2483              		.cfi_offset 9, -16
 2484              		.cfi_offset 10, -12
 2485              		.cfi_offset 11, -8
 2486              		.cfi_offset 14, -4
 2487 0004 8BB0     		sub	sp, sp, #44
 2488              	.LCFI20:
 2489              		.cfi_def_cfa_offset 80
 399:Core/Src/main.c ****   initBoard(&board);
 2490              		.loc 1 399 0
 2491 0006 0020     		movs	r0, #0
 2492 0008 FFF7FEFF 		bl	fillScreen
 2493              	.LVL261:
 400:Core/Src/main.c ****   srand(LL_TIM_GetCounter(TIM4));
 2494              		.loc 1 400 0
 2495 000c AA4D     		ldr	r5, .L112+8
 2496 000e 2846     		mov	r0, r5
 2497 0010 FFF7FEFF 		bl	initBoard
 2498              	.LVL262:
 2499              	.LBB524:
 2500              	.LBB525:
1393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
 2501              		.loc 7 1393 0
 2502 0014 A94B     		ldr	r3, .L112+12
 2503 0016 586A     		ldr	r0, [r3, #36]
 2504              	.LVL263:
 2505              	.LBE525:
 2506              	.LBE524:
 401:Core/Src/main.c ****   fillScreen(BLACK);
 2507              		.loc 1 401 0
ARM GAS  /tmp/ccfcZNmp.s 			page 233


 2508 0018 FFF7FEFF 		bl	srand
 2509              	.LVL264:
 402:Core/Src/main.c ****   char charScore[5];
 2510              		.loc 1 402 0
 2511 001c 0020     		movs	r0, #0
 2512 001e FFF7FEFF 		bl	fillScreen
 2513              	.LVL265:
 409:Core/Src/main.c ****   int nbDeletedLine = 0;
 2514              		.loc 1 409 0
 2515 0022 FFF7FEFF 		bl	rand
 2516              	.LVL266:
 2517 0026 A64C     		ldr	r4, .L112+16
 2518 0028 84FB0037 		smull	r3, r7, r4, r0
 2519 002c 3B18     		adds	r3, r7, r0
 2520 002e C717     		asrs	r7, r0, #31
 2521 0030 C7EBA307 		rsb	r7, r7, r3, asr #2
 2522 0034 C7EBC707 		rsb	r7, r7, r7, lsl #3
 2523 0038 C71B     		subs	r7, r0, r7
 2524              	.LVL267:
 413:Core/Src/main.c **** 
 2525              		.loc 1 413 0
 2526 003a FFF7FEFF 		bl	printBorders
 2527              	.LVL268:
 415:Core/Src/main.c ****   DrawText("Score: ",140,150,WHITE,2,BLACK);
 2528              		.loc 1 415 0
 2529 003e 0022     		movs	r2, #0
 2530 0040 A049     		ldr	r1, .L112+20
 2531 0042 08A8     		add	r0, sp, #32
 2532 0044 FFF7FEFF 		bl	sprintf
 2533              	.LVL269:
 416:Core/Src/main.c ****   DrawText(charScore,120,150,WHITE,2,BLACK);
 2534              		.loc 1 416 0
 2535 0048 4FF00009 		mov	r9, #0
 2536 004c CDF80490 		str	r9, [sp, #4]
 2537 0050 0226     		movs	r6, #2
 2538 0052 0096     		str	r6, [sp]
 2539 0054 4FF6FF73 		movw	r3, #65535
 2540 0058 9622     		movs	r2, #150
 2541 005a 8C21     		movs	r1, #140
 2542 005c 9A48     		ldr	r0, .L112+24
 2543 005e FFF7FEFF 		bl	DrawText
 2544              	.LVL270:
 417:Core/Src/main.c **** 
 2545              		.loc 1 417 0
 2546 0062 CDF80490 		str	r9, [sp, #4]
 2547 0066 0096     		str	r6, [sp]
 2548 0068 4FF6FF73 		movw	r3, #65535
 2549 006c 9622     		movs	r2, #150
 2550 006e 7821     		movs	r1, #120
 2551 0070 08A8     		add	r0, sp, #32
 2552 0072 FFF7FEFF 		bl	DrawText
 2553              	.LVL271:
 419:Core/Src/main.c ****   newPiece(&board, &piece);
 2554              		.loc 1 419 0
 2555 0076 FFF7FEFF 		bl	rand
 2556              	.LVL272:
 2557 007a 84FB0034 		smull	r3, r4, r4, r0
ARM GAS  /tmp/ccfcZNmp.s 			page 234


 2558 007e 0444     		add	r4, r4, r0
 2559 0080 C317     		asrs	r3, r0, #31
 2560 0082 C3EBA403 		rsb	r3, r3, r4, asr #2
 2561 0086 C3EBC303 		rsb	r3, r3, r3, lsl #3
 2562 008a 904C     		ldr	r4, .L112+28
 2563 008c 4A46     		mov	r2, r9
 2564 008e C11A     		subs	r1, r0, r3
 2565 0090 2046     		mov	r0, r4
 2566 0092 FFF7FEFF 		bl	initPiece
 2567              	.LVL273:
 420:Core/Src/main.c ****   printNextPiece(nextPiece);
 2568              		.loc 1 420 0
 2569 0096 2146     		mov	r1, r4
 2570 0098 2846     		mov	r0, r5
 2571 009a FFF7FEFF 		bl	newPiece
 2572              	.LVL274:
 421:Core/Src/main.c ****   int speed = 0;
 2573              		.loc 1 421 0
 2574 009e 3846     		mov	r0, r7
 2575 00a0 FFF7FEFF 		bl	printNextPiece
 2576              	.LVL275:
 422:Core/Src/main.c ****   while (!GameOver)
 2577              		.loc 1 422 0
 2578 00a4 4C46     		mov	r4, r9
 411:Core/Src/main.c ****   int startResetCombo = 0;
 2579              		.loc 1 411 0
 2580 00a6 4E46     		mov	r6, r9
 407:Core/Src/main.c ****   int numberOfPieces = 0;
 2581              		.loc 1 407 0
 2582 00a8 4D46     		mov	r5, r9
 406:Core/Src/main.c ****   int GameOver = 0;
 2583              		.loc 1 406 0
 2584 00aa 4FF09608 		mov	r8, #150
 405:Core/Src/main.c ****   int rythm    = 150; /*the tetromino will go down each time movingTimer >= rythm*/
 2585              		.loc 1 405 0
 2586 00ae CDF80C90 		str	r9, [sp, #12]
 2587 00b2 B946     		mov	r9, r7
 2588 00b4 2746     		mov	r7, r4
 2589              	.LVL276:
 423:Core/Src/main.c ****   {
 2590              		.loc 1 423 0
 2591 00b6 94E0     		b	.L96
 2592              	.LVL277:
 2593              	.L110:
 436:Core/Src/main.c **** 
 2594              		.loc 1 436 0
 2595 00b8 0022     		movs	r2, #0
 2596 00ba 854B     		ldr	r3, .L112+32
 2597 00bc 1A60     		str	r2, [r3]
 2598              	.LBB526:
 438:Core/Src/main.c ****         GameOver = isGameOver(&board);
 2599              		.loc 1 438 0
 2600 00be 7E48     		ldr	r0, .L112+8
 2601 00c0 FFF7FEFF 		bl	moveCurrentPieceDownBot
 2602              	.LVL278:
 2603 00c4 08B1     		cbz	r0, .L107
 2604 00c6 AB46     		mov	fp, r5
ARM GAS  /tmp/ccfcZNmp.s 			page 235


 2605 00c8 A1E0     		b	.L97
 2606              	.L107:
 439:Core/Src/main.c ****         initPiece(&piece, nextPiece, 0);
 2607              		.loc 1 439 0
 2608 00ca DFF8ECA1 		ldr	r10, .L112+8
 2609 00ce 5046     		mov	r0, r10
 2610 00d0 FFF7FEFF 		bl	isGameOver
 2611              	.LVL279:
 2612 00d4 8346     		mov	fp, r0
 2613              	.LVL280:
 440:Core/Src/main.c ****         nextPiece = rand()%7;
 2614              		.loc 1 440 0
 2615 00d6 0022     		movs	r2, #0
 2616 00d8 4946     		mov	r1, r9
 2617 00da 7C48     		ldr	r0, .L112+28
 2618              	.LVL281:
 2619 00dc FFF7FEFF 		bl	initPiece
 2620              	.LVL282:
 441:Core/Src/main.c ****         newPiece(&board, &piece);
 2621              		.loc 1 441 0
 2622 00e0 FFF7FEFF 		bl	rand
 2623              	.LVL283:
 2624 00e4 764B     		ldr	r3, .L112+16
 2625 00e6 83FB0039 		smull	r3, r9, r3, r0
 2626              	.LVL284:
 2627 00ea 09EB0003 		add	r3, r9, r0
 2628 00ee 4FEAE079 		asr	r9, r0, #31
 2629 00f2 C9EBA309 		rsb	r9, r9, r3, asr #2
 2630 00f6 C9EBC909 		rsb	r9, r9, r9, lsl #3
 2631 00fa A0EB0909 		sub	r9, r0, r9
 2632              	.LVL285:
 442:Core/Src/main.c ****         numberOfPieces ++;
 2633              		.loc 1 442 0
 2634 00fe 7349     		ldr	r1, .L112+28
 2635 0100 5046     		mov	r0, r10
 2636 0102 FFF7FEFF 		bl	newPiece
 2637              	.LVL286:
 444:Core/Src/main.c ****         intScore += pow(nbDeletedLine, 2) * 100;
 2638              		.loc 1 444 0
 2639 0106 5046     		mov	r0, r10
 2640 0108 FFF7FEFF 		bl	deletePossibleLines
 2641              	.LVL287:
 2642 010c 8246     		mov	r10, r0
 2643              	.LVL288:
 445:Core/Src/main.c ****         if( nbDeletedLine > 0){
 2644              		.loc 1 445 0
 2645 010e FFF7FEFF 		bl	__aeabi_i2d
 2646              	.LVL289:
 2647 0112 9FED671B 		vldr.64	d1, .L112
 2648 0116 41EC100B 		vmov	d0, r0, r1
 2649 011a FFF7FEFF 		bl	pow
 2650              	.LVL290:
 2651 011e 0022     		movs	r2, #0
 2652 0120 6C4B     		ldr	r3, .L112+36
 2653 0122 51EC100B 		vmov	r0, r1, d0
 2654 0126 FFF7FEFF 		bl	__aeabi_dmul
 2655              	.LVL291:
ARM GAS  /tmp/ccfcZNmp.s 			page 236


 2656 012a CDE90401 		strd	r0, [sp, #16]
 2657 012e 0398     		ldr	r0, [sp, #12]
 2658 0130 FFF7FEFF 		bl	__aeabi_i2d
 2659              	.LVL292:
 2660 0134 DDE90423 		ldrd	r2, [sp, #16]
 2661 0138 FFF7FEFF 		bl	__aeabi_dadd
 2662              	.LVL293:
 2663 013c FFF7FEFF 		bl	__aeabi_d2iz
 2664              	.LVL294:
 2665 0140 0390     		str	r0, [sp, #12]
 2666              	.LVL295:
 446:Core/Src/main.c ****           startResetCombo = 1;
 2667              		.loc 1 446 0
 2668 0142 BAF1000F 		cmp	r10, #0
 2669 0146 1FDD     		ble	.L98
 2670              	.LVL296:
 448:Core/Src/main.c ****             DrawText("TETRIS!", 80, 150, YELLOW, 2, BLACK);  
 2671              		.loc 1 448 0
 2672 0148 BAF1040F 		cmp	r10, #4
 2673 014c 30D0     		beq	.L108
 452:Core/Src/main.c ****             DrawText(charNbDeletedLines, 80, 140, WHITE, 2, BLACK);
 2674              		.loc 1 452 0
 2675 014e 5246     		mov	r2, r10
 2676 0150 5C49     		ldr	r1, .L112+20
 2677 0152 07A8     		add	r0, sp, #28
 2678              	.LVL297:
 2679 0154 FFF7FEFF 		bl	sprintf
 2680              	.LVL298:
 453:Core/Src/main.c ****             DrawText("LINE!", 80, 160, WHITE, 2, BLACK);
 2681              		.loc 1 453 0
 2682 0158 4FF0000A 		mov	r10, #0
 2683              	.LVL299:
 2684 015c CDF804A0 		str	r10, [sp, #4]
 2685 0160 0227     		movs	r7, #2
 2686 0162 0097     		str	r7, [sp]
 2687 0164 4FF6FF73 		movw	r3, #65535
 2688 0168 8C22     		movs	r2, #140
 2689 016a 5021     		movs	r1, #80
 2690 016c 07A8     		add	r0, sp, #28
 2691 016e FFF7FEFF 		bl	DrawText
 2692              	.LVL300:
 454:Core/Src/main.c ****           }
 2693              		.loc 1 454 0
 2694 0172 CDF804A0 		str	r10, [sp, #4]
 2695 0176 0097     		str	r7, [sp]
 2696 0178 4FF6FF73 		movw	r3, #65535
 2697 017c A022     		movs	r2, #160
 2698 017e 5021     		movs	r1, #80
 2699 0180 5548     		ldr	r0, .L112+40
 2700 0182 FFF7FEFF 		bl	DrawText
 2701              	.LVL301:
 447:Core/Src/main.c ****           if(nbDeletedLine == 4){
 2702              		.loc 1 447 0
 2703 0186 0127     		movs	r7, #1
 2704              	.LVL302:
 2705              	.L98:
 458:Core/Src/main.c ****         DrawText(charScore,120,150,WHITE,2,BLACK);
ARM GAS  /tmp/ccfcZNmp.s 			page 237


 2706              		.loc 1 458 0
 2707 0188 039A     		ldr	r2, [sp, #12]
 2708 018a 4E49     		ldr	r1, .L112+20
 2709 018c 08A8     		add	r0, sp, #32
 2710 018e FFF7FEFF 		bl	sprintf
 2711              	.LVL303:
 459:Core/Src/main.c ****         printNextPiece(nextPiece);
 2712              		.loc 1 459 0
 2713 0192 0023     		movs	r3, #0
 2714 0194 0193     		str	r3, [sp, #4]
 2715 0196 0223     		movs	r3, #2
 2716 0198 0093     		str	r3, [sp]
 2717 019a 4FF6FF73 		movw	r3, #65535
 2718 019e 9622     		movs	r2, #150
 2719 01a0 7821     		movs	r1, #120
 2720 01a2 08A8     		add	r0, sp, #32
 2721 01a4 FFF7FEFF 		bl	DrawText
 2722              	.LVL304:
 460:Core/Src/main.c ****       }
 2723              		.loc 1 460 0
 2724 01a8 4846     		mov	r0, r9
 2725 01aa FFF7FEFF 		bl	printNextPiece
 2726              	.LVL305:
 2727 01ae 2EE0     		b	.L97
 2728              	.LVL306:
 2729              	.L108:
 449:Core/Src/main.c ****             }
 2730              		.loc 1 449 0
 2731 01b0 0023     		movs	r3, #0
 2732 01b2 0193     		str	r3, [sp, #4]
 2733 01b4 0223     		movs	r3, #2
 2734 01b6 0093     		str	r3, [sp]
 2735 01b8 4FF6E073 		movw	r3, #65504
 2736 01bc 9622     		movs	r2, #150
 2737 01be 5021     		movs	r1, #80
 2738 01c0 4648     		ldr	r0, .L112+44
 2739              	.LVL307:
 2740 01c2 FFF7FEFF 		bl	DrawText
 2741              	.LVL308:
 447:Core/Src/main.c ****           if(nbDeletedLine == 4){
 2742              		.loc 1 447 0
 2743 01c6 0127     		movs	r7, #1
 2744 01c8 DEE7     		b	.L98
 2745              	.LVL309:
 2746              	.L111:
 2747              	.LBE526:
 472:Core/Src/main.c ****       resetCombo = 0;
 2748              		.loc 1 472 0
 2749 01ca 0023     		movs	r3, #0
 2750 01cc 0093     		str	r3, [sp]
 2751 01ce 5A23     		movs	r3, #90
 2752 01d0 1422     		movs	r2, #20
 2753 01d2 8C21     		movs	r1, #140
 2754 01d4 4620     		movs	r0, #70
 2755 01d6 FFF7FEFF 		bl	fillRect
 2756              	.LVL310:
 474:Core/Src/main.c ****     }
ARM GAS  /tmp/ccfcZNmp.s 			page 238


 2757              		.loc 1 474 0
 2758 01da 2F46     		mov	r7, r5
 473:Core/Src/main.c ****       startResetCombo = 0;
 2759              		.loc 1 473 0
 2760 01dc 2E46     		mov	r6, r5
 2761 01de 24E0     		b	.L101
 2762              	.LVL311:
 2763              	.L102:
 2764 01e0 5D46     		mov	r5, fp
 2765              	.LVL312:
 2766              	.L96:
 423:Core/Src/main.c ****   {
 2767              		.loc 1 423 0
 2768 01e2 002D     		cmp	r5, #0
 2769 01e4 33D1     		bne	.L109
 2770              	.LVL313:
 2771              	.LBB527:
 2772              	.LBB528:
1138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
 2773              		.loc 7 1138 0
 2774 01e6 354B     		ldr	r3, .L112+12
 2775 01e8 1A68     		ldr	r2, [r3]
 2776 01ea 22F00102 		bic	r2, r2, #1
 2777 01ee 1A60     		str	r2, [r3]
 2778              	.LVL314:
 2779              	.LBE528:
 2780              	.LBE527:
 2781              	.LBB529:
 2782              	.LBB530:
1380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
 2783              		.loc 7 1380 0
 2784 01f0 0022     		movs	r2, #0
 2785 01f2 5A62     		str	r2, [r3, #36]
 2786              	.LVL315:
 2787              	.LBE530:
 2788              	.LBE529:
 2789              	.LBB531:
 2790              	.LBB532:
1127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
 2791              		.loc 7 1127 0
 2792 01f4 1A68     		ldr	r2, [r3]
 2793 01f6 42F00102 		orr	r2, r2, #1
 2794 01fa 1A60     		str	r2, [r3]
 2795              	.LVL316:
 2796              	.LBE532:
 2797              	.LBE531:
 433:Core/Src/main.c ****     
 2798              		.loc 1 433 0
 2799 01fc 2E48     		ldr	r0, .L112+8
 2800 01fe FFF7FEFF 		bl	print
 2801              	.LVL317:
 435:Core/Src/main.c ****       movingTimer = 0;
 2802              		.loc 1 435 0
 2803 0202 334B     		ldr	r3, .L112+32
 2804 0204 1B68     		ldr	r3, [r3]
 2805 0206 9845     		cmp	r8, r3
 2806 0208 7FF756AF 		ble	.L110
ARM GAS  /tmp/ccfcZNmp.s 			page 239


 2807              	.LBB533:
 2808 020c AB46     		mov	fp, r5
 2809              	.LVL318:
 2810              	.L97:
 2811              	.LBE533:
 464:Core/Src/main.c ****     sync();/*sync on 5ms*/
 2812              		.loc 1 464 0
 2813 020e FFF7FEFF 		bl	SystemCheckUp
 2814              	.LVL319:
 465:Core/Src/main.c ****     movingTimer++;
 2815              		.loc 1 465 0
 2816 0212 FFF7FEFF 		bl	sync
 2817              	.LVL320:
 466:Core/Src/main.c ****     speed++;
 2818              		.loc 1 466 0
 2819 0216 2E4A     		ldr	r2, .L112+32
 2820 0218 1368     		ldr	r3, [r2]
 2821 021a 0133     		adds	r3, r3, #1
 2822 021c 1360     		str	r3, [r2]
 467:Core/Src/main.c ****     if( startResetCombo ){
 2823              		.loc 1 467 0
 2824 021e 0134     		adds	r4, r4, #1
 2825              	.LVL321:
 468:Core/Src/main.c ****       resetCombo++;
 2826              		.loc 1 468 0
 2827 0220 07B1     		cbz	r7, .L100
 469:Core/Src/main.c ****     }
 2828              		.loc 1 469 0
 2829 0222 0136     		adds	r6, r6, #1
 2830              	.LVL322:
 2831              	.L100:
 471:Core/Src/main.c ****       fillRect(70, 140, 20, 90, BLACK);
 2832              		.loc 1 471 0
 2833 0224 B6F5967F 		cmp	r6, #300
 2834 0228 CFDA     		bge	.L111
 2835              	.LVL323:
 2836              	.L101:
 476:Core/Src/main.c ****       if(rythm > 50){
 2837              		.loc 1 476 0
 2838 022a 2D4A     		ldr	r2, .L112+48
 2839 022c 82FB0432 		smull	r3, r2, r2, r4
 2840 0230 E317     		asrs	r3, r4, #31
 2841 0232 C3EB6233 		rsb	r3, r3, r2, asr #13
 2842 0236 47F23052 		movw	r2, #30000
 2843 023a 02FB1343 		mls	r3, r2, r3, r4
 2844 023e 002B     		cmp	r3, #0
 2845 0240 CED1     		bne	.L102
 477:Core/Src/main.c ****         rythm -= 20;
 2846              		.loc 1 477 0
 2847 0242 B8F1320F 		cmp	r8, #50
 2848 0246 CBDD     		ble	.L102
 478:Core/Src/main.c ****       }
 2849              		.loc 1 478 0
 2850 0248 A8F11408 		sub	r8, r8, #20
 2851              	.LVL324:
 2852 024c C8E7     		b	.L102
 2853              	.LVL325:
ARM GAS  /tmp/ccfcZNmp.s 			page 240


 2854              	.L109:
 482:Core/Src/main.c ****   DrawText("GAME OVER",170,50,RED,4,BLACK);
 2855              		.loc 1 482 0
 2856 024e 0020     		movs	r0, #0
 2857 0250 FFF7FEFF 		bl	fillScreen
 2858              	.LVL326:
 483:Core/Src/main.c ****   DrawText("YOUR SCORE : ",70,50,WHITE,2,BLACK);
 2859              		.loc 1 483 0
 2860 0254 0024     		movs	r4, #0
 2861              	.LVL327:
 2862 0256 0194     		str	r4, [sp, #4]
 2863 0258 0423     		movs	r3, #4
 2864 025a 0093     		str	r3, [sp]
 2865 025c 4FF47843 		mov	r3, #63488
 2866 0260 3222     		movs	r2, #50
 2867 0262 AA21     		movs	r1, #170
 2868 0264 1F48     		ldr	r0, .L112+52
 2869 0266 FFF7FEFF 		bl	DrawText
 2870              	.LVL328:
 484:Core/Src/main.c ****   sprintf(charScore,"%d",intScore);
 2871              		.loc 1 484 0
 2872 026a 0194     		str	r4, [sp, #4]
 2873 026c 0225     		movs	r5, #2
 2874              	.LVL329:
 2875 026e 0095     		str	r5, [sp]
 2876 0270 4FF6FF73 		movw	r3, #65535
 2877 0274 3222     		movs	r2, #50
 2878 0276 4621     		movs	r1, #70
 2879 0278 1B48     		ldr	r0, .L112+56
 2880 027a FFF7FEFF 		bl	DrawText
 2881              	.LVL330:
 485:Core/Src/main.c ****   DrawText(charScore,50,50,WHITE,2,BLACK);
 2882              		.loc 1 485 0
 2883 027e 039E     		ldr	r6, [sp, #12]
 2884              	.LVL331:
 2885 0280 3246     		mov	r2, r6
 2886 0282 1049     		ldr	r1, .L112+20
 2887 0284 08A8     		add	r0, sp, #32
 2888 0286 FFF7FEFF 		bl	sprintf
 2889              	.LVL332:
 486:Core/Src/main.c ****   startGame = 0;
 2890              		.loc 1 486 0
 2891 028a 0194     		str	r4, [sp, #4]
 2892 028c 0095     		str	r5, [sp]
 2893 028e 4FF6FF73 		movw	r3, #65535
 2894 0292 3222     		movs	r2, #50
 2895 0294 1146     		mov	r1, r2
 2896 0296 08A8     		add	r0, sp, #32
 2897 0298 FFF7FEFF 		bl	DrawText
 2898              	.LVL333:
 487:Core/Src/main.c ****   gameOver = 1;
 2899              		.loc 1 487 0
 2900 029c 134B     		ldr	r3, .L112+60
 2901 029e 1C60     		str	r4, [r3]
 488:Core/Src/main.c ****   return intScore;
 2902              		.loc 1 488 0
 2903 02a0 0122     		movs	r2, #1
ARM GAS  /tmp/ccfcZNmp.s 			page 241


 2904 02a2 134B     		ldr	r3, .L112+64
 2905 02a4 1A60     		str	r2, [r3]
 490:Core/Src/main.c **** 
 2906              		.loc 1 490 0
 2907 02a6 3046     		mov	r0, r6
 2908 02a8 0BB0     		add	sp, sp, #44
 2909              	.LCFI21:
 2910              		.cfi_def_cfa_offset 36
 2911              		@ sp needed
 2912 02aa BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2913              	.LVL334:
 2914              	.L113:
 2915 02ae 00BF     		.align	3
 2916              	.L112:
 2917 02b0 00000000 		.word	0
 2918 02b4 00000040 		.word	1073741824
 2919 02b8 00000000 		.word	board
 2920 02bc 00080040 		.word	1073743872
 2921 02c0 93244992 		.word	-1840700269
 2922 02c4 00000000 		.word	.LC0
 2923 02c8 04000000 		.word	.LC1
 2924 02cc 00000000 		.word	piece
 2925 02d0 00000000 		.word	.LANCHOR3
 2926 02d4 00005940 		.word	1079574528
 2927 02d8 14000000 		.word	.LC3
 2928 02dc 0C000000 		.word	.LC2
 2929 02e0 73B2E745 		.word	1172812403
 2930 02e4 1C000000 		.word	.LC4
 2931 02e8 28000000 		.word	.LC5
 2932 02ec 00000000 		.word	.LANCHOR2
 2933 02f0 00000000 		.word	.LANCHOR11
 2934              		.cfi_endproc
 2935              	.LFE745:
 2937              		.section	.text.Error_Handler,"ax",%progbits
 2938              		.align	1
 2939              		.global	Error_Handler
 2940              		.syntax unified
 2941              		.thumb
 2942              		.thumb_func
 2943              		.fpu fpv4-sp-d16
 2945              	Error_Handler:
 2946              	.LFB752:
 984:Core/Src/main.c **** 
 985:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 986:Core/Src/main.c **** 
 987:Core/Src/main.c **** /* USER CODE END 4 */
 988:Core/Src/main.c **** 
 989:Core/Src/main.c **** /**
 990:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 991:Core/Src/main.c ****   * @retval None
 992:Core/Src/main.c ****   */
 993:Core/Src/main.c **** void Error_Handler(void)
 994:Core/Src/main.c **** {
 2947              		.loc 1 994 0
 2948              		.cfi_startproc
 2949              		@ Volatile: function does not return.
 2950              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccfcZNmp.s 			page 242


 2951              		@ frame_needed = 0, uses_anonymous_args = 0
 2952              		@ link register save eliminated.
 2953              	.LBB534:
 2954              	.LBB535:
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2955              		.loc 5 142 0
 2956              		.syntax unified
 2957              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2958 0000 72B6     		cpsid i
 2959              	@ 0 "" 2
 2960              		.thumb
 2961              		.syntax unified
 2962              	.L115:
 2963 0002 FEE7     		b	.L115
 2964              	.LBE535:
 2965              	.LBE534:
 2966              		.cfi_endproc
 2967              	.LFE752:
 2969              		.section	.text.MX_TIM2_Init,"ax",%progbits
 2970              		.align	1
 2971              		.syntax unified
 2972              		.thumb
 2973              		.thumb_func
 2974              		.fpu fpv4-sp-d16
 2976              	MX_TIM2_Init:
 2977              	.LFB749:
 683:Core/Src/main.c **** 
 2978              		.loc 1 683 0
 2979              		.cfi_startproc
 2980              		@ args = 0, pretend = 0, frame = 56
 2981              		@ frame_needed = 0, uses_anonymous_args = 0
 2982 0000 00B5     		push	{lr}
 2983              	.LCFI22:
 2984              		.cfi_def_cfa_offset 4
 2985              		.cfi_offset 14, -4
 2986 0002 8FB0     		sub	sp, sp, #60
 2987              	.LCFI23:
 2988              		.cfi_def_cfa_offset 64
 689:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 2989              		.loc 1 689 0
 2990 0004 0023     		movs	r3, #0
 2991 0006 0A93     		str	r3, [sp, #40]
 2992 0008 0B93     		str	r3, [sp, #44]
 2993 000a 0C93     		str	r3, [sp, #48]
 2994 000c 0D93     		str	r3, [sp, #52]
 690:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2995              		.loc 1 690 0
 2996 000e 0893     		str	r3, [sp, #32]
 2997 0010 0993     		str	r3, [sp, #36]
 691:Core/Src/main.c **** 
 2998              		.loc 1 691 0
 2999 0012 0193     		str	r3, [sp, #4]
 3000 0014 0293     		str	r3, [sp, #8]
 3001 0016 0393     		str	r3, [sp, #12]
 3002 0018 0493     		str	r3, [sp, #16]
 3003 001a 0593     		str	r3, [sp, #20]
 3004 001c 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccfcZNmp.s 			page 243


 3005 001e 0793     		str	r3, [sp, #28]
 696:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 3006              		.loc 1 696 0
 3007 0020 1E48     		ldr	r0, .L128
 3008 0022 4FF08042 		mov	r2, #1073741824
 3009 0026 0260     		str	r2, [r0]
 697:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 3010              		.loc 1 697 0
 3011 0028 4360     		str	r3, [r0, #4]
 698:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 3012              		.loc 1 698 0
 3013 002a 8360     		str	r3, [r0, #8]
 699:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 3014              		.loc 1 699 0
 3015 002c 4FF0FF32 		mov	r2, #-1
 3016 0030 C260     		str	r2, [r0, #12]
 700:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3017              		.loc 1 700 0
 3018 0032 0361     		str	r3, [r0, #16]
 701:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 3019              		.loc 1 701 0
 3020 0034 8361     		str	r3, [r0, #24]
 702:Core/Src/main.c ****   {
 3021              		.loc 1 702 0
 3022 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 3023              	.LVL335:
 3024 003a 20BB     		cbnz	r0, .L123
 706:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 3025              		.loc 1 706 0
 3026 003c 0EA9     		add	r1, sp, #56
 3027 003e 4FF48053 		mov	r3, #4096
 3028 0042 41F8103D 		str	r3, [r1, #-16]!
 707:Core/Src/main.c ****   {
 3029              		.loc 1 707 0
 3030 0046 1548     		ldr	r0, .L128
 3031 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 3032              	.LVL336:
 3033 004c E8B9     		cbnz	r0, .L124
 711:Core/Src/main.c ****   {
 3034              		.loc 1 711 0
 3035 004e 1348     		ldr	r0, .L128
 3036 0050 FFF7FEFF 		bl	HAL_TIM_OC_Init
 3037              	.LVL337:
 3038 0054 D8B9     		cbnz	r0, .L125
 715:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3039              		.loc 1 715 0
 3040 0056 0023     		movs	r3, #0
 3041 0058 0893     		str	r3, [sp, #32]
 716:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 3042              		.loc 1 716 0
 3043 005a 0993     		str	r3, [sp, #36]
 717:Core/Src/main.c ****   {
 3044              		.loc 1 717 0
 3045 005c 08A9     		add	r1, sp, #32
 3046 005e 0F48     		ldr	r0, .L128
 3047 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3048              	.LVL338:
ARM GAS  /tmp/ccfcZNmp.s 			page 244


 3049 0064 A8B9     		cbnz	r0, .L126
 721:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3050              		.loc 1 721 0
 3051 0066 0022     		movs	r2, #0
 3052 0068 0192     		str	r2, [sp, #4]
 722:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3053              		.loc 1 722 0
 3054 006a 0292     		str	r2, [sp, #8]
 723:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3055              		.loc 1 723 0
 3056 006c 0392     		str	r2, [sp, #12]
 724:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 3057              		.loc 1 724 0
 3058 006e 0592     		str	r2, [sp, #20]
 725:Core/Src/main.c ****   {
 3059              		.loc 1 725 0
 3060 0070 01A9     		add	r1, sp, #4
 3061 0072 0A48     		ldr	r0, .L128
 3062 0074 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 3063              	.LVL339:
 3064 0078 68B9     		cbnz	r0, .L127
 732:Core/Src/main.c **** 
 3065              		.loc 1 732 0
 3066 007a 0848     		ldr	r0, .L128
 3067 007c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3068              	.LVL340:
 734:Core/Src/main.c **** 
 3069              		.loc 1 734 0
 3070 0080 0FB0     		add	sp, sp, #60
 3071              	.LCFI24:
 3072              		.cfi_remember_state
 3073              		.cfi_def_cfa_offset 4
 3074              		@ sp needed
 3075 0082 5DF804FB 		ldr	pc, [sp], #4
 3076              	.L123:
 3077              	.LCFI25:
 3078              		.cfi_restore_state
 704:Core/Src/main.c ****   }
 3079              		.loc 1 704 0
 3080 0086 FFF7FEFF 		bl	Error_Handler
 3081              	.LVL341:
 3082              	.L124:
 709:Core/Src/main.c ****   }
 3083              		.loc 1 709 0
 3084 008a FFF7FEFF 		bl	Error_Handler
 3085              	.LVL342:
 3086              	.L125:
 713:Core/Src/main.c ****   }
 3087              		.loc 1 713 0
 3088 008e FFF7FEFF 		bl	Error_Handler
 3089              	.LVL343:
 3090              	.L126:
 719:Core/Src/main.c ****   }
 3091              		.loc 1 719 0
 3092 0092 FFF7FEFF 		bl	Error_Handler
 3093              	.LVL344:
 3094              	.L127:
ARM GAS  /tmp/ccfcZNmp.s 			page 245


 727:Core/Src/main.c ****   }
 3095              		.loc 1 727 0
 3096 0096 FFF7FEFF 		bl	Error_Handler
 3097              	.LVL345:
 3098              	.L129:
 3099 009a 00BF     		.align	2
 3100              	.L128:
 3101 009c 00000000 		.word	htim2
 3102              		.cfi_endproc
 3103              	.LFE749:
 3105              		.section	.text.MX_TIM4_Init,"ax",%progbits
 3106              		.align	1
 3107              		.syntax unified
 3108              		.thumb
 3109              		.thumb_func
 3110              		.fpu fpv4-sp-d16
 3112              	MX_TIM4_Init:
 3113              	.LFB750:
 742:Core/Src/main.c **** 
 3114              		.loc 1 742 0
 3115              		.cfi_startproc
 3116              		@ args = 0, pretend = 0, frame = 40
 3117              		@ frame_needed = 0, uses_anonymous_args = 0
 3118 0000 00B5     		push	{lr}
 3119              	.LCFI26:
 3120              		.cfi_def_cfa_offset 4
 3121              		.cfi_offset 14, -4
 3122 0002 8BB0     		sub	sp, sp, #44
 3123              	.LCFI27:
 3124              		.cfi_def_cfa_offset 48
 748:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 3125              		.loc 1 748 0
 3126 0004 0023     		movs	r3, #0
 3127 0006 0893     		str	r3, [sp, #32]
 3128 0008 0993     		str	r3, [sp, #36]
 749:Core/Src/main.c **** 
 3129              		.loc 1 749 0
 3130 000a 0193     		str	r3, [sp, #4]
 3131 000c 0293     		str	r3, [sp, #8]
 3132 000e 0393     		str	r3, [sp, #12]
 3133 0010 0493     		str	r3, [sp, #16]
 3134 0012 0593     		str	r3, [sp, #20]
 3135 0014 0693     		str	r3, [sp, #24]
 3136 0016 0793     		str	r3, [sp, #28]
 754:Core/Src/main.c ****   htim4.Init.Prescaler = 48;
 3137              		.loc 1 754 0
 3138 0018 1648     		ldr	r0, .L138
 3139 001a 174A     		ldr	r2, .L138+4
 3140 001c 0260     		str	r2, [r0]
 755:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 3141              		.loc 1 755 0
 3142 001e 3022     		movs	r2, #48
 3143 0020 4260     		str	r2, [r0, #4]
 756:Core/Src/main.c ****   htim4.Init.Period = 5000;
 3144              		.loc 1 756 0
 3145 0022 8360     		str	r3, [r0, #8]
 757:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /tmp/ccfcZNmp.s 			page 246


 3146              		.loc 1 757 0
 3147 0024 41F28832 		movw	r2, #5000
 3148 0028 C260     		str	r2, [r0, #12]
 758:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 3149              		.loc 1 758 0
 3150 002a 0361     		str	r3, [r0, #16]
 759:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 3151              		.loc 1 759 0
 3152 002c 8361     		str	r3, [r0, #24]
 760:Core/Src/main.c ****   {
 3153              		.loc 1 760 0
 3154 002e FFF7FEFF 		bl	HAL_TIM_OC_Init
 3155              	.LVL346:
 3156 0032 C0B9     		cbnz	r0, .L135
 764:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 3157              		.loc 1 764 0
 3158 0034 0023     		movs	r3, #0
 3159 0036 0893     		str	r3, [sp, #32]
 765:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 3160              		.loc 1 765 0
 3161 0038 0993     		str	r3, [sp, #36]
 766:Core/Src/main.c ****   {
 3162              		.loc 1 766 0
 3163 003a 08A9     		add	r1, sp, #32
 3164 003c 0D48     		ldr	r0, .L138
 3165 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 3166              	.LVL347:
 3167 0042 90B9     		cbnz	r0, .L136
 770:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 3168              		.loc 1 770 0
 3169 0044 0023     		movs	r3, #0
 3170 0046 0193     		str	r3, [sp, #4]
 771:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 3171              		.loc 1 771 0
 3172 0048 0293     		str	r3, [sp, #8]
 772:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 3173              		.loc 1 772 0
 3174 004a 0393     		str	r3, [sp, #12]
 773:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 3175              		.loc 1 773 0
 3176 004c 0593     		str	r3, [sp, #20]
 774:Core/Src/main.c ****   {
 3177              		.loc 1 774 0
 3178 004e 0C22     		movs	r2, #12
 3179 0050 01A9     		add	r1, sp, #4
 3180 0052 0848     		ldr	r0, .L138
 3181 0054 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 3182              	.LVL348:
 3183 0058 48B9     		cbnz	r0, .L137
 781:Core/Src/main.c **** 
 3184              		.loc 1 781 0
 3185 005a 0648     		ldr	r0, .L138
 3186 005c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 3187              	.LVL349:
 783:Core/Src/main.c **** 
 3188              		.loc 1 783 0
 3189 0060 0BB0     		add	sp, sp, #44
ARM GAS  /tmp/ccfcZNmp.s 			page 247


 3190              	.LCFI28:
 3191              		.cfi_remember_state
 3192              		.cfi_def_cfa_offset 4
 3193              		@ sp needed
 3194 0062 5DF804FB 		ldr	pc, [sp], #4
 3195              	.L135:
 3196              	.LCFI29:
 3197              		.cfi_restore_state
 762:Core/Src/main.c ****   }
 3198              		.loc 1 762 0
 3199 0066 FFF7FEFF 		bl	Error_Handler
 3200              	.LVL350:
 3201              	.L136:
 768:Core/Src/main.c ****   }
 3202              		.loc 1 768 0
 3203 006a FFF7FEFF 		bl	Error_Handler
 3204              	.LVL351:
 3205              	.L137:
 776:Core/Src/main.c ****   }
 3206              		.loc 1 776 0
 3207 006e FFF7FEFF 		bl	Error_Handler
 3208              	.LVL352:
 3209              	.L139:
 3210 0072 00BF     		.align	2
 3211              	.L138:
 3212 0074 00000000 		.word	htim4
 3213 0078 00080040 		.word	1073743872
 3214              		.cfi_endproc
 3215              	.LFE750:
 3217              		.section	.text.SystemClock_Config,"ax",%progbits
 3218              		.align	1
 3219              		.global	SystemClock_Config
 3220              		.syntax unified
 3221              		.thumb
 3222              		.thumb_func
 3223              		.fpu fpv4-sp-d16
 3225              	SystemClock_Config:
 3226              	.LFB747:
 567:Core/Src/main.c ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 3227              		.loc 1 567 0
 3228              		.cfi_startproc
 3229              		@ args = 0, pretend = 0, frame = 0
 3230              		@ frame_needed = 0, uses_anonymous_args = 0
 3231 0000 08B5     		push	{r3, lr}
 3232              	.LCFI30:
 3233              		.cfi_def_cfa_offset 8
 3234              		.cfi_offset 3, -8
 3235              		.cfi_offset 14, -4
 3236              	.LVL353:
 3237              	.LBB536:
 3238              	.LBB537:
 673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
ARM GAS  /tmp/ccfcZNmp.s 			page 248


 679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
 705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices
 708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16)) >> POSITION_VAL(Line >> 16)
 712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_CFGR2_LOCKUP_LOCK)
 715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Set connections to TIM1/8 break inputs
 717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LockUp Lock           LL_SYSCFG_SetTIMBreakInputs \n
 718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD Lock              LL_SYSCFG_SetTIMBreakInputs
 719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
 720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
 725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_PVD_LOCK, Break);
 727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get connections to TIM1/8 Break inputs
 731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LockUp Lock           LL_SYSCFG_SetTIMBreakInputs \n
 732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD Lock              LL_SYSCFG_SetTIMBreakInputs
 733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
ARM GAS  /tmp/ccfcZNmp.s 			page 249


 736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {   
 739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_PVD_LOCK));
 740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_CFGR2_LOCKUP_LOCK */
 742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_MCHDLYCR_BSCKSEL)
 743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the DFSDM2 or TIM2_OC1 as clock source for the bitstream clock.
 745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR BSCKSEL        LL_SYSCFG_DFSDM_SetBitstreamClockSourceSelection
 746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ClockSource This parameter can be one of the following values:
 747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_DFSDM2
 748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_TIM2OC1
 749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM_SetBitstreamClockSourceSelection(uint32_t ClockSource)
 752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_BSCKSEL, ClockSource);
 754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the DFSDM2 or TIM2_OC1 as clock source for the bitstream clock.
 757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR BSCKSEL       LL_SYSCFG_DFSDM_GetBitstreamClockSourceSelection
 758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_DFSDM2
 760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_TIM2OC1
 761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM_GetBitstreamClockSourceSelection(void)
 764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_BSCKSEL));
 766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enables the DFSDM1 or DFSDM2 Delay clock
 769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR MCHDLYEN      LL_SYSCFG_DFSDM_EnableDelayClock
 770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param MCHDLY This paramater can be one of the following values
 771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_MCHDLYEN
 772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_MCHDLYEN
 773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM_EnableDelayClock(uint32_t MCHDLY)
 776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(SYSCFG->MCHDLYCR, MCHDLY);
 778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disables the DFSDM1 or the DFSDM2 Delay clock
 782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR MCHDLY1EN      LL_SYSCFG_DFSDM1_DisableDelayClock
 783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param MCHDLY This paramater can be one of the following values
 784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_MCHDLYEN
 785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_MCHDLYEN
 786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM_DisableDelayClock(uint32_t MCHDLY)
 789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->MCHDLYCR, MCHDLY);
 791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
ARM GAS  /tmp/ccfcZNmp.s 			page 250


 793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM1 or DFSDM2 DatIn0 
 795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDMD0SEL        LL_SYSCFG_DFSDM_SetDataIn0Source
 796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_PAD
 798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_DM
 799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
 800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
 801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM_SetDataIn0Source(uint32_t Source)
 804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, (Source >> 16), (Source & 0x0000FFFF));
 806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM1 or DFSDM2 DatIn0.
 809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDMD0SEL       LL_SYSCFG_DFSDM_GetDataIn0Source
 810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0
 812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0
 813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_PAD
 815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_DM
 816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
 817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
 818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM_GetDataIn0Source(uint32_t Source)
 821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, Source));
 823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM1 or DFSDM2 DatIn2 
 826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDMD2SEL        LL_SYSCFG_DFSDM_SetDataIn2Source
 827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_PAD
 829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_DM
 830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
 831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
 832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM_SetDataIn2Source(uint32_t Source)
 835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, (Source >> 16), (Source & 0x0000FFFF));
 837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM1 or DFSDM2 DatIn2.
 840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDMD2SEL       LL_SYSCFG_DFSDM_GetDataIn2Source
 841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2
 843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2
 844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_PAD
 846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_DM
 847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
 848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
 849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
ARM GAS  /tmp/ccfcZNmp.s 			page 251


 850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM_GetDataIn2Source(uint32_t Source)
 852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, Source));
 854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM4 OC2 
 858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CK02SEL        LL_SYSCFG_DFSDM1_SetTIM4OC2BitStreamDistribution
 859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN0
 861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN2
 862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM1_SetTIM4OC2BitStreamDistribution(uint32_t Source)
 865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK02SEL, Source);
 867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM4 OC2 
 870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1D2SEL       LL_SYSCFG_DFSDM1_GetTIM4OC2BitStreamDistribution
 871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN0
 873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN2
 874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetTIM4OC2BitStreamDistribution(void)
 877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK02SEL));
 879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM4 OC1 
 883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CK13SEL        LL_SYSCFG_DFSDM1_SetTIM4OC1BitStreamDistribution
 884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN1
 886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN3
 887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM1_SetTIM4OC1BitStreamDistribution(uint32_t Source)
 890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK13SEL, Source);
 892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM4 OC1 
 895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1D2SEL       LL_SYSCFG_DFSDM1_GetTIM4OC1BitStreamDistribution
 896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN1
 898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN3
 899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetTIM4OC1BitStreamDistribution(void)
 902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK13SEL));
 904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
ARM GAS  /tmp/ccfcZNmp.s 			page 252


 907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the DFSDM1 Clock In 
 908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CFG        LL_SYSCFG_DFSDM1_SetClockInSourceSelection
 909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ClockSource This parameter can be one of the following values:
 910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_PAD
 911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_DM
 912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM1_SetClockInSourceSelection(uint32_t ClockSource)
 915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CFG, ClockSource);
 917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  GET the DFSDM1 Clock In
 920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CFG       LL_SYSCFG_DFSDM1_GetClockInSourceSelection
 921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_PAD
 923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_DM
 924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetClockInSourceSelection(void)
 927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CFG));
 929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the DFSDM1 Clock Out 
 933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CKOSEL        LL_SYSCFG_DFSDM1_SetClockOutSourceSelection
 934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ClockSource This parameter can be one of the following values:
 935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT
 936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT_M27
 937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM1_SetClockOutSourceSelection(uint32_t ClockSource)
 940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CKOSEL, ClockSource);
 942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  GET the DFSDM1 Clock Out
 945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CKOSEL       LL_SYSCFG_DFSDM1_GetClockOutSourceSelection
 946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT
 948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT_M27
 949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetClockOutSourceSelection(void)
 952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CKOSEL));
 954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enables the DFSDM2 Delay clock
 958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR MCHDLY2EN      LL_SYSCFG_DFSDM2_EnableDelayClock
 959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_EnableDelayClock(void)
 962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_MCHDLY2EN);
ARM GAS  /tmp/ccfcZNmp.s 			page 253


 964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disables the DFSDM2 Delay clock
 968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR MCHDLY2EN      LL_SYSCFG_DFSDM2_DisableDelayClock
 969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_DisableDelayClock(void)
 972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_MCHDLY2EN);
 974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM2 DatIn0 
 977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D0SEL        LL_SYSCFG_DFSDM2_SetDataIn0Source
 978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
 980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
 981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn0Source(uint32_t Source)
 984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D0SEL, Source);
 986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM2 DatIn0.
 989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D0SEL       LL_SYSCFG_DFSDM2_GetDataIn0Source
 990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
 992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
 993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn0Source(void)
 996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D0SEL));
 998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM2 DatIn2 
1002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D2SEL        LL_SYSCFG_DFSDM2_SetDataIn2Source
1003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
1005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
1006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn2Source(uint32_t Source)
1009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D2SEL, Source);
1011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM2 DatIn2.
1014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D2SEL       LL_SYSCFG_DFSDM2_GetDataIn2Source
1015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
1017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
1018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn2Source(void)
ARM GAS  /tmp/ccfcZNmp.s 			page 254


1021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D2SEL));
1023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM2 DatIn4 
1027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D4SEL        LL_SYSCFG_DFSDM2_SetDataIn4Source
1028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_PAD
1030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_DM
1031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn4Source(uint32_t Source)
1034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D4SEL, Source);
1036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM2 DatIn4.
1039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D4SEL       LL_SYSCFG_DFSDM2_GetDataIn4Source
1040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_PAD
1042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_DM
1043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn4Source(void)
1046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D4SEL));
1048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM2 DatIn6 
1052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D6SEL        LL_SYSCFG_DFSDM2_SetDataIn6Source
1053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_PAD
1055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_DM
1056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn6Source(uint32_t Source)
1059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D6SEL, Source);
1061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM2 DatIn6.
1064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D6SEL       LL_SYSCFG_DFSDM2_GetDataIn6Source
1065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_PAD
1067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_DM
1068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn6Source(void)
1071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D6SEL));
1073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM3 OC4 
1077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL        LL_SYSCFG_DFSDM2_SetTIM3OC4BitStreamDistribution
ARM GAS  /tmp/ccfcZNmp.s 			page 255


1078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN0
1080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN4
1081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC4BitStreamDistribution(uint32_t Source)
1084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK04SEL, Source);
1086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM3 OC4 
1089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL       LL_SYSCFG_DFSDM2_GetTIM3OC4BitStreamDistribution
1090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN0
1092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN4
1093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC4BitStreamDistribution(void)
1096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK04SEL));
1098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM3 OC3 
1102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK15SEL        LL_SYSCFG_DFSDM2_SetTIM3OC3BitStreamDistribution
1103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN1
1105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN5
1106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC3BitStreamDistribution(uint32_t Source)
1109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK15SEL, Source);
1111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM3 OC4 
1114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL       LL_SYSCFG_DFSDM2_GetTIM3OC3BitStreamDistribution
1115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN1
1117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN5
1118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC3BitStreamDistribution(void)
1121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK15SEL));
1123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM3 OC2 
1127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK26SEL        LL_SYSCFG_DFSDM2_SetTIM3OC2BitStreamDistribution
1128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN2
1130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN6
1131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC2BitStreamDistribution(uint32_t Source)
1134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
ARM GAS  /tmp/ccfcZNmp.s 			page 256


1135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK26SEL, Source);
1136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM3 OC2 
1139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL       LL_SYSCFG_DFSDM2_GetTIM3OC2BitStreamDistribution
1140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN2
1142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN6
1143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC2BitStreamDistribution(void)
1146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK26SEL));
1148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM3 OC1 
1152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK37SEL        LL_SYSCFG_DFSDM2_SetTIM3OC1BitStreamDistribution
1153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN3
1155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN7
1156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC1BitStreamDistribution(uint32_t Source)
1159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK37SEL, Source);
1161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM3 OC1 
1164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK37SEL       LL_SYSCFG_DFSDM2_GetTIM3OC1BitStreamDistribution
1165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN3
1167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN7
1168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC1BitStreamDistribution(void)
1171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK37SEL));
1173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the DFSDM2 Clock In 
1177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CFG        LL_SYSCFG_DFSDM2_SetClockInSourceSelection
1178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ClockSource This parameter can be one of the following values:
1179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_PAD
1180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_DM
1181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetClockInSourceSelection(uint32_t ClockSource)
1184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CFG, ClockSource);
1186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  GET the DFSDM2 Clock In
1189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CFG       LL_SYSCFG_DFSDM2_GetClockInSourceSelection
1190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_PAD
ARM GAS  /tmp/ccfcZNmp.s 			page 257


1192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_DM
1193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetClockInSourceSelection(void)
1196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CFG));
1198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the DFSDM2 Clock Out 
1202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CKOSEL        LL_SYSCFG_DFSDM2_SetClockOutSourceSelection
1203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ClockSource This parameter can be one of the following values:
1204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT
1205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT_M27
1206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetClockOutSourceSelection(uint32_t ClockSource)
1209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CKOSEL, ClockSource);
1211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  GET the DFSDM2 Clock Out
1214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CKOSEL       LL_SYSCFG_DFSDM2_GetClockOutSourceSelection
1215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT
1217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT_M27
1218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetClockOutSourceSelection(void)
1221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CKOSEL));
1223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_MCHDLYCR_BSCKSEL */
1226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
1228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
1233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Return the device identifier
1237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F405/407xx and STM32F415/417xx devices, the device ID is 0x413
1238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F42xxx and STM32F43xxx devices, the device ID is 0x419
1239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F401xx devices, the device ID is 0x423
1240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F401xx devices, the device ID is 0x433
1241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F411xx devices, the device ID is 0x431
1242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F410xx devices, the device ID is 0x458
1243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F412xx devices, the device ID is 0x441
1244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F413xx and STM32423xx devices, the device ID is 0x463
1245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F446xx devices, the device ID is 0x421
1246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F469xx and STM32F479xx devices, the device ID is 0x434
1247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
ARM GAS  /tmp/ccfcZNmp.s 			page 258


1249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Return the device revision identifier
1257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note This field indicates the revision of the device.
1258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevA -> 0x1000, Cat 2 revZ -> 0x1001, rev1 -> 0x1003, rev2 ->0
1259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevA -> 0x1000, Cat 2 revY -> 0x1003, rev1 -> 0x1007, rev3 ->0
1260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevZ -> 0x1000, Cat 2 revA -> 0x1001 for STM32F401xB/C devices
1261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevA -> 0x1000, Cat 2 revZ -> 0x1001 for STM32F401xD/E devices
1262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevA -> 0x1000 for STM32F411xx,STM32F413/423xx,STM32F469/423xx
1263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevZ -> 0x1001, Cat 2 revB -> 0x2000, revC -> 0x3000 for STM32
1264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
1274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
ARM GAS  /tmp/ccfcZNmp.s 			page 259


1306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
1324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
1328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Set Trace pin assignment control
1334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
1335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
1336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
1337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
1345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
1347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get Trace pin assignment control
1351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
1352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
1353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
1361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
ARM GAS  /tmp/ccfcZNmp.s 			page 260


1363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
1367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_LPTIM_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C4_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN1_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph
1387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*)
1389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP 
1392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
1393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM_STOP (*)
1398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
1403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C4_STOP (*)
1405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN1_STOP (*)
1406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
1407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN3_STOP (*)
1408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         
1409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices.
1410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZ, Periphs);
1415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
1419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
ARM GAS  /tmp/ccfcZNmp.s 			page 261


1420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_LPTIM_STOP         LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C4_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN1_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*)
1441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP 
1444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
1445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM_STOP (*)
1450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
1455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C4_STOP (*)
1457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN1_STOP (*)
1458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
1459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN3_STOP (*)
1460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         
1461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices.
1462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
1467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
1471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM9_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM10_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM11_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph
1476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  /tmp/ccfcZNmp.s 			page 262


1477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP (*)
1480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP (*)
1481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP (*)
1482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
1483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices.
1484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
1489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
1493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM9_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM10_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM11_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP (*)
1502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP (*)
1503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP (*)
1504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
1505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices.
1506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
1511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
1514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
1518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Set FLASH Latency
1522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_4
1529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_5
1530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_6
1531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_7
1532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_8
1533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_9
ARM GAS  /tmp/ccfcZNmp.s 			page 263


1534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_10
1535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_11
1536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_12
1537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_13
1538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_14
1539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_15
1540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 3239              		.loc 4 1544 0
 3240 0002 324A     		ldr	r2, .L148
 3241 0004 1368     		ldr	r3, [r2]
 3242 0006 23F00703 		bic	r3, r3, #7
 3243 000a 43F00303 		orr	r3, r3, #3
 3244 000e 1360     		str	r3, [r2]
 3245              	.L141:
 3246              	.LBE537:
 3247              	.LBE536:
 3248              	.LBB538:
 3249              	.LBB539:
1545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get FLASH Latency
1549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_4
1556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_5
1557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_6
1558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_7
1559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_8
1560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_9
1561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_10
1562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_11
1563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_12
1564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_13
1565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_14
1566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_15
1567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
1569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 3250              		.loc 4 1570 0 discriminator 1
 3251 0010 2E4B     		ldr	r3, .L148
 3252 0012 1B68     		ldr	r3, [r3]
 3253 0014 03F00703 		and	r3, r3, #7
 3254              	.LBE539:
 3255              	.LBE538:
 569:Core/Src/main.c ****   {
 3256              		.loc 1 569 0 discriminator 1
 3257 0018 032B     		cmp	r3, #3
ARM GAS  /tmp/ccfcZNmp.s 			page 264


 3258 001a F9D1     		bne	.L141
 3259              	.LVL354:
 3260              	.LBB540:
 3261              	.LBB541:
 3262              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h"
   1:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @file    stm32f4xx_ll_pwr.h
   4:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   ******************************************************************************
   7:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @attention
   8:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *
   9:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *
  12:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *
  17:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   ******************************************************************************
  18:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  19:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  20:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #ifndef __STM32F4xx_LL_PWR_H
  22:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define __STM32F4xx_LL_PWR_H
  23:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  24:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #ifdef __cplusplus
  25:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** extern "C" {
  26:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif
  27:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  28:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #include "stm32f4xx.h"
  30:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  31:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @addtogroup STM32F4xx_LL_Driver
  32:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  33:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  34:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  35:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR)
  36:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  37:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  38:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  39:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  40:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  41:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  45:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  46:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  47:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  48:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  49:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  50:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  51:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  52:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
ARM GAS  /tmp/ccfcZNmp.s 			page 265


  53:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  54:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  55:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CR_CSBF                     PWR_CR_CSBF            /*!< Clear standby flag */
  56:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CR_CWUF                     PWR_CR_CWUF            /*!< Clear wakeup flag */
  57:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
  58:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
  59:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  60:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  61:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  62:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  63:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  64:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  65:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_WUF                     PWR_CSR_WUF            /*!< Wakeup flag */
  66:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_SBF                     PWR_CSR_SBF            /*!< Standby flag */
  67:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_PVDO                    PWR_CSR_PVDO           /*!< Power voltage detector outpu
  68:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_VOS                     PWR_CSR_VOSRDY            /*!< Voltage scaling select fl
  69:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP)
  70:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP1                   PWR_CSR_EWUP           /*!< Enable WKUP pin */
  71:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #elif defined(PWR_CSR_EWUP1)
  72:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP1                   PWR_CSR_EWUP1          /*!< Enable WKUP pin 1 */
  73:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP */
  74:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP2)
  75:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP2                   PWR_CSR_EWUP2          /*!< Enable WKUP pin 2 */
  76:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP2 */
  77:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
  78:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP3                   PWR_CSR_EWUP3          /*!< Enable WKUP pin 3 */
  79:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
  80:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
  81:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
  82:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  83:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  84:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE Regulator Voltage
  85:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  86:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  87:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_VOS_0)
  88:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE3         (PWR_CR_VOS_0)
  89:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR_VOS_1)
  90:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR_VOS_0 | PWR_CR_VOS_1) /* The SCALE1 is not avail
  91:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #else
  92:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR_VOS)
  93:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         0x00000000U
  94:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_VOS_0 */
  95:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
  96:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
  97:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  98:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  99:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR Mode Power
 100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_MAINREGU             0x00000000U                    /*!< Enter Stop mode w
 103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_LPREGU               (PWR_CR_LPDS)                  /*!< Enter Stop mode (
 104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_MRUDS) && defined(PWR_CR_LPUDS) && defined(PWR_CR_FPDS)
 105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_MAINREGU_UNDERDRIVE  (PWR_CR_MRUDS | PWR_CR_FPDS)                 /*!< Ent
 106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_LPREGU_UNDERDRIVE    (PWR_CR_LPDS | PWR_CR_LPUDS | PWR_CR_FPDS)   /*!< Ent
 107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_MRUDS && PWR_CR_LPUDS && PWR_CR_FPDS */
 108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_MRLVDS) && defined(PWR_CR_LPLVDS) && defined(PWR_CR_FPDS)
 109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_MAINREGU_DEEPSLEEP  (PWR_CR_MRLVDS | PWR_CR_FPDS)                 /*!< Ent
ARM GAS  /tmp/ccfcZNmp.s 			page 266


 110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_LPREGU_DEEPSLEEP    (PWR_CR_LPDS | PWR_CR_LPLVDS | PWR_CR_FPDS)   /*!< Ent
 111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_MRLVDS && PWR_CR_LPLVDS && PWR_CR_FPDS */
 112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                   (PWR_CR_PDDS)                  /*!< Enter Standby mod
 113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_DS_MODE  Regulator Mode In Deep Sleep Mode
 118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****  * @{
 119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****  */
 120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_MAIN        0x00000000U           /*!< Voltage Regulator in main mode du
 121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_LOW_POWER   (PWR_CR_LPDS)         /*!< Voltage Regulator in low-power mo
 122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL Power Voltage Detector Level
 127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR_PLS_LEV0)      /*!< Voltage threshold detected b
 130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR_PLS_LEV1)      /*!< Voltage threshold detected b
 131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR_PLS_LEV2)      /*!< Voltage threshold detected b
 132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR_PLS_LEV3)      /*!< Voltage threshold detected b
 133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR_PLS_LEV4)      /*!< Voltage threshold detected b
 134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR_PLS_LEV5)      /*!< Voltage threshold detected b
 135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR_PLS_LEV6)      /*!< Voltage threshold detected b
 136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR_PLS_LEV7)      /*!< Voltage threshold detected b
 137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP_PIN  Wakeup Pins
 141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP)
 144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CSR_EWUP)         /*!< WKUP pin : PA0 */
 145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP */
 146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP1)
 147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CSR_EWUP1)        /*!< WKUP pin 1 : PA0 */
 148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP1 */
 149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP2)
 150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CSR_EWUP2)        /*!< WKUP pin 2 : PC0 or PC13 acc
 151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP2 */
 152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
 153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CSR_EWUP3)        /*!< WKUP pin 3 : PC1 */
 154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
 155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
ARM GAS  /tmp/ccfcZNmp.s 			page 267


 167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common write and read registers Macros
 170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval Register value
 185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_FISSR)
 204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable FLASH interface STOP while system Run is ON
 206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FISSR       LL_PWR_EnableFLASHInterfaceSTOP
 207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @note  This mode is enabled only with STOP low power mode.
 208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableFLASHInterfaceSTOP(void)
 211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_FISSR);
 213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable FLASH Interface STOP while system Run is ON
 217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FISSR       LL_PWR_DisableFLASHInterfaceSTOP
 218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableFLASHInterfaceSTOP(void)
 221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_FISSR);
 223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
ARM GAS  /tmp/ccfcZNmp.s 			page 268


 224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if FLASH Interface STOP while system Run feature is enabled
 227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FISSR       LL_PWR_IsEnabledFLASHInterfaceSTOP
 228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledFLASHInterfaceSTOP(void)
 231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_FISSR) == (PWR_CR_FISSR));
 233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_FISSR */
 235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_FMSSR)
 237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable FLASH Memory STOP while system Run is ON
 239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FMSSR       LL_PWR_EnableFLASHMemorySTOP
 240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @note  This mode is enabled only with STOP low power mode.
 241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableFLASHMemorySTOP(void)
 244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_FMSSR);
 246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable FLASH Memory STOP while system Run is ON
 250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FMSSR       LL_PWR_DisableFLASHMemorySTOP
 251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableFLASHMemorySTOP(void)
 254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_FMSSR);
 256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if FLASH Memory STOP while system Run feature is enabled
 260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FMSSR       LL_PWR_IsEnabledFLASHMemorySTOP
 261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledFLASHMemorySTOP(void)
 264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_FMSSR) == (PWR_CR_FMSSR));
 266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_FMSSR */
 268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_UDEN)
 269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Under Drive Mode
 271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    UDEN       LL_PWR_EnableUnderDriveMode
 272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @note  This mode is enabled only with STOP low power mode.
 273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        In this mode, the 1.2V domain is preserved in reduced leakage mode. This 
 274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        mode is only available when the main Regulator or the low power Regulator 
 275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        is in low voltage mode.      
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @note  If the Under-drive mode was enabled, it is automatically disabled after 
 277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        exiting Stop mode. 
 278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        When the voltage Regulator operates in Under-drive mode, an additional  
 279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        startup delay is induced when waking up from Stop mode.
 280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
ARM GAS  /tmp/ccfcZNmp.s 			page 269


 281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableUnderDriveMode(void)
 283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_UDEN);
 285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Under Drive Mode
 289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    UDEN       LL_PWR_DisableUnderDriveMode
 290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableUnderDriveMode(void)
 293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_UDEN);
 295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Under Drive Mode is enabled
 299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    UDEN       LL_PWR_IsEnabledUnderDriveMode
 300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledUnderDriveMode(void)
 303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_UDEN) == (PWR_CR_UDEN));
 305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_UDEN */
 307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_ODSWEN)
 309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Over drive switching
 311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODSWEN       LL_PWR_EnableOverDriveSwitching
 312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableOverDriveSwitching(void)
 315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_ODSWEN);
 317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Over drive switching
 321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODSWEN       LL_PWR_DisableOverDriveSwitching
 322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableOverDriveSwitching(void)
 325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_ODSWEN);
 327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Over drive switching is enabled
 331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODSWEN       LL_PWR_IsEnabledOverDriveSwitching
 332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveSwitching(void)
 335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_ODSWEN) == (PWR_CR_ODSWEN));
 337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
ARM GAS  /tmp/ccfcZNmp.s 			page 270


 338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_ODSWEN */
 339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_ODEN)
 340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Over drive Mode
 342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODEN       LL_PWR_EnableOverDriveMode
 343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
 346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_ODEN);
 348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Over drive Mode
 352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
 353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
 356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Over drive switching is enabled
 362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODEN       LL_PWR_IsEnabledOverDriveMode
 363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveMode(void)
 366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_ODEN) == (PWR_CR_ODEN));
 368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_ODEN */
 370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_MRUDS)
 371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Main Regulator in deepsleep under-drive Mode
 373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRUDS       LL_PWR_EnableMainRegulatorDeepSleepUDMode
 374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableMainRegulatorDeepSleepUDMode(void)
 377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_MRUDS);
 379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Main Regulator in deepsleep under-drive Mode
 383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRUDS       LL_PWR_DisableMainRegulatorDeepSleepUDMode
 384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableMainRegulatorDeepSleepUDMode(void)
 387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_MRUDS);
 389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Main Regulator in deepsleep under-drive Mode is enabled
 393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRUDS       LL_PWR_IsEnabledMainRegulatorDeepSleepUDMode
 394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/ccfcZNmp.s 			page 271


 395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorDeepSleepUDMode(void)
 397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_MRUDS) == (PWR_CR_MRUDS));
 399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_MRUDS */
 401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_LPUDS)
 403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Low Power Regulator in deepsleep under-drive Mode
 405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPUDS       LL_PWR_EnableLowPowerRegulatorDeepSleepUDMode
 406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRegulatorDeepSleepUDMode(void)
 409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPUDS);
 411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Low Power Regulator in deepsleep under-drive Mode
 415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPUDS       LL_PWR_DisableLowPowerRegulatorDeepSleepUDMode
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRegulatorDeepSleepUDMode(void)
 419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPUDS);
 421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Low Power Regulator in deepsleep under-drive Mode is enabled
 425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPUDS       LL_PWR_IsEnabledLowPowerRegulatorDeepSleepUDMode
 426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRegulatorDeepSleepUDMode(void)
 429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_LPUDS) == (PWR_CR_LPUDS));
 431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_LPUDS */
 433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_MRLVDS)
 435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Main Regulator low voltage Mode
 437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRLVDS       LL_PWR_EnableMainRegulatorLowVoltageMode
 438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableMainRegulatorLowVoltageMode(void)
 441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_MRLVDS);
 443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Main Regulator low voltage Mode
 447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRLVDS       LL_PWR_DisableMainRegulatorLowVoltageMode
 448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableMainRegulatorLowVoltageMode(void)
 451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
ARM GAS  /tmp/ccfcZNmp.s 			page 272


 452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_MRLVDS);
 453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Main Regulator low voltage Mode is enabled
 457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRLVDS       LL_PWR_IsEnabledMainRegulatorLowVoltageMode
 458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorLowVoltageMode(void)
 461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_MRLVDS) == (PWR_CR_MRLVDS));
 463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_MRLVDS */
 465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_LPLVDS)
 467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Low Power Regulator low voltage Mode
 469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPLVDS       LL_PWR_EnableLowPowerRegulatorLowVoltageMode
 470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRegulatorLowVoltageMode(void)
 473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPLVDS);
 475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Low Power Regulator low voltage Mode
 479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPLVDS       LL_PWR_DisableLowPowerRegulatorLowVoltageMode
 480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRegulatorLowVoltageMode(void)
 483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPLVDS);
 485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Low Power Regulator low voltage Mode is enabled
 489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPLVDS       LL_PWR_IsEnabledLowPowerRegulatorLowVoltageMode
 490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRegulatorLowVoltageMode(void)
 493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_LPLVDS) == (PWR_CR_LPLVDS));
 495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_LPLVDS */
 497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Set the main internal Regulator output voltage
 499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    VOS       LL_PWR_SetRegulVoltageScaling
 500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 (*)
 502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
 504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
 505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
ARM GAS  /tmp/ccfcZNmp.s 			page 273


 509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 3263              		.loc 9 509 0
 3264 001c 2C4A     		ldr	r2, .L148+4
 3265 001e 1368     		ldr	r3, [r2]
 3266 0020 43F44043 		orr	r3, r3, #49152
 3267 0024 1360     		str	r3, [r2]
 3268              	.LVL355:
 3269              	.LBE541:
 3270              	.LBE540:
 3271              	.LBB542:
 3272              	.LBB543:
 3273              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h"
   1:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @file    stm32f4xx_ll_rcc.h
   4:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @attention
   8:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
   9:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
  12:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
  17:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   ******************************************************************************
  18:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  19:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  20:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #ifndef __STM32F4xx_LL_RCC_H
  22:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __STM32F4xx_LL_RCC_H
  23:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  24:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #ifdef __cplusplus
  25:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** extern "C" {
  26:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif
  27:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  28:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #include "stm32f4xx.h"
  30:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  31:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @addtogroup STM32F4xx_LL_Driver
  32:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
  33:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  34:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  35:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC)
  36:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  37:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  38:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
  39:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  40:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  41:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  44:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
  45:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccfcZNmp.s 			page 274


  46:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  47:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLSAIDIVR)
  48:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** static const uint8_t aRCC_PLLSAIDIVRPrescTable[4] = {2, 4, 8, 16};
  49:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLSAIDIVR */
  50:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  51:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
  52:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
  53:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  54:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  55:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  56:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  57:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  58:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
  59:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  60:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
  61:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
  62:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  63:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  64:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  65:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  66:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  67:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
  68:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  69:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  70:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  71:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
  72:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  73:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  74:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
  75:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  76:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  77:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** typedef struct
  78:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
  79:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  80:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  81:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  82:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  83:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  84:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  85:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
  86:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
  87:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  88:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  89:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
  90:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
  91:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  92:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  93:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  94:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  95:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  96:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
  97:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
  98:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
  99:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to 
 102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *           HW set-up.
ARM GAS  /tmp/ccfcZNmp.s 			page 275


 103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define HSE_VALUE    25000000U  /*!< Value of the HSE oscillator in Hz */
 107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* HSE_VALUE */
 108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* HSI_VALUE */
 112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* LSE_VALUE */
 116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* LSI_VALUE */
 120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    12288000U /*!< Value of the I2S_CKIN external oscillator in Hz */
 123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
 138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLI2SRDYC             RCC_CIR_PLLI2SRDYC  /*!< PLLI2S Ready Interrupt Clear */
 139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
 140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLSAIRDYC             RCC_CIR_PLLSAIRDYC  /*!< PLLSAI Ready Interrupt Clear */
 142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        /*!< Clock Security System Interrupt 
 144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     /*!< LSE Ready Interrupt flag */
 154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     /*!< HSE Ready Interrupt flag */
 156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
 158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLI2SRDYF             RCC_CIR_PLLI2SRDYF  /*!< PLLI2S Ready Interrupt flag */
 159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
ARM GAS  /tmp/ccfcZNmp.s 			page 276


 160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLSAIRDYF             RCC_CIR_PLLSAIRDYF  /*!< PLLSAI Ready Interrupt flag */
 162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF        /*!< Clock Security System Interrupt 
 164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   /*!< Low-Power reset flag */
 165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    /*!< PIN reset flag */
 166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                 RCC_CSR_PORRSTF    /*!< POR/PDR reset flag */
 167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    /*!< Software Reset flag */
 168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag 
 169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
 170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CSR_BORRSTF)
 171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    /*!< BOR reset flag */
 172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CSR_BORRSTF */
 173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
 182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      /*!< LSE Ready Interrupt Enable */
 183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
 184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      /*!< HSE Ready Interrupt Enable */
 185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
 186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
 187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLI2SRDYIE            RCC_CIR_PLLI2SRDYIE   /*!< PLLI2S Ready Interrupt Enable 
 188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
 189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLSAIRDYIE            RCC_CIR_PLLSAIRDYIE   /*!< PLLSAI Ready Interrupt Enable 
 191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_SW_PLLR)
 203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLLR          RCC_CFGR_SW_PLLR   /*!< PLLR selection as system clock *
 204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_SW_PLLR */
 205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLR_SYSCLK_SUPPORT)
 216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLLR   RCC_CFGR_SWS_PLLR  /*!< PLLR used as system clock */
ARM GAS  /tmp/ccfcZNmp.s 			page 277


 217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLR_SYSCLK_SUPPORT */
 218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
 244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCOxSOURCE  MCO source selection
 263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (uint32_t)(RCC_CFGR_MCO1|0x00000000U)                   
 266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              (uint32_t)(RCC_CFGR_MCO1|(RCC_CFGR_MCO1_0 >> 16U))      
 267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              (uint32_t)(RCC_CFGR_MCO1|(RCC_CFGR_MCO1_1 >> 16U))      
 268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (uint32_t)(RCC_CFGR_MCO1|((RCC_CFGR_MCO1_1|RCC_CFGR_MCO1
 269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO2)
 270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_SYSCLK           (uint32_t)(RCC_CFGR_MCO2|0x00000000U)                   
 271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_PLLI2S           (uint32_t)(RCC_CFGR_MCO2|(RCC_CFGR_MCO2_0 >> 16U))      
 272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_HSE              (uint32_t)(RCC_CFGR_MCO2|(RCC_CFGR_MCO2_1 >> 16U))      
 273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_PLLCLK           (uint32_t)(RCC_CFGR_MCO2|((RCC_CFGR_MCO2_1|RCC_CFGR_MCO2
ARM GAS  /tmp/ccfcZNmp.s 			page 278


 274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO2 */
 275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCOx_DIV  MCO prescaler
 280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  (uint32_t)(RCC_CFGR_MCO1PRE|0x00000000U)                
 283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  (uint32_t)(RCC_CFGR_MCO1PRE|(RCC_CFGR_MCO1PRE_2 >> 16U))
 284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_3                  (uint32_t)(RCC_CFGR_MCO1PRE|((RCC_CFGR_MCO1PRE_2|RCC_CFG
 285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  (uint32_t)(RCC_CFGR_MCO1PRE|((RCC_CFGR_MCO1PRE_2|RCC_CFG
 286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_5                  (uint32_t)(RCC_CFGR_MCO1PRE|(RCC_CFGR_MCO1PRE >> 16U))  
 287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO2PRE)
 288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_1                  (uint32_t)(RCC_CFGR_MCO2PRE|0x00000000U)                
 289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_2                  (uint32_t)(RCC_CFGR_MCO2PRE|(RCC_CFGR_MCO2PRE_2 >> 16U))
 290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_3                  (uint32_t)(RCC_CFGR_MCO2PRE|((RCC_CFGR_MCO2PRE_2|RCC_CFG
 291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_4                  (uint32_t)(RCC_CFGR_MCO2PRE|((RCC_CFGR_MCO2PRE_2|RCC_CFG
 292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_5                  (uint32_t)(RCC_CFGR_MCO2PRE|(RCC_CFGR_MCO2PRE >> 16U))  
 293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO2PRE */
 294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_HSEDIV  HSE prescaler for RTC clock
 299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_NOCLOCK                  0x00000000U             /*!< HSE not divided */
 302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_2                RCC_CFGR_RTCPRE_1       /*!< HSE clock divided by 2 */
 303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_3                (RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       /*!< HSE cl
 304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_4                RCC_CFGR_RTCPRE_2       /*!< HSE clock divided by 4 */
 305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_5                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       /*!< HSE cl
 306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_6                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       /*!< HSE cl
 307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_7                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)
 308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_8                RCC_CFGR_RTCPRE_3       /*!< HSE clock divided by 8 */
 309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_9                (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0)       /*!< HSE cl
 310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_10               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1)       /*!< HSE cl
 311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_11               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)
 312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_12               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2)       /*!< HSE cl
 313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_13               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)
 314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_14               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)
 315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_15               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|
 316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_16               RCC_CFGR_RTCPRE_4       /*!< HSE clock divided by 16 */
 317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_17               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_0)       /*!< HSE cl
 318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_18               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1)       /*!< HSE cl
 319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_19               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)
 320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_20               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2)       /*!< HSE cl
 321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_21               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)
 322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_22               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)
 323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_23               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|
 324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_24               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3)       /*!< HSE cl
 325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_25               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0)
 326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_26               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1)
 327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_27               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|
 328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_28               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2)
 329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_29               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|
 330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_30               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|
ARM GAS  /tmp/ccfcZNmp.s 			page 279


 331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_31               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|
 332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(FMPI2C1)
 348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FMPI2C1_CLKSOURCE  Peripheral FMPI2C clock source selection
 349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_FMPI2C1_CLKSOURCE_PCLK1        0x00000000U               /*!< PCLK1 clock used as FM
 352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_FMPI2C1_CLKSOURCE_SYSCLK       RCC_DCKCFGR2_FMPI2C1SEL_0 /*!< SYSCLK clock used as F
 353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_FMPI2C1_CLKSOURCE_HSI          RCC_DCKCFGR2_FMPI2C1SEL_1 /*!< HSI clock used as FMPI
 354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* FMPI2C1 */
 358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(LPTIM1)
 360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
 361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1       0x00000000U                 /*!< PCLK1 clock used as LP
 364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI         RCC_DCKCFGR2_LPTIM1SEL_0    /*!< LSI oscillator clock u
 365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI         RCC_DCKCFGR2_LPTIM1SEL_1    /*!< HSI oscillator clock u
 366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE         (uint32_t)(RCC_DCKCFGR2_LPTIM1SEL_1 | RCC_DCKCFGR2_LPTI
 367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* LPTIM1 */
 371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SAI1)
 373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAIx_CLKSOURCE  Peripheral SAI clock source selection
 374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1SRC)
 377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLSAI       (uint32_t)(RCC_DCKCFGR_SAI1SRC | 0x00000000U)           
 378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLI2S       (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC_0 
 379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC_1 
 380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC >>
 381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1SRC */
 382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI2SRC)
 383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLLSAI       (uint32_t)(RCC_DCKCFGR_SAI2SRC | 0x00000000U)           
 384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLLI2S       (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC_0 
 385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLL          (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC_1 
 386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLLSRC       (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC >>
 387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI2SRC */
ARM GAS  /tmp/ccfcZNmp.s 			page 280


 388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1ASRC)
 389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_SAI1A_PLLSOURCE_SUPPORT)
 390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | 0x00000000U)          
 391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_
 392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_
 393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC 
 394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
 395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PLLSAI     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | 0x00000000U)          
 396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_
 397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_
 398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_SAI1A_PLLSOURCE_SUPPORT */
 399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1ASRC */
 400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1BSRC)
 401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_SAI1B_PLLSOURCE_SUPPORT)
 402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | 0x00000000U)          
 403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_
 404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_
 405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC 
 406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
 407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PLLSAI     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | 0x00000000U)          
 408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_
 409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_
 410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_SAI1B_PLLSOURCE_SUPPORT */
 411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1BSRC */
 412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SAI1 */
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)
 418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDIOx_CLKSOURCE  Peripheral SDIO clock source selection
 419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE_PLL48CLK       0x00000000U                 /*!< PLL 48M domain clock 
 422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL)
 423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE_SYSCLK         RCC_DCKCFGR_SDIOSEL         /*!< System clock clock us
 424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
 425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE_SYSCLK         RCC_DCKCFGR2_SDIOSEL        /*!< System clock clock us
 426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL */
 427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */
 431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DSI)
 433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DSI_CLKSOURCE  Peripheral DSI clock source selection
 434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DSI_CLKSOURCE_PHY          0x00000000U                       /*!< DSI-PHY clock used
 437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DSI_CLKSOURCE_PLL          RCC_DCKCFGR_DSISEL                /*!< PLL clock used as 
 438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DSI */
 442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(CEC)
 444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC_CLKSOURCE  Peripheral CEC clock source selection
ARM GAS  /tmp/ccfcZNmp.s 			page 281


 445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_HSI_DIV488    0x00000000U                /*!< HSI oscillator clock div
 448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_LSE           RCC_DCKCFGR2_CECSEL        /*!< LSE oscillator clock use
 449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* CEC */
 453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S1_CLKSOURCE  Peripheral I2S clock source selection
 455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLLI2S     0x00000000U                /*!< I2S oscillator clock used 
 459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PIN        RCC_CFGR_I2SSRC            /*!< External pin clock used as
 460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2SSRC)
 462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2SSRC | 0x00000000U)              
 463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2SSRC | (RCC_DCKCFGR_I2SSRC_0 >> 1
 464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2SSRC | (RCC_DCKCFGR_I2SSRC_1 >> 1
 465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2SSRC */
 466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2S1SRC)
 467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_I2S1SRC | 0x00000000U)             
 468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC_0 >>
 469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC_1 >>
 470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC >> 1
 471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2S1SRC */
 472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2S2SRC)
 473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_I2S2SRC | 0x00000000U)             
 474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC_0 >>
 475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC_1 >>
 476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC >> 1
 477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2S2SRC */
 478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
 483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CK48M_CLKSOURCE  Peripheral 48Mhz domain clock source selection
 484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE_PLL         0x00000000U                /*!< PLL oscillator clock use
 488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE_PLLSAI      RCC_DCKCFGR_CK48MSEL       /*!< PLLSAI oscillator clock 
 489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
 490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR2_CK48MSEL)
 491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE_PLL         0x00000000U                /*!< PLL oscillator clock use
 492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE_PLLSAI      RCC_DCKCFGR2_CK48MSEL      /*!< PLLSAI oscillator clock 
 494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
 496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE_PLLI2S      RCC_DCKCFGR2_CK48MSEL      /*!< PLLI2S oscillator clock 
 497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
 498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR2_CK48MSEL */
 499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccfcZNmp.s 			page 282


 502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RNG)
 504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
 505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL          LL_RCC_CK48M_CLKSOURCE_PLL        /*!< PLL clock used as 
 508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLLSAI       LL_RCC_CK48M_CLKSOURCE_PLLSAI     /*!< PLLSAI clock used 
 510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
 512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLLI2S       LL_RCC_CK48M_CLKSOURCE_PLLI2S     /*!< PLLI2S clock used 
 513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
 514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RNG */
 518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB_OTG_HS)
 520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL          LL_RCC_CK48M_CLKSOURCE_PLL        /*!< PLL clock used as 
 524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLLSAI       LL_RCC_CK48M_CLKSOURCE_PLLSAI     /*!< PLLSAI clock used 
 526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
 528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLLI2S       LL_RCC_CK48M_CLKSOURCE_PLLI2S     /*!< PLLI2S clock used 
 529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
 530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB_OTG_HS */
 534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
 536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0) || defined(DFSDM2_Channel0)
 538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM1_AUDIO_CLKSOURCE  Peripheral DFSDM Audio clock source selection
 539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S1     (uint32_t)(RCC_DCKCFGR_CKDFSDM1ASEL | 0x00000000U)  
 542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S2     (uint32_t)(RCC_DCKCFGR_CKDFSDM1ASEL | (RCC_DCKCFGR_C
 543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM2_Channel0)
 544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S1     (uint32_t)(RCC_DCKCFGR_CKDFSDM2ASEL | 0x00000000U)  
 545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S2     (uint32_t)(RCC_DCKCFGR_CKDFSDM2ASEL | (RCC_DCKCFGR_C
 546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM2_Channel0 */
 547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM1_CLKSOURCE  Peripheral DFSDM clock source selection
 552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE_PCLK2          0x00000000U                /*!< PCLK2 clock used as 
 555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK         RCC_DCKCFGR_CKDFSDM1SEL    /*!< System clock used as
 556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM2_Channel0)
 557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_CLKSOURCE_PCLK2          0x00000000U                /*!< PCLK2 clock used as 
 558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_CLKSOURCE_SYSCLK         RCC_DCKCFGR_CKDFSDM1SEL    /*!< System clock used as
ARM GAS  /tmp/ccfcZNmp.s 			page 283


 559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM2_Channel0 */
 560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 || DFSDM2_Channel0 */
 564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(FMPI2C1)
 566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FMPI2C1  Peripheral FMPI2C get clock source
 567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_FMPI2C1_CLKSOURCE              RCC_DCKCFGR2_FMPI2C1SEL  /*!< FMPI2C1 Clock source se
 570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* FMPI2C1 */
 574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
 576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SPDIFRX_CLKSOURCE  Peripheral SPDIFRX clock source selection
 577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE_PLL          0x00000000U             /*!< PLL clock used as SPDIF
 580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE_PLLI2S       RCC_DCKCFGR2_SPDIFRXSEL /*!< PLLI2S clock used as SP
 581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
 585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(LPTIM1)
 587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1  Peripheral LPTIM get clock source
 588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_DCKCFGR2_LPTIM1SEL /*!< LPTIM1 Clock source selectio
 591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* LPTIM1 */
 595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SAI1)
 597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAIx  Peripheral SAI get clock source
 598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1ASRC)
 601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE            RCC_DCKCFGR_SAI1ASRC /*!< SAI1 block A Clock source sele
 602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1ASRC */
 603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1BSRC)
 604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE            RCC_DCKCFGR_SAI1BSRC /*!< SAI1 block B Clock source sele
 605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1BSRC */
 606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1SRC)
 607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_DCKCFGR_SAI1SRC  /*!< SAI1 Clock source selection */
 608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1SRC */
 609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI2SRC)
 610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE              RCC_DCKCFGR_SAI2SRC  /*!< SAI2 Clock source selection */
 611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI2SRC */
 612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SAI1 */
ARM GAS  /tmp/ccfcZNmp.s 			page 284


 616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SDIO)
 618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDIOx  Peripheral SDIO get clock source
 619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL)
 622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE            RCC_DCKCFGR_SDIOSEL   /*!< SDIO Clock source selection */
 623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #elif defined(RCC_DCKCFGR2_SDIOSEL)
 624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE            RCC_DCKCFGR2_SDIOSEL  /*!< SDIO Clock source selection */
 625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
 626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE            RCC_PLLCFGR_PLLQ      /*!< SDIO Clock source selection */
 627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif
 628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SDIO */
 632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
 634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CK48M  Peripheral CK48M get clock source
 635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
 638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE             RCC_DCKCFGR_CK48MSEL  /*!< CK48M Domain clock source sel
 639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
 640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR2_CK48MSEL)
 641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE             RCC_DCKCFGR2_CK48MSEL /*!< CK48M Domain clock source sel
 642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
 643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
 647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RNG)
 649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
 650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
 653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               LL_RCC_CK48M_CLKSOURCE /*!< RNG Clock source selection *
 654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
 655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_PLLCFGR_PLLQ       /*!< RNG Clock source selection *
 656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
 657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RNG */
 661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB_OTG_HS)
 663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
 664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
 667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               LL_RCC_CK48M_CLKSOURCE /*!< USB Clock source selection *
 668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
 669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_PLLCFGR_PLLQ       /*!< USB Clock source selection *
 670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
 671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
ARM GAS  /tmp/ccfcZNmp.s 			page 285


 673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB_OTG_HS */
 675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(CEC)
 677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC  Peripheral CEC get clock source
 678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE               RCC_DCKCFGR2_CECSEL /*!< CEC Clock source selection */
 681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* CEC */
 685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S1  Peripheral I2S get clock source
 687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE              RCC_CFGR_I2SSRC     /*!< I2S1 Clock source selection */
 691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2SSRC)
 693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE              RCC_DCKCFGR_I2SSRC  /*!< I2S1 Clock source selection */
 694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2SSRC */
 695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2S1SRC)
 696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE              RCC_DCKCFGR_I2S1SRC /*!< I2S1 Clock source selection */
 697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2S1SRC */
 698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2S2SRC)
 699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE              RCC_DCKCFGR_I2S2SRC /*!< I2S2 Clock source selection */
 700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2S2SRC */
 701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0) || defined(DFSDM2_Channel0)
 706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM_AUDIO  Peripheral DFSDM Audio get clock source
 707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_AUDIO_CLKSOURCE      RCC_DCKCFGR_CKDFSDM1ASEL /*!< DFSDM1 Audio Clock source 
 710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM2_Channel0)
 711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_AUDIO_CLKSOURCE      RCC_DCKCFGR_CKDFSDM2ASEL /*!< DFSDM2 Audio Clock source 
 712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM2_Channel0 */
 713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM  Peripheral DFSDM get clock source
 718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE            RCC_DCKCFGR_CKDFSDM1SEL /*!< DFSDM1 Clock source selecti
 721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM2_Channel0)
 722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_CLKSOURCE            RCC_DCKCFGR_CKDFSDM1SEL /*!< DFSDM2 Clock source selecti
 723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM2_Channel0 */
 724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 || DFSDM2_Channel0 */
 728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
ARM GAS  /tmp/ccfcZNmp.s 			page 286


 730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SPDIFRX  Peripheral SPDIFRX get clock source
 731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE          RCC_DCKCFGR2_SPDIFRXSEL /*!< SPDIFRX Clock source select
 734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
 738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DSI)
 740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DSI  Peripheral DSI get clock source
 741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DSI_CLKSOURCE               RCC_DCKCFGR_DSISEL /*!< DSI Clock source selection */
 744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DSI */
 748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(LTDC)
 750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LTDC  Peripheral LTDC get clock source
 751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE              RCC_DCKCFGR_PLLSAIDIVR /*!< LTDC Clock source selection 
 754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* LTDC */
 758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE           RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_TIMPRE)
 772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIM_CLKPRESCALER  Timers clocks prescalers selection
 773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_TIM_PRESCALER_TWICE          0x00000000U                  /*!< Timers clock to twice
 776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_TIM_PRESCALER_FOUR_TIMES     RCC_DCKCFGR_TIMPRE          /*!< Timers clock to four t
 777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_TIMPRE */
 781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL, PLLI2S and PLLSAI entry clock source
 783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI16 clock selected as PLL
 786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL e
ARM GAS  /tmp/ccfcZNmp.s 			page 287


 787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SSRC)
 788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SSOURCE_PIN            (RCC_PLLI2SCFGR_PLLI2SSRC | 0x80U)  /*!< I2S External pi
 789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SSRC */
 790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL, PLLI2S and PLLSAI division factor
 795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI divisio
 798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI
 799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI2S and PLLSAI divisio
 800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI
 801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI
 802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_3) /*!< PLL, PLLI2S and PLLSAI divisio
 804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_9                  (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI
 805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI
 806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI
 808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_4) /*!< PLL, PLLI2S and PLLSAI divisio
 812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_17                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI
 813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_18                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI
 814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_19                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_20                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI
 816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_21                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_22                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_23                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_24                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3) /*!< PLL, PLLI
 820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_25                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_26                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_27                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_28                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_29                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_30                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_31                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_32                 (RCC_PLLCFGR_PLLM_5) /*!< PLL, PLLI2S and PLLSAI divisio
 828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_33                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI
 829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_34                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI
 830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_35                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_36                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI
 832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_37                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_38                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_39                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_40                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3) /*!< PLL, PLLI
 836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_41                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_42                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_43                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_44                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_45                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_46                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_47                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_48                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4) /*!< PLL, PLLI
ARM GAS  /tmp/ccfcZNmp.s 			page 288


 844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_49                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_50                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_51                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_52                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_53                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_54                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_55                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_56                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_57                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_58                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_59                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_60                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_61                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_62                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_63                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLCFGR_PLLR)
 864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL d
 868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL d
 870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL d
 872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL d
 873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLCFGR_PLLR */
 877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLDIVR)
 879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLDIVR  PLLDIVR division factor (PLLDIVR)
 880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_1           (RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for 
 883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_2           (RCC_DCKCFGR_PLLDIVR_1)        /*!< PLL division factor for 
 884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_3           (RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        /*!< 
 885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_4           (RCC_DCKCFGR_PLLDIVR_2)        /*!< PLL division factor for 
 886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_5           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_0)        /*!< 
 887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_6           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1)        /*!< 
 888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_7           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR
 889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_8           (RCC_DCKCFGR_PLLDIVR_3)        /*!< PLL division factor for 
 890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_9           (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_0)        /*!< 
 891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_10          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1)        /*!< 
 892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_11          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR
 893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_12          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2)        /*!< 
 894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_13          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_14          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_15          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_16          (RCC_DCKCFGR_PLLDIVR_4)             /*!< PLL division factor
 898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_17          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_0)        /*!< 
 899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_18          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_1)        /*!< 
 900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_19          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR
ARM GAS  /tmp/ccfcZNmp.s 			page 289


 901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_20          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2)        /*!< 
 902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_21          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_22          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_23          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_24          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3)        /*!< 
 906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_25          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_26          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_27          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_28          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_29          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_30          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_31          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLDIVR */
 917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  0x00000000U            /*!< Main PLL division factor for
 922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  RCC_PLLCFGR_PLLP_0     /*!< Main PLL division factor for
 923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  RCC_PLLCFGR_PLLP_1     /*!< Main PLL division factor for
 924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)   /*!< Main PL
 925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  RCC_PLLCFGR_PLLQ_1                      /*!< Main PLL di
 933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  RCC_PLLCFGR_PLLQ_2                      /*!< Main PLL di
 935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_
 938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  RCC_PLLCFGR_PLLQ_3                      /*!< Main PLL di
 939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_9                  (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_10                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_11                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_
 942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_12                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2) /*!< Main PLL di
 943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_13                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_
 944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_14                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_
 945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_15                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_
 946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_SPRE_SEL  PLL Spread Spectrum Selection
 951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SPREAD_SELECT_CENTER        0x00000000U                   /*!< PLL center spread spe
 954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SPREAD_SELECT_DOWN          RCC_SSCGR_SPREADSEL           /*!< PLL down spread spect
 955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
 956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
 957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccfcZNmp.s 			page 290


 958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
 959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
 960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SM  PLLI2SM division factor (PLLI2SM)
 961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
 962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
 963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SM)
 964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_2             (RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for
 965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_3             (RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!<
 966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_4             (RCC_PLLI2SCFGR_PLLI2SM_2) /*!< PLLI2S division factor for
 967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_5             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!<
 968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_6             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!<
 969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_7             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC
 970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_8             (RCC_PLLI2SCFGR_PLLI2SM_3) /*!< PLLI2S division factor for
 971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_9             (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!<
 972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_10            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!<
 973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_11            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC
 974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_12            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!<
 975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_13            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
 976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_14            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
 977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_15            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
 978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_16            (RCC_PLLI2SCFGR_PLLI2SM_4) /*!< PLLI2S division factor for
 979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_17            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!<
 980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_18            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!<
 981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_19            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC
 982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_20            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!<
 983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_21            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
 984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_22            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
 985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_23            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
 986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_24            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3) /*!<
 987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_25            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
 988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_26            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
 989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_27            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
 990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_28            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
 991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_29            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
 992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_30            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
 993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_31            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
 994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_32            (RCC_PLLI2SCFGR_PLLI2SM_5) /*!< PLLI2S division factor for
 995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_33            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!<
 996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_34            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!<
 997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_35            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC
 998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_36            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!<
 999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_37            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
1000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_38            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
1001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_39            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
1002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_40            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3) /*!<
1003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_41            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_42            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_43            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_44            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_45            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_46            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_47            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_48            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4) /*!<
1011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_49            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_50            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_51            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_52            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
ARM GAS  /tmp/ccfcZNmp.s 			page 291


1015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_53            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_54            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_55            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_56            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_57            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_58            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_59            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_60            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_61            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_62            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_63            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
1027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_2              LL_RCC_PLLM_DIV_2      /*!< PLLI2S division factor for PL
1028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_3              LL_RCC_PLLM_DIV_3      /*!< PLLI2S division factor for PL
1029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_4              LL_RCC_PLLM_DIV_4      /*!< PLLI2S division factor for PL
1030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_5              LL_RCC_PLLM_DIV_5      /*!< PLLI2S division factor for PL
1031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_6              LL_RCC_PLLM_DIV_6      /*!< PLLI2S division factor for PL
1032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_7              LL_RCC_PLLM_DIV_7      /*!< PLLI2S division factor for PL
1033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_8              LL_RCC_PLLM_DIV_8      /*!< PLLI2S division factor for PL
1034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_9              LL_RCC_PLLM_DIV_9      /*!< PLLI2S division factor for PL
1035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_10             LL_RCC_PLLM_DIV_10     /*!< PLLI2S division factor for PL
1036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_11             LL_RCC_PLLM_DIV_11     /*!< PLLI2S division factor for PL
1037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_12             LL_RCC_PLLM_DIV_12     /*!< PLLI2S division factor for PL
1038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_13             LL_RCC_PLLM_DIV_13     /*!< PLLI2S division factor for PL
1039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_14             LL_RCC_PLLM_DIV_14     /*!< PLLI2S division factor for PL
1040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_15             LL_RCC_PLLM_DIV_15     /*!< PLLI2S division factor for PL
1041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_16             LL_RCC_PLLM_DIV_16     /*!< PLLI2S division factor for PL
1042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_17             LL_RCC_PLLM_DIV_17     /*!< PLLI2S division factor for PL
1043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_18             LL_RCC_PLLM_DIV_18     /*!< PLLI2S division factor for PL
1044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_19             LL_RCC_PLLM_DIV_19     /*!< PLLI2S division factor for PL
1045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_20             LL_RCC_PLLM_DIV_20     /*!< PLLI2S division factor for PL
1046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_21             LL_RCC_PLLM_DIV_21     /*!< PLLI2S division factor for PL
1047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_22             LL_RCC_PLLM_DIV_22     /*!< PLLI2S division factor for PL
1048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_23             LL_RCC_PLLM_DIV_23     /*!< PLLI2S division factor for PL
1049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_24             LL_RCC_PLLM_DIV_24     /*!< PLLI2S division factor for PL
1050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_25             LL_RCC_PLLM_DIV_25     /*!< PLLI2S division factor for PL
1051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_26             LL_RCC_PLLM_DIV_26     /*!< PLLI2S division factor for PL
1052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_27             LL_RCC_PLLM_DIV_27     /*!< PLLI2S division factor for PL
1053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_28             LL_RCC_PLLM_DIV_28     /*!< PLLI2S division factor for PL
1054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_29             LL_RCC_PLLM_DIV_29     /*!< PLLI2S division factor for PL
1055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_30             LL_RCC_PLLM_DIV_30     /*!< PLLI2S division factor for PL
1056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_31             LL_RCC_PLLM_DIV_31     /*!< PLLI2S division factor for PL
1057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_32             LL_RCC_PLLM_DIV_32     /*!< PLLI2S division factor for PL
1058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_33             LL_RCC_PLLM_DIV_33     /*!< PLLI2S division factor for PL
1059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_34             LL_RCC_PLLM_DIV_34     /*!< PLLI2S division factor for PL
1060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_35             LL_RCC_PLLM_DIV_35     /*!< PLLI2S division factor for PL
1061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_36             LL_RCC_PLLM_DIV_36     /*!< PLLI2S division factor for PL
1062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_37             LL_RCC_PLLM_DIV_37     /*!< PLLI2S division factor for PL
1063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_38             LL_RCC_PLLM_DIV_38     /*!< PLLI2S division factor for PL
1064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_39             LL_RCC_PLLM_DIV_39     /*!< PLLI2S division factor for PL
1065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_40             LL_RCC_PLLM_DIV_40     /*!< PLLI2S division factor for PL
1066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_41             LL_RCC_PLLM_DIV_41     /*!< PLLI2S division factor for PL
1067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_42             LL_RCC_PLLM_DIV_42     /*!< PLLI2S division factor for PL
1068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_43             LL_RCC_PLLM_DIV_43     /*!< PLLI2S division factor for PL
1069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_44             LL_RCC_PLLM_DIV_44     /*!< PLLI2S division factor for PL
1070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_45             LL_RCC_PLLM_DIV_45     /*!< PLLI2S division factor for PL
1071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_46             LL_RCC_PLLM_DIV_46     /*!< PLLI2S division factor for PL
ARM GAS  /tmp/ccfcZNmp.s 			page 292


1072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_47             LL_RCC_PLLM_DIV_47     /*!< PLLI2S division factor for PL
1073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_48             LL_RCC_PLLM_DIV_48     /*!< PLLI2S division factor for PL
1074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_49             LL_RCC_PLLM_DIV_49     /*!< PLLI2S division factor for PL
1075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_50             LL_RCC_PLLM_DIV_50     /*!< PLLI2S division factor for PL
1076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_51             LL_RCC_PLLM_DIV_51     /*!< PLLI2S division factor for PL
1077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_52             LL_RCC_PLLM_DIV_52     /*!< PLLI2S division factor for PL
1078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_53             LL_RCC_PLLM_DIV_53     /*!< PLLI2S division factor for PL
1079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_54             LL_RCC_PLLM_DIV_54     /*!< PLLI2S division factor for PL
1080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_55             LL_RCC_PLLM_DIV_55     /*!< PLLI2S division factor for PL
1081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_56             LL_RCC_PLLM_DIV_56     /*!< PLLI2S division factor for PL
1082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_57             LL_RCC_PLLM_DIV_57     /*!< PLLI2S division factor for PL
1083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_58             LL_RCC_PLLM_DIV_58     /*!< PLLI2S division factor for PL
1084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_59             LL_RCC_PLLM_DIV_59     /*!< PLLI2S division factor for PL
1085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_60             LL_RCC_PLLM_DIV_60     /*!< PLLI2S division factor for PL
1086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_61             LL_RCC_PLLM_DIV_61     /*!< PLLI2S division factor for PL
1087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_62             LL_RCC_PLLM_DIV_62     /*!< PLLI2S division factor for PL
1088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_63             LL_RCC_PLLM_DIV_63     /*!< PLLI2S division factor for PL
1089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SM */
1090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ)
1095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SQ  PLLI2SQ division factor (PLLI2SQ)
1096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_2              RCC_PLLI2SCFGR_PLLI2SQ_1        /*!< PLLI2S division fact
1099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_3              (RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)    
1100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_4              RCC_PLLI2SCFGR_PLLI2SQ_2        /*!< PLLI2S division fact
1101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_5              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_0)    
1102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_6              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1)    
1103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_7              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RC
1104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_8              RCC_PLLI2SCFGR_PLLI2SQ_3        /*!< PLLI2S division fact
1105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_9              (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_0)    
1106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_10             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_1)    
1107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_11             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RC
1108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_12             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2)    
1109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_13             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RC
1110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_14             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RC
1111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_15             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RC
1112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ */
1116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLI2SDIVQ)
1118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SDIVQ  PLLI2SDIVQ division factor (PLLI2SDIVQ)
1119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_1           0x00000000U                        /*!< PLLI2S division f
1122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_2           RCC_DCKCFGR_PLLI2SDIVQ_0          /*!< PLLI2S division fa
1123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_3           RCC_DCKCFGR_PLLI2SDIVQ_1          /*!< PLLI2S division fa
1124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_4           (RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)    
1125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_5           RCC_DCKCFGR_PLLI2SDIVQ_2          /*!< PLLI2S division fa
1126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_6           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_0)    
1127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_7           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1)    
1128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_8           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RC
ARM GAS  /tmp/ccfcZNmp.s 			page 293


1129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_9           RCC_DCKCFGR_PLLI2SDIVQ_3          /*!< PLLI2S division fa
1130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_10          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_0)    
1131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_11          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1)    
1132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_12          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RC
1133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_13          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2)    
1134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_14          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_15          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_16          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_17          RCC_DCKCFGR_PLLI2SDIVQ_4          /*!< PLLI2S division fa
1138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_18          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_0)    
1139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_19          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_1)    
1140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_20          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RC
1141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_21          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2)    
1142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_22          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_23          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_24          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_25          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3)    
1146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_26          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_27          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_28          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_29          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_30          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_31          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_32          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVQ */
1157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLI2SDIVR)
1159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SDIVR  PLLI2SDIVR division factor (PLLI2SDIVR)
1160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_1           (RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division fa
1163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_2           (RCC_DCKCFGR_PLLI2SDIVR_1)        /*!< PLLI2S division fa
1164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_3           (RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)    
1165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_4           (RCC_DCKCFGR_PLLI2SDIVR_2)        /*!< PLLI2S division fa
1166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_5           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_0)    
1167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_6           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1)    
1168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_7           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1 | RC
1169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_8           (RCC_DCKCFGR_PLLI2SDIVR_3)        /*!< PLLI2S division fa
1170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_9           (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_0)    
1171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_10          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1)    
1172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_11          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1 | RC
1173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_12          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2)    
1174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_13          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_14          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_15          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_16          (RCC_DCKCFGR_PLLI2SDIVR_4)             /*!< PLLI2S divisi
1178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_17          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_0)    
1179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_18          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_1)    
1180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_19          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_1 | RC
1181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_20          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2)    
1182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_21          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_22          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_23          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_24          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3)    
ARM GAS  /tmp/ccfcZNmp.s 			page 294


1186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_25          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_26          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_27          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_28          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_29          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_30          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_31          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVR */
1197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SR  PLLI2SR division factor (PLLI2SR)
1199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_2              RCC_PLLI2SCFGR_PLLI2SR_1                                 
1202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_3              (RCC_PLLI2SCFGR_PLLI2SR_1 | RCC_PLLI2SCFGR_PLLI2SR_0)    
1203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_4              RCC_PLLI2SCFGR_PLLI2SR_2                                 
1204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_5              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_0)    
1205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_6              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_1)    
1206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_7              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_1 | RC
1207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SP)
1212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SP  PLLI2SP division factor (PLLI2SP)
1213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SP_DIV_2              0x00000000U            /*!< PLLI2S division factor for PL
1216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SP_DIV_4              RCC_PLLI2SCFGR_PLLI2SP_0        /*!< PLLI2S division fact
1217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SP_DIV_6              RCC_PLLI2SCFGR_PLLI2SP_1        /*!< PLLI2S division fact
1218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SP_DIV_8              (RCC_PLLI2SCFGR_PLLI2SP_1 | RCC_PLLI2SCFGR_PLLI2SP_0)    
1219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SP */
1223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
1224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
1226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIM  PLLSAIM division factor (PLLSAIM or PLLM)
1227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIM)
1230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_2             (RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for
1231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_3             (RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!<
1232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_4             (RCC_PLLSAICFGR_PLLSAIM_2) /*!< PLLSAI division factor for
1233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_5             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) /*!<
1234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_6             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) /*!<
1235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_7             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC
1236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_8             (RCC_PLLSAICFGR_PLLSAIM_3) /*!< PLLSAI division factor for
1237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_9             (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_0) /*!<
1238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_10            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1) /*!<
1239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_11            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC
1240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_12            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2) /*!<
1241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_13            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_14            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
ARM GAS  /tmp/ccfcZNmp.s 			page 295


1243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_15            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_16            (RCC_PLLSAICFGR_PLLSAIM_4) /*!< PLLSAI division factor for
1245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_17            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_0) /*!<
1246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_18            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1) /*!<
1247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_19            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC
1248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_20            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2) /*!<
1249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_21            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_22            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_23            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_24            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3) /*!<
1253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_25            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_26            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_27            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_28            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_29            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_30            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_31            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_32            (RCC_PLLSAICFGR_PLLSAIM_5) /*!< PLLSAI division factor for
1261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_33            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_0) /*!<
1262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_34            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_1) /*!<
1263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_35            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC
1264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_36            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2) /*!<
1265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_37            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_38            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_39            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_40            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3) /*!<
1269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_41            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_42            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_43            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_44            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_45            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_46            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_47            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_48            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4) /*!<
1277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_49            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_50            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_51            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_52            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_53            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_54            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_55            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_56            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_57            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_58            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_59            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_60            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_61            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_62            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_63            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
1293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_2              LL_RCC_PLLM_DIV_2      /*!< PLLSAI division factor for PL
1294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_3              LL_RCC_PLLM_DIV_3      /*!< PLLSAI division factor for PL
1295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_4              LL_RCC_PLLM_DIV_4      /*!< PLLSAI division factor for PL
1296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_5              LL_RCC_PLLM_DIV_5      /*!< PLLSAI division factor for PL
1297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_6              LL_RCC_PLLM_DIV_6      /*!< PLLSAI division factor for PL
1298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_7              LL_RCC_PLLM_DIV_7      /*!< PLLSAI division factor for PL
1299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_8              LL_RCC_PLLM_DIV_8      /*!< PLLSAI division factor for PL
ARM GAS  /tmp/ccfcZNmp.s 			page 296


1300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_9              LL_RCC_PLLM_DIV_9      /*!< PLLSAI division factor for PL
1301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_10             LL_RCC_PLLM_DIV_10     /*!< PLLSAI division factor for PL
1302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_11             LL_RCC_PLLM_DIV_11     /*!< PLLSAI division factor for PL
1303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_12             LL_RCC_PLLM_DIV_12     /*!< PLLSAI division factor for PL
1304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_13             LL_RCC_PLLM_DIV_13     /*!< PLLSAI division factor for PL
1305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_14             LL_RCC_PLLM_DIV_14     /*!< PLLSAI division factor for PL
1306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_15             LL_RCC_PLLM_DIV_15     /*!< PLLSAI division factor for PL
1307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_16             LL_RCC_PLLM_DIV_16     /*!< PLLSAI division factor for PL
1308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_17             LL_RCC_PLLM_DIV_17     /*!< PLLSAI division factor for PL
1309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_18             LL_RCC_PLLM_DIV_18     /*!< PLLSAI division factor for PL
1310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_19             LL_RCC_PLLM_DIV_19     /*!< PLLSAI division factor for PL
1311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_20             LL_RCC_PLLM_DIV_20     /*!< PLLSAI division factor for PL
1312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_21             LL_RCC_PLLM_DIV_21     /*!< PLLSAI division factor for PL
1313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_22             LL_RCC_PLLM_DIV_22     /*!< PLLSAI division factor for PL
1314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_23             LL_RCC_PLLM_DIV_23     /*!< PLLSAI division factor for PL
1315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_24             LL_RCC_PLLM_DIV_24     /*!< PLLSAI division factor for PL
1316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_25             LL_RCC_PLLM_DIV_25     /*!< PLLSAI division factor for PL
1317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_26             LL_RCC_PLLM_DIV_26     /*!< PLLSAI division factor for PL
1318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_27             LL_RCC_PLLM_DIV_27     /*!< PLLSAI division factor for PL
1319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_28             LL_RCC_PLLM_DIV_28     /*!< PLLSAI division factor for PL
1320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_29             LL_RCC_PLLM_DIV_29     /*!< PLLSAI division factor for PL
1321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_30             LL_RCC_PLLM_DIV_30     /*!< PLLSAI division factor for PL
1322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_31             LL_RCC_PLLM_DIV_31     /*!< PLLSAI division factor for PL
1323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_32             LL_RCC_PLLM_DIV_32     /*!< PLLSAI division factor for PL
1324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_33             LL_RCC_PLLM_DIV_33     /*!< PLLSAI division factor for PL
1325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_34             LL_RCC_PLLM_DIV_34     /*!< PLLSAI division factor for PL
1326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_35             LL_RCC_PLLM_DIV_35     /*!< PLLSAI division factor for PL
1327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_36             LL_RCC_PLLM_DIV_36     /*!< PLLSAI division factor for PL
1328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_37             LL_RCC_PLLM_DIV_37     /*!< PLLSAI division factor for PL
1329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_38             LL_RCC_PLLM_DIV_38     /*!< PLLSAI division factor for PL
1330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_39             LL_RCC_PLLM_DIV_39     /*!< PLLSAI division factor for PL
1331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_40             LL_RCC_PLLM_DIV_40     /*!< PLLSAI division factor for PL
1332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_41             LL_RCC_PLLM_DIV_41     /*!< PLLSAI division factor for PL
1333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_42             LL_RCC_PLLM_DIV_42     /*!< PLLSAI division factor for PL
1334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_43             LL_RCC_PLLM_DIV_43     /*!< PLLSAI division factor for PL
1335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_44             LL_RCC_PLLM_DIV_44     /*!< PLLSAI division factor for PL
1336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_45             LL_RCC_PLLM_DIV_45     /*!< PLLSAI division factor for PL
1337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_46             LL_RCC_PLLM_DIV_46     /*!< PLLSAI division factor for PL
1338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_47             LL_RCC_PLLM_DIV_47     /*!< PLLSAI division factor for PL
1339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_48             LL_RCC_PLLM_DIV_48     /*!< PLLSAI division factor for PL
1340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_49             LL_RCC_PLLM_DIV_49     /*!< PLLSAI division factor for PL
1341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_50             LL_RCC_PLLM_DIV_50     /*!< PLLSAI division factor for PL
1342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_51             LL_RCC_PLLM_DIV_51     /*!< PLLSAI division factor for PL
1343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_52             LL_RCC_PLLM_DIV_52     /*!< PLLSAI division factor for PL
1344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_53             LL_RCC_PLLM_DIV_53     /*!< PLLSAI division factor for PL
1345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_54             LL_RCC_PLLM_DIV_54     /*!< PLLSAI division factor for PL
1346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_55             LL_RCC_PLLM_DIV_55     /*!< PLLSAI division factor for PL
1347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_56             LL_RCC_PLLM_DIV_56     /*!< PLLSAI division factor for PL
1348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_57             LL_RCC_PLLM_DIV_57     /*!< PLLSAI division factor for PL
1349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_58             LL_RCC_PLLM_DIV_58     /*!< PLLSAI division factor for PL
1350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_59             LL_RCC_PLLM_DIV_59     /*!< PLLSAI division factor for PL
1351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_60             LL_RCC_PLLM_DIV_60     /*!< PLLSAI division factor for PL
1352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_61             LL_RCC_PLLM_DIV_61     /*!< PLLSAI division factor for PL
1353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_62             LL_RCC_PLLM_DIV_62     /*!< PLLSAI division factor for PL
1354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_63             LL_RCC_PLLM_DIV_63     /*!< PLLSAI division factor for PL
1355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIM */
1356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccfcZNmp.s 			page 297


1357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIQ  PLLSAIQ division factor (PLLSAIQ)
1361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_2              RCC_PLLSAICFGR_PLLSAIQ_1        /*!< PLLSAI division fact
1364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_3              (RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)    
1365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_4              RCC_PLLSAICFGR_PLLSAIQ_2        /*!< PLLSAI division fact
1366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_5              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_0)    
1367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_6              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1)    
1368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_7              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1 | RC
1369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_8              RCC_PLLSAICFGR_PLLSAIQ_3        /*!< PLLSAI division fact
1370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_9              (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_0)    
1371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_10             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_1)    
1372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_11             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_1 | RC
1373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_12             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2)    
1374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_13             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RC
1375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_14             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RC
1376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_15             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RC
1377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLSAIDIVQ)
1382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIDIVQ  PLLSAIDIVQ division factor (PLLSAIDIVQ)
1383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_1           0x00000000U               /*!< PLLSAI division factor for
1386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_2           RCC_DCKCFGR_PLLSAIDIVQ_0          /*!< PLLSAI division fa
1387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_3           RCC_DCKCFGR_PLLSAIDIVQ_1          /*!< PLLSAI division fa
1388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_4           (RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)    
1389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_5           RCC_DCKCFGR_PLLSAIDIVQ_2          /*!< PLLSAI division fa
1390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_6           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_0)    
1391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_7           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1)    
1392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_8           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RC
1393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_9           RCC_DCKCFGR_PLLSAIDIVQ_3          /*!< PLLSAI division fa
1394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_10          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_0)    
1395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_11          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1)    
1396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_12          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RC
1397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_13          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2)    
1398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_14          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_15          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_16          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_17          RCC_DCKCFGR_PLLSAIDIVQ_4         /*!< PLLSAI division fac
1402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_18          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_0)    
1403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_19          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_1)    
1404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_20          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RC
1405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_21          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2)    
1406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_22          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_23          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_24          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_25          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3)    
1410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_26          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_27          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_28          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_29          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
ARM GAS  /tmp/ccfcZNmp.s 			page 298


1414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_30          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_31          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_32          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLSAIDIVQ */
1421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIR)
1423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIR  PLLSAIR division factor (PLLSAIR)
1424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_2              RCC_PLLSAICFGR_PLLSAIR_1                                 
1427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_3              (RCC_PLLSAICFGR_PLLSAIR_1 | RCC_PLLSAICFGR_PLLSAIR_0)    
1428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_4              RCC_PLLSAICFGR_PLLSAIR_2                                 
1429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_5              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_0)    
1430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_6              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_1)    
1431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_7              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_1 | RC
1432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIR */
1436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLSAIDIVR)
1438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIDIVR  PLLSAIDIVR division factor (PLLSAIDIVR)
1439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVR_DIV_2           0x00000000U             /*!< PLLSAI division factor for P
1442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVR_DIV_4           RCC_DCKCFGR_PLLSAIDIVR_0        /*!< PLLSAI division fact
1443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVR_DIV_8           RCC_DCKCFGR_PLLSAIDIVR_1        /*!< PLLSAI division fact
1444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVR_DIV_16          (RCC_DCKCFGR_PLLSAIDIVR_1 | RCC_DCKCFGR_PLLSAIDIVR_0)    
1445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLSAIDIVR */
1449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIP)
1451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIP  PLLSAIP division factor (PLLSAIP)
1452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIP_DIV_2              0x00000000U               /*!< PLLSAI division factor for
1455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIP_DIV_4              RCC_PLLSAICFGR_PLLSAIP_0        /*!< PLLSAI division fact
1456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIP_DIV_6              RCC_PLLSAICFGR_PLLSAIP_1        /*!< PLLSAI division fact
1457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIP_DIV_8              (RCC_PLLSAICFGR_PLLSAIP_1 | RCC_PLLSAICFGR_PLLSAIP_0)    
1458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIP */
1462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
1463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
1468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
1469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/ccfcZNmp.s 			page 299


1471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
1473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Write a value in RCC register
1478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __REG__ Register to be written
1479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
1480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
1481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
1483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Read a value in RCC register
1486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __REG__ Register to be read
1487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Register value
1488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
1490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
1492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
1495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
1496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency on system domain
1500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
1502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
1526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
ARM GAS  /tmp/ccfcZNmp.s 			page 300


1528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
1530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
1531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
1534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
1555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
1556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
1557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
1560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
1561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
1562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
1563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
1564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
1565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
1566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50/192(*) and 432
1567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
1568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
1570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
1571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
1572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
1573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
1574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) / (
1577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos ) + 1U) * 2U))
1578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLR_SYSCLK_SUPPORT)
1580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLRCLK frequency on system domain
1582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLRCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
1584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
ARM GAS  /tmp/ccfcZNmp.s 			page 301


1585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
1608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
1610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
1612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
1613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
1616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
1637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
1638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
1639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
ARM GAS  /tmp/ccfcZNmp.s 			page 302


1642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
1643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
1644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
1645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
1646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
1647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
1648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50 and 432
1649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
1650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
1651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
1652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
1653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
1654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
1655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
1656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLRCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / 
1659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
1660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLR_SYSCLK_SUPPORT */
1662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on 48M domain
1665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
1667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
1691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
1693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
1695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
1696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
ARM GAS  /tmp/ccfcZNmp.s 			page 303


1699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
1720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
1721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
1722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
1725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
1726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
1727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
1728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
1729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
1730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
1731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50/192(*) and 432
1732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
1733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
1737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
1739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
1741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_9
1743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_10
1744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_11
1745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_12
1746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_13
1747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_14
1748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_15
1749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
1752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos ))
1753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DSI)
1755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccfcZNmp.s 			page 304


1756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on DSI
1757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_DSI_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
1758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
1759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
1783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
1785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
1787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
1788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
1791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
1812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
ARM GAS  /tmp/ccfcZNmp.s 			page 305


1813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
1814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
1817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
1818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
1819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
1820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
1821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
1822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
1823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50 and 432
1824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
1825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
1826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
1827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
1828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
1829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
1830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
1831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_DSI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__)
1834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
1835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DSI */
1836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLR_I2S_CLKSOURCE_SUPPORT)
1838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on I2S
1840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
1841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
1842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
1866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
1868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
ARM GAS  /tmp/ccfcZNmp.s 			page 306


1870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
1871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
1874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
1895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
1896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
1897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
1900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
1901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
1902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
1903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
1904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
1905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
1906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50 and 432
1907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
1908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
1909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
1910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
1911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
1912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
1913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
1914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__)
1917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
1918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLR_I2S_CLKSOURCE_SUPPORT */
1919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
1920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
1921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
1922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on SPDIFRX
1923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_SPDIFRX_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
1924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
1925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
ARM GAS  /tmp/ccfcZNmp.s 			page 307


1927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
1949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
1951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
1953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
1954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
1957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
1978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
1979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
1980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
1983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
ARM GAS  /tmp/ccfcZNmp.s 			page 308


1984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
1985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
1986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
1987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
1988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
1989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50 and 432
1990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
1991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
1992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
1993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
1994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
1995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
1996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
1997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
1999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SPDIFRX_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFRE
2000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
2001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
2002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLCFGR_PLLR)
2004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SAI1)
2005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on SAI
2007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
2008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR (), @ref LL_RCC_PLL_GetDIVR ());
2009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
2027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
2028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
2029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
2030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
2031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
2032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
2033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
2034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
2035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
2036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
2037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
2038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
2039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
2040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
ARM GAS  /tmp/ccfcZNmp.s 			page 309


2041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
2042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
2043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
2044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
2045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
2046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
2047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
2048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
2049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
2050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
2051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
2052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
2053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
2054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
2055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
2056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
2057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
2058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
2059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
2060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
2061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
2062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
2063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
2064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
2065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
2066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
2067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
2068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
2069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
2070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
2071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
2072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
2073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50 and 432
2074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
2075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
2077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
2079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
2081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLDIVR__ This parameter can be one of the following values:
2082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_1 (*)
2083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_2 (*)
2084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_3 (*)
2085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_4 (*)
2086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_5 (*)
2087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_6 (*)
2088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_7 (*)
2089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_8 (*)
2090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_9 (*)
2091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_10 (*)
2092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_11 (*)
2093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_12 (*)
2094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_13 (*)
2095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_14 (*)
2096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_15 (*)
2097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_16 (*)
ARM GAS  /tmp/ccfcZNmp.s 			page 310


2098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_17 (*)
2099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_18 (*)
2100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_19 (*)
2101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_20 (*)
2102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_21 (*)
2103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_22 (*)
2104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_23 (*)
2105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_24 (*)
2106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_25 (*)
2107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_26 (*)
2108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_27 (*)
2109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_28 (*)
2110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_29 (*)
2111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_30 (*)
2112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_31 (*)
2113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
2114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
2116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLDIVR)
2118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__, __PLLDIVR__) (((
2119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos )) / ((__PLLDIVR__) >> RCC_DCKCFGR_PLLDIVR_P
2120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
2121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__)
2122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
2123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLDIVR */
2124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SAI1 */
2125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLCFGR_PLLR */
2126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
2128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI frequency used for SAI domain
2130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI_GetDivider (),
2131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI_GetN (), @ref LL_RCC_PLLSAI_GetQ (), @ref LL_RCC_PLLSAI_GetDIVQ 
2132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_2
2135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_3
2136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_4
2137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_5
2138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_6
2139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_7
2140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_8
2141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_9
2142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_10
2143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_11
2144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_12
2145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_13
2146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_14
2147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_15
2148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_16
2149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_17
2150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_18
2151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_19
2152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_20
2153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_21
2154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_22
ARM GAS  /tmp/ccfcZNmp.s 			page 311


2155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_23
2156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_24
2157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_25
2158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_26
2159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_27
2160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_28
2161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_29
2162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_30
2163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_31
2164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_32
2165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_33
2166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_34
2167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_35
2168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_36
2169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_37
2170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_38
2171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_39
2172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_40
2173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_41
2174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_42
2175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_43
2176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_44
2177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_45
2178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_46
2179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_47
2180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_48
2181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_49
2182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_50
2183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_51
2184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_52
2185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_53
2186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_54
2187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_55
2188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_56
2189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_57
2190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_58
2191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_59
2192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_60
2193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_61
2194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_62
2195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_63
2196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIN__ Between 49/50(*) and 432
2197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
2198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIQ__ This parameter can be one of the following values:
2200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_2
2201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_3
2202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_4
2203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_5
2204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_6
2205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_7
2206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_8
2207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_9
2208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_10
2209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_11
2210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_12
2211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_13
ARM GAS  /tmp/ccfcZNmp.s 			page 312


2212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_14
2213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_15
2214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIDIVQ__ This parameter can be one of the following values:
2215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_1
2216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_2
2217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_3
2218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_4
2219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_5
2220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_6
2221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_7
2222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_8
2223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_9
2224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_10
2225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_11
2226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_12
2227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_13
2228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_14
2229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_15
2230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_16
2231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_17
2232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_18
2233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_19
2234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_20
2235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_21
2236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_22
2237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_23
2238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_24
2239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_25
2240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_26
2241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_27
2242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_28
2243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_29
2244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_30
2245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_31
2246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_32
2247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLSAI clock frequency (in Hz)
2248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIQ__, __PLLSAIDI
2250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    (((__PLLSAIQ__) >> RCC_PLLSAICFGR_PLLSAIQ_Pos) * (((__PLLSAIDIVQ__) >> RCC_DCKCF
2251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIP)
2253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI frequency used on 48Mhz domain
2255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI_GetDivider (),
2256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI_GetN (), @ref LL_RCC_PLLSAI_GetP ());
2257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_2
2260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_3
2261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_4
2262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_5
2263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_6
2264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_7
2265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_8
2266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_9
2267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_10
2268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_11
ARM GAS  /tmp/ccfcZNmp.s 			page 313


2269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_12
2270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_13
2271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_14
2272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_15
2273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_16
2274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_17
2275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_18
2276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_19
2277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_20
2278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_21
2279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_22
2280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_23
2281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_24
2282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_25
2283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_26
2284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_27
2285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_28
2286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_29
2287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_30
2288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_31
2289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_32
2290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_33
2291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_34
2292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_35
2293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_36
2294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_37
2295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_38
2296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_39
2297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_40
2298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_41
2299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_42
2300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_43
2301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_44
2302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_45
2303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_46
2304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_47
2305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_48
2306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_49
2307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_50
2308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_51
2309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_52
2310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_53
2311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_54
2312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_55
2313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_56
2314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_57
2315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_58
2316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_59
2317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_60
2318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_61
2319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_62
2320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_63
2321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIN__ Between 50 and 432
2322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIP__ This parameter can be one of the following values:
2323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_2
2324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_4
2325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_6
ARM GAS  /tmp/ccfcZNmp.s 			page 314


2326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_8
2327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLSAI clock frequency (in Hz)
2328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIP__) (((__INPUT
2330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((((__PLLSAIP__) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) * 2U))
2331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIP */
2332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(LTDC)
2334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI frequency used for LTDC domain
2336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI_LTDC_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI_GetDivider (),
2337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI_GetN (), @ref LL_RCC_PLLSAI_GetR (), @ref LL_RCC_PLLSAI_GetDIVR 
2338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_2
2341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_3
2342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_4
2343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_5
2344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_6
2345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_7
2346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_8
2347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_9
2348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_10
2349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_11
2350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_12
2351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_13
2352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_14
2353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_15
2354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_16
2355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_17
2356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_18
2357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_19
2358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_20
2359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_21
2360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_22
2361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_23
2362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_24
2363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_25
2364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_26
2365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_27
2366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_28
2367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_29
2368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_30
2369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_31
2370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_32
2371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_33
2372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_34
2373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_35
2374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_36
2375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_37
2376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_38
2377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_39
2378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_40
2379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_41
2380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_42
2381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_43
2382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_44
ARM GAS  /tmp/ccfcZNmp.s 			page 315


2383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_45
2384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_46
2385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_47
2386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_48
2387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_49
2388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_50
2389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_51
2390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_52
2391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_53
2392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_54
2393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_55
2394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_56
2395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_57
2396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_58
2397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_59
2398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_60
2399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_61
2400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_62
2401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_63
2402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIN__ Between 49/50(*) and 432
2403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
2404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIR__ This parameter can be one of the following values:
2406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_2
2407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_3
2408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_4
2409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_5
2410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_6
2411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_7
2412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIDIVR__ This parameter can be one of the following values:
2413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_2
2414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_4
2415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_8
2416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_16
2417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLSAI clock frequency (in Hz)
2418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI_LTDC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIR__, __PLLSAID
2420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    (((__PLLSAIR__) >> RCC_PLLSAICFGR_PLLSAIR_Pos) * (aRCC_PLLSAIDIVRPrescTable[(__P
2421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* LTDC */
2422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
2423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
2425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLI2SDIVQ) || defined(RCC_DCKCFGR_PLLI2SDIVR)
2426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLI2S frequency used for SAI domain
2428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLI2S_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
2429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetQ (), @ref LL_RCC_PLLI2S_GetDIVQ 
2430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
2433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
2434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
2435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
2436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
2437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
2438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
2439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
ARM GAS  /tmp/ccfcZNmp.s 			page 316


2440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
2441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
2442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
2443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
2444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
2445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
2446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
2447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
2448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
2449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
2450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
2451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
2452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
2453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
2454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
2455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
2456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
2457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
2458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
2459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
2460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
2461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
2462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
2463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
2464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
2465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
2466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
2467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
2468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
2469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
2470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
2471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
2472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
2473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
2474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
2475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
2476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
2477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
2478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
2479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
2480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
2481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
2482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
2483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
2484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
2485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
2486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
2487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
2488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
2489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
2490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
2491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
2492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
2493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
2494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SN__ Between 50/192(*) and 432
2495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
2496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
ARM GAS  /tmp/ccfcZNmp.s 			page 317


2497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SQ_R__ This parameter can be one of the following values:
2498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_2 (*)
2499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_3 (*)
2500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_4 (*)
2501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_5 (*)
2502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_6 (*)
2503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_7 (*)
2504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_8 (*)
2505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_9 (*)
2506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_10 (*)
2507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_11 (*)
2508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_12 (*)
2509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_13 (*)
2510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_14 (*)
2511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_15 (*)
2512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_2 (*)
2513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_3 (*)
2514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_4 (*)
2515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_5 (*)
2516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_6 (*)
2517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_7 (*)
2518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
2519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SDIVQ_R__ This parameter can be one of the following values:
2521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_1 (*)
2522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_2 (*)
2523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_3 (*)
2524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_4 (*)
2525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_5 (*)
2526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_6 (*)
2527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_7 (*)
2528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_8 (*)
2529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_9 (*)
2530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_10 (*)
2531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_11 (*)
2532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_12 (*)
2533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_13 (*)
2534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_14 (*)
2535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_15 (*)
2536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_16 (*)
2537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_17 (*)
2538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_18 (*)
2539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_19 (*)
2540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_20 (*)
2541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_21 (*)
2542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_22 (*)
2543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_23 (*)
2544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_24 (*)
2545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_25 (*)
2546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_26 (*)
2547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_27 (*)
2548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_28 (*)
2549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_29 (*)
2550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_30 (*)
2551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_31 (*)
2552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_32 (*)
2553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_1 (*)
ARM GAS  /tmp/ccfcZNmp.s 			page 318


2554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_2 (*)
2555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_3 (*)
2556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_4 (*)
2557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_5 (*)
2558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_6 (*)
2559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_7 (*)
2560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_8 (*)
2561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_9 (*)
2562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_10 (*)
2563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_11 (*)
2564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_12 (*)
2565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_13 (*)
2566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_14 (*)
2567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_15 (*)
2568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_16 (*)
2569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_17 (*)
2570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_18 (*)
2571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_19 (*)
2572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_20 (*)
2573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_21 (*)
2574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_22 (*)
2575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_23 (*)
2576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_24 (*)
2577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_25 (*)
2578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_26 (*)
2579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_27 (*)
2580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_28 (*)
2581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_29 (*)
2582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_30 (*)
2583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_31 (*)
2584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
2585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLI2S clock frequency (in Hz)
2587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLI2SDIVQ)
2589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2S_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ_R__, __PLLI2S
2590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    (((__PLLI2SQ_R__) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos) * (((__PLLI2SDIVQ_R__) >> RCC_D
2591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
2592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2S_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ_R__, __PLLI2S
2593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    (((__PLLI2SQ_R__) >> RCC_PLLI2SCFGR_PLLI2SR_Pos) * ((__PLLI2SDIVQ_R__) >> RCC_DC
2594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVQ */
2596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVQ || RCC_DCKCFGR_PLLI2SDIVR */
2597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
2599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLI2S frequency used on SPDIFRX domain
2601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLI2S_SPDIFRX_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
2602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetP ());
2603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
2606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
2607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
2608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
2609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
2610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
ARM GAS  /tmp/ccfcZNmp.s 			page 319


2611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
2612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
2613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
2614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
2615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
2616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
2617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
2618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
2619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
2620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
2621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
2622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
2623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
2624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
2625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
2626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
2627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
2628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
2629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
2630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
2631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
2632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
2633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
2634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
2635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
2636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
2637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
2638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
2639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
2640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
2641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
2642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
2643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
2644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
2645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
2646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
2647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
2648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
2649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
2650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
2651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
2652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
2653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
2654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
2655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
2656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
2657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
2658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
2659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
2660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
2661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
2662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
2663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
2664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
2665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
2666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
2667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SN__ Between 50 and 432
ARM GAS  /tmp/ccfcZNmp.s 			page 320


2668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SP__ This parameter can be one of the following values:
2669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_2
2670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_4
2671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_6
2672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_8
2673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLI2S clock frequency (in Hz)
2674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2S_SPDIFRX_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SP__) (((__I
2676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((((__PLLI2SP__) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) * 2U))
2677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
2679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLI2S frequency used for I2S domain
2682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLI2S_I2S_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
2683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetR ());
2684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
2687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
2688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
2689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
2690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
2691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
2692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
2693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
2694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
2695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
2696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
2697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
2698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
2699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
2700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
2701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
2702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
2703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
2704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
2705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
2706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
2707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
2708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
2709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
2710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
2711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
2712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
2713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
2714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
2715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
2716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
2717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
2718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
2719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
2720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
2721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
2722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
2723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
2724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
ARM GAS  /tmp/ccfcZNmp.s 			page 321


2725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
2726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
2727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
2728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
2729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
2730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
2731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
2732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
2733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
2734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
2735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
2736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
2737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
2738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
2739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
2740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
2741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
2742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
2743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
2744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
2745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
2746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
2747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
2748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SN__ Between 50/192(*) and 432
2749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
2750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SR__ This parameter can be one of the following values:
2752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_2
2753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_3
2754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_4
2755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_5
2756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_6
2757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_7
2758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLI2S clock frequency (in Hz)
2759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2S_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SR__) (((__INPUT
2761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLI2SR__) >> RCC_PLLI2SCFGR_PLLI2SR_Pos))
2762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
2764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLI2S frequency used for 48Mhz domain
2766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLI2S_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
2767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetQ ());
2768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
2771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
2772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
2773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
2774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
2775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
2776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
2777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
2778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
2779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
2780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
2781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
ARM GAS  /tmp/ccfcZNmp.s 			page 322


2782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
2783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
2784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
2785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
2786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
2787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
2788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
2789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
2790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
2791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
2792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
2793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
2794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
2795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
2796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
2797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
2798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
2799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
2800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
2801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
2802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
2803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
2804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
2805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
2806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
2807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
2808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
2809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
2810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
2811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
2812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
2813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
2814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
2815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
2816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
2817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
2818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
2819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
2820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
2821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
2822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
2823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
2824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
2825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
2826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
2827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
2828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
2829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
2830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
2831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
2832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SN__ Between 50 and 432
2833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SQ__ This parameter can be one of the following values:
2834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_2
2835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_3
2836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_4
2837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_5
2838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_6
ARM GAS  /tmp/ccfcZNmp.s 			page 323


2839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_7
2840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_8
2841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_9
2842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_10
2843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_11
2844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_12
2845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_13
2846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_14
2847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_15
2848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLI2S clock frequency (in Hz)
2849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2S_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ__) (((__INPUT
2851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLI2SQ__) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos))
2852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
2854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
2855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
2858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
2859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
2860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
2866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
2870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
2872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
2875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
2876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
2877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
2878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
2879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
2880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
2881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
2882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
2883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
2885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
2888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
2889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
2890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
2891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
2892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
2893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
2894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
2895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
ARM GAS  /tmp/ccfcZNmp.s 			page 324


2896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
2898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
2901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
2905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
2908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
2909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
2910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
2913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
2914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
2918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
2919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
2922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
2923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
2924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
2925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
2928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
2929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
2932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
2933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
2934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
2935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
2938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
2939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
2942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
2943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
2944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
2945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
2948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
2949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
2952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
ARM GAS  /tmp/ccfcZNmp.s 			page 325


2953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
2954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
2955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
2958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
2959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
2962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
2963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
2964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
2965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
2968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
2969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
2972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
2973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
2974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
2975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
2978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
2981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
2982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
2986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
2987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
2990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
2991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
2992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
2993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
2994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
2995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
2996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
2997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
2999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
3000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
3002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
3006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
3007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
ARM GAS  /tmp/ccfcZNmp.s 			page 326


3010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
3012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
3016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
3017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
3018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR        HSICAL        LL_RCC_HSI_GetCalibration
3019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
3020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
3022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos);
3024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
3028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
3029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
3030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
3031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
3032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 31
3033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
3036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 3274              		.loc 10 3037 0
 3275 0026 02F5E432 		add	r2, r2, #116736
 3276 002a 1368     		ldr	r3, [r2]
 3277 002c 23F0F803 		bic	r3, r3, #248
 3278 0030 43F08003 		orr	r3, r3, #128
 3279 0034 1360     		str	r3, [r2]
 3280              	.LVL356:
 3281              	.LBE543:
 3282              	.LBE542:
 3283              	.LBB544:
 3284              	.LBB545:
2991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
 3285              		.loc 10 2991 0
 3286 0036 1368     		ldr	r3, [r2]
 3287 0038 43F00103 		orr	r3, r3, #1
 3288 003c 1360     		str	r3, [r2]
 3289              	.L142:
 3290              	.LBE545:
 3291              	.LBE544:
 3292              	.LBB546:
 3293              	.LBB547:
3011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
 3294              		.loc 10 3011 0 discriminator 1
 3295 003e 254B     		ldr	r3, .L148+8
 3296 0040 1B68     		ldr	r3, [r3]
 3297              	.LBE547:
 3298              	.LBE546:
 577:Core/Src/main.c ****   {
 3299              		.loc 1 577 0 discriminator 1
ARM GAS  /tmp/ccfcZNmp.s 			page 327


 3300 0042 13F0020F 		tst	r3, #2
 3301 0046 FAD0     		beq	.L142
 3302              	.LVL357:
 3303              	.LBB548:
 3304              	.LBB549:
3038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
3042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
3043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 31
3044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
3046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
3048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
3052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
3055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
3056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
3060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
3061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
3064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
3066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
3070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
3071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
3074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
3076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
3080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
3081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
3084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
3086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
ARM GAS  /tmp/ccfcZNmp.s 			page 328


3090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
3091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
3094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
3096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
3100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
3101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
3104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
3106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_BDCR_LSEMOD)
3109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable LSE high drive mode.
3111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note LSE high drive mode can be enabled only when the LSE clock is disabled
3112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEMOD      LL_RCC_LSE_EnableHighDriveMode
3113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableHighDriveMode(void)
3116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
3118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable LSE high drive mode.
3122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note LSE high drive mode can be disabled only when the LSE clock is disabled
3123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEMOD      LL_RCC_LSE_DisableHighDriveMode
3124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableHighDriveMode(void)
3127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
3129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_BDCR_LSEMOD */
3131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
3134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
3137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
3138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
3142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
3143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
3146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
ARM GAS  /tmp/ccfcZNmp.s 			page 329


3147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
3148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
3152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
3153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
3156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
3158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
3162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
3163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
3166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
3168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
3172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
3175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
3176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure the system clock source
3180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
3181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
3183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
3184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
3185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLLR (*)
3186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
3191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
3193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get the system clock source
3197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
3198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
3200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
3201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
3202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
3203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
ARM GAS  /tmp/ccfcZNmp.s 			page 330


3204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
3207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
3209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set AHB prescaler
3213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
3214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
3215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
3216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
3217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
3218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
3219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
3220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
3221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
3222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
3223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
3224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
3227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
3229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
3233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
3234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
3235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
3236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
3237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
3238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
3239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
3240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
3243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
3245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
3249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
3250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
3251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
3252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
3253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
3254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
3255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
3256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
3259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
ARM GAS  /tmp/ccfcZNmp.s 			page 331


3261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get AHB prescaler
3265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
3266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
3268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
3269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
3270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
3271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
3272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
3273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
3274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
3275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
3276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
3278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
3280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
3284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
3285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
3287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
3288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
3289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
3290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
3291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
3293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
3295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
3299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
3300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
3302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
3303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
3304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
3305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
3306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
3308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
3310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
3314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
3317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/ccfcZNmp.s 			page 332


3318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO1EN)
3321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable MCO1 output
3323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR           RCC_CFGR_MCO1EN         LL_RCC_MCO1_Enable
3324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MCO1_Enable(void)
3327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CFGR, RCC_CFGR_MCO1EN);
3329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable MCO1 output
3333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR           RCC_CFGR_MCO1EN         LL_RCC_MCO1_Disable
3334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MCO1_Disable(void)
3337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO1EN);
3339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO1EN */
3341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO2EN)
3343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable MCO2 output
3345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR           RCC_CFGR_MCO2EN         LL_RCC_MCO2_Enable
3346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MCO2_Enable(void)
3349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CFGR, RCC_CFGR_MCO2EN);
3351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable MCO2 output
3355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR           RCC_CFGR_MCO2EN         LL_RCC_MCO2_Disable
3356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MCO2_Disable(void)
3359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO2EN);
3361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO2EN */
3363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure MCOx
3366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         MCO1          LL_RCC_ConfigMCO\n
3367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         CFGR         MCO1PRE       LL_RCC_ConfigMCO\n
3368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         CFGR         MCO2          LL_RCC_ConfigMCO\n
3369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         CFGR         MCO2PRE       LL_RCC_ConfigMCO
3370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
3371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
3372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
3373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
3374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
ARM GAS  /tmp/ccfcZNmp.s 			page 333


3375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2SOURCE_SYSCLK
3376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2SOURCE_PLLI2S
3377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2SOURCE_HSE
3378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2SOURCE_PLLCLK
3379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
3380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
3381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
3382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_3
3383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
3384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_5
3385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2_DIV_1
3386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2_DIV_2
3387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2_DIV_3
3388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2_DIV_4
3389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2_DIV_5
3390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
3393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, (MCOxSource & 0xFFFF0000U) | (MCOxPrescaler & 0xFFFF0000U),  (MCOxSource <<
3395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
3399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
3402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
3403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(FMPI2C1)
3405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure FMPI2C clock source
3407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2        FMPI2C1SEL       LL_RCC_SetFMPI2CClockSource
3408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  FMPI2CxSource This parameter can be one of the following values:
3409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_PCLK1
3410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_SYSCLK
3411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_HSI
3412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetFMPI2CClockSource(uint32_t FMPI2CxSource)
3415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, FMPI2CxSource);
3417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* FMPI2C1 */
3419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(LPTIM1)
3421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
3423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2        LPTIM1SEL     LL_RCC_SetLPTIMClockSource
3424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
3425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
3426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
3427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
3428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
3429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
ARM GAS  /tmp/ccfcZNmp.s 			page 334


3432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, LPTIMxSource);
3434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* LPTIM1 */
3436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SAI1)
3438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure SAIx clock source
3440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR        SAI1SRC       LL_RCC_SetSAIClockSource\n
3441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR        SAI2SRC       LL_RCC_SetSAIClockSource\n
3442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR        SAI1ASRC      LL_RCC_SetSAIClockSource\n
3443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR        SAI1BSRC      LL_RCC_SetSAIClockSource
3444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  SAIxSource This parameter can be one of the following values:
3445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI (*)
3446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLI2S (*)
3447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL (*)
3448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN (*)
3449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI (*)
3450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLI2S (*)
3451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLL  (*)
3452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSRC (*)
3453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSAI (*)
3454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLI2S (*)
3455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PIN (*)
3456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLL (*)
3457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSRC (*)
3458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSAI (*)
3459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLI2S (*)
3460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PIN (*)
3461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLL  (*)
3462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSRC (*)
3463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)
3468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, (SAIxSource & 0xFFFF0000U), (SAIxSource << 16U));
3470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SAI1 */
3472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)
3474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure SDIO clock source
3476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         SDIOSEL      LL_RCC_SetSDIOClockSource\n
3477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        SDIOSEL      LL_RCC_SetSDIOClockSource
3478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  SDIOxSource This parameter can be one of the following values:
3479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDIO_CLKSOURCE_PLL48CLK
3480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDIO_CLKSOURCE_SYSCLK
3481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSDIOClockSource(uint32_t SDIOxSource)
3484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL)
3486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL, SDIOxSource);
3487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
3488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, SDIOxSource);
ARM GAS  /tmp/ccfcZNmp.s 			page 335


3489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL */
3490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */
3492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
3494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure 48Mhz domain clock source
3496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_SetCK48MClockSource\n
3497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_SetCK48MClockSource
3498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  CK48MxSource This parameter can be one of the following values:
3499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLL
3500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLSAI (*)
3501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLI2S (*)
3502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCK48MClockSource(uint32_t CK48MxSource)
3507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL, CK48MxSource);
3510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
3511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, CK48MxSource);
3512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RNG)
3516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure RNG clock source
3518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_SetRNGClockSource\n
3519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_SetRNGClockSource
3520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
3521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
3522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLSAI (*)
3523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLI2S (*)
3524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
3529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL, RNGxSource);
3532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
3533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, RNGxSource);
3534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RNG */
3537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB_OTG_HS)
3539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure USB clock source
3541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_SetUSBClockSource\n
3542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_SetUSBClockSource
3543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
3544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
3545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI (*)
ARM GAS  /tmp/ccfcZNmp.s 			page 336


3546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLI2S (*)
3547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
3552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL, USBxSource);
3555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
3556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, USBxSource);
3557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB_OTG_HS */
3560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
3561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(CEC)
3563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure CEC clock source
3565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2         CECSEL        LL_RCC_SetCECClockSource
3566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488
3568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
3569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t Source)
3572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL, Source);
3574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* CEC */
3576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure I2S clock source
3579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_SetI2SClockSource\n
3580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2SSRC        LL_RCC_SetI2SClockSource\n
3581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2S1SRC       LL_RCC_SetI2SClockSource\n
3582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2S2SRC       LL_RCC_SetI2SClockSource
3583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLI2S (*)
3585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
3586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL (*)
3587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLSRC (*)
3588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLI2S (*)
3589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN (*)
3590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL (*)
3591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLSRC (*)
3592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t Source)
3597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
3599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_I2SSRC, Source);
3600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
3601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, (Source & 0xFFFF0000U), (Source << 16U));
3602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
ARM GAS  /tmp/ccfcZNmp.s 			page 337


3603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DSI)
3606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure DSI clock source
3608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         DSISEL        LL_RCC_SetDSIClockSource
3609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PHY
3611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PLL
3612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetDSIClockSource(uint32_t Source)
3615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL, Source);
3617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DSI */
3619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0)
3621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure DFSDM Audio clock source
3623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR          CKDFSDM1ASEL        LL_RCC_SetDFSDMAudioClockSource\n
3624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR          CKDFSDM2ASEL        LL_RCC_SetDFSDMAudioClockSource
3625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S1
3627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S2
3628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S1 (*)
3629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S2 (*)
3630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetDFSDMAudioClockSource(uint32_t Source)
3635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, (Source & 0x0000FFFFU), (Source >> 16U));
3637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure DFSDM Kernel clock source
3641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CKDFSDM1SEL        LL_RCC_SetDFSDMClockSource
3642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2
3644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK
3645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_PCLK2 (*)
3646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_SYSCLK (*)
3647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetDFSDMClockSource(uint32_t Source)
3652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, Source);
3654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 */
3656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
3658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure SPDIFRX clock source
ARM GAS  /tmp/ccfcZNmp.s 			page 338


3660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2         SPDIFRXSEL      LL_RCC_SetSPDIFRXClockSource
3661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  SPDIFRXxSource This parameter can be one of the following values:
3662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLL
3663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLLI2S
3664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSPDIFRXClockSource(uint32_t SPDIFRXxSource)
3669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, SPDIFRXxSource);
3671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
3673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(FMPI2C1)
3675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get FMPI2C clock source
3677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2        FMPI2C1SEL       LL_RCC_GetFMPI2CClockSource
3678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  FMPI2Cx This parameter can be one of the following values:
3679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE
3680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_PCLK1
3682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_SYSCLK
3683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_HSI
3684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****  */
3685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetFMPI2CClockSource(uint32_t FMPI2Cx)
3686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, FMPI2Cx));
3688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* FMPI2C1 */
3690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(LPTIM1)
3692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
3694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2        LPTIM1SEL     LL_RCC_GetLPTIMClockSource
3695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
3696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
3697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
3699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
3700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
3701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
3702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
3704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL));
3706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* LPTIM1 */
3708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SAI1)
3710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SAIx clock source
3712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         SAI1SEL       LL_RCC_GetSAIClockSource\n
3713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR         SAI2SEL       LL_RCC_GetSAIClockSource\n
3714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR         SAI1ASRC      LL_RCC_GetSAIClockSource\n
3715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR         SAI1BSRC      LL_RCC_GetSAIClockSource
3716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  SAIx This parameter can be one of the following values:
ARM GAS  /tmp/ccfcZNmp.s 			page 339


3717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE (*)
3718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE (*)
3719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE (*)
3720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE (*)
3721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI (*)
3725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLI2S (*)
3726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL (*)
3727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN (*)
3728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI (*)
3729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLI2S (*)
3730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLL  (*)
3731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSRC (*)
3732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSAI (*)
3733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLI2S (*)
3734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PIN (*)
3735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLL (*)
3736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSRC (*)
3737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSAI (*)
3738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLI2S (*)
3739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PIN (*)
3740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLL  (*)
3741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSRC (*)
3742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)
3746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, SAIx) >> 16U | SAIx);
3748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SAI1 */
3750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)
3752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SDIOx clock source
3754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR        SDIOSEL      LL_RCC_GetSDIOClockSource\n
3755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2       SDIOSEL      LL_RCC_GetSDIOClockSource
3756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  SDIOx This parameter can be one of the following values:
3757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDIO_CLKSOURCE
3758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDIO_CLKSOURCE_PLL48CLK
3760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDIO_CLKSOURCE_SYSCLK
3761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSDIOClockSource(uint32_t SDIOx)
3763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL)
3765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, SDIOx));
3766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
3767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, SDIOx));
3768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL */
3769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */
3771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
3773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccfcZNmp.s 			page 340


3774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get 48Mhz domain clock source
3775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_GetCK48MClockSource\n
3776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_GetCK48MClockSource
3777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  CK48Mx This parameter can be one of the following values:
3778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE
3779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLL
3781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLSAI (*)
3782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLI2S (*)
3783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCK48MClockSource(uint32_t CK48Mx)
3787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, CK48Mx));
3790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
3791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, CK48Mx));
3792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RNG)
3796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get RNGx clock source
3798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_GetRNGClockSource\n
3799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_GetRNGClockSource
3800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
3801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
3802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
3804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLSAI (*)
3805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLI2S (*)
3806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
3810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, RNGx));
3813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
3814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, RNGx));
3815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RNG */
3818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB_OTG_HS)
3820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get USBx clock source
3822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_GetUSBClockSource\n
3823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_GetUSBClockSource
3824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
3825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
3826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
3828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI (*)
3829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLI2S (*)
3830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
ARM GAS  /tmp/ccfcZNmp.s 			page 341


3831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
3834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, USBx));
3837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
3838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, USBx));
3839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB_OTG_HS */
3842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
3843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(CEC)
3845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get CEC Clock Source
3847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2         CECSEL        LL_RCC_GetCECClockSource
3848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  CECx This parameter can be one of the following values:
3849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE
3850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488
3852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
3853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)
3855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, CECx));
3857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* CEC */
3859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get I2S Clock Source
3862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_GetI2SClockSource\n
3863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2SSRC        LL_RCC_GetI2SClockSource\n
3864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2S1SRC       LL_RCC_GetI2SClockSource\n
3865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2S2SRC       LL_RCC_GetI2SClockSource
3866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
3867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE
3868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE (*)
3869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLI2S (*)
3871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
3872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL (*)
3873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLSRC (*)
3874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLI2S (*)
3875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN (*)
3876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL (*)
3877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLSRC (*)
3878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
3882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
3884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, I2Sx));
3885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #else
3886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, I2Sx) >> 16U | I2Sx);
3887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
ARM GAS  /tmp/ccfcZNmp.s 			page 342


3888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0)
3891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get DFSDM Audio Clock Source
3893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR          CKDFSDM1ASEL        LL_RCC_GetDFSDMAudioClockSource\n
3894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR          CKDFSDM2ASEL        LL_RCC_GetDFSDMAudioClockSource
3895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  DFSDMx This parameter can be one of the following values:
3896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE
3897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE (*)
3898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S1
3900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S2
3901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S1 (*)
3902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S2 (*)
3903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetDFSDMAudioClockSource(uint32_t DFSDMx)
3907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, DFSDMx) << 16U | DFSDMx);
3909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get DFSDM Audio Clock Source
3913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CKDFSDM1SEL        LL_RCC_GetDFSDMClockSource
3914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  DFSDMx This parameter can be one of the following values:
3915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE
3916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE (*)
3917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2
3919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK
3920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_PCLK2 (*)
3921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_SYSCLK (*)
3922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetDFSDMClockSource(uint32_t DFSDMx)
3926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, DFSDMx));
3928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 */
3930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
3932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SPDIFRX clock source
3934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2         SPDIFRXSEL      LL_RCC_GetSPDIFRXClockSource
3935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  SPDIFRXx This parameter can be one of the following values:
3936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE
3937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLL
3939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLLI2S
3940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
3941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSPDIFRXClockSource(uint32_t SPDIFRXx)
3944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
ARM GAS  /tmp/ccfcZNmp.s 			page 343


3945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, SPDIFRXx));
3946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
3948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(DSI)
3950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get DSI Clock Source
3952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         DSISEL        LL_RCC_GetDSIClockSource
3953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  DSIx This parameter can be one of the following values:
3954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE
3955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PHY
3957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PLL
3958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetDSIClockSource(uint32_t DSIx)
3960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, DSIx));
3962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* DSI */
3964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
3967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
3970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
3971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
3975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
3976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
3977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
3978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
3979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
3981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
3982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
3983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
3984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
3986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
3987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
3988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
3989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
3990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
3991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
3992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
3993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
3994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
3996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
3997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
3998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
3999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
4001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
ARM GAS  /tmp/ccfcZNmp.s 			page 344


4002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
4003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable RTC
4007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
4008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
4011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
4013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable RTC
4017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
4018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
4021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
4023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
4027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
4028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
4031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN));
4033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
4037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
4038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
4041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
4043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
4047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
4048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
4051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
4053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set HSE Prescalers for RTC Clock
4057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         RTCPRE        LL_RCC_SetRTC_HSEPrescaler
4058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
ARM GAS  /tmp/ccfcZNmp.s 			page 345


4059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_NOCLOCK
4060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
4061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_3
4062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
4063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_5
4064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_6
4065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_7
4066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
4067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_9
4068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_10
4069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_11
4070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_12
4071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_13
4072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_14
4073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_15
4074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
4075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_17
4076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_18
4077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_19
4078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_20
4079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_21
4080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_22
4081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_23
4082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_24
4083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_25
4084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_26
4085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_27
4086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_28
4087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_29
4088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_30
4089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_31
4090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(uint32_t Prescaler)
4093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, Prescaler);
4095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get HSE Prescalers for RTC Clock
4099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         RTCPRE        LL_RCC_GetRTC_HSEPrescaler
4100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_NOCLOCK
4102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
4103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_3
4104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
4105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_5
4106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_6
4107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_7
4108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
4109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_9
4110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_10
4111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_11
4112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_12
4113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_13
4114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_14
4115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_15
ARM GAS  /tmp/ccfcZNmp.s 			page 346


4116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
4117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_17
4118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_18
4119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_19
4120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_20
4121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_21
4122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_22
4123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_23
4124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_24
4125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_25
4126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_26
4127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_27
4128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_28
4129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_29
4130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_30
4131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_31
4132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(void)
4134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE));
4136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
4140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_TIMPRE)
4143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_TIM_CLOCK_PRESCALER TIM
4144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
4145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set Timers Clock Prescalers
4149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         TIMPRE        LL_RCC_SetTIMPrescaler
4150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
4151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
4152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
4153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
4156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
4158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get Timers Clock Prescalers
4162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         TIMPRE        LL_RCC_GetTIMPrescaler
4163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
4165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
4166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetTIMPrescaler(void)
4168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE));
4170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/ccfcZNmp.s 			page 347


4173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @}
4174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_TIMPRE */
4176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
4178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @{
4179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable PLL
4183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
4184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
4187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
4189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable PLL
4193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
4194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
4195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
4198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
4200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if PLL Ready
4204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
4205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
4208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
4210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
4211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** 
4212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** /**
4213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
4214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
4215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI(*) are disabled
4216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled
4217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
4218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
4219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
4220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS\n
4221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_SYS
4222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
ARM GAS  /tmp/ccfcZNmp.s 			page 348


4230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
4234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
4235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
4236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
4237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
4238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
4239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
4240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
4241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
4242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
4243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
4244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
4245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
4246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
4247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
4248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
4249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
4250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
4251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
4252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
4253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
4254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
4255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
4256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
4257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
4258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
4259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
4260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
4261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
4262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
4263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
4264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
4265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
4266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
4267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
4268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
4269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
4270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
4271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
4272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
4273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
4274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
4275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
4276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
4277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
4278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
4279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
4280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
4281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
4282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
4283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
4284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
4285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
4286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
ARM GAS  /tmp/ccfcZNmp.s 			page 349


4287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
4288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50/192(*) and 432
4289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
4290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
4291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLP_R This parameter can be one of the following values:
4292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
4293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
4294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
4295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
4296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2 (*)
4297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3 (*)
4298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4 (*)
4299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5 (*)
4300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6 (*)
4301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7 (*)
4302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *
4303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
4304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   */
4306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
4307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** {
4308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 3305              		.loc 10 4308 0
 3306 0048 224A     		ldr	r2, .L148+8
 3307 004a 5168     		ldr	r1, [r2, #4]
 3308 004c 224B     		ldr	r3, .L148+12
 3309 004e 0B40     		ands	r3, r3, r1
 3310 0050 43F44053 		orr	r3, r3, #12288
 3311 0054 43F01003 		orr	r3, r3, #16
 3312 0058 5360     		str	r3, [r2, #4]
4309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****              Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
4310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 3313              		.loc 10 4310 0
 3314 005a 5368     		ldr	r3, [r2, #4]
 3315 005c 23F44033 		bic	r3, r3, #196608
 3316 0060 5360     		str	r3, [r2, #4]
 3317              	.LVL358:
 3318              	.LBE549:
 3319              	.LBE548:
 3320              	.LBB550:
 3321              	.LBB551:
4188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
 3322              		.loc 10 4188 0
 3323 0062 1368     		ldr	r3, [r2]
 3324 0064 43F08073 		orr	r3, r3, #16777216
 3325 0068 1360     		str	r3, [r2]
 3326              	.L143:
 3327              	.LBE551:
 3328              	.LBE550:
 3329              	.LBB552:
 3330              	.LBB553:
4209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
 3331              		.loc 10 4209 0 discriminator 1
 3332 006a 1A4B     		ldr	r3, .L148+8
 3333 006c 1B68     		ldr	r3, [r3]
 3334              	.LBE553:
 3335              	.LBE552:
ARM GAS  /tmp/ccfcZNmp.s 			page 350


 585:Core/Src/main.c ****   {
 3336              		.loc 1 585 0 discriminator 1
 3337 006e 13F0007F 		tst	r3, #33554432
 3338 0072 FAD0     		beq	.L143
 3339              	.LVL359:
 3340              	.LBB554:
 3341              	.LBB555:
3228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
 3342              		.loc 10 3228 0
 3343 0074 174B     		ldr	r3, .L148+8
 3344 0076 9A68     		ldr	r2, [r3, #8]
 3345 0078 22F0F002 		bic	r2, r2, #240
 3346 007c 9A60     		str	r2, [r3, #8]
 3347              	.LVL360:
 3348              	.LBE555:
 3349              	.LBE554:
 3350              	.LBB556:
 3351              	.LBB557:
3244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
 3352              		.loc 10 3244 0
 3353 007e 9A68     		ldr	r2, [r3, #8]
 3354 0080 22F4E052 		bic	r2, r2, #7168
 3355 0084 42F48052 		orr	r2, r2, #4096
 3356 0088 9A60     		str	r2, [r3, #8]
 3357              	.LVL361:
 3358              	.LBE557:
 3359              	.LBE556:
 3360              	.LBB558:
 3361              	.LBB559:
3260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
 3362              		.loc 10 3260 0
 3363 008a 9A68     		ldr	r2, [r3, #8]
 3364 008c 42F46042 		orr	r2, r2, #57344
 3365 0090 9A60     		str	r2, [r3, #8]
 3366              	.LVL362:
 3367              	.LBE559:
 3368              	.LBE558:
 3369              	.LBB560:
 3370              	.LBB561:
3192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
 3371              		.loc 10 3192 0
 3372 0092 9A68     		ldr	r2, [r3, #8]
 3373 0094 22F00302 		bic	r2, r2, #3
 3374 0098 42F00202 		orr	r2, r2, #2
 3375 009c 9A60     		str	r2, [r3, #8]
 3376              	.L144:
 3377              	.LBE561:
 3378              	.LBE560:
 3379              	.LBB562:
 3380              	.LBB563:
3208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
 3381              		.loc 10 3208 0 discriminator 1
 3382 009e 0D4B     		ldr	r3, .L148+8
 3383 00a0 9B68     		ldr	r3, [r3, #8]
 3384 00a2 03F00C03 		and	r3, r3, #12
 3385              	.LBE563:
 3386              	.LBE562:
ARM GAS  /tmp/ccfcZNmp.s 			page 351


 595:Core/Src/main.c ****   {
 3387              		.loc 1 595 0 discriminator 1
 3388 00a6 082B     		cmp	r3, #8
 3389 00a8 F9D1     		bne	.L144
 599:Core/Src/main.c **** 
 3390              		.loc 1 599 0
 3391 00aa 0C48     		ldr	r0, .L148+16
 3392 00ac FFF7FEFF 		bl	LL_SetSystemCoreClock
 3393              	.LVL363:
 602:Core/Src/main.c ****   {
 3394              		.loc 1 602 0
 3395 00b0 0F20     		movs	r0, #15
 3396 00b2 FFF7FEFF 		bl	HAL_InitTick
 3397              	.LVL364:
 3398 00b6 38B9     		cbnz	r0, .L147
 3399              	.LVL365:
 3400              	.LBB564:
 3401              	.LBB565:
4157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h **** }
 3402              		.loc 10 4157 0
 3403 00b8 064A     		ldr	r2, .L148+8
 3404 00ba D2F88C30 		ldr	r3, [r2, #140]
 3405 00be 23F08073 		bic	r3, r3, #16777216
 3406 00c2 C2F88C30 		str	r3, [r2, #140]
 3407              	.LVL366:
 3408 00c6 08BD     		pop	{r3, pc}
 3409              	.L147:
 3410              	.LBE565:
 3411              	.LBE564:
 604:Core/Src/main.c ****   }
 3412              		.loc 1 604 0
 3413 00c8 FFF7FEFF 		bl	Error_Handler
 3414              	.LVL367:
 3415              	.L149:
 3416              		.align	2
 3417              	.L148:
 3418 00cc 003C0240 		.word	1073888256
 3419 00d0 00700040 		.word	1073770496
 3420 00d4 00380240 		.word	1073887232
 3421 00d8 0080BFFF 		.word	-4227072
 3422 00dc 00D8B805 		.word	96000000
 3423              		.cfi_endproc
 3424              	.LFE747:
 3426              		.section	.text.main,"ax",%progbits
 3427              		.align	1
 3428              		.global	main
 3429              		.syntax unified
 3430              		.thumb
 3431              		.thumb_func
 3432              		.fpu fpv4-sp-d16
 3434              	main:
 3435              	.LFB746:
 493:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 3436              		.loc 1 493 0
 3437              		.cfi_startproc
 3438              		@ args = 0, pretend = 0, frame = 0
 3439              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccfcZNmp.s 			page 352


 3440 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3441              	.LCFI31:
 3442              		.cfi_def_cfa_offset 20
 3443              		.cfi_offset 4, -20
 3444              		.cfi_offset 5, -16
 3445              		.cfi_offset 6, -12
 3446              		.cfi_offset 7, -8
 3447              		.cfi_offset 14, -4
 3448 0002 83B0     		sub	sp, sp, #12
 3449              	.LCFI32:
 3450              		.cfi_def_cfa_offset 32
 501:Core/Src/main.c **** 
 3451              		.loc 1 501 0
 3452 0004 FFF7FEFF 		bl	HAL_Init
 3453              	.LVL368:
 508:Core/Src/main.c **** 
 3454              		.loc 1 508 0
 3455 0008 FFF7FEFF 		bl	SystemClock_Config
 3456              	.LVL369:
 515:Core/Src/main.c ****   MX_TIM1_Init();
 3457              		.loc 1 515 0
 3458 000c FFF7FEFF 		bl	MX_GPIO_Init
 3459              	.LVL370:
 516:Core/Src/main.c ****   MX_TIM2_Init();
 3460              		.loc 1 516 0
 3461 0010 FFF7FEFF 		bl	MX_TIM1_Init
 3462              	.LVL371:
 517:Core/Src/main.c ****   MX_TIM4_Init();
 3463              		.loc 1 517 0
 3464 0014 FFF7FEFF 		bl	MX_TIM2_Init
 3465              	.LVL372:
 518:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 3466              		.loc 1 518 0
 3467 0018 FFF7FEFF 		bl	MX_TIM4_Init
 3468              	.LVL373:
 3469              	.LBB566:
 3470              	.LBB567:
1127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
 3471              		.loc 7 1127 0
 3472 001c 3C4A     		ldr	r2, .L159
 3473 001e 1368     		ldr	r3, [r2]
 3474 0020 43F00103 		orr	r3, r3, #1
 3475 0024 1360     		str	r3, [r2]
 3476              	.LVL374:
 3477              	.LBE567:
 3478              	.LBE566:
 3479              	.LBB568:
 3480              	.LBB569:
 3481 0026 A2F57842 		sub	r2, r2, #63488
 3482 002a 1368     		ldr	r3, [r2]
 3483 002c 43F00103 		orr	r3, r3, #1
 3484 0030 1360     		str	r3, [r2]
 3485              	.LVL375:
 3486              	.LBE569:
 3487              	.LBE568:
 522:Core/Src/main.c ****   fillScreen(BLACK);
 3488              		.loc 1 522 0
ARM GAS  /tmp/ccfcZNmp.s 			page 353


 3489 0032 FFF7FEFF 		bl	initScreen
 3490              	.LVL376:
 523:Core/Src/main.c ****   initBoard(&board);
 3491              		.loc 1 523 0
 3492 0036 0020     		movs	r0, #0
 3493 0038 FFF7FEFF 		bl	fillScreen
 3494              	.LVL377:
 524:Core/Src/main.c ****   //Flash_Write_NUM(0x0800C100, BestScore);
 3495              		.loc 1 524 0
 3496 003c 3548     		ldr	r0, .L159+4
 3497 003e FFF7FEFF 		bl	initBoard
 3498              	.LVL378:
 3499 0042 42E0     		b	.L156
 3500              	.LVL379:
 3501              	.L151:
 539:Core/Src/main.c ****     }
 3502              		.loc 1 539 0
 3503 0044 0023     		movs	r3, #0
 3504 0046 0193     		str	r3, [sp, #4]
 3505 0048 0223     		movs	r3, #2
 3506 004a 0093     		str	r3, [sp]
 3507 004c 4FF6FF73 		movw	r3, #65535
 3508 0050 0A22     		movs	r2, #10
 3509 0052 7821     		movs	r1, #120
 3510 0054 3048     		ldr	r0, .L159+8
 3511 0056 FFF7FEFF 		bl	DrawText
 3512              	.LVL380:
 3513 005a 01E0     		b	.L152
 3514              	.L154:
 544:Core/Src/main.c ****     }
 3515              		.loc 1 544 0
 3516 005c FFF7FEFF 		bl	SystemCheckUp
 3517              	.LVL381:
 3518              	.L152:
 543:Core/Src/main.c ****       SystemCheckUp();
 3519              		.loc 1 543 0
 3520 0060 2E4B     		ldr	r3, .L159+12
 3521 0062 1B68     		ldr	r3, [r3]
 3522 0064 012B     		cmp	r3, #1
 3523 0066 F9D1     		bne	.L154
 546:Core/Src/main.c ****   BestScore = Flash_Read_NUM(0x0800C100);
 3524              		.loc 1 546 0
 3525 0068 FFF7FEFF 		bl	game
 3526              	.LVL382:
 3527 006c 0446     		mov	r4, r0
 3528              	.LVL383:
 547:Core/Src/main.c ****   if(tmpScore > BestScore){
 3529              		.loc 1 547 0
 3530 006e 2C48     		ldr	r0, .L159+16
 3531              	.LVL384:
 3532 0070 FFF7FEFF 		bl	Flash_Read_NUM
 3533              	.LVL385:
 3534 0074 FDEEC07A 		vcvt.s32.f32	s15, s0
 3535 0078 17EE903A 		vmov	r3, s15	@ int
 3536 007c 294A     		ldr	r2, .L159+20
 3537 007e C2ED007A 		vstr.32	s15, [r2]	@ int
 548:Core/Src/main.c ****     Flash_Write_NUM(0x0800C100, tmpScore);
ARM GAS  /tmp/ccfcZNmp.s 			page 354


 3538              		.loc 1 548 0
 3539 0082 9C42     		cmp	r4, r3
 3540 0084 3BDC     		bgt	.L158
 3541              	.L155:
 551:Core/Src/main.c ****   DrawText("BEST SCORE : ",30,50,WHITE,2,BLACK);
 3542              		.loc 1 551 0
 3543 0086 2648     		ldr	r0, .L159+16
 3544 0088 FFF7FEFF 		bl	Flash_Read_NUM
 3545              	.LVL386:
 3546 008c 254F     		ldr	r7, .L159+20
 3547 008e BDEEC00A 		vcvt.s32.f32	s0, s0
 3548 0092 87ED000A 		vstr.32	s0, [r7]	@ int
 552:Core/Src/main.c ****   sprintf(charBestScore,"%d",BestScore);
 3549              		.loc 1 552 0
 3550 0096 0026     		movs	r6, #0
 3551 0098 0196     		str	r6, [sp, #4]
 3552 009a 0225     		movs	r5, #2
 3553 009c 0095     		str	r5, [sp]
 3554 009e 4FF6FF73 		movw	r3, #65535
 3555 00a2 3222     		movs	r2, #50
 3556 00a4 1E21     		movs	r1, #30
 3557 00a6 2048     		ldr	r0, .L159+24
 3558 00a8 FFF7FEFF 		bl	DrawText
 3559              	.LVL387:
 553:Core/Src/main.c ****   DrawText(charBestScore,10,50,WHITE,2,BLACK);
 3560              		.loc 1 553 0
 3561 00ac 1F4C     		ldr	r4, .L159+28
 3562              	.LVL388:
 3563 00ae 3A68     		ldr	r2, [r7]
 3564 00b0 1F49     		ldr	r1, .L159+32
 3565 00b2 2046     		mov	r0, r4
 3566 00b4 FFF7FEFF 		bl	sprintf
 3567              	.LVL389:
 554:Core/Src/main.c ****   }
 3568              		.loc 1 554 0
 3569 00b8 0196     		str	r6, [sp, #4]
 3570 00ba 0095     		str	r5, [sp]
 3571 00bc 4FF6FF73 		movw	r3, #65535
 3572 00c0 3222     		movs	r2, #50
 3573 00c2 0A21     		movs	r1, #10
 3574 00c4 2046     		mov	r0, r4
 3575 00c6 FFF7FEFF 		bl	DrawText
 3576              	.LVL390:
 3577              	.L156:
 3578              	.LBB570:
 3579              	.LBB571:
1138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
 3580              		.loc 7 1138 0
 3581 00ca 1A4B     		ldr	r3, .L159+36
 3582 00cc 1A68     		ldr	r2, [r3]
 3583 00ce 22F00102 		bic	r2, r2, #1
 3584 00d2 1A60     		str	r2, [r3]
 3585              	.LVL391:
 3586              	.LBE571:
 3587              	.LBE570:
 3588              	.LBB572:
 3589              	.LBB573:
ARM GAS  /tmp/ccfcZNmp.s 			page 355


1380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
 3590              		.loc 7 1380 0
 3591 00d4 0022     		movs	r2, #0
 3592 00d6 5A62     		str	r2, [r3, #36]
 3593              	.LVL392:
 3594              	.LBE573:
 3595              	.LBE572:
 3596              	.LBB574:
 3597              	.LBB575:
1127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h **** }
 3598              		.loc 7 1127 0
 3599 00d8 1A68     		ldr	r2, [r3]
 3600 00da 42F00102 		orr	r2, r2, #1
 3601 00de 1A60     		str	r2, [r3]
 3602              	.LVL393:
 3603              	.LBE575:
 3604              	.LBE574:
 535:Core/Src/main.c ****       DrawText("Press start to play!",140,20,WHITE,2,BLACK);
 3605              		.loc 1 535 0
 3606 00e0 154B     		ldr	r3, .L159+40
 3607 00e2 1B68     		ldr	r3, [r3]
 3608 00e4 002B     		cmp	r3, #0
 3609 00e6 ADD1     		bne	.L151
 536:Core/Src/main.c ****     }
 3610              		.loc 1 536 0
 3611 00e8 0193     		str	r3, [sp, #4]
 3612 00ea 0223     		movs	r3, #2
 3613 00ec 0093     		str	r3, [sp]
 3614 00ee 4FF6FF73 		movw	r3, #65535
 3615 00f2 1422     		movs	r2, #20
 3616 00f4 8C21     		movs	r1, #140
 3617 00f6 1148     		ldr	r0, .L159+44
 3618 00f8 FFF7FEFF 		bl	DrawText
 3619              	.LVL394:
 3620 00fc B0E7     		b	.L152
 3621              	.LVL395:
 3622              	.L158:
 549:Core/Src/main.c ****   }
 3623              		.loc 1 549 0
 3624 00fe 07EE904A 		vmov	s15, r4	@ int
 3625 0102 B8EEE70A 		vcvt.f32.s32	s0, s15
 3626 0106 0648     		ldr	r0, .L159+16
 3627 0108 FFF7FEFF 		bl	Flash_Write_NUM
 3628              	.LVL396:
 3629 010c BBE7     		b	.L155
 3630              	.L160:
 3631 010e 00BF     		.align	2
 3632              	.L159:
 3633 0110 00000140 		.word	1073807360
 3634 0114 00000000 		.word	board
 3635 0118 18000000 		.word	.LC7
 3636 011c 00000000 		.word	.LANCHOR2
 3637 0120 00C10008 		.word	134267136
 3638 0124 00000000 		.word	BestScore
 3639 0128 30000000 		.word	.LC8
 3640 012c 00000000 		.word	charBestScore
 3641 0130 00000000 		.word	.LC0
ARM GAS  /tmp/ccfcZNmp.s 			page 356


 3642 0134 00080040 		.word	1073743872
 3643 0138 00000000 		.word	.LANCHOR11
 3644 013c 00000000 		.word	.LC6
 3645              		.cfi_endproc
 3646              	.LFE746:
 3648              		.comm	bytes_temp,4,4
 3649              		.global	movingTimer
 3650              		.comm	piece,20,4
 3651              		.comm	board,804,4
 3652              		.comm	charBestScore,5,4
 3653              		.comm	BestScore,4,4
 3654              		.global	gameOver
 3655              		.global	startGame
 3656              		.global	state8
 3657              		.global	state7
 3658              		.global	state6
 3659              		.global	state5
 3660              		.global	state4
 3661              		.global	state3
 3662              		.global	state2
 3663              		.global	state1
 3664              		.global	state0
 3665              		.comm	htim4,72,4
 3666              		.comm	htim2,72,4
 3667              		.section	.bss.EraseInitStruct.12268,"aw",%nobits
 3668              		.align	2
 3669              		.set	.LANCHOR0,. + 0
 3672              	EraseInitStruct.12268:
 3673 0000 00000000 		.space	20
 3673      00000000 
 3673      00000000 
 3673      00000000 
 3673      00000000 
 3674              		.section	.bss.gameOver,"aw",%nobits
 3675              		.align	2
 3676              		.set	.LANCHOR11,. + 0
 3679              	gameOver:
 3680 0000 00000000 		.space	4
 3681              		.section	.bss.movingTimer,"aw",%nobits
 3682              		.align	2
 3683              		.set	.LANCHOR3,. + 0
 3686              	movingTimer:
 3687 0000 00000000 		.space	4
 3688              		.section	.bss.startGame,"aw",%nobits
 3689              		.align	2
 3690              		.set	.LANCHOR2,. + 0
 3693              	startGame:
 3694 0000 00000000 		.space	4
 3695              		.section	.bss.state0,"aw",%nobits
 3696              		.align	2
 3697              		.set	.LANCHOR1,. + 0
 3700              	state0:
 3701 0000 00000000 		.space	4
 3702              		.section	.bss.state1,"aw",%nobits
 3703              		.align	2
 3704              		.set	.LANCHOR4,. + 0
 3707              	state1:
ARM GAS  /tmp/ccfcZNmp.s 			page 357


 3708 0000 00000000 		.space	4
 3709              		.section	.bss.state2,"aw",%nobits
 3710              		.align	2
 3713              	state2:
 3714 0000 00000000 		.space	4
 3715              		.section	.bss.state3,"aw",%nobits
 3716              		.align	2
 3717              		.set	.LANCHOR5,. + 0
 3720              	state3:
 3721 0000 00000000 		.space	4
 3722              		.section	.bss.state4,"aw",%nobits
 3723              		.align	2
 3724              		.set	.LANCHOR6,. + 0
 3727              	state4:
 3728 0000 00000000 		.space	4
 3729              		.section	.bss.state5,"aw",%nobits
 3730              		.align	2
 3731              		.set	.LANCHOR7,. + 0
 3734              	state5:
 3735 0000 00000000 		.space	4
 3736              		.section	.bss.state6,"aw",%nobits
 3737              		.align	2
 3738              		.set	.LANCHOR8,. + 0
 3741              	state6:
 3742 0000 00000000 		.space	4
 3743              		.section	.bss.state7,"aw",%nobits
 3744              		.align	2
 3745              		.set	.LANCHOR9,. + 0
 3748              	state7:
 3749 0000 00000000 		.space	4
 3750              		.section	.bss.state8,"aw",%nobits
 3751              		.align	2
 3752              		.set	.LANCHOR10,. + 0
 3755              	state8:
 3756 0000 00000000 		.space	4
 3757              		.section	.rodata.game.str1.4,"aMS",%progbits,1
 3758              		.align	2
 3759              	.LC0:
 3760 0000 256400   		.ascii	"%d\000"
 3761 0003 00       		.space	1
 3762              	.LC1:
 3763 0004 53636F72 		.ascii	"Score: \000"
 3763      653A2000 
 3764              	.LC2:
 3765 000c 54455452 		.ascii	"TETRIS!\000"
 3765      49532100 
 3766              	.LC3:
 3767 0014 4C494E45 		.ascii	"LINE!\000"
 3767      2100
 3768 001a 0000     		.space	2
 3769              	.LC4:
 3770 001c 47414D45 		.ascii	"GAME OVER\000"
 3770      204F5645 
 3770      5200
 3771 0026 0000     		.space	2
 3772              	.LC5:
 3773 0028 594F5552 		.ascii	"YOUR SCORE : \000"
ARM GAS  /tmp/ccfcZNmp.s 			page 358


 3773      2053434F 
 3773      5245203A 
 3773      2000
 3774              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 3775              		.align	2
 3776              	.LC6:
 3777 0000 50726573 		.ascii	"Press start to play!\000"
 3777      73207374 
 3777      61727420 
 3777      746F2070 
 3777      6C617921 
 3778 0015 000000   		.space	3
 3779              	.LC7:
 3780 0018 50726573 		.ascii	"Press start to replay\000"
 3780      73207374 
 3780      61727420 
 3780      746F2072 
 3780      65706C61 
 3781 002e 0000     		.space	2
 3782              	.LC8:
 3783 0030 42455354 		.ascii	"BEST SCORE : \000"
 3783      2053434F 
 3783      5245203A 
 3783      2000
 3784              		.text
 3785              	.Letext0:
 3786              		.file 11 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 3787              		.file 12 "/usr/include/newlib/machine/_default_types.h"
 3788              		.file 13 "/usr/include/newlib/sys/_stdint.h"
 3789              		.file 14 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 3790              		.file 15 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 3791              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 3792              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 3793              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h"
 3794              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 3795              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 3796              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h"
 3797              		.file 22 "Core/Inc/../Inc/../Inc/5x5_font.h"
 3798              		.file 23 "Core/Inc/../Inc/ILI9341_Driver.h"
 3799              		.file 24 "Core/Inc/../Inc/shapes.h"
 3800              		.file 25 "/usr/include/newlib/sys/lock.h"
 3801              		.file 26 "/usr/include/newlib/sys/_types.h"
 3802              		.file 27 "/usr/lib/gcc/arm-none-eabi/6.3.1/include/stddef.h"
 3803              		.file 28 "/usr/include/newlib/sys/reent.h"
 3804              		.file 29 "/usr/include/newlib/stdlib.h"
 3805              		.file 30 "Core/Inc/../Inc/piece.h"
 3806              		.file 31 "Core/Inc/../Inc/board.h"
 3807              		.file 32 "/usr/include/newlib/time.h"
 3808              		.file 33 "/usr/include/newlib/math.h"
 3809              		.file 34 "Core/Inc/main.h"
 3810              		.file 35 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 3811              		.file 36 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_utils.h"
 3812              		.file 37 "/usr/include/newlib/stdio.h"
 3813              		.file 38 "/usr/include/newlib/string.h"
 3814              		.file 39 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h"
ARM GAS  /tmp/ccfcZNmp.s 			page 359


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccfcZNmp.s:18     .text.GetSector:0000000000000000 $t
     /tmp/ccfcZNmp.s:24     .text.GetSector:0000000000000000 GetSector
     /tmp/ccfcZNmp.s:132    .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccfcZNmp.s:138    .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccfcZNmp.s:1080   .text.MX_GPIO_Init:0000000000000378 $d
     /tmp/ccfcZNmp.s:1090   .text.MX_GPIO_Init:000000000000038c $t
     /tmp/ccfcZNmp.s:1464   .text.MX_GPIO_Init:000000000000047c $d
     /tmp/ccfcZNmp.s:1470   .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccfcZNmp.s:1476   .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccfcZNmp.s:1682   .text.MX_TIM1_Init:00000000000000f8 $d
     /tmp/ccfcZNmp.s:1690   .text.float2Bytes:0000000000000000 $t
     /tmp/ccfcZNmp.s:1697   .text.float2Bytes:0000000000000000 float2Bytes
     /tmp/ccfcZNmp.s:1742   .text.Bytes2float:0000000000000000 $t
     /tmp/ccfcZNmp.s:1749   .text.Bytes2float:0000000000000000 Bytes2float
     /tmp/ccfcZNmp.s:1795   .text.Flash_Write_Data:0000000000000000 $t
     /tmp/ccfcZNmp.s:1802   .text.Flash_Write_Data:0000000000000000 Flash_Write_Data
     /tmp/ccfcZNmp.s:1911   .text.Flash_Write_Data:0000000000000074 $d
     /tmp/ccfcZNmp.s:1916   .text.Flash_Read_Data:0000000000000000 $t
     /tmp/ccfcZNmp.s:1923   .text.Flash_Read_Data:0000000000000000 Flash_Read_Data
     /tmp/ccfcZNmp.s:1955   .text.Convert_To_Str:0000000000000000 $t
     /tmp/ccfcZNmp.s:1962   .text.Convert_To_Str:0000000000000000 Convert_To_Str
     /tmp/ccfcZNmp.s:2028   .text.Flash_Write_NUM:0000000000000000 $t
     /tmp/ccfcZNmp.s:2035   .text.Flash_Write_NUM:0000000000000000 Flash_Write_NUM
     /tmp/ccfcZNmp.s:2067   .text.Flash_Write_NUM:0000000000000018 $d
                            *COM*:0000000000000004 bytes_temp
     /tmp/ccfcZNmp.s:2072   .text.Flash_Read_NUM:0000000000000000 $t
     /tmp/ccfcZNmp.s:2079   .text.Flash_Read_NUM:0000000000000000 Flash_Read_NUM
     /tmp/ccfcZNmp.s:2112   .text.SystemCheckUp:0000000000000000 $t
     /tmp/ccfcZNmp.s:2119   .text.SystemCheckUp:0000000000000000 SystemCheckUp
     /tmp/ccfcZNmp.s:2381   .text.SystemCheckUp:0000000000000120 $d
                            *COM*:0000000000000324 board
     /tmp/ccfcZNmp.s:2398   .text.sync:0000000000000000 $t
     /tmp/ccfcZNmp.s:2405   .text.sync:0000000000000000 sync
     /tmp/ccfcZNmp.s:2451   .text.sync:0000000000000020 $d
     /tmp/ccfcZNmp.s:2462   .text.game:0000000000000000 $t
     /tmp/ccfcZNmp.s:2469   .text.game:0000000000000000 game
     /tmp/ccfcZNmp.s:2917   .text.game:00000000000002b0 $d
                            *COM*:0000000000000014 piece
     /tmp/ccfcZNmp.s:2938   .text.Error_Handler:0000000000000000 $t
     /tmp/ccfcZNmp.s:2945   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccfcZNmp.s:2970   .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccfcZNmp.s:2976   .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccfcZNmp.s:3101   .text.MX_TIM2_Init:000000000000009c $d
                            *COM*:0000000000000048 htim2
     /tmp/ccfcZNmp.s:3106   .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccfcZNmp.s:3112   .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccfcZNmp.s:3212   .text.MX_TIM4_Init:0000000000000074 $d
                            *COM*:0000000000000048 htim4
     /tmp/ccfcZNmp.s:3218   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccfcZNmp.s:3225   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccfcZNmp.s:3418   .text.SystemClock_Config:00000000000000cc $d
     /tmp/ccfcZNmp.s:3427   .text.main:0000000000000000 $t
     /tmp/ccfcZNmp.s:3434   .text.main:0000000000000000 main
     /tmp/ccfcZNmp.s:3633   .text.main:0000000000000110 $d
                            *COM*:0000000000000004 BestScore
ARM GAS  /tmp/ccfcZNmp.s 			page 360


                            *COM*:0000000000000005 charBestScore
     /tmp/ccfcZNmp.s:3686   .bss.movingTimer:0000000000000000 movingTimer
     /tmp/ccfcZNmp.s:3679   .bss.gameOver:0000000000000000 gameOver
     /tmp/ccfcZNmp.s:3693   .bss.startGame:0000000000000000 startGame
     /tmp/ccfcZNmp.s:3755   .bss.state8:0000000000000000 state8
     /tmp/ccfcZNmp.s:3748   .bss.state7:0000000000000000 state7
     /tmp/ccfcZNmp.s:3741   .bss.state6:0000000000000000 state6
     /tmp/ccfcZNmp.s:3734   .bss.state5:0000000000000000 state5
     /tmp/ccfcZNmp.s:3727   .bss.state4:0000000000000000 state4
     /tmp/ccfcZNmp.s:3720   .bss.state3:0000000000000000 state3
     /tmp/ccfcZNmp.s:3713   .bss.state2:0000000000000000 state2
     /tmp/ccfcZNmp.s:3707   .bss.state1:0000000000000000 state1
     /tmp/ccfcZNmp.s:3700   .bss.state0:0000000000000000 state0
     /tmp/ccfcZNmp.s:3668   .bss.EraseInitStruct.12268:0000000000000000 $d
     /tmp/ccfcZNmp.s:3672   .bss.EraseInitStruct.12268:0000000000000000 EraseInitStruct.12268
     /tmp/ccfcZNmp.s:3675   .bss.gameOver:0000000000000000 $d
     /tmp/ccfcZNmp.s:3682   .bss.movingTimer:0000000000000000 $d
     /tmp/ccfcZNmp.s:3689   .bss.startGame:0000000000000000 $d
     /tmp/ccfcZNmp.s:3696   .bss.state0:0000000000000000 $d
     /tmp/ccfcZNmp.s:3703   .bss.state1:0000000000000000 $d
     /tmp/ccfcZNmp.s:3710   .bss.state2:0000000000000000 $d
     /tmp/ccfcZNmp.s:3716   .bss.state3:0000000000000000 $d
     /tmp/ccfcZNmp.s:3723   .bss.state4:0000000000000000 $d
     /tmp/ccfcZNmp.s:3730   .bss.state5:0000000000000000 $d
     /tmp/ccfcZNmp.s:3737   .bss.state6:0000000000000000 $d
     /tmp/ccfcZNmp.s:3744   .bss.state7:0000000000000000 $d
     /tmp/ccfcZNmp.s:3751   .bss.state8:0000000000000000 $d
     /tmp/ccfcZNmp.s:3758   .rodata.game.str1.4:0000000000000000 $d
     /tmp/ccfcZNmp.s:3775   .rodata.main.str1.4:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
LL_GPIO_Init
LL_EXTI_Init
memset
LL_TIM_Init
LL_TIM_OC_Init
LL_TIM_BDTR_Init
HAL_FLASH_Unlock
HAL_FLASHEx_Erase
HAL_FLASH_Program
HAL_FLASH_GetError
HAL_FLASH_Lock
strlen
dropCurrentPiece
moveCurrentPieceDown
rotateCurrentPieceRight
moveCurrentPieceLeft
moveCurrentPieceRight
rotateCurrentPieceLeft
__aeabi_i2d
__aeabi_dmul
__aeabi_dadd
__aeabi_d2iz
fillScreen
initBoard
srand
ARM GAS  /tmp/ccfcZNmp.s 			page 361


rand
printBorders
sprintf
DrawText
initPiece
newPiece
printNextPiece
moveCurrentPieceDownBot
isGameOver
deletePossibleLines
pow
fillRect
print
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_OC_ConfigChannel
HAL_TIM_MspPostInit
LL_SetSystemCoreClock
HAL_InitTick
HAL_Init
initScreen
