// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _SeedFilling_HH_
#define _SeedFilling_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "SeedFilling1_CoredEe.h"
#include "SeedFilling_pointbkb.h"

namespace ap_rtl {

struct SeedFilling : public sc_module {
    // Port declarations 29
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<18> > src_val_address0;
    sc_out< sc_logic > src_val_ce0;
    sc_in< sc_lv<8> > src_val_q0;
    sc_in< sc_lv<32> > src_rows_dout;
    sc_in< sc_logic > src_rows_empty_n;
    sc_out< sc_logic > src_rows_read;
    sc_in< sc_lv<32> > src_cols_dout;
    sc_in< sc_logic > src_cols_empty_n;
    sc_out< sc_logic > src_cols_read;
    sc_out< sc_lv<18> > label_val_address0;
    sc_out< sc_logic > label_val_ce0;
    sc_out< sc_logic > label_val_we0;
    sc_out< sc_lv<8> > label_val_d0;
    sc_in< sc_lv<8> > label_val_q0;
    sc_out< sc_lv<32> > num;
    sc_out< sc_logic > num_ap_vld;
    sc_out< sc_lv<32> > label_rows_din;
    sc_in< sc_logic > label_rows_full_n;
    sc_out< sc_logic > label_rows_write;
    sc_out< sc_lv<32> > label_cols_din;
    sc_in< sc_logic > label_cols_full_n;
    sc_out< sc_logic > label_cols_write;


    // Module declarations
    SeedFilling(sc_module_name name);
    SC_HAS_PROCESS(SeedFilling);

    ~SeedFilling();

    sc_trace_file* mVcdFile;

    SeedFilling_pointbkb* points_val_x_U;
    SeedFilling_pointbkb* points_val_y_U;
    SeedFilling1_CoredEe<1,1,16,10,19>* SeedFilling1_CoredEe_U23;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > src_rows_blk_n;
    sc_signal< sc_logic > src_cols_blk_n;
    sc_signal< sc_logic > label_rows_blk_n;
    sc_signal< sc_logic > label_cols_blk_n;
    sc_signal< sc_lv<4> > indvar_flatten_reg_326;
    sc_signal< sc_lv<3> > dr_i_reg_338;
    sc_signal< sc_lv<3> > dc_i_reg_349;
    sc_signal< sc_lv<32> > vector_length_read_a_1_reg_360;
    sc_signal< sc_lv<32> > rows_reg_848;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > cols_reg_856;
    sc_signal< sc_lv<19> > tmp_1_fu_404_p1;
    sc_signal< sc_lv<19> > tmp_1_reg_863;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<40> > next_mul_fu_408_p2;
    sc_signal< sc_lv<40> > next_mul_reg_868;
    sc_signal< sc_lv<1> > tmp_4_i_fu_418_p2;
    sc_signal< sc_lv<31> > i_fu_423_p2;
    sc_signal< sc_lv<31> > i_reg_877;
    sc_signal< sc_lv<31> > j_fu_448_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<19> > tmp_3_fu_468_p1;
    sc_signal< sc_lv<19> > tmp_3_reg_914;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<40> > next_mul1_fu_472_p2;
    sc_signal< sc_lv<40> > next_mul1_reg_919;
    sc_signal< sc_lv<31> > i_1_fu_487_p2;
    sc_signal< sc_lv<31> > i_1_reg_927;
    sc_signal< sc_lv<16> > tmp_8_fu_493_p1;
    sc_signal< sc_lv<16> > tmp_8_reg_932;
    sc_signal< sc_lv<1> > tmp_7_i_fu_482_p2;
    sc_signal< sc_lv<31> > j_1_fu_510_p2;
    sc_signal< sc_lv<31> > j_1_reg_940;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > tmp_1_i_fu_505_p2;
    sc_signal< sc_lv<18> > label_val_addr_1_reg_950;
    sc_signal< sc_lv<1> > grp_fu_398_p2;
    sc_signal< sc_lv<1> > or_cond_i_reg_955;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<32> > tmp_11_i_fu_538_p2;
    sc_signal< sc_lv<32> > tmp_11_i_reg_959;
    sc_signal< sc_lv<8> > tmp_12_i_fu_544_p2;
    sc_signal< sc_lv<8> > tmp_12_i_reg_965;
    sc_signal< sc_lv<32> > points_length_fu_562_p2;
    sc_signal< sc_lv<32> > points_length_reg_973;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > tmp_i_i_fu_556_p2;
    sc_signal< sc_lv<16> > points_val_x_q0;
    sc_signal< sc_lv<16> > c0_reg_988;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > points_val_y_q0;
    sc_signal< sc_lv<16> > r0_reg_993;
    sc_signal< sc_lv<3> > tmp_14_i_fu_582_p2;
    sc_signal< sc_lv<3> > tmp_14_i_reg_999;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_626_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1004;
    sc_signal< sc_lv<1> > exitcond_i_fu_638_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_1008;
    sc_signal< sc_lv<3> > dc_i_mid2_fu_644_p3;
    sc_signal< sc_lv<3> > dc_i_mid2_reg_1013;
    sc_signal< sc_lv<3> > tmp_14_i_mid1_fu_652_p2;
    sc_signal< sc_lv<3> > tmp_14_i_mid1_reg_1020;
    sc_signal< sc_lv<16> > r_mid2_fu_667_p3;
    sc_signal< sc_lv<16> > r_mid2_reg_1025;
    sc_signal< sc_lv<3> > dr_i_mid2_fu_712_p3;
    sc_signal< sc_lv<3> > dr_i_mid2_reg_1031;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<16> > c_fu_724_p2;
    sc_signal< sc_lv<16> > c_reg_1036;
    sc_signal< sc_lv<1> > or_cond6_i_fu_758_p2;
    sc_signal< sc_lv<1> > or_cond6_i_reg_1042;
    sc_signal< sc_lv<4> > indvar_flatten_next_fu_764_p2;
    sc_signal< sc_lv<4> > indvar_flatten_next_reg_1047;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state11_pp1_stage1_iter0;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > demorgan_fu_804_p2;
    sc_signal< sc_lv<1> > demorgan_reg_1052;
    sc_signal< sc_lv<18> > label_val_addr_2_reg_1061;
    sc_signal< sc_lv<3> > dc_fu_823_p2;
    sc_signal< sc_lv<3> > dc_reg_1066;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<17> > points_val_x_address0;
    sc_signal< sc_logic > points_val_x_ce0;
    sc_signal< sc_logic > points_val_x_we0;
    sc_signal< sc_lv<16> > points_val_x_d0;
    sc_signal< sc_lv<17> > points_val_y_address0;
    sc_signal< sc_logic > points_val_y_ce0;
    sc_signal< sc_logic > points_val_y_we0;
    sc_signal< sc_lv<16> > points_val_y_d0;
    sc_signal< sc_lv<31> > i_0_i_i_reg_248;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<40> > phi_mul_reg_259;
    sc_signal< sc_lv<31> > j_0_i_i_reg_270;
    sc_signal< sc_lv<1> > tmp_6_i_fu_443_p2;
    sc_signal< sc_lv<31> > i_i_reg_281;
    sc_signal< sc_lv<40> > phi_mul1_reg_292;
    sc_signal< sc_lv<31> > j1_i_reg_303;
    sc_signal< sc_lv<32> > vector_length_read_a_reg_315;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<4> > ap_phi_mux_indvar_flatten_phi_fu_330_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<3> > ap_phi_mux_dr_i_phi_fu_342_p4;
    sc_signal< sc_lv<3> > ap_phi_mux_dc_i_phi_fu_353_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_points_length_6_i_phi_fu_375_p6;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter0_points_length_6_i_reg_371;
    sc_signal< sc_lv<32> > ap_phi_reg_pp1_iter1_points_length_6_i_reg_371;
    sc_signal< sc_lv<32> > points_length_1_fu_828_p2;
    sc_signal< sc_lv<64> > tmp_2_cast_fu_463_p1;
    sc_signal< sc_lv<64> > tmp_4_cast_fu_525_p1;
    sc_signal< sc_lv<64> > tmp_2_i_i_fu_568_p1;
    sc_signal< sc_lv<64> > tmp_6_cast_fu_817_p1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<64> > tmp_1_i25_i_fu_835_p1;
    sc_signal< sc_lv<32> > num_loc_i_fu_102;
    sc_signal< sc_lv<32> > num_local_fu_106;
    sc_signal< sc_lv<16> > tmp_11_fu_551_p1;
    sc_signal< sc_lv<1> > grp_fu_386_p2;
    sc_signal< sc_lv<1> > grp_fu_392_p2;
    sc_signal< sc_lv<32> > i_0_i_cast_i_fu_414_p1;
    sc_signal< sc_lv<32> > j_0_i_cast_i_fu_439_p1;
    sc_signal< sc_lv<19> > tmp_7_fu_454_p1;
    sc_signal< sc_lv<19> > tmp_2_fu_458_p2;
    sc_signal< sc_lv<32> > i_cast_i_fu_478_p1;
    sc_signal< sc_lv<32> > j1_cast_i_fu_501_p1;
    sc_signal< sc_lv<19> > tmp_9_fu_516_p1;
    sc_signal< sc_lv<19> > tmp_4_fu_520_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_534_p1;
    sc_signal< sc_lv<16> > tmp_15_i_fu_588_p1;
    sc_signal< sc_lv<16> > r_fu_592_p2;
    sc_signal< sc_lv<1> > tmp_12_fu_597_p3;
    sc_signal< sc_lv<32> > tmp_17_i_fu_611_p1;
    sc_signal< sc_lv<1> > tmp_18_i_fu_615_p2;
    sc_signal< sc_lv<1> > rev_fu_605_p2;
    sc_signal< sc_lv<3> > dr_fu_632_p2;
    sc_signal< sc_lv<16> > tmp_15_i_mid1_fu_658_p1;
    sc_signal< sc_lv<16> > r_mid1_fu_662_p2;
    sc_signal< sc_lv<1> > tmp_13_fu_675_p3;
    sc_signal< sc_lv<32> > tmp_17_i_mid1_fu_689_p1;
    sc_signal< sc_lv<1> > tmp_18_i_mid1_fu_693_p2;
    sc_signal< sc_lv<1> > rev1_fu_683_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_698_p2;
    sc_signal< sc_lv<1> > tmp_fu_620_p2;
    sc_signal< sc_lv<16> > tmp_22_i_fu_720_p1;
    sc_signal< sc_lv<1> > tmp_14_fu_729_p3;
    sc_signal< sc_lv<32> > tmp_24_i_fu_743_p1;
    sc_signal< sc_lv<1> > tmp_25_i_fu_747_p2;
    sc_signal< sc_lv<1> > rev2_fu_737_p2;
    sc_signal< sc_lv<1> > tmp1_fu_752_p2;
    sc_signal< sc_lv<1> > tmp_mid2_fu_704_p3;
    sc_signal< sc_lv<3> > tmp_14_i_mid2_fu_770_p3;
    sc_signal< sc_lv<3> > tmp_20_i_fu_778_p2;
    sc_signal< sc_lv<3> > tmp_21_i_fu_782_p2;
    sc_signal< sc_lv<2> > tmp_15_fu_788_p4;
    sc_signal< sc_lv<1> > icmp_fu_798_p2;
    sc_signal< sc_lv<19> > tmp_5_fu_841_p2;
    sc_signal< sc_lv<19> > tmp_27_i_cast_fu_809_p1;
    sc_signal< sc_lv<19> > tmp_6_fu_812_p2;
    sc_signal< sc_lv<10> > tmp_5_fu_841_p1;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< bool > ap_condition_711;
    sc_signal< bool > ap_condition_244;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_state4;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_state6;
    static const sc_lv<12> ap_ST_fsm_state7;
    static const sc_lv<12> ap_ST_fsm_state8;
    static const sc_lv<12> ap_ST_fsm_state9;
    static const sc_lv<12> ap_ST_fsm_pp1_stage0;
    static const sc_lv<12> ap_ST_fsm_pp1_stage1;
    static const sc_lv<12> ap_ST_fsm_state13;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<40> ap_const_lv40_1F4;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<19> ap_const_lv19_1F4;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp1_stage0_iter0();
    void thread_ap_block_state11_pp1_stage1_iter0();
    void thread_ap_block_state12_pp1_stage0_iter1();
    void thread_ap_condition_244();
    void thread_ap_condition_711();
    void thread_ap_condition_pp1_exit_iter0_state11();
    void thread_ap_done();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_dc_i_phi_fu_353_p4();
    void thread_ap_phi_mux_dr_i_phi_fu_342_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_330_p4();
    void thread_ap_phi_mux_points_length_6_i_phi_fu_375_p6();
    void thread_ap_phi_reg_pp1_iter0_points_length_6_i_reg_371();
    void thread_ap_ready();
    void thread_c_fu_724_p2();
    void thread_dc_fu_823_p2();
    void thread_dc_i_mid2_fu_644_p3();
    void thread_demorgan_fu_804_p2();
    void thread_dr_fu_632_p2();
    void thread_dr_i_mid2_fu_712_p3();
    void thread_exitcond_flatten_fu_626_p2();
    void thread_exitcond_i_fu_638_p2();
    void thread_grp_fu_386_p2();
    void thread_grp_fu_392_p2();
    void thread_grp_fu_398_p2();
    void thread_i_0_i_cast_i_fu_414_p1();
    void thread_i_1_fu_487_p2();
    void thread_i_cast_i_fu_478_p1();
    void thread_i_fu_423_p2();
    void thread_icmp_fu_798_p2();
    void thread_indvar_flatten_next_fu_764_p2();
    void thread_j1_cast_i_fu_501_p1();
    void thread_j_0_i_cast_i_fu_439_p1();
    void thread_j_1_fu_510_p2();
    void thread_j_fu_448_p2();
    void thread_label_cols_blk_n();
    void thread_label_cols_din();
    void thread_label_cols_write();
    void thread_label_rows_blk_n();
    void thread_label_rows_din();
    void thread_label_rows_write();
    void thread_label_val_address0();
    void thread_label_val_ce0();
    void thread_label_val_d0();
    void thread_label_val_we0();
    void thread_next_mul1_fu_472_p2();
    void thread_next_mul_fu_408_p2();
    void thread_num();
    void thread_num_ap_vld();
    void thread_or_cond6_i_fu_758_p2();
    void thread_points_length_1_fu_828_p2();
    void thread_points_length_fu_562_p2();
    void thread_points_val_x_address0();
    void thread_points_val_x_ce0();
    void thread_points_val_x_d0();
    void thread_points_val_x_we0();
    void thread_points_val_y_address0();
    void thread_points_val_y_ce0();
    void thread_points_val_y_d0();
    void thread_points_val_y_we0();
    void thread_r_fu_592_p2();
    void thread_r_mid1_fu_662_p2();
    void thread_r_mid2_fu_667_p3();
    void thread_rev1_fu_683_p2();
    void thread_rev2_fu_737_p2();
    void thread_rev_fu_605_p2();
    void thread_src_cols_blk_n();
    void thread_src_cols_read();
    void thread_src_rows_blk_n();
    void thread_src_rows_read();
    void thread_src_val_address0();
    void thread_src_val_ce0();
    void thread_tmp1_fu_752_p2();
    void thread_tmp_10_fu_534_p1();
    void thread_tmp_11_fu_551_p1();
    void thread_tmp_11_i_fu_538_p2();
    void thread_tmp_12_fu_597_p3();
    void thread_tmp_12_i_fu_544_p2();
    void thread_tmp_13_fu_675_p3();
    void thread_tmp_14_fu_729_p3();
    void thread_tmp_14_i_fu_582_p2();
    void thread_tmp_14_i_mid1_fu_652_p2();
    void thread_tmp_14_i_mid2_fu_770_p3();
    void thread_tmp_15_fu_788_p4();
    void thread_tmp_15_i_fu_588_p1();
    void thread_tmp_15_i_mid1_fu_658_p1();
    void thread_tmp_17_i_fu_611_p1();
    void thread_tmp_17_i_mid1_fu_689_p1();
    void thread_tmp_18_i_fu_615_p2();
    void thread_tmp_18_i_mid1_fu_693_p2();
    void thread_tmp_1_fu_404_p1();
    void thread_tmp_1_i25_i_fu_835_p1();
    void thread_tmp_1_i_fu_505_p2();
    void thread_tmp_20_i_fu_778_p2();
    void thread_tmp_21_i_fu_782_p2();
    void thread_tmp_22_i_fu_720_p1();
    void thread_tmp_24_i_fu_743_p1();
    void thread_tmp_25_i_fu_747_p2();
    void thread_tmp_27_i_cast_fu_809_p1();
    void thread_tmp_2_cast_fu_463_p1();
    void thread_tmp_2_fu_458_p2();
    void thread_tmp_2_i_i_fu_568_p1();
    void thread_tmp_3_fu_468_p1();
    void thread_tmp_4_cast_fu_525_p1();
    void thread_tmp_4_fu_520_p2();
    void thread_tmp_4_i_fu_418_p2();
    void thread_tmp_5_fu_841_p1();
    void thread_tmp_6_cast_fu_817_p1();
    void thread_tmp_6_fu_812_p2();
    void thread_tmp_6_i_fu_443_p2();
    void thread_tmp_7_fu_454_p1();
    void thread_tmp_7_i_fu_482_p2();
    void thread_tmp_8_fu_493_p1();
    void thread_tmp_9_fu_516_p1();
    void thread_tmp_fu_620_p2();
    void thread_tmp_i_i_fu_556_p2();
    void thread_tmp_mid1_fu_698_p2();
    void thread_tmp_mid2_fu_704_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
