=========================================================================================================
Auto created by Tang Dynasty v5.6.59063
Copyright (c) 2012-2022 Anlogic
Sun May 19 16:50:45 2024
=========================================================================================================


Top Model:                CortexM0_SoC                                                    
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../sysclk_adc.sdc                                            
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: System_clk                                               
Clock = System_clk, period 20ns, rising at 0ns, falling at 10ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0), 0 hold errors (TNS = 0)
Minimum period is 0ns
---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: pclk                                                     
Clock = pclk, period 10ns, rising at 0ns, falling at 5ns

5202 endpoints analyzed totally, and 139236 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 9.781ns
---------------------------------------------------------------------------------------------------------

Paths for end point sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46 (183 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.219 ns                                                        
 Start Point:             video_driver_inst/lt2_syn_55.clk (rising edge triggered by clock pclk)
 End Point:               sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46.mi[0] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         9.529ns  (logic 3.429ns, net 6.100ns, 35% logic)                
 Logic Levels:            6 ( ADDER=4 LUT5=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 video_driver_inst/lt2_syn_55.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.276       2.276      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 video_driver_inst/lt2_syn_55.q[0]                           clk2q                   0.146 r     2.422
 video_driver_inst/lt3_syn_58.a[0]                           net  (fanout = 6)       0.984 r     3.406
 video_driver_inst/lt3_syn_58.fco                            cell (ADDER)            0.706 r     4.112
 video_driver_inst/lt3_syn_61.fci                            net  (fanout = 1)       0.000 f     4.112
 video_driver_inst/lt3_syn_61.fco                            cell (ADDER)            0.073 r     4.185
 video_driver_inst/lt3_syn_64.fci                            net  (fanout = 1)       0.000 f     4.185
 video_driver_inst/lt3_syn_64.fco                            cell (ADDER)            0.073 r     4.258
 video_driver_inst/lt3_syn_67.fci                            net  (fanout = 1)       0.000 f     4.258
 video_driver_inst/lt3_syn_67.fco                            cell (ADDER)            0.073 r     4.331
 video_driver_inst/lt3_syn_70.fci                            net  (fanout = 1)       0.000 f     4.331
 video_driver_inst/lt3_syn_70.fco                            cell (ADDER)            0.073 r     4.404
 video_driver_inst/lt3_syn_72.fci                            net  (fanout = 1)       0.000 f     4.404
 video_driver_inst/lt3_syn_72.f[0]                           cell (ADDER)            0.144 r     4.548
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.b[1] net  (fanout = 1)       0.794 r     5.342
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.f[1] cell (LUT3)             0.333 r     5.675
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.b[0] net  (fanout = 1)       2.245 r     7.920
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.f[0] cell (LUT5)             0.431 r     8.351
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.e[0] net  (fanout = 2)       0.826 r     9.177
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.fco cell (ADDER)            0.781 r     9.958
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fci net  (fanout = 1)       0.000 f     9.958
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fx[1] cell (ADDER)            0.453 r    10.411
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46.mi[0] net  (fanout = 3)       1.251 r    11.662
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46 path2reg0               0.143      11.805
 Arrival time                                                                       11.805                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.095      12.024
 Required time                                                                      12.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.219ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.433 ns                                                        
 Start Point:             video_driver_inst/reg1_syn_74.clk (rising edge triggered by clock pclk)
 End Point:               sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46.mi[0] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         9.315ns  (logic 3.260ns, net 6.055ns, 34% logic)                
 Logic Levels:            6 ( ADDER=4 LUT5=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 video_driver_inst/reg1_syn_74.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.276       2.276      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 video_driver_inst/reg1_syn_74.q[1]                          clk2q                   0.146 r     2.422
 video_driver_inst/lt0_syn_61.b[0]                           net  (fanout = 6)       1.274 r     3.696
 video_driver_inst/lt0_syn_61.fco                            cell (ADDER)            0.627 r     4.323
 video_driver_inst/lt0_syn_64.fci                            net  (fanout = 1)       0.000 f     4.323
 video_driver_inst/lt0_syn_64.fco                            cell (ADDER)            0.073 r     4.396
 video_driver_inst/lt0_syn_67.fci                            net  (fanout = 1)       0.000 f     4.396
 video_driver_inst/lt0_syn_67.f[1]                           cell (ADDER)            0.355 r     4.751
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.c[1] net  (fanout = 2)       0.459 r     5.210
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.f[1] cell (LUT3)             0.251 r     5.461
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.b[0] net  (fanout = 1)       2.245 r     7.706
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.f[0] cell (LUT5)             0.431 r     8.137
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.e[0] net  (fanout = 2)       0.826 r     8.963
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.fco cell (ADDER)            0.781 r     9.744
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fci net  (fanout = 1)       0.000 f     9.744
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fx[1] cell (ADDER)            0.453 r    10.197
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46.mi[0] net  (fanout = 3)       1.251 r    11.448
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46 path2reg0               0.143      11.591
 Arrival time                                                                       11.591                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.095      12.024
 Required time                                                                      12.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.433ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.449 ns                                                        
 Start Point:             video_driver_inst/lt3_syn_55.clk (rising edge triggered by clock pclk)
 End Point:               sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46.mi[0] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         9.299ns  (logic 3.423ns, net 5.876ns, 36% logic)                
 Logic Levels:            6 ( ADDER=4 LUT5=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 video_driver_inst/lt3_syn_55.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.276       2.276      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 video_driver_inst/lt3_syn_55.q[0]                           clk2q                   0.146 r     2.422
 video_driver_inst/lt3_syn_55.a[1]                           net  (fanout = 6)       0.760 r     3.182
 video_driver_inst/lt3_syn_55.fco                            cell (ADDER)            0.627 r     3.809
 video_driver_inst/lt3_syn_58.fci                            net  (fanout = 1)       0.000 f     3.809
 video_driver_inst/lt3_syn_58.fco                            cell (ADDER)            0.073 r     3.882
 video_driver_inst/lt3_syn_61.fci                            net  (fanout = 1)       0.000 f     3.882
 video_driver_inst/lt3_syn_61.fco                            cell (ADDER)            0.073 r     3.955
 video_driver_inst/lt3_syn_64.fci                            net  (fanout = 1)       0.000 f     3.955
 video_driver_inst/lt3_syn_64.fco                            cell (ADDER)            0.073 r     4.028
 video_driver_inst/lt3_syn_67.fci                            net  (fanout = 1)       0.000 f     4.028
 video_driver_inst/lt3_syn_67.fco                            cell (ADDER)            0.073 r     4.101
 video_driver_inst/lt3_syn_70.fci                            net  (fanout = 1)       0.000 f     4.101
 video_driver_inst/lt3_syn_70.fco                            cell (ADDER)            0.073 r     4.174
 video_driver_inst/lt3_syn_72.fci                            net  (fanout = 1)       0.000 f     4.174
 video_driver_inst/lt3_syn_72.f[0]                           cell (ADDER)            0.144 r     4.318
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.b[1] net  (fanout = 1)       0.794 r     5.112
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.f[1] cell (LUT3)             0.333 r     5.445
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.b[0] net  (fanout = 1)       2.245 r     7.690
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.f[0] cell (LUT5)             0.431 r     8.121
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.e[0] net  (fanout = 2)       0.826 r     8.947
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.fco cell (ADDER)            0.781 r     9.728
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fci net  (fanout = 1)       0.000 f     9.728
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fx[1] cell (ADDER)            0.453 r    10.181
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46.mi[0] net  (fanout = 3)       1.251 r    11.432
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46 path2reg0               0.143      11.575
 Arrival time                                                                       11.575                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/reg0_syn_46.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.095      12.024
 Required time                                                                      12.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.449ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580 (187 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.601 ns                                                        
 Start Point:             video_driver_inst/lt2_syn_55.clk (rising edge triggered by clock pclk)
 End Point:               AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580.mi[0] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         9.147ns  (logic 3.561ns, net 5.586ns, 38% logic)                
 Logic Levels:            6 ( ADDER=4 LUT5=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 video_driver_inst/lt2_syn_55.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.276       2.276      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 video_driver_inst/lt2_syn_55.q[0]                           clk2q                   0.146 r     2.422
 video_driver_inst/lt3_syn_58.a[0]                           net  (fanout = 6)       0.984 r     3.406
 video_driver_inst/lt3_syn_58.fco                            cell (ADDER)            0.706 r     4.112
 video_driver_inst/lt3_syn_61.fci                            net  (fanout = 1)       0.000 f     4.112
 video_driver_inst/lt3_syn_61.fco                            cell (ADDER)            0.073 r     4.185
 video_driver_inst/lt3_syn_64.fci                            net  (fanout = 1)       0.000 f     4.185
 video_driver_inst/lt3_syn_64.fco                            cell (ADDER)            0.073 r     4.258
 video_driver_inst/lt3_syn_67.fci                            net  (fanout = 1)       0.000 f     4.258
 video_driver_inst/lt3_syn_67.fco                            cell (ADDER)            0.073 r     4.331
 video_driver_inst/lt3_syn_70.fci                            net  (fanout = 1)       0.000 f     4.331
 video_driver_inst/lt3_syn_70.fco                            cell (ADDER)            0.073 r     4.404
 video_driver_inst/lt3_syn_72.fci                            net  (fanout = 1)       0.000 f     4.404
 video_driver_inst/lt3_syn_72.f[0]                           cell (ADDER)            0.144 r     4.548
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.b[1] net  (fanout = 1)       0.794 r     5.342
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.f[1] cell (LUT3)             0.333 r     5.675
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.b[0] net  (fanout = 1)       2.245 r     7.920
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.f[0] cell (LUT5)             0.431 r     8.351
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.e[0] net  (fanout = 2)       0.826 r     9.177
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.fco cell (ADDER)            0.781 r     9.958
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fci net  (fanout = 1)       0.000 f     9.958
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fco cell (ADDER)            0.132 r    10.090
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_70.fci net  (fanout = 1)       0.000 f    10.090
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_70.fx[1] cell (ADDER)            0.453 r    10.543
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580.mi[0] net  (fanout = 3)       0.737 r    11.280
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580 path2reg0               0.143      11.423
 Arrival time                                                                       11.423                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.095      12.024
 Required time                                                                      12.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.601ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.815 ns                                                        
 Start Point:             video_driver_inst/reg1_syn_74.clk (rising edge triggered by clock pclk)
 End Point:               AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580.mi[0] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         8.933ns  (logic 3.392ns, net 5.541ns, 37% logic)                
 Logic Levels:            6 ( ADDER=4 LUT5=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 video_driver_inst/reg1_syn_74.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.276       2.276      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 video_driver_inst/reg1_syn_74.q[1]                          clk2q                   0.146 r     2.422
 video_driver_inst/lt0_syn_61.b[0]                           net  (fanout = 6)       1.274 r     3.696
 video_driver_inst/lt0_syn_61.fco                            cell (ADDER)            0.627 r     4.323
 video_driver_inst/lt0_syn_64.fci                            net  (fanout = 1)       0.000 f     4.323
 video_driver_inst/lt0_syn_64.fco                            cell (ADDER)            0.073 r     4.396
 video_driver_inst/lt0_syn_67.fci                            net  (fanout = 1)       0.000 f     4.396
 video_driver_inst/lt0_syn_67.f[1]                           cell (ADDER)            0.355 r     4.751
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.c[1] net  (fanout = 2)       0.459 r     5.210
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.f[1] cell (LUT3)             0.251 r     5.461
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.b[0] net  (fanout = 1)       2.245 r     7.706
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.f[0] cell (LUT5)             0.431 r     8.137
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.e[0] net  (fanout = 2)       0.826 r     8.963
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.fco cell (ADDER)            0.781 r     9.744
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fci net  (fanout = 1)       0.000 f     9.744
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fco cell (ADDER)            0.132 r     9.876
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_70.fci net  (fanout = 1)       0.000 f     9.876
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_70.fx[1] cell (ADDER)            0.453 r    10.329
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580.mi[0] net  (fanout = 3)       0.737 r    11.066
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580 path2reg0               0.143      11.209
 Arrival time                                                                       11.209                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.095      12.024
 Required time                                                                      12.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.815ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.831 ns                                                        
 Start Point:             video_driver_inst/lt3_syn_55.clk (rising edge triggered by clock pclk)
 End Point:               AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580.mi[0] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         8.917ns  (logic 3.555ns, net 5.362ns, 39% logic)                
 Logic Levels:            6 ( ADDER=4 LUT5=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 video_driver_inst/lt3_syn_55.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.276       2.276      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 video_driver_inst/lt3_syn_55.q[0]                           clk2q                   0.146 r     2.422
 video_driver_inst/lt3_syn_55.a[1]                           net  (fanout = 6)       0.760 r     3.182
 video_driver_inst/lt3_syn_55.fco                            cell (ADDER)            0.627 r     3.809
 video_driver_inst/lt3_syn_58.fci                            net  (fanout = 1)       0.000 f     3.809
 video_driver_inst/lt3_syn_58.fco                            cell (ADDER)            0.073 r     3.882
 video_driver_inst/lt3_syn_61.fci                            net  (fanout = 1)       0.000 f     3.882
 video_driver_inst/lt3_syn_61.fco                            cell (ADDER)            0.073 r     3.955
 video_driver_inst/lt3_syn_64.fci                            net  (fanout = 1)       0.000 f     3.955
 video_driver_inst/lt3_syn_64.fco                            cell (ADDER)            0.073 r     4.028
 video_driver_inst/lt3_syn_67.fci                            net  (fanout = 1)       0.000 f     4.028
 video_driver_inst/lt3_syn_67.fco                            cell (ADDER)            0.073 r     4.101
 video_driver_inst/lt3_syn_70.fci                            net  (fanout = 1)       0.000 f     4.101
 video_driver_inst/lt3_syn_70.fco                            cell (ADDER)            0.073 r     4.174
 video_driver_inst/lt3_syn_72.fci                            net  (fanout = 1)       0.000 f     4.174
 video_driver_inst/lt3_syn_72.f[0]                           cell (ADDER)            0.144 r     4.318
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.b[1] net  (fanout = 1)       0.794 r     5.112
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.f[1] cell (LUT3)             0.333 r     5.445
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.b[0] net  (fanout = 1)       2.245 r     7.690
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.f[0] cell (LUT5)             0.431 r     8.121
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.e[0] net  (fanout = 2)       0.826 r     8.947
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.fco cell (ADDER)            0.781 r     9.728
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fci net  (fanout = 1)       0.000 f     9.728
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fco cell (ADDER)            0.132 r     9.860
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_70.fci net  (fanout = 1)       0.000 f     9.860
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_70.fx[1] cell (ADDER)            0.453 r    10.313
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580.mi[0] net  (fanout = 3)       0.737 r    11.050
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580 path2reg0               0.143      11.193
 Arrival time                                                                       11.193                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1580.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      11.929
 clock uncertainty                                                                  -0.000      11.929
 clock recovergence pessimism                                                        0.095      12.024
 Required time                                                                      12.024            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.831ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9 (1831 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.620 ns                                                        
 Start Point:             video_driver_inst/lt2_syn_55.clk (rising edge triggered by clock pclk)
 End Point:               sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9.addrb[4] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         9.066ns  (logic 3.154ns, net 5.912ns, 34% logic)                
 Logic Levels:            6 ( ADDER=2 EMB=1 LUT5=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 video_driver_inst/lt2_syn_55.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.276       2.276      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 video_driver_inst/lt2_syn_55.q[0]                           clk2q                   0.146 r     2.422
 video_driver_inst/lt3_syn_58.a[0]                           net  (fanout = 6)       0.984 r     3.406
 video_driver_inst/lt3_syn_58.fco                            cell (ADDER)            0.706 r     4.112
 video_driver_inst/lt3_syn_61.fci                            net  (fanout = 1)       0.000 f     4.112
 video_driver_inst/lt3_syn_61.fco                            cell (ADDER)            0.073 r     4.185
 video_driver_inst/lt3_syn_64.fci                            net  (fanout = 1)       0.000 f     4.185
 video_driver_inst/lt3_syn_64.fco                            cell (ADDER)            0.073 r     4.258
 video_driver_inst/lt3_syn_67.fci                            net  (fanout = 1)       0.000 f     4.258
 video_driver_inst/lt3_syn_67.fco                            cell (ADDER)            0.073 r     4.331
 video_driver_inst/lt3_syn_70.fci                            net  (fanout = 1)       0.000 f     4.331
 video_driver_inst/lt3_syn_70.fco                            cell (ADDER)            0.073 r     4.404
 video_driver_inst/lt3_syn_72.fci                            net  (fanout = 1)       0.000 f     4.404
 video_driver_inst/lt3_syn_72.f[0]                           cell (ADDER)            0.144 r     4.548
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.b[1] net  (fanout = 1)       0.794 r     5.342
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.f[1] cell (LUT3)             0.333 r     5.675
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.b[0] net  (fanout = 1)       2.245 r     7.920
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.f[0] cell (LUT5)             0.431 r     8.351
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.e[0] net  (fanout = 2)       0.826 r     9.177
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.fx[1] cell                    1.102 r    10.279
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9.addrb[4] net  (fanout = 3)       1.063 r    11.342
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      11.342
 Arrival time                                                                       11.342                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9.clkb (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      11.795
 clock uncertainty                                                                  -0.000      11.795
 clock recovergence pessimism                                                        0.167      11.962
 Required time                                                                      11.962            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.620ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.711 ns                                                        
 Start Point:             video_driver_inst/lt2_syn_55.clk (rising edge triggered by clock pclk)
 End Point:               sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9.addrb[6] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         8.975ns  (logic 3.220ns, net 5.755ns, 35% logic)                
 Logic Levels:            7 ( ADDER=4 EMB=1 LUT5=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 video_driver_inst/lt2_syn_55.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.276       2.276      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 video_driver_inst/lt2_syn_55.q[0]                           clk2q                   0.146 r     2.422
 video_driver_inst/lt3_syn_58.a[0]                           net  (fanout = 6)       0.984 r     3.406
 video_driver_inst/lt3_syn_58.fco                            cell (ADDER)            0.706 r     4.112
 video_driver_inst/lt3_syn_61.fci                            net  (fanout = 1)       0.000 f     4.112
 video_driver_inst/lt3_syn_61.fco                            cell (ADDER)            0.073 r     4.185
 video_driver_inst/lt3_syn_64.fci                            net  (fanout = 1)       0.000 f     4.185
 video_driver_inst/lt3_syn_64.fco                            cell (ADDER)            0.073 r     4.258
 video_driver_inst/lt3_syn_67.fci                            net  (fanout = 1)       0.000 f     4.258
 video_driver_inst/lt3_syn_67.fco                            cell (ADDER)            0.073 r     4.331
 video_driver_inst/lt3_syn_70.fci                            net  (fanout = 1)       0.000 f     4.331
 video_driver_inst/lt3_syn_70.fco                            cell (ADDER)            0.073 r     4.404
 video_driver_inst/lt3_syn_72.fci                            net  (fanout = 1)       0.000 f     4.404
 video_driver_inst/lt3_syn_72.f[0]                           cell (ADDER)            0.144 r     4.548
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.b[1] net  (fanout = 1)       0.794 r     5.342
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.f[1] cell (LUT3)             0.333 r     5.675
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.b[0] net  (fanout = 1)       2.245 r     7.920
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.f[0] cell (LUT5)             0.431 r     8.351
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.e[0] net  (fanout = 2)       0.826 r     9.177
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.fco cell (ADDER)            0.781 r     9.958
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fci net  (fanout = 1)       0.000 f     9.958
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fx[0] cell (ADDER)            0.387 r    10.345
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9.addrb[6] net  (fanout = 3)       0.906 r    11.251
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      11.251
 Arrival time                                                                       11.251                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9.clkb (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      11.795
 clock uncertainty                                                                  -0.000      11.795
 clock recovergence pessimism                                                        0.167      11.962
 Required time                                                                      11.962            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.711ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.763 ns                                                        
 Start Point:             video_driver_inst/lt2_syn_55.clk (rising edge triggered by clock pclk)
 End Point:               sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9.addrb[8] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         8.923ns  (logic 3.286ns, net 5.637ns, 36% logic)                
 Logic Levels:            7 ( ADDER=4 EMB=1 LUT5=1 LUT3=1 )                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 video_driver_inst/lt2_syn_55.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.276       2.276      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 video_driver_inst/lt2_syn_55.q[0]                           clk2q                   0.146 r     2.422
 video_driver_inst/lt3_syn_58.a[0]                           net  (fanout = 6)       0.984 r     3.406
 video_driver_inst/lt3_syn_58.fco                            cell (ADDER)            0.706 r     4.112
 video_driver_inst/lt3_syn_61.fci                            net  (fanout = 1)       0.000 f     4.112
 video_driver_inst/lt3_syn_61.fco                            cell (ADDER)            0.073 r     4.185
 video_driver_inst/lt3_syn_64.fci                            net  (fanout = 1)       0.000 f     4.185
 video_driver_inst/lt3_syn_64.fco                            cell (ADDER)            0.073 r     4.258
 video_driver_inst/lt3_syn_67.fci                            net  (fanout = 1)       0.000 f     4.258
 video_driver_inst/lt3_syn_67.fco                            cell (ADDER)            0.073 r     4.331
 video_driver_inst/lt3_syn_70.fci                            net  (fanout = 1)       0.000 f     4.331
 video_driver_inst/lt3_syn_70.fco                            cell (ADDER)            0.073 r     4.404
 video_driver_inst/lt3_syn_72.fci                            net  (fanout = 1)       0.000 f     4.404
 video_driver_inst/lt3_syn_72.f[0]                           cell (ADDER)            0.144 r     4.548
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.b[1] net  (fanout = 1)       0.794 r     5.342
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/reg0_syn_72.f[1] cell (LUT3)             0.333 r     5.675
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.b[0] net  (fanout = 1)       2.245 r     7.920
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/reg2_syn_54.f[0] cell (LUT5)             0.431 r     8.351
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.e[0] net  (fanout = 2)       0.826 r     9.177
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_68.fco cell (ADDER)            0.781 r     9.958
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fci net  (fanout = 1)       0.000 f     9.958
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/add2_syn_69.fx[1] cell (ADDER)            0.453 r    10.411
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9.addrb[8] net  (fanout = 3)       0.788 r    11.199
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9 path2reg (EMB)          0.000      11.199
 Arrival time                                                                       11.199                  (7 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/ram_inst/ramread0_syn_9.clkb (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.250      11.795
 clock uncertainty                                                                  -0.000      11.795
 clock recovergence pessimism                                                        0.167      11.962
 Required time                                                                      11.962            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.763ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.088 ns                                                        
 Start Point:             Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg5_syn_53.clk (rising edge triggered by clock pclk)
 End Point:               Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6.addra[12] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.333ns  (logic 0.109ns, net 0.224ns, 32% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg5_syn_53.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     1.938       1.938      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg5_syn_53.q[0] clk2q                   0.109 r     2.047
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6.addra[12] net  (fanout = 3)       0.224 r     2.271
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6 path2reg (EMB)          0.000       2.271
 Arrival time                                                                        2.271                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6.clka (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.088ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.203 ns                                                        
 Start Point:             Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg5_syn_51.clk (rising edge triggered by clock pclk)
 End Point:               Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6.addra[11] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.448ns  (logic 0.109ns, net 0.339ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg5_syn_51.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     1.938       1.938      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg5_syn_51.q[1] clk2q                   0.109 r     2.047
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6.addra[11] net  (fanout = 3)       0.339 r     2.386
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6 path2reg (EMB)          0.000       2.386
 Arrival time                                                                        2.386                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6.clka (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.203ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.247 ns                                                        
 Start Point:             Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg5_syn_62.clk (rising edge triggered by clock pclk)
 End Point:               Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6.addra[4] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.492ns  (logic 0.109ns, net 0.383ns, 22% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg5_syn_62.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     1.938       1.938      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg5_syn_62.q[1] clk2q                   0.109 r     2.047
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6.addra[4] net  (fanout = 3)       0.383 r     2.430
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6 path2reg (EMB)          0.000       2.430
 Arrival time                                                                        2.430                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/inst_syn_6.clka (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.247ns          

---------------------------------------------------------------------------------------------------------

Paths for end point Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6 (11 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.089 ns                                                        
 Start Point:             Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg6_syn_57.clk (rising edge triggered by clock pclk)
 End Point:               Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6.addra[6] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.334ns  (logic 0.109ns, net 0.225ns, 32% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg6_syn_57.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     1.938       1.938      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg6_syn_57.q[0] clk2q                   0.109 r     2.047
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6.addra[6] net  (fanout = 2)       0.225 r     2.272
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6 path2reg (EMB)          0.000       2.272
 Arrival time                                                                        2.272                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6.clka (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.089ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.124 ns                                                        
 Start Point:             Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/add0_syn_68.clk (rising edge triggered by clock pclk)
 End Point:               Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6.addra[10] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.369ns  (logic 0.109ns, net 0.260ns, 29% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/add0_syn_68.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     1.938       1.938      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/add0_syn_68.q[0] clk2q                   0.109 r     2.047
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6.addra[10] net  (fanout = 2)       0.260 r     2.307
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6 path2reg (EMB)          0.000       2.307
 Arrival time                                                                        2.307                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6.clka (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.124ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.186 ns                                                        
 Start Point:             Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg4_syn_15.clk (rising edge triggered by clock pclk)
 End Point:               Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6.addra[5] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.431ns  (logic 0.109ns, net 0.322ns, 25% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg4_syn_15.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     1.938       1.938      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/reg4_syn_15.q[0] clk2q                   0.109 r     2.047
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6.addra[5] net  (fanout = 2)       0.322 r     2.369
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6 path2reg (EMB)          0.000       2.369
 Arrival time                                                                        2.369                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 Bayer2RGB_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst1/inst_syn_6.clka (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.186ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1 (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.124 ns                                                        
 Start Point:             PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg7_syn_47.clk (rising edge triggered by clock pclk)
 End Point:               PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1.dia[1] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.369ns  (logic 0.109ns, net 0.260ns, 29% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg7_syn_47.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     1.938       1.938      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg7_syn_47.q[0] clk2q                   0.109 r     2.047
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1.dia[1] net  (fanout = 1)       0.260 r     2.307
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1 path2reg (EMB)          0.000       2.307
 Arrival time                                                                        2.307                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1.clka (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.124ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.240 ns                                                        
 Start Point:             PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg7_syn_44.clk (rising edge triggered by clock pclk)
 End Point:               PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1.dia[2] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.485ns  (logic 0.109ns, net 0.376ns, 22% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg7_syn_44.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     1.938       1.938      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg7_syn_44.q[1] clk2q                   0.109 r     2.047
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1.dia[2] net  (fanout = 1)       0.376 r     2.423
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1 path2reg (EMB)          0.000       2.423
 Arrival time                                                                        2.423                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1.clka (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.240ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.241 ns                                                        
 Start Point:             PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg7_syn_44.clk (rising edge triggered by clock pclk)
 End Point:               PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1.dia[3] (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.486ns  (logic 0.109ns, net 0.377ns, 22% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg7_syn_44.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     1.938       1.938      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg7_syn_44.q[0] clk2q                   0.109 r     2.047
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1.dia[3] net  (fanout = 1)       0.377 r     2.424
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1 path2reg (EMB)          0.000       2.424
 Arrival time                                                                        2.424                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/DRAM_inst1/inst_syn_1.clka (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.241ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point video_driver_inst/TFT_begin_n_syn_28 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  4.217 ns                                                        
 Start Point:             AHBlite_SD_Interface/SD_top_inst/sd_init_inst/init_end_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               video_driver_inst/TFT_begin_n_syn_28.sr (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         5.118ns  (logic 0.637ns, net 4.481ns, 12% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_init_inst/init_end_reg_syn_5.clk (u_logic/SCLK) net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AHBlite_SD_Interface/SD_top_inst/sd_init_inst/init_end_reg_syn_5.q[0] clk2q                   0.146 r     2.556
 RAMDATA_Interface/reg1_syn_167.c[0]                         net  (fanout = 6)       1.792 r     4.348
 RAMDATA_Interface/reg1_syn_167.f[0]                         cell (LUT2)             0.348 r     4.696
 video_driver_inst/TFT_begin_n_syn_28.sr                     net  (fanout = 8)       2.689 r     7.385
 video_driver_inst/TFT_begin_n_syn_28                        path2reg                0.143       7.528
 Arrival time                                                                        7.528                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 video_driver_inst/TFT_begin_n_syn_28.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.745
 clock uncertainty                                                                  -0.000      11.745
 clock recovergence pessimism                                                        0.000      11.745
 Required time                                                                      11.745            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.217ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PINTO_inst/vip_matrix_generate_5x5_8bit/reg18_syn_50 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  7.021 ns                                                        
 Start Point:             sdram_rw_top_inst/u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_b[8]_syn_125.clk (rising edge triggered by clock clk)
 End Point:               PINTO_inst/vip_matrix_generate_5x5_8bit/reg18_syn_50.sr (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         2.314ns  (logic 0.289ns, net 2.025ns, 12% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_b[8]_syn_125.clk (u_logic/SCLK) net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 sdram_rw_top_inst/u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_b[8]_syn_125.q[0] clk2q                   0.146 r     2.556
 PINTO_inst/vip_matrix_generate_5x5_8bit/reg18_syn_50.sr     net  (fanout = 16)      2.025 r     4.581
 PINTO_inst/vip_matrix_generate_5x5_8bit/reg18_syn_50        path2reg                0.143       4.724
 Arrival time                                                                        4.724                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 PINTO_inst/vip_matrix_generate_5x5_8bit/reg18_syn_50.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.745
 clock uncertainty                                                                  -0.000      11.745
 clock recovergence pessimism                                                        0.000      11.745
 Required time                                                                      11.745            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.021ns          

---------------------------------------------------------------------------------------------------------

Paths for end point PINTO_inst/vip_matrix_generate_5x5_8bit/reg14_syn_44 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  7.021 ns                                                        
 Start Point:             sdram_rw_top_inst/u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_b[8]_syn_125.clk (rising edge triggered by clock clk)
 End Point:               PINTO_inst/vip_matrix_generate_5x5_8bit/reg14_syn_44.sr (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         2.314ns  (logic 0.289ns, net 2.025ns, 12% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_b[8]_syn_125.clk (u_logic/SCLK) net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 sdram_rw_top_inst/u_sdram_top/u_sdram_controller/u_sdram_ctrl/cnt_clk_b[8]_syn_125.q[0] clk2q                   0.146 r     2.556
 PINTO_inst/vip_matrix_generate_5x5_8bit/reg14_syn_44.sr     net  (fanout = 16)      2.025 r     4.581
 PINTO_inst/vip_matrix_generate_5x5_8bit/reg14_syn_44        path2reg                0.143       4.724
 Arrival time                                                                        4.724                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 PINTO_inst/vip_matrix_generate_5x5_8bit/reg14_syn_44.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 capture clock edge                                                                 10.000      12.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      11.745
 clock uncertainty                                                                  -0.000      11.745
 clock recovergence pessimism                                                        0.000      11.745
 Required time                                                                      11.745            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               7.021ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PINTO_inst/data_min1_b[0]_syn_9 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.074 ns                                                        
 Start Point:             cpuresetn_reg_syn_191.clk (rising edge triggered by clock clk)  
 End Point:               PINTO_inst/data_min1_b[0]_syn_9.sr (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.428ns  (logic 0.196ns, net 0.232ns, 45% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 cpuresetn_reg_syn_191.clk (u_logic/SCLK)                    net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 cpuresetn_reg_syn_191.q[0]                                  clk2q                   0.109 r     2.138
 PINTO_inst/data_min1_b[0]_syn_9.sr                          net  (fanout = 5)       0.232 r     2.370
 PINTO_inst/data_min1_b[0]_syn_9                             path2reg                0.087       2.457
 Arrival time                                                                        2.457                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 PINTO_inst/data_min1_b[0]_syn_9.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                        0.000       2.383
 Required time                                                                       2.383            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.074ns          

---------------------------------------------------------------------------------------------------------

Paths for end point med_filter_proc__red_inst/Matrix_Generate_3x3_8Bit_inst/reg0_syn_43 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.090 ns                                                        
 Start Point:             med_filter_proc__red_inst/data_max1_b[6]_syn_10.clk (rising edge triggered by clock clk)
 End Point:               med_filter_proc__red_inst/Matrix_Generate_3x3_8Bit_inst/reg0_syn_43.sr (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.444ns  (logic 0.196ns, net 0.248ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 med_filter_proc__red_inst/data_max1_b[6]_syn_10.clk (u_logic/SCLK) net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 med_filter_proc__red_inst/data_max1_b[6]_syn_10.q[0]        clk2q                   0.109 r     2.138
 med_filter_proc__red_inst/Matrix_Generate_3x3_8Bit_inst/reg0_syn_43.sr net  (fanout = 12)      0.248 r     2.386
 med_filter_proc__red_inst/Matrix_Generate_3x3_8Bit_inst/reg0_syn_43 path2reg                0.087       2.473
 Arrival time                                                                        2.473                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 med_filter_proc__red_inst/Matrix_Generate_3x3_8Bit_inst/reg0_syn_43.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                        0.000       2.383
 Required time                                                                       2.383            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.090ns          

---------------------------------------------------------------------------------------------------------

Paths for end point med_filter_proc__red_inst/Matrix_Generate_3x3_8Bit_inst/reg0_syn_51 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.090 ns                                                        
 Start Point:             med_filter_proc__red_inst/data_max1_b[6]_syn_10.clk (rising edge triggered by clock clk)
 End Point:               med_filter_proc__red_inst/Matrix_Generate_3x3_8Bit_inst/reg0_syn_51.sr (rising edge triggered by clock pclk)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.444ns  (logic 0.196ns, net 0.248ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 med_filter_proc__red_inst/data_max1_b[6]_syn_10.clk (u_logic/SCLK) net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 med_filter_proc__red_inst/data_max1_b[6]_syn_10.q[0]        clk2q                   0.109 r     2.138
 med_filter_proc__red_inst/Matrix_Generate_3x3_8Bit_inst/reg0_syn_51.sr net  (fanout = 12)      0.248 r     2.386
 med_filter_proc__red_inst/Matrix_Generate_3x3_8Bit_inst/reg0_syn_51 path2reg                0.087       2.473
 Arrival time                                                                        2.473                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 med_filter_proc__red_inst/Matrix_Generate_3x3_8Bit_inst/reg0_syn_51.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.130       2.130      ../../al_ip/RAM.v(42)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                        0.000       2.383
 Required time                                                                       2.383            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.090ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: sclk5                                                    
Clock = sclk5, period 2ns, rising at 0ns, falling at 1ns

128 endpoints analyzed totally, and 234 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 1.645ns
---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.355 ns                                                        
 Start Point:             u_logic/Vzeiu6_n_syn_5.clk (rising edge triggered by clock sclk5)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.b[1] (rising edge triggered by clock sclk5)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.465ns  (logic 0.695ns, net 0.770ns, 47% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u_logic/Vzeiu6_n_syn_5.clk (u3_hdmi_tx/PXLCLK_5X_I)         net                     2.410       2.410      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Vzeiu6_n_syn_5.q[0]                                 clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.b[1] net  (fanout = 31)      0.770 r     3.326
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53 path2reg1 (LUT3)        0.549       3.875
 Arrival time                                                                        3.875                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.000       4.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.050
 clock uncertainty                                                                  -0.000       4.050
 clock recovergence pessimism                                                        0.180       4.230
 Required time                                                                       4.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.355ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.580 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_56.clk (rising edge triggered by clock sclk5)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.c[1] (rising edge triggered by clock sclk5)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.240ns  (logic 0.612ns, net 0.628ns, 49% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_56.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.410       2.410      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_56.q[0] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.c[1] net  (fanout = 1)       0.628 r     3.184
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53 path2reg1 (LUT3)        0.466       3.650
 Arrival time                                                                        3.650                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.000       4.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.050
 clock uncertainty                                                                  -0.000       4.050
 clock recovergence pessimism                                                        0.180       4.230
 Required time                                                                       4.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.580ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.355 ns                                                        
 Start Point:             u_logic/Vzeiu6_n_syn_5.clk (rising edge triggered by clock sclk5)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.b[0] (rising edge triggered by clock sclk5)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.465ns  (logic 0.695ns, net 0.770ns, 47% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u_logic/Vzeiu6_n_syn_5.clk (u3_hdmi_tx/PXLCLK_5X_I)         net                     2.410       2.410      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Vzeiu6_n_syn_5.q[0]                                 clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.b[0] net  (fanout = 31)      0.770 r     3.326
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53 path2reg0 (LUT3)        0.549       3.875
 Arrival time                                                                        3.875                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.000       4.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.050
 clock uncertainty                                                                  -0.000       4.050
 clock recovergence pessimism                                                        0.180       4.230
 Required time                                                                       4.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.355ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.757 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_50.clk (rising edge triggered by clock sclk5)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.c[0] (rising edge triggered by clock sclk5)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.091ns  (logic 0.612ns, net 0.479ns, 56% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_50.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.410       2.410      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_50.q[0] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.c[0] net  (fanout = 1)       0.479 r     3.035
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53 path2reg0 (LUT3)        0.466       3.501
 Arrival time                                                                        3.501                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/reg0_syn_53.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.000       4.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.050
 clock uncertainty                                                                  -0.000       4.050
 clock recovergence pessimism                                                        0.208       4.258
 Required time                                                                       4.258            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.757ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_64 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     0.463 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_62.clk (rising edge triggered by clock sclk5)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_64.b[0] (rising edge triggered by clock sclk5)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.400ns  (logic 0.597ns, net 0.803ns, 42% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_62.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.410       2.410      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_62.q[1] clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_64.b[0] net  (fanout = 1)       0.803 r     3.359
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_64 path2reg0 (LUT3)        0.451       3.810
 Arrival time                                                                        3.810                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_64.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.000       4.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.050
 clock uncertainty                                                                  -0.000       4.050
 clock recovergence pessimism                                                        0.223       4.273
 Required time                                                                       4.273            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.463ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     0.771 ns                                                        
 Start Point:             u_logic/Vzeiu6_n_syn_5.clk (rising edge triggered by clock sclk5)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_64.c[0] (rising edge triggered by clock sclk5)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.077ns  (logic 0.506ns, net 0.571ns, 46% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u_logic/Vzeiu6_n_syn_5.clk (u3_hdmi_tx/PXLCLK_5X_I)         net                     2.410       2.410      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Vzeiu6_n_syn_5.q[0]                                 clk2q                   0.146 r     2.556
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_64.c[0] net  (fanout = 31)      0.571 r     3.127
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_64 path2reg0 (LUT3)        0.360       3.487
 Arrival time                                                                        3.487                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/reg0_syn_64.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.166       2.166      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 capture clock edge                                                                  2.000       4.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       4.050
 clock uncertainty                                                                  -0.000       4.050
 clock recovergence pessimism                                                        0.208       4.258
 Required time                                                                       4.258            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.771ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_58 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.081 ns                                                        
 Start Point:             u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.clk (rising edge triggered by clock pclk)
 End Point:               u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_58.d[1] (rising edge triggered by clock sclk5)
 Clock group:             System_clk                                                      
 Process:                 Slow                                                            
 Data Path Delay:         0.520ns  (logic 0.382ns, net 0.138ns, 73% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     2.045       2.045      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       2.045
---------------------------------------------------------------------------------------------------------
 u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/reg6_syn_63.q[0] clk2q                   0.128 r     2.173
 u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_58.d[1] net  (fanout = 1)       0.138 r     2.311
 u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_58 path2reg1 (LUT3)        0.254       2.565
 Arrival time                                                                        2.565                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/reg0_syn_58.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.410       2.410      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 capture clock edge                                                                  0.000       2.410
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.074       2.484
 clock uncertainty                                                                   0.000       2.484
 clock recovergence pessimism                                                        0.000       2.484
 Required time                                                                       2.484            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.081ns          

---------------------------------------------------------------------------------------------------------

Paths for end point video_1936x1088_to_1920x1080_inst/lt4_syn_43 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.173 ns                                                        
 Start Point:             video_1936x1088_to_1920x1080_inst/lt5_syn_43.clk (rising edge triggered by clock pclk)
 End Point:               video_1936x1088_to_1920x1080_inst/lt4_syn_43.mi[1] (rising edge triggered by clock sclk5)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.526ns  (logic 0.204ns, net 0.322ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 video_1936x1088_to_1920x1080_inst/lt5_syn_43.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     1.938       1.938      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 video_1936x1088_to_1920x1080_inst/lt5_syn_43.q[0]           clk2q                   0.109 r     2.047
 video_1936x1088_to_1920x1080_inst/lt4_syn_43.mi[1]          net  (fanout = 1)       0.322 r     2.369
 video_1936x1088_to_1920x1080_inst/lt4_syn_43                path2reg1               0.095       2.464
 Arrival time                                                                        2.464                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 video_1936x1088_to_1920x1080_inst/lt4_syn_43.clk (u3_hdmi_tx/PXLCLK_5X_I) net                     2.230       2.230      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.173ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Glphu6_syn_3802 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.173 ns                                                        
 Start Point:             u_logic/Glphu6_syn_3436.clk (rising edge triggered by clock pclk)
 End Point:               u_logic/Glphu6_syn_3802.mi[0] (rising edge triggered by clock sclk5)
 Clock group:             System_clk                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.526ns  (logic 0.204ns, net 0.322ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[1]                                                     0.000       0.000                    
 u_logic/Glphu6_syn_3436.clk (med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb) net                     1.938       1.938      ../../al_ip/RAM.v(42)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3436.q[0]                                clk2q                   0.109 r     2.047
 u_logic/Glphu6_syn_3802.mi[0]                               net  (fanout = 2)       0.322 r     2.369
 u_logic/Glphu6_syn_3802                                     path2reg0               0.095       2.464
 Arrival time                                                                        2.464                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PIXEL_PLL_inst/pll_inst.clkc[2]                                                     0.000       0.000                    
 u_logic/Glphu6_syn_3802.clk (u3_hdmi_tx/PXLCLK_5X_I)        net                     2.230       2.230      ../../../rtl/HDMI/hdmi_tx.vhd(15)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                        0.000       2.291
 Required time                                                                       2.291            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.173ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: clk                                                      
Clock = clk, period 40ns, rising at 0ns, falling at 20ns

6558 endpoints analyzed totally, and more than 2000000000 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 36.151ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/B0spw6_reg_syn_5 (2578953 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.849 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               u_logic/B0spw6_reg_syn_5.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         35.971ns  (logic 12.399ns, net 23.572ns, 34% logic)             
 Logic Levels:            33 ( LUT4=15 LUT3=12 LUT5=5 LUT2=1 )                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Lfgbx6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_5.q[0]                               clk2q                   0.146 r     2.556
 u_logic/Lfgbx6_reg_syn_5.a[1]                               net  (fanout = 4)       0.473 r     3.029
 u_logic/Lfgbx6_reg_syn_5.f[1]                               cell (LUT3)             0.408 r     3.437
 u_logic/C14bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.608 r     4.045
 u_logic/C14bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r     4.469
 u_logic/Glphu6_syn_4043.d[1]                                net  (fanout = 4)       1.357 r     5.826
 u_logic/Glphu6_syn_4043.f[1]                                cell (LUT3)             0.262 r     6.088
 u_logic/Glphu6_syn_3380.a[1]                                net  (fanout = 2)       0.456 r     6.544
 u_logic/Glphu6_syn_3380.f[1]                                cell (LUT3)             0.408 r     6.952
 u_logic/Glphu6_syn_4109.a[0]                                net  (fanout = 1)       0.738 r     7.690
 u_logic/Glphu6_syn_4109.f[0]                                cell (LUT4)             0.408 r     8.098
 u_logic/Glphu6_syn_3554.a[1]                                net  (fanout = 1)       0.307 r     8.405
 u_logic/Glphu6_syn_3554.f[1]                                cell (LUT5)             0.424 r     8.829
 u_logic/Glphu6_syn_4217.d[1]                                net  (fanout = 5)       0.764 r     9.593
 u_logic/Glphu6_syn_4217.f[1]                                cell (LUT3)             0.262 r     9.855
 u_logic/Glphu6_syn_3616.b[0]                                net  (fanout = 2)       0.594 r    10.449
 u_logic/Glphu6_syn_3616.f[0]                                cell (LUT5)             0.431 r    10.880
 u_logic/Glphu6_syn_3548.a[0]                                net  (fanout = 1)       0.594 r    11.474
 u_logic/Glphu6_syn_3548.f[0]                                cell (LUT5)             0.424 r    11.898
 u_logic/Glphu6_syn_3378.d[1]                                net  (fanout = 7)       0.470 r    12.368
 u_logic/Glphu6_syn_3378.f[1]                                cell (LUT3)             0.262 r    12.630
 u_logic/Glphu6_syn_4134.a[1]                                net  (fanout = 2)       0.309 r    12.939
 u_logic/Glphu6_syn_4134.f[1]                                cell (LUT3)             0.424 r    13.363
 u_logic/Glphu6_syn_3376.a[1]                                net  (fanout = 1)       0.307 r    13.670
 u_logic/Glphu6_syn_3376.f[1]                                cell (LUT3)             0.424 r    14.094
 u_logic/Glphu6_syn_4180.d[1]                                net  (fanout = 10)      1.525 r    15.619
 u_logic/Glphu6_syn_4180.f[1]                                cell (LUT3)             0.205 r    15.824
 u_logic/Glphu6_syn_3953.a[1]                                net  (fanout = 2)       0.618 r    16.442
 u_logic/Glphu6_syn_3953.f[1]                                cell (LUT3)             0.408 r    16.850
 u_logic/Glphu6_syn_4066.a[1]                                net  (fanout = 1)       0.158 r    17.008
 u_logic/Glphu6_syn_4066.f[1]                                cell (LUT4)             0.424 r    17.432
 u_logic/L8zax6_reg_syn_5.d[0]                               net  (fanout = 8)       0.499 r    17.931
 u_logic/L8zax6_reg_syn_5.f[0]                               cell (LUT3)             0.262 r    18.193
 u_logic/Glphu6_syn_4152.b[0]                                net  (fanout = 2)       0.594 r    18.787
 u_logic/Glphu6_syn_4152.f[0]                                cell (LUT4)             0.431 r    19.218
 u_logic/Glphu6_syn_3192.a[0]                                net  (fanout = 1)       0.307 r    19.525
 u_logic/Glphu6_syn_3192.f[0]                                cell (LUT4)             0.424 r    19.949
 u_logic/Glphu6_syn_4171.d[1]                                net  (fanout = 3)       0.309 r    20.258
 u_logic/Glphu6_syn_4171.f[1]                                cell (LUT4)             0.205 r    20.463
 u_logic/Glphu6_syn_3236.a[1]                                net  (fanout = 2)       0.738 r    21.201
 u_logic/Glphu6_syn_3236.f[1]                                cell (LUT4)             0.408 r    21.609
 u_logic/Glphu6_syn_4081.a[1]                                net  (fanout = 1)       0.307 r    21.916
 u_logic/Glphu6_syn_4081.f[1]                                cell (LUT4)             0.408 r    22.324
 u_logic/G54bx6_reg_syn_5.a[1]                               net  (fanout = 5)       0.319 r    22.643
 u_logic/G54bx6_reg_syn_5.f[1]                               cell (LUT4)             0.408 r    23.051
 u_logic/Glphu6_syn_3182.b[1]                                net  (fanout = 1)       0.459 r    23.510
 u_logic/Glphu6_syn_3182.f[1]                                cell (LUT5)             0.431 r    23.941
 u_logic/Nephu6_syn_49.a[0]                                  net  (fanout = 1)       0.662 r    24.603
 u_logic/Nephu6_syn_49.f[0]                                  cell (LUT4)             0.424 r    25.027
 u_logic/Glphu6_syn_3196.d[1]                                net  (fanout = 1)       0.307 r    25.334
 u_logic/Glphu6_syn_3196.f[1]                                cell (LUT3)             0.262 r    25.596
 u_logic/Glphu6_syn_3230.a[1]                                net  (fanout = 4)       1.032 r    26.628
 u_logic/Glphu6_syn_3230.f[1]                                cell (LUT4)             0.424 r    27.052
 u_logic/Glphu6_syn_3390.d[1]                                net  (fanout = 2)       1.601 r    28.653
 u_logic/Glphu6_syn_3390.f[1]                                cell (LUT3)             0.205 r    28.858
 u_logic/Glphu6_syn_3849.a[1]                                net  (fanout = 6)       1.162 r    30.020
 u_logic/Glphu6_syn_3849.f[1]                                cell (LUT4)             0.424 r    30.444
 u_logic/Glphu6_syn_3974.a[1]                                net  (fanout = 1)       0.525 r    30.969
 u_logic/Glphu6_syn_3974.f[1]                                cell (LUT4)             0.424 r    31.393
 u_logic/Pzkpw6_reg_syn_667.a[1]                             net  (fanout = 5)       0.479 r    31.872
 u_logic/Pzkpw6_reg_syn_667.f[1]                             cell (LUT4)             0.424 r    32.296
 u_logic/Doohu6_syn_329.a[0]                                 net  (fanout = 14)      1.731 r    34.027
 u_logic/Doohu6_syn_329.f[0]                                 cell (LUT4)             0.424 r    34.451
 u_logic/Vjohu6_syn_26.d[1]                                  net  (fanout = 1)       0.757 r    35.208
 u_logic/Vjohu6_syn_26.f[1]                                  cell (LUT4)             0.262 r    35.470
 u_logic/C3zpw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.377 r    36.847
 u_logic/C3zpw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    37.109
 u_logic/B0spw6_reg_syn_5.mi[0]                              net  (fanout = 15)      1.129 r    38.238
 u_logic/B0spw6_reg_syn_5                                    path2reg0               0.143      38.381
 Arrival time                                                                       38.381                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/B0spw6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      42.050
 clock uncertainty                                                                  -0.000      42.050
 clock recovergence pessimism                                                        0.180      42.230
 Required time                                                                      42.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.849ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.870 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               u_logic/B0spw6_reg_syn_5.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         35.950ns  (logic 12.246ns, net 23.704ns, 34% logic)             
 Logic Levels:            33 ( LUT4=15 LUT3=12 LUT5=5 LUT2=1 )                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Lfgbx6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_5.q[0]                               clk2q                   0.146 r     2.556
 u_logic/Lfgbx6_reg_syn_5.a[1]                               net  (fanout = 4)       0.473 r     3.029
 u_logic/Lfgbx6_reg_syn_5.f[1]                               cell (LUT3)             0.408 r     3.437
 u_logic/C14bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.608 r     4.045
 u_logic/C14bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r     4.469
 u_logic/Glphu6_syn_4043.d[1]                                net  (fanout = 4)       1.357 r     5.826
 u_logic/Glphu6_syn_4043.f[1]                                cell (LUT3)             0.262 r     6.088
 u_logic/Glphu6_syn_3380.a[1]                                net  (fanout = 2)       0.456 r     6.544
 u_logic/Glphu6_syn_3380.f[1]                                cell (LUT3)             0.408 r     6.952
 u_logic/Glphu6_syn_4109.a[0]                                net  (fanout = 1)       0.738 r     7.690
 u_logic/Glphu6_syn_4109.f[0]                                cell (LUT4)             0.408 r     8.098
 u_logic/Glphu6_syn_3554.a[1]                                net  (fanout = 1)       0.307 r     8.405
 u_logic/Glphu6_syn_3554.f[1]                                cell (LUT5)             0.424 r     8.829
 u_logic/Glphu6_syn_4217.d[1]                                net  (fanout = 5)       0.764 r     9.593
 u_logic/Glphu6_syn_4217.f[1]                                cell (LUT3)             0.262 r     9.855
 u_logic/Glphu6_syn_3616.b[0]                                net  (fanout = 2)       0.594 r    10.449
 u_logic/Glphu6_syn_3616.f[0]                                cell (LUT5)             0.431 r    10.880
 u_logic/Glphu6_syn_3548.a[0]                                net  (fanout = 1)       0.594 r    11.474
 u_logic/Glphu6_syn_3548.f[0]                                cell (LUT5)             0.424 r    11.898
 u_logic/Glphu6_syn_3378.d[1]                                net  (fanout = 7)       0.470 r    12.368
 u_logic/Glphu6_syn_3378.f[1]                                cell (LUT3)             0.262 r    12.630
 u_logic/Glphu6_syn_4134.a[1]                                net  (fanout = 2)       0.309 r    12.939
 u_logic/Glphu6_syn_4134.f[1]                                cell (LUT3)             0.424 r    13.363
 u_logic/Glphu6_syn_3376.a[1]                                net  (fanout = 1)       0.307 r    13.670
 u_logic/Glphu6_syn_3376.f[1]                                cell (LUT3)             0.424 r    14.094
 u_logic/Glphu6_syn_4180.d[1]                                net  (fanout = 10)      1.525 r    15.619
 u_logic/Glphu6_syn_4180.f[1]                                cell (LUT3)             0.205 r    15.824
 u_logic/Glphu6_syn_3953.a[1]                                net  (fanout = 2)       0.618 r    16.442
 u_logic/Glphu6_syn_3953.f[1]                                cell (LUT3)             0.408 r    16.850
 u_logic/Glphu6_syn_4066.a[1]                                net  (fanout = 1)       0.158 r    17.008
 u_logic/Glphu6_syn_4066.f[1]                                cell (LUT4)             0.424 r    17.432
 u_logic/L8zax6_reg_syn_5.d[0]                               net  (fanout = 8)       0.499 r    17.931
 u_logic/L8zax6_reg_syn_5.f[0]                               cell (LUT3)             0.262 r    18.193
 u_logic/Glphu6_syn_4152.b[0]                                net  (fanout = 2)       0.594 r    18.787
 u_logic/Glphu6_syn_4152.f[0]                                cell (LUT4)             0.431 r    19.218
 u_logic/Glphu6_syn_3192.a[0]                                net  (fanout = 1)       0.307 r    19.525
 u_logic/Glphu6_syn_3192.f[0]                                cell (LUT4)             0.424 r    19.949
 u_logic/Glphu6_syn_4171.d[1]                                net  (fanout = 3)       0.309 r    20.258
 u_logic/Glphu6_syn_4171.f[1]                                cell (LUT4)             0.205 r    20.463
 u_logic/Glphu6_syn_3236.a[1]                                net  (fanout = 2)       0.738 r    21.201
 u_logic/Glphu6_syn_3236.f[1]                                cell (LUT4)             0.408 r    21.609
 u_logic/Glphu6_syn_4081.a[1]                                net  (fanout = 1)       0.307 r    21.916
 u_logic/Glphu6_syn_4081.f[1]                                cell (LUT4)             0.408 r    22.324
 u_logic/Glphu6_syn_3226.d[1]                                net  (fanout = 5)       0.601 r    22.925
 u_logic/Glphu6_syn_3226.f[1]                                cell (LUT4)             0.262 r    23.187
 u_logic/Glphu6_syn_3182.a[1]                                net  (fanout = 1)       0.309 r    23.496
 u_logic/Glphu6_syn_3182.f[1]                                cell (LUT5)             0.424 r    23.920
 u_logic/Nephu6_syn_49.a[0]                                  net  (fanout = 1)       0.662 r    24.582
 u_logic/Nephu6_syn_49.f[0]                                  cell (LUT4)             0.424 r    25.006
 u_logic/Glphu6_syn_3196.d[1]                                net  (fanout = 1)       0.307 r    25.313
 u_logic/Glphu6_syn_3196.f[1]                                cell (LUT3)             0.262 r    25.575
 u_logic/Glphu6_syn_3230.a[1]                                net  (fanout = 4)       1.032 r    26.607
 u_logic/Glphu6_syn_3230.f[1]                                cell (LUT4)             0.424 r    27.031
 u_logic/Glphu6_syn_3390.d[1]                                net  (fanout = 2)       1.601 r    28.632
 u_logic/Glphu6_syn_3390.f[1]                                cell (LUT3)             0.205 r    28.837
 u_logic/Glphu6_syn_3849.a[1]                                net  (fanout = 6)       1.162 r    29.999
 u_logic/Glphu6_syn_3849.f[1]                                cell (LUT4)             0.424 r    30.423
 u_logic/Glphu6_syn_3974.a[1]                                net  (fanout = 1)       0.525 r    30.948
 u_logic/Glphu6_syn_3974.f[1]                                cell (LUT4)             0.424 r    31.372
 u_logic/Pzkpw6_reg_syn_667.a[1]                             net  (fanout = 5)       0.479 r    31.851
 u_logic/Pzkpw6_reg_syn_667.f[1]                             cell (LUT4)             0.424 r    32.275
 u_logic/Doohu6_syn_329.a[0]                                 net  (fanout = 14)      1.731 r    34.006
 u_logic/Doohu6_syn_329.f[0]                                 cell (LUT4)             0.424 r    34.430
 u_logic/Vjohu6_syn_26.d[1]                                  net  (fanout = 1)       0.757 r    35.187
 u_logic/Vjohu6_syn_26.f[1]                                  cell (LUT4)             0.262 r    35.449
 u_logic/C3zpw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.377 r    36.826
 u_logic/C3zpw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    37.088
 u_logic/B0spw6_reg_syn_5.mi[0]                              net  (fanout = 15)      1.129 r    38.217
 u_logic/B0spw6_reg_syn_5                                    path2reg0               0.143      38.360
 Arrival time                                                                       38.360                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/B0spw6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      42.050
 clock uncertainty                                                                  -0.000      42.050
 clock recovergence pessimism                                                        0.180      42.230
 Required time                                                                      42.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.870ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.894 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               u_logic/B0spw6_reg_syn_5.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         35.926ns  (logic 12.349ns, net 23.577ns, 34% logic)             
 Logic Levels:            33 ( LUT4=16 LUT3=11 LUT5=5 LUT2=1 )                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Lfgbx6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_5.q[0]                               clk2q                   0.146 r     2.556
 u_logic/Lfgbx6_reg_syn_5.a[1]                               net  (fanout = 4)       0.473 r     3.029
 u_logic/Lfgbx6_reg_syn_5.f[1]                               cell (LUT3)             0.408 r     3.437
 u_logic/C14bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.608 r     4.045
 u_logic/C14bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r     4.469
 u_logic/Glphu6_syn_4043.d[1]                                net  (fanout = 4)       1.357 r     5.826
 u_logic/Glphu6_syn_4043.f[1]                                cell (LUT3)             0.262 r     6.088
 u_logic/Glphu6_syn_3380.a[1]                                net  (fanout = 2)       0.456 r     6.544
 u_logic/Glphu6_syn_3380.f[1]                                cell (LUT3)             0.408 r     6.952
 u_logic/Glphu6_syn_4109.a[0]                                net  (fanout = 1)       0.738 r     7.690
 u_logic/Glphu6_syn_4109.f[0]                                cell (LUT4)             0.408 r     8.098
 u_logic/Glphu6_syn_3554.a[1]                                net  (fanout = 1)       0.307 r     8.405
 u_logic/Glphu6_syn_3554.f[1]                                cell (LUT5)             0.424 r     8.829
 u_logic/Glphu6_syn_4217.d[1]                                net  (fanout = 5)       0.764 r     9.593
 u_logic/Glphu6_syn_4217.f[1]                                cell (LUT3)             0.262 r     9.855
 u_logic/Glphu6_syn_3616.b[0]                                net  (fanout = 2)       0.594 r    10.449
 u_logic/Glphu6_syn_3616.f[0]                                cell (LUT5)             0.431 r    10.880
 u_logic/Glphu6_syn_3548.a[0]                                net  (fanout = 1)       0.594 r    11.474
 u_logic/Glphu6_syn_3548.f[0]                                cell (LUT5)             0.424 r    11.898
 u_logic/Glphu6_syn_3885.d[1]                                net  (fanout = 7)       0.475 r    12.373
 u_logic/Glphu6_syn_3885.f[1]                                cell (LUT4)             0.205 r    12.578
 u_logic/Glphu6_syn_4134.b[1]                                net  (fanout = 2)       0.309 r    12.887
 u_logic/Glphu6_syn_4134.f[1]                                cell (LUT3)             0.431 r    13.318
 u_logic/Glphu6_syn_3376.a[1]                                net  (fanout = 1)       0.307 r    13.625
 u_logic/Glphu6_syn_3376.f[1]                                cell (LUT3)             0.424 r    14.049
 u_logic/Glphu6_syn_4180.d[1]                                net  (fanout = 10)      1.525 r    15.574
 u_logic/Glphu6_syn_4180.f[1]                                cell (LUT3)             0.205 r    15.779
 u_logic/Glphu6_syn_3953.a[1]                                net  (fanout = 2)       0.618 r    16.397
 u_logic/Glphu6_syn_3953.f[1]                                cell (LUT3)             0.408 r    16.805
 u_logic/Glphu6_syn_4066.a[1]                                net  (fanout = 1)       0.158 r    16.963
 u_logic/Glphu6_syn_4066.f[1]                                cell (LUT4)             0.424 r    17.387
 u_logic/L8zax6_reg_syn_5.d[0]                               net  (fanout = 8)       0.499 r    17.886
 u_logic/L8zax6_reg_syn_5.f[0]                               cell (LUT3)             0.262 r    18.148
 u_logic/Glphu6_syn_4152.b[0]                                net  (fanout = 2)       0.594 r    18.742
 u_logic/Glphu6_syn_4152.f[0]                                cell (LUT4)             0.431 r    19.173
 u_logic/Glphu6_syn_3192.a[0]                                net  (fanout = 1)       0.307 r    19.480
 u_logic/Glphu6_syn_3192.f[0]                                cell (LUT4)             0.424 r    19.904
 u_logic/Glphu6_syn_4171.d[1]                                net  (fanout = 3)       0.309 r    20.213
 u_logic/Glphu6_syn_4171.f[1]                                cell (LUT4)             0.205 r    20.418
 u_logic/Glphu6_syn_3236.a[1]                                net  (fanout = 2)       0.738 r    21.156
 u_logic/Glphu6_syn_3236.f[1]                                cell (LUT4)             0.408 r    21.564
 u_logic/Glphu6_syn_4081.a[1]                                net  (fanout = 1)       0.307 r    21.871
 u_logic/Glphu6_syn_4081.f[1]                                cell (LUT4)             0.408 r    22.279
 u_logic/G54bx6_reg_syn_5.a[1]                               net  (fanout = 5)       0.319 r    22.598
 u_logic/G54bx6_reg_syn_5.f[1]                               cell (LUT4)             0.408 r    23.006
 u_logic/Glphu6_syn_3182.b[1]                                net  (fanout = 1)       0.459 r    23.465
 u_logic/Glphu6_syn_3182.f[1]                                cell (LUT5)             0.431 r    23.896
 u_logic/Nephu6_syn_49.a[0]                                  net  (fanout = 1)       0.662 r    24.558
 u_logic/Nephu6_syn_49.f[0]                                  cell (LUT4)             0.424 r    24.982
 u_logic/Glphu6_syn_3196.d[1]                                net  (fanout = 1)       0.307 r    25.289
 u_logic/Glphu6_syn_3196.f[1]                                cell (LUT3)             0.262 r    25.551
 u_logic/Glphu6_syn_3230.a[1]                                net  (fanout = 4)       1.032 r    26.583
 u_logic/Glphu6_syn_3230.f[1]                                cell (LUT4)             0.424 r    27.007
 u_logic/Glphu6_syn_3390.d[1]                                net  (fanout = 2)       1.601 r    28.608
 u_logic/Glphu6_syn_3390.f[1]                                cell (LUT3)             0.205 r    28.813
 u_logic/Glphu6_syn_3849.a[1]                                net  (fanout = 6)       1.162 r    29.975
 u_logic/Glphu6_syn_3849.f[1]                                cell (LUT4)             0.424 r    30.399
 u_logic/Glphu6_syn_3974.a[1]                                net  (fanout = 1)       0.525 r    30.924
 u_logic/Glphu6_syn_3974.f[1]                                cell (LUT4)             0.424 r    31.348
 u_logic/Pzkpw6_reg_syn_667.a[1]                             net  (fanout = 5)       0.479 r    31.827
 u_logic/Pzkpw6_reg_syn_667.f[1]                             cell (LUT4)             0.424 r    32.251
 u_logic/Doohu6_syn_329.a[0]                                 net  (fanout = 14)      1.731 r    33.982
 u_logic/Doohu6_syn_329.f[0]                                 cell (LUT4)             0.424 r    34.406
 u_logic/Vjohu6_syn_26.d[1]                                  net  (fanout = 1)       0.757 r    35.163
 u_logic/Vjohu6_syn_26.f[1]                                  cell (LUT4)             0.262 r    35.425
 u_logic/C3zpw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.377 r    36.802
 u_logic/C3zpw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    37.064
 u_logic/B0spw6_reg_syn_5.mi[0]                              net  (fanout = 15)      1.129 r    38.193
 u_logic/B0spw6_reg_syn_5                                    path2reg0               0.143      38.336
 Arrival time                                                                       38.336                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/B0spw6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      42.050
 clock uncertainty                                                                  -0.000      42.050
 clock recovergence pessimism                                                        0.180      42.230
 Required time                                                                      42.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.894ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Glphu6_syn_3284 (2578953 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.849 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Glphu6_syn_3284.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         35.971ns  (logic 12.399ns, net 23.572ns, 34% logic)             
 Logic Levels:            33 ( LUT4=15 LUT3=12 LUT5=5 LUT2=1 )                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Lfgbx6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_5.q[0]                               clk2q                   0.146 r     2.556
 u_logic/Lfgbx6_reg_syn_5.a[1]                               net  (fanout = 4)       0.473 r     3.029
 u_logic/Lfgbx6_reg_syn_5.f[1]                               cell (LUT3)             0.408 r     3.437
 u_logic/C14bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.608 r     4.045
 u_logic/C14bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r     4.469
 u_logic/Glphu6_syn_4043.d[1]                                net  (fanout = 4)       1.357 r     5.826
 u_logic/Glphu6_syn_4043.f[1]                                cell (LUT3)             0.262 r     6.088
 u_logic/Glphu6_syn_3380.a[1]                                net  (fanout = 2)       0.456 r     6.544
 u_logic/Glphu6_syn_3380.f[1]                                cell (LUT3)             0.408 r     6.952
 u_logic/Glphu6_syn_4109.a[0]                                net  (fanout = 1)       0.738 r     7.690
 u_logic/Glphu6_syn_4109.f[0]                                cell (LUT4)             0.408 r     8.098
 u_logic/Glphu6_syn_3554.a[1]                                net  (fanout = 1)       0.307 r     8.405
 u_logic/Glphu6_syn_3554.f[1]                                cell (LUT5)             0.424 r     8.829
 u_logic/Glphu6_syn_4217.d[1]                                net  (fanout = 5)       0.764 r     9.593
 u_logic/Glphu6_syn_4217.f[1]                                cell (LUT3)             0.262 r     9.855
 u_logic/Glphu6_syn_3616.b[0]                                net  (fanout = 2)       0.594 r    10.449
 u_logic/Glphu6_syn_3616.f[0]                                cell (LUT5)             0.431 r    10.880
 u_logic/Glphu6_syn_3548.a[0]                                net  (fanout = 1)       0.594 r    11.474
 u_logic/Glphu6_syn_3548.f[0]                                cell (LUT5)             0.424 r    11.898
 u_logic/Glphu6_syn_3378.d[1]                                net  (fanout = 7)       0.470 r    12.368
 u_logic/Glphu6_syn_3378.f[1]                                cell (LUT3)             0.262 r    12.630
 u_logic/Glphu6_syn_4134.a[1]                                net  (fanout = 2)       0.309 r    12.939
 u_logic/Glphu6_syn_4134.f[1]                                cell (LUT3)             0.424 r    13.363
 u_logic/Glphu6_syn_3376.a[1]                                net  (fanout = 1)       0.307 r    13.670
 u_logic/Glphu6_syn_3376.f[1]                                cell (LUT3)             0.424 r    14.094
 u_logic/Glphu6_syn_4180.d[1]                                net  (fanout = 10)      1.525 r    15.619
 u_logic/Glphu6_syn_4180.f[1]                                cell (LUT3)             0.205 r    15.824
 u_logic/Glphu6_syn_3953.a[1]                                net  (fanout = 2)       0.618 r    16.442
 u_logic/Glphu6_syn_3953.f[1]                                cell (LUT3)             0.408 r    16.850
 u_logic/Glphu6_syn_4066.a[1]                                net  (fanout = 1)       0.158 r    17.008
 u_logic/Glphu6_syn_4066.f[1]                                cell (LUT4)             0.424 r    17.432
 u_logic/L8zax6_reg_syn_5.d[0]                               net  (fanout = 8)       0.499 r    17.931
 u_logic/L8zax6_reg_syn_5.f[0]                               cell (LUT3)             0.262 r    18.193
 u_logic/Glphu6_syn_4152.b[0]                                net  (fanout = 2)       0.594 r    18.787
 u_logic/Glphu6_syn_4152.f[0]                                cell (LUT4)             0.431 r    19.218
 u_logic/Glphu6_syn_3192.a[0]                                net  (fanout = 1)       0.307 r    19.525
 u_logic/Glphu6_syn_3192.f[0]                                cell (LUT4)             0.424 r    19.949
 u_logic/Glphu6_syn_4171.d[1]                                net  (fanout = 3)       0.309 r    20.258
 u_logic/Glphu6_syn_4171.f[1]                                cell (LUT4)             0.205 r    20.463
 u_logic/Glphu6_syn_3236.a[1]                                net  (fanout = 2)       0.738 r    21.201
 u_logic/Glphu6_syn_3236.f[1]                                cell (LUT4)             0.408 r    21.609
 u_logic/Glphu6_syn_4081.a[1]                                net  (fanout = 1)       0.307 r    21.916
 u_logic/Glphu6_syn_4081.f[1]                                cell (LUT4)             0.408 r    22.324
 u_logic/G54bx6_reg_syn_5.a[1]                               net  (fanout = 5)       0.319 r    22.643
 u_logic/G54bx6_reg_syn_5.f[1]                               cell (LUT4)             0.408 r    23.051
 u_logic/Glphu6_syn_3182.b[1]                                net  (fanout = 1)       0.459 r    23.510
 u_logic/Glphu6_syn_3182.f[1]                                cell (LUT5)             0.431 r    23.941
 u_logic/Nephu6_syn_49.a[0]                                  net  (fanout = 1)       0.662 r    24.603
 u_logic/Nephu6_syn_49.f[0]                                  cell (LUT4)             0.424 r    25.027
 u_logic/Glphu6_syn_3196.d[1]                                net  (fanout = 1)       0.307 r    25.334
 u_logic/Glphu6_syn_3196.f[1]                                cell (LUT3)             0.262 r    25.596
 u_logic/Glphu6_syn_3230.a[1]                                net  (fanout = 4)       1.032 r    26.628
 u_logic/Glphu6_syn_3230.f[1]                                cell (LUT4)             0.424 r    27.052
 u_logic/Glphu6_syn_3390.d[1]                                net  (fanout = 2)       1.601 r    28.653
 u_logic/Glphu6_syn_3390.f[1]                                cell (LUT3)             0.205 r    28.858
 u_logic/Glphu6_syn_3849.a[1]                                net  (fanout = 6)       1.162 r    30.020
 u_logic/Glphu6_syn_3849.f[1]                                cell (LUT4)             0.424 r    30.444
 u_logic/Glphu6_syn_3974.a[1]                                net  (fanout = 1)       0.525 r    30.969
 u_logic/Glphu6_syn_3974.f[1]                                cell (LUT4)             0.424 r    31.393
 u_logic/Pzkpw6_reg_syn_667.a[1]                             net  (fanout = 5)       0.479 r    31.872
 u_logic/Pzkpw6_reg_syn_667.f[1]                             cell (LUT4)             0.424 r    32.296
 u_logic/Doohu6_syn_329.a[0]                                 net  (fanout = 14)      1.731 r    34.027
 u_logic/Doohu6_syn_329.f[0]                                 cell (LUT4)             0.424 r    34.451
 u_logic/Vjohu6_syn_26.d[1]                                  net  (fanout = 1)       0.757 r    35.208
 u_logic/Vjohu6_syn_26.f[1]                                  cell (LUT4)             0.262 r    35.470
 u_logic/C3zpw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.377 r    36.847
 u_logic/C3zpw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    37.109
 u_logic/Glphu6_syn_3284.mi[0]                               net  (fanout = 15)      1.129 r    38.238
 u_logic/Glphu6_syn_3284                                     path2reg0               0.143      38.381
 Arrival time                                                                       38.381                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Glphu6_syn_3284.clk (u_logic/SCLK)                  net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      42.050
 clock uncertainty                                                                  -0.000      42.050
 clock recovergence pessimism                                                        0.180      42.230
 Required time                                                                      42.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.849ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.870 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Glphu6_syn_3284.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         35.950ns  (logic 12.246ns, net 23.704ns, 34% logic)             
 Logic Levels:            33 ( LUT4=15 LUT3=12 LUT5=5 LUT2=1 )                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Lfgbx6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_5.q[0]                               clk2q                   0.146 r     2.556
 u_logic/Lfgbx6_reg_syn_5.a[1]                               net  (fanout = 4)       0.473 r     3.029
 u_logic/Lfgbx6_reg_syn_5.f[1]                               cell (LUT3)             0.408 r     3.437
 u_logic/C14bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.608 r     4.045
 u_logic/C14bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r     4.469
 u_logic/Glphu6_syn_4043.d[1]                                net  (fanout = 4)       1.357 r     5.826
 u_logic/Glphu6_syn_4043.f[1]                                cell (LUT3)             0.262 r     6.088
 u_logic/Glphu6_syn_3380.a[1]                                net  (fanout = 2)       0.456 r     6.544
 u_logic/Glphu6_syn_3380.f[1]                                cell (LUT3)             0.408 r     6.952
 u_logic/Glphu6_syn_4109.a[0]                                net  (fanout = 1)       0.738 r     7.690
 u_logic/Glphu6_syn_4109.f[0]                                cell (LUT4)             0.408 r     8.098
 u_logic/Glphu6_syn_3554.a[1]                                net  (fanout = 1)       0.307 r     8.405
 u_logic/Glphu6_syn_3554.f[1]                                cell (LUT5)             0.424 r     8.829
 u_logic/Glphu6_syn_4217.d[1]                                net  (fanout = 5)       0.764 r     9.593
 u_logic/Glphu6_syn_4217.f[1]                                cell (LUT3)             0.262 r     9.855
 u_logic/Glphu6_syn_3616.b[0]                                net  (fanout = 2)       0.594 r    10.449
 u_logic/Glphu6_syn_3616.f[0]                                cell (LUT5)             0.431 r    10.880
 u_logic/Glphu6_syn_3548.a[0]                                net  (fanout = 1)       0.594 r    11.474
 u_logic/Glphu6_syn_3548.f[0]                                cell (LUT5)             0.424 r    11.898
 u_logic/Glphu6_syn_3378.d[1]                                net  (fanout = 7)       0.470 r    12.368
 u_logic/Glphu6_syn_3378.f[1]                                cell (LUT3)             0.262 r    12.630
 u_logic/Glphu6_syn_4134.a[1]                                net  (fanout = 2)       0.309 r    12.939
 u_logic/Glphu6_syn_4134.f[1]                                cell (LUT3)             0.424 r    13.363
 u_logic/Glphu6_syn_3376.a[1]                                net  (fanout = 1)       0.307 r    13.670
 u_logic/Glphu6_syn_3376.f[1]                                cell (LUT3)             0.424 r    14.094
 u_logic/Glphu6_syn_4180.d[1]                                net  (fanout = 10)      1.525 r    15.619
 u_logic/Glphu6_syn_4180.f[1]                                cell (LUT3)             0.205 r    15.824
 u_logic/Glphu6_syn_3953.a[1]                                net  (fanout = 2)       0.618 r    16.442
 u_logic/Glphu6_syn_3953.f[1]                                cell (LUT3)             0.408 r    16.850
 u_logic/Glphu6_syn_4066.a[1]                                net  (fanout = 1)       0.158 r    17.008
 u_logic/Glphu6_syn_4066.f[1]                                cell (LUT4)             0.424 r    17.432
 u_logic/L8zax6_reg_syn_5.d[0]                               net  (fanout = 8)       0.499 r    17.931
 u_logic/L8zax6_reg_syn_5.f[0]                               cell (LUT3)             0.262 r    18.193
 u_logic/Glphu6_syn_4152.b[0]                                net  (fanout = 2)       0.594 r    18.787
 u_logic/Glphu6_syn_4152.f[0]                                cell (LUT4)             0.431 r    19.218
 u_logic/Glphu6_syn_3192.a[0]                                net  (fanout = 1)       0.307 r    19.525
 u_logic/Glphu6_syn_3192.f[0]                                cell (LUT4)             0.424 r    19.949
 u_logic/Glphu6_syn_4171.d[1]                                net  (fanout = 3)       0.309 r    20.258
 u_logic/Glphu6_syn_4171.f[1]                                cell (LUT4)             0.205 r    20.463
 u_logic/Glphu6_syn_3236.a[1]                                net  (fanout = 2)       0.738 r    21.201
 u_logic/Glphu6_syn_3236.f[1]                                cell (LUT4)             0.408 r    21.609
 u_logic/Glphu6_syn_4081.a[1]                                net  (fanout = 1)       0.307 r    21.916
 u_logic/Glphu6_syn_4081.f[1]                                cell (LUT4)             0.408 r    22.324
 u_logic/Glphu6_syn_3226.d[1]                                net  (fanout = 5)       0.601 r    22.925
 u_logic/Glphu6_syn_3226.f[1]                                cell (LUT4)             0.262 r    23.187
 u_logic/Glphu6_syn_3182.a[1]                                net  (fanout = 1)       0.309 r    23.496
 u_logic/Glphu6_syn_3182.f[1]                                cell (LUT5)             0.424 r    23.920
 u_logic/Nephu6_syn_49.a[0]                                  net  (fanout = 1)       0.662 r    24.582
 u_logic/Nephu6_syn_49.f[0]                                  cell (LUT4)             0.424 r    25.006
 u_logic/Glphu6_syn_3196.d[1]                                net  (fanout = 1)       0.307 r    25.313
 u_logic/Glphu6_syn_3196.f[1]                                cell (LUT3)             0.262 r    25.575
 u_logic/Glphu6_syn_3230.a[1]                                net  (fanout = 4)       1.032 r    26.607
 u_logic/Glphu6_syn_3230.f[1]                                cell (LUT4)             0.424 r    27.031
 u_logic/Glphu6_syn_3390.d[1]                                net  (fanout = 2)       1.601 r    28.632
 u_logic/Glphu6_syn_3390.f[1]                                cell (LUT3)             0.205 r    28.837
 u_logic/Glphu6_syn_3849.a[1]                                net  (fanout = 6)       1.162 r    29.999
 u_logic/Glphu6_syn_3849.f[1]                                cell (LUT4)             0.424 r    30.423
 u_logic/Glphu6_syn_3974.a[1]                                net  (fanout = 1)       0.525 r    30.948
 u_logic/Glphu6_syn_3974.f[1]                                cell (LUT4)             0.424 r    31.372
 u_logic/Pzkpw6_reg_syn_667.a[1]                             net  (fanout = 5)       0.479 r    31.851
 u_logic/Pzkpw6_reg_syn_667.f[1]                             cell (LUT4)             0.424 r    32.275
 u_logic/Doohu6_syn_329.a[0]                                 net  (fanout = 14)      1.731 r    34.006
 u_logic/Doohu6_syn_329.f[0]                                 cell (LUT4)             0.424 r    34.430
 u_logic/Vjohu6_syn_26.d[1]                                  net  (fanout = 1)       0.757 r    35.187
 u_logic/Vjohu6_syn_26.f[1]                                  cell (LUT4)             0.262 r    35.449
 u_logic/C3zpw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.377 r    36.826
 u_logic/C3zpw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    37.088
 u_logic/Glphu6_syn_3284.mi[0]                               net  (fanout = 15)      1.129 r    38.217
 u_logic/Glphu6_syn_3284                                     path2reg0               0.143      38.360
 Arrival time                                                                       38.360                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Glphu6_syn_3284.clk (u_logic/SCLK)                  net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      42.050
 clock uncertainty                                                                  -0.000      42.050
 clock recovergence pessimism                                                        0.180      42.230
 Required time                                                                      42.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.870ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.894 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Glphu6_syn_3284.mi[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         35.926ns  (logic 12.349ns, net 23.577ns, 34% logic)             
 Logic Levels:            33 ( LUT4=16 LUT3=11 LUT5=5 LUT2=1 )                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Lfgbx6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_5.q[0]                               clk2q                   0.146 r     2.556
 u_logic/Lfgbx6_reg_syn_5.a[1]                               net  (fanout = 4)       0.473 r     3.029
 u_logic/Lfgbx6_reg_syn_5.f[1]                               cell (LUT3)             0.408 r     3.437
 u_logic/C14bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.608 r     4.045
 u_logic/C14bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r     4.469
 u_logic/Glphu6_syn_4043.d[1]                                net  (fanout = 4)       1.357 r     5.826
 u_logic/Glphu6_syn_4043.f[1]                                cell (LUT3)             0.262 r     6.088
 u_logic/Glphu6_syn_3380.a[1]                                net  (fanout = 2)       0.456 r     6.544
 u_logic/Glphu6_syn_3380.f[1]                                cell (LUT3)             0.408 r     6.952
 u_logic/Glphu6_syn_4109.a[0]                                net  (fanout = 1)       0.738 r     7.690
 u_logic/Glphu6_syn_4109.f[0]                                cell (LUT4)             0.408 r     8.098
 u_logic/Glphu6_syn_3554.a[1]                                net  (fanout = 1)       0.307 r     8.405
 u_logic/Glphu6_syn_3554.f[1]                                cell (LUT5)             0.424 r     8.829
 u_logic/Glphu6_syn_4217.d[1]                                net  (fanout = 5)       0.764 r     9.593
 u_logic/Glphu6_syn_4217.f[1]                                cell (LUT3)             0.262 r     9.855
 u_logic/Glphu6_syn_3616.b[0]                                net  (fanout = 2)       0.594 r    10.449
 u_logic/Glphu6_syn_3616.f[0]                                cell (LUT5)             0.431 r    10.880
 u_logic/Glphu6_syn_3548.a[0]                                net  (fanout = 1)       0.594 r    11.474
 u_logic/Glphu6_syn_3548.f[0]                                cell (LUT5)             0.424 r    11.898
 u_logic/Glphu6_syn_3885.d[1]                                net  (fanout = 7)       0.475 r    12.373
 u_logic/Glphu6_syn_3885.f[1]                                cell (LUT4)             0.205 r    12.578
 u_logic/Glphu6_syn_4134.b[1]                                net  (fanout = 2)       0.309 r    12.887
 u_logic/Glphu6_syn_4134.f[1]                                cell (LUT3)             0.431 r    13.318
 u_logic/Glphu6_syn_3376.a[1]                                net  (fanout = 1)       0.307 r    13.625
 u_logic/Glphu6_syn_3376.f[1]                                cell (LUT3)             0.424 r    14.049
 u_logic/Glphu6_syn_4180.d[1]                                net  (fanout = 10)      1.525 r    15.574
 u_logic/Glphu6_syn_4180.f[1]                                cell (LUT3)             0.205 r    15.779
 u_logic/Glphu6_syn_3953.a[1]                                net  (fanout = 2)       0.618 r    16.397
 u_logic/Glphu6_syn_3953.f[1]                                cell (LUT3)             0.408 r    16.805
 u_logic/Glphu6_syn_4066.a[1]                                net  (fanout = 1)       0.158 r    16.963
 u_logic/Glphu6_syn_4066.f[1]                                cell (LUT4)             0.424 r    17.387
 u_logic/L8zax6_reg_syn_5.d[0]                               net  (fanout = 8)       0.499 r    17.886
 u_logic/L8zax6_reg_syn_5.f[0]                               cell (LUT3)             0.262 r    18.148
 u_logic/Glphu6_syn_4152.b[0]                                net  (fanout = 2)       0.594 r    18.742
 u_logic/Glphu6_syn_4152.f[0]                                cell (LUT4)             0.431 r    19.173
 u_logic/Glphu6_syn_3192.a[0]                                net  (fanout = 1)       0.307 r    19.480
 u_logic/Glphu6_syn_3192.f[0]                                cell (LUT4)             0.424 r    19.904
 u_logic/Glphu6_syn_4171.d[1]                                net  (fanout = 3)       0.309 r    20.213
 u_logic/Glphu6_syn_4171.f[1]                                cell (LUT4)             0.205 r    20.418
 u_logic/Glphu6_syn_3236.a[1]                                net  (fanout = 2)       0.738 r    21.156
 u_logic/Glphu6_syn_3236.f[1]                                cell (LUT4)             0.408 r    21.564
 u_logic/Glphu6_syn_4081.a[1]                                net  (fanout = 1)       0.307 r    21.871
 u_logic/Glphu6_syn_4081.f[1]                                cell (LUT4)             0.408 r    22.279
 u_logic/G54bx6_reg_syn_5.a[1]                               net  (fanout = 5)       0.319 r    22.598
 u_logic/G54bx6_reg_syn_5.f[1]                               cell (LUT4)             0.408 r    23.006
 u_logic/Glphu6_syn_3182.b[1]                                net  (fanout = 1)       0.459 r    23.465
 u_logic/Glphu6_syn_3182.f[1]                                cell (LUT5)             0.431 r    23.896
 u_logic/Nephu6_syn_49.a[0]                                  net  (fanout = 1)       0.662 r    24.558
 u_logic/Nephu6_syn_49.f[0]                                  cell (LUT4)             0.424 r    24.982
 u_logic/Glphu6_syn_3196.d[1]                                net  (fanout = 1)       0.307 r    25.289
 u_logic/Glphu6_syn_3196.f[1]                                cell (LUT3)             0.262 r    25.551
 u_logic/Glphu6_syn_3230.a[1]                                net  (fanout = 4)       1.032 r    26.583
 u_logic/Glphu6_syn_3230.f[1]                                cell (LUT4)             0.424 r    27.007
 u_logic/Glphu6_syn_3390.d[1]                                net  (fanout = 2)       1.601 r    28.608
 u_logic/Glphu6_syn_3390.f[1]                                cell (LUT3)             0.205 r    28.813
 u_logic/Glphu6_syn_3849.a[1]                                net  (fanout = 6)       1.162 r    29.975
 u_logic/Glphu6_syn_3849.f[1]                                cell (LUT4)             0.424 r    30.399
 u_logic/Glphu6_syn_3974.a[1]                                net  (fanout = 1)       0.525 r    30.924
 u_logic/Glphu6_syn_3974.f[1]                                cell (LUT4)             0.424 r    31.348
 u_logic/Pzkpw6_reg_syn_667.a[1]                             net  (fanout = 5)       0.479 r    31.827
 u_logic/Pzkpw6_reg_syn_667.f[1]                             cell (LUT4)             0.424 r    32.251
 u_logic/Doohu6_syn_329.a[0]                                 net  (fanout = 14)      1.731 r    33.982
 u_logic/Doohu6_syn_329.f[0]                                 cell (LUT4)             0.424 r    34.406
 u_logic/Vjohu6_syn_26.d[1]                                  net  (fanout = 1)       0.757 r    35.163
 u_logic/Vjohu6_syn_26.f[1]                                  cell (LUT4)             0.262 r    35.425
 u_logic/C3zpw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.377 r    36.802
 u_logic/C3zpw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    37.064
 u_logic/Glphu6_syn_3284.mi[0]                               net  (fanout = 15)      1.129 r    38.193
 u_logic/Glphu6_syn_3284                                     path2reg0               0.143      38.336
 Arrival time                                                                       38.336                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Glphu6_syn_3284.clk (u_logic/SCLK)                  net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      42.050
 clock uncertainty                                                                  -0.000      42.050
 clock recovergence pessimism                                                        0.180      42.230
 Required time                                                                      42.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.894ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Jnoax6_reg_syn_5 (2578953 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     3.862 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Jnoax6_reg_syn_5.mi[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         35.958ns  (logic 12.399ns, net 23.559ns, 34% logic)             
 Logic Levels:            33 ( LUT4=15 LUT3=12 LUT5=5 LUT2=1 )                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Lfgbx6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_5.q[0]                               clk2q                   0.146 r     2.556
 u_logic/Lfgbx6_reg_syn_5.a[1]                               net  (fanout = 4)       0.473 r     3.029
 u_logic/Lfgbx6_reg_syn_5.f[1]                               cell (LUT3)             0.408 r     3.437
 u_logic/C14bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.608 r     4.045
 u_logic/C14bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r     4.469
 u_logic/Glphu6_syn_4043.d[1]                                net  (fanout = 4)       1.357 r     5.826
 u_logic/Glphu6_syn_4043.f[1]                                cell (LUT3)             0.262 r     6.088
 u_logic/Glphu6_syn_3380.a[1]                                net  (fanout = 2)       0.456 r     6.544
 u_logic/Glphu6_syn_3380.f[1]                                cell (LUT3)             0.408 r     6.952
 u_logic/Glphu6_syn_4109.a[0]                                net  (fanout = 1)       0.738 r     7.690
 u_logic/Glphu6_syn_4109.f[0]                                cell (LUT4)             0.408 r     8.098
 u_logic/Glphu6_syn_3554.a[1]                                net  (fanout = 1)       0.307 r     8.405
 u_logic/Glphu6_syn_3554.f[1]                                cell (LUT5)             0.424 r     8.829
 u_logic/Glphu6_syn_4217.d[1]                                net  (fanout = 5)       0.764 r     9.593
 u_logic/Glphu6_syn_4217.f[1]                                cell (LUT3)             0.262 r     9.855
 u_logic/Glphu6_syn_3616.b[0]                                net  (fanout = 2)       0.594 r    10.449
 u_logic/Glphu6_syn_3616.f[0]                                cell (LUT5)             0.431 r    10.880
 u_logic/Glphu6_syn_3548.a[0]                                net  (fanout = 1)       0.594 r    11.474
 u_logic/Glphu6_syn_3548.f[0]                                cell (LUT5)             0.424 r    11.898
 u_logic/Glphu6_syn_3378.d[1]                                net  (fanout = 7)       0.470 r    12.368
 u_logic/Glphu6_syn_3378.f[1]                                cell (LUT3)             0.262 r    12.630
 u_logic/Glphu6_syn_4134.a[1]                                net  (fanout = 2)       0.309 r    12.939
 u_logic/Glphu6_syn_4134.f[1]                                cell (LUT3)             0.424 r    13.363
 u_logic/Glphu6_syn_3376.a[1]                                net  (fanout = 1)       0.307 r    13.670
 u_logic/Glphu6_syn_3376.f[1]                                cell (LUT3)             0.424 r    14.094
 u_logic/Glphu6_syn_4180.d[1]                                net  (fanout = 10)      1.525 r    15.619
 u_logic/Glphu6_syn_4180.f[1]                                cell (LUT3)             0.205 r    15.824
 u_logic/Glphu6_syn_3953.a[1]                                net  (fanout = 2)       0.618 r    16.442
 u_logic/Glphu6_syn_3953.f[1]                                cell (LUT3)             0.408 r    16.850
 u_logic/Glphu6_syn_4066.a[1]                                net  (fanout = 1)       0.158 r    17.008
 u_logic/Glphu6_syn_4066.f[1]                                cell (LUT4)             0.424 r    17.432
 u_logic/L8zax6_reg_syn_5.d[0]                               net  (fanout = 8)       0.499 r    17.931
 u_logic/L8zax6_reg_syn_5.f[0]                               cell (LUT3)             0.262 r    18.193
 u_logic/Glphu6_syn_4152.b[0]                                net  (fanout = 2)       0.594 r    18.787
 u_logic/Glphu6_syn_4152.f[0]                                cell (LUT4)             0.431 r    19.218
 u_logic/Glphu6_syn_3192.a[0]                                net  (fanout = 1)       0.307 r    19.525
 u_logic/Glphu6_syn_3192.f[0]                                cell (LUT4)             0.424 r    19.949
 u_logic/Glphu6_syn_4171.d[1]                                net  (fanout = 3)       0.309 r    20.258
 u_logic/Glphu6_syn_4171.f[1]                                cell (LUT4)             0.205 r    20.463
 u_logic/Glphu6_syn_3236.a[1]                                net  (fanout = 2)       0.738 r    21.201
 u_logic/Glphu6_syn_3236.f[1]                                cell (LUT4)             0.408 r    21.609
 u_logic/Glphu6_syn_4081.a[1]                                net  (fanout = 1)       0.307 r    21.916
 u_logic/Glphu6_syn_4081.f[1]                                cell (LUT4)             0.408 r    22.324
 u_logic/G54bx6_reg_syn_5.a[1]                               net  (fanout = 5)       0.319 r    22.643
 u_logic/G54bx6_reg_syn_5.f[1]                               cell (LUT4)             0.408 r    23.051
 u_logic/Glphu6_syn_3182.b[1]                                net  (fanout = 1)       0.459 r    23.510
 u_logic/Glphu6_syn_3182.f[1]                                cell (LUT5)             0.431 r    23.941
 u_logic/Nephu6_syn_49.a[0]                                  net  (fanout = 1)       0.662 r    24.603
 u_logic/Nephu6_syn_49.f[0]                                  cell (LUT4)             0.424 r    25.027
 u_logic/Glphu6_syn_3196.d[1]                                net  (fanout = 1)       0.307 r    25.334
 u_logic/Glphu6_syn_3196.f[1]                                cell (LUT3)             0.262 r    25.596
 u_logic/Glphu6_syn_3230.a[1]                                net  (fanout = 4)       1.032 r    26.628
 u_logic/Glphu6_syn_3230.f[1]                                cell (LUT4)             0.424 r    27.052
 u_logic/Glphu6_syn_3390.d[1]                                net  (fanout = 2)       1.601 r    28.653
 u_logic/Glphu6_syn_3390.f[1]                                cell (LUT3)             0.205 r    28.858
 u_logic/Glphu6_syn_3849.a[1]                                net  (fanout = 6)       1.162 r    30.020
 u_logic/Glphu6_syn_3849.f[1]                                cell (LUT4)             0.424 r    30.444
 u_logic/Glphu6_syn_3974.a[1]                                net  (fanout = 1)       0.525 r    30.969
 u_logic/Glphu6_syn_3974.f[1]                                cell (LUT4)             0.424 r    31.393
 u_logic/Pzkpw6_reg_syn_667.a[1]                             net  (fanout = 5)       0.479 r    31.872
 u_logic/Pzkpw6_reg_syn_667.f[1]                             cell (LUT4)             0.424 r    32.296
 u_logic/Doohu6_syn_329.a[0]                                 net  (fanout = 14)      1.731 r    34.027
 u_logic/Doohu6_syn_329.f[0]                                 cell (LUT4)             0.424 r    34.451
 u_logic/Vjohu6_syn_26.d[1]                                  net  (fanout = 1)       0.757 r    35.208
 u_logic/Vjohu6_syn_26.f[1]                                  cell (LUT4)             0.262 r    35.470
 u_logic/C3zpw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.377 r    36.847
 u_logic/C3zpw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    37.109
 u_logic/Jnoax6_reg_syn_5.mi[1]                              net  (fanout = 15)      1.116 r    38.225
 u_logic/Jnoax6_reg_syn_5                                    path2reg1               0.143      38.368
 Arrival time                                                                       38.368                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Jnoax6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      42.050
 clock uncertainty                                                                  -0.000      42.050
 clock recovergence pessimism                                                        0.180      42.230
 Required time                                                                      42.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.862ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.883 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Jnoax6_reg_syn_5.mi[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         35.937ns  (logic 12.246ns, net 23.691ns, 34% logic)             
 Logic Levels:            33 ( LUT4=15 LUT3=12 LUT5=5 LUT2=1 )                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Lfgbx6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_5.q[0]                               clk2q                   0.146 r     2.556
 u_logic/Lfgbx6_reg_syn_5.a[1]                               net  (fanout = 4)       0.473 r     3.029
 u_logic/Lfgbx6_reg_syn_5.f[1]                               cell (LUT3)             0.408 r     3.437
 u_logic/C14bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.608 r     4.045
 u_logic/C14bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r     4.469
 u_logic/Glphu6_syn_4043.d[1]                                net  (fanout = 4)       1.357 r     5.826
 u_logic/Glphu6_syn_4043.f[1]                                cell (LUT3)             0.262 r     6.088
 u_logic/Glphu6_syn_3380.a[1]                                net  (fanout = 2)       0.456 r     6.544
 u_logic/Glphu6_syn_3380.f[1]                                cell (LUT3)             0.408 r     6.952
 u_logic/Glphu6_syn_4109.a[0]                                net  (fanout = 1)       0.738 r     7.690
 u_logic/Glphu6_syn_4109.f[0]                                cell (LUT4)             0.408 r     8.098
 u_logic/Glphu6_syn_3554.a[1]                                net  (fanout = 1)       0.307 r     8.405
 u_logic/Glphu6_syn_3554.f[1]                                cell (LUT5)             0.424 r     8.829
 u_logic/Glphu6_syn_4217.d[1]                                net  (fanout = 5)       0.764 r     9.593
 u_logic/Glphu6_syn_4217.f[1]                                cell (LUT3)             0.262 r     9.855
 u_logic/Glphu6_syn_3616.b[0]                                net  (fanout = 2)       0.594 r    10.449
 u_logic/Glphu6_syn_3616.f[0]                                cell (LUT5)             0.431 r    10.880
 u_logic/Glphu6_syn_3548.a[0]                                net  (fanout = 1)       0.594 r    11.474
 u_logic/Glphu6_syn_3548.f[0]                                cell (LUT5)             0.424 r    11.898
 u_logic/Glphu6_syn_3378.d[1]                                net  (fanout = 7)       0.470 r    12.368
 u_logic/Glphu6_syn_3378.f[1]                                cell (LUT3)             0.262 r    12.630
 u_logic/Glphu6_syn_4134.a[1]                                net  (fanout = 2)       0.309 r    12.939
 u_logic/Glphu6_syn_4134.f[1]                                cell (LUT3)             0.424 r    13.363
 u_logic/Glphu6_syn_3376.a[1]                                net  (fanout = 1)       0.307 r    13.670
 u_logic/Glphu6_syn_3376.f[1]                                cell (LUT3)             0.424 r    14.094
 u_logic/Glphu6_syn_4180.d[1]                                net  (fanout = 10)      1.525 r    15.619
 u_logic/Glphu6_syn_4180.f[1]                                cell (LUT3)             0.205 r    15.824
 u_logic/Glphu6_syn_3953.a[1]                                net  (fanout = 2)       0.618 r    16.442
 u_logic/Glphu6_syn_3953.f[1]                                cell (LUT3)             0.408 r    16.850
 u_logic/Glphu6_syn_4066.a[1]                                net  (fanout = 1)       0.158 r    17.008
 u_logic/Glphu6_syn_4066.f[1]                                cell (LUT4)             0.424 r    17.432
 u_logic/L8zax6_reg_syn_5.d[0]                               net  (fanout = 8)       0.499 r    17.931
 u_logic/L8zax6_reg_syn_5.f[0]                               cell (LUT3)             0.262 r    18.193
 u_logic/Glphu6_syn_4152.b[0]                                net  (fanout = 2)       0.594 r    18.787
 u_logic/Glphu6_syn_4152.f[0]                                cell (LUT4)             0.431 r    19.218
 u_logic/Glphu6_syn_3192.a[0]                                net  (fanout = 1)       0.307 r    19.525
 u_logic/Glphu6_syn_3192.f[0]                                cell (LUT4)             0.424 r    19.949
 u_logic/Glphu6_syn_4171.d[1]                                net  (fanout = 3)       0.309 r    20.258
 u_logic/Glphu6_syn_4171.f[1]                                cell (LUT4)             0.205 r    20.463
 u_logic/Glphu6_syn_3236.a[1]                                net  (fanout = 2)       0.738 r    21.201
 u_logic/Glphu6_syn_3236.f[1]                                cell (LUT4)             0.408 r    21.609
 u_logic/Glphu6_syn_4081.a[1]                                net  (fanout = 1)       0.307 r    21.916
 u_logic/Glphu6_syn_4081.f[1]                                cell (LUT4)             0.408 r    22.324
 u_logic/Glphu6_syn_3226.d[1]                                net  (fanout = 5)       0.601 r    22.925
 u_logic/Glphu6_syn_3226.f[1]                                cell (LUT4)             0.262 r    23.187
 u_logic/Glphu6_syn_3182.a[1]                                net  (fanout = 1)       0.309 r    23.496
 u_logic/Glphu6_syn_3182.f[1]                                cell (LUT5)             0.424 r    23.920
 u_logic/Nephu6_syn_49.a[0]                                  net  (fanout = 1)       0.662 r    24.582
 u_logic/Nephu6_syn_49.f[0]                                  cell (LUT4)             0.424 r    25.006
 u_logic/Glphu6_syn_3196.d[1]                                net  (fanout = 1)       0.307 r    25.313
 u_logic/Glphu6_syn_3196.f[1]                                cell (LUT3)             0.262 r    25.575
 u_logic/Glphu6_syn_3230.a[1]                                net  (fanout = 4)       1.032 r    26.607
 u_logic/Glphu6_syn_3230.f[1]                                cell (LUT4)             0.424 r    27.031
 u_logic/Glphu6_syn_3390.d[1]                                net  (fanout = 2)       1.601 r    28.632
 u_logic/Glphu6_syn_3390.f[1]                                cell (LUT3)             0.205 r    28.837
 u_logic/Glphu6_syn_3849.a[1]                                net  (fanout = 6)       1.162 r    29.999
 u_logic/Glphu6_syn_3849.f[1]                                cell (LUT4)             0.424 r    30.423
 u_logic/Glphu6_syn_3974.a[1]                                net  (fanout = 1)       0.525 r    30.948
 u_logic/Glphu6_syn_3974.f[1]                                cell (LUT4)             0.424 r    31.372
 u_logic/Pzkpw6_reg_syn_667.a[1]                             net  (fanout = 5)       0.479 r    31.851
 u_logic/Pzkpw6_reg_syn_667.f[1]                             cell (LUT4)             0.424 r    32.275
 u_logic/Doohu6_syn_329.a[0]                                 net  (fanout = 14)      1.731 r    34.006
 u_logic/Doohu6_syn_329.f[0]                                 cell (LUT4)             0.424 r    34.430
 u_logic/Vjohu6_syn_26.d[1]                                  net  (fanout = 1)       0.757 r    35.187
 u_logic/Vjohu6_syn_26.f[1]                                  cell (LUT4)             0.262 r    35.449
 u_logic/C3zpw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.377 r    36.826
 u_logic/C3zpw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    37.088
 u_logic/Jnoax6_reg_syn_5.mi[1]                              net  (fanout = 15)      1.116 r    38.204
 u_logic/Jnoax6_reg_syn_5                                    path2reg1               0.143      38.347
 Arrival time                                                                       38.347                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Jnoax6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      42.050
 clock uncertainty                                                                  -0.000      42.050
 clock recovergence pessimism                                                        0.180      42.230
 Required time                                                                      42.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.883ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     3.907 ns                                                        
 Start Point:             u_logic/Lfgbx6_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               u_logic/Jnoax6_reg_syn_5.mi[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         35.913ns  (logic 12.349ns, net 23.564ns, 34% logic)             
 Logic Levels:            33 ( LUT4=16 LUT3=11 LUT5=5 LUT2=1 )                            

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Lfgbx6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Lfgbx6_reg_syn_5.q[0]                               clk2q                   0.146 r     2.556
 u_logic/Lfgbx6_reg_syn_5.a[1]                               net  (fanout = 4)       0.473 r     3.029
 u_logic/Lfgbx6_reg_syn_5.f[1]                               cell (LUT3)             0.408 r     3.437
 u_logic/C14bx6_reg_syn_5.a[0]                               net  (fanout = 1)       0.608 r     4.045
 u_logic/C14bx6_reg_syn_5.f[0]                               cell (LUT5)             0.424 r     4.469
 u_logic/Glphu6_syn_4043.d[1]                                net  (fanout = 4)       1.357 r     5.826
 u_logic/Glphu6_syn_4043.f[1]                                cell (LUT3)             0.262 r     6.088
 u_logic/Glphu6_syn_3380.a[1]                                net  (fanout = 2)       0.456 r     6.544
 u_logic/Glphu6_syn_3380.f[1]                                cell (LUT3)             0.408 r     6.952
 u_logic/Glphu6_syn_4109.a[0]                                net  (fanout = 1)       0.738 r     7.690
 u_logic/Glphu6_syn_4109.f[0]                                cell (LUT4)             0.408 r     8.098
 u_logic/Glphu6_syn_3554.a[1]                                net  (fanout = 1)       0.307 r     8.405
 u_logic/Glphu6_syn_3554.f[1]                                cell (LUT5)             0.424 r     8.829
 u_logic/Glphu6_syn_4217.d[1]                                net  (fanout = 5)       0.764 r     9.593
 u_logic/Glphu6_syn_4217.f[1]                                cell (LUT3)             0.262 r     9.855
 u_logic/Glphu6_syn_3616.b[0]                                net  (fanout = 2)       0.594 r    10.449
 u_logic/Glphu6_syn_3616.f[0]                                cell (LUT5)             0.431 r    10.880
 u_logic/Glphu6_syn_3548.a[0]                                net  (fanout = 1)       0.594 r    11.474
 u_logic/Glphu6_syn_3548.f[0]                                cell (LUT5)             0.424 r    11.898
 u_logic/Glphu6_syn_3885.d[1]                                net  (fanout = 7)       0.475 r    12.373
 u_logic/Glphu6_syn_3885.f[1]                                cell (LUT4)             0.205 r    12.578
 u_logic/Glphu6_syn_4134.b[1]                                net  (fanout = 2)       0.309 r    12.887
 u_logic/Glphu6_syn_4134.f[1]                                cell (LUT3)             0.431 r    13.318
 u_logic/Glphu6_syn_3376.a[1]                                net  (fanout = 1)       0.307 r    13.625
 u_logic/Glphu6_syn_3376.f[1]                                cell (LUT3)             0.424 r    14.049
 u_logic/Glphu6_syn_4180.d[1]                                net  (fanout = 10)      1.525 r    15.574
 u_logic/Glphu6_syn_4180.f[1]                                cell (LUT3)             0.205 r    15.779
 u_logic/Glphu6_syn_3953.a[1]                                net  (fanout = 2)       0.618 r    16.397
 u_logic/Glphu6_syn_3953.f[1]                                cell (LUT3)             0.408 r    16.805
 u_logic/Glphu6_syn_4066.a[1]                                net  (fanout = 1)       0.158 r    16.963
 u_logic/Glphu6_syn_4066.f[1]                                cell (LUT4)             0.424 r    17.387
 u_logic/L8zax6_reg_syn_5.d[0]                               net  (fanout = 8)       0.499 r    17.886
 u_logic/L8zax6_reg_syn_5.f[0]                               cell (LUT3)             0.262 r    18.148
 u_logic/Glphu6_syn_4152.b[0]                                net  (fanout = 2)       0.594 r    18.742
 u_logic/Glphu6_syn_4152.f[0]                                cell (LUT4)             0.431 r    19.173
 u_logic/Glphu6_syn_3192.a[0]                                net  (fanout = 1)       0.307 r    19.480
 u_logic/Glphu6_syn_3192.f[0]                                cell (LUT4)             0.424 r    19.904
 u_logic/Glphu6_syn_4171.d[1]                                net  (fanout = 3)       0.309 r    20.213
 u_logic/Glphu6_syn_4171.f[1]                                cell (LUT4)             0.205 r    20.418
 u_logic/Glphu6_syn_3236.a[1]                                net  (fanout = 2)       0.738 r    21.156
 u_logic/Glphu6_syn_3236.f[1]                                cell (LUT4)             0.408 r    21.564
 u_logic/Glphu6_syn_4081.a[1]                                net  (fanout = 1)       0.307 r    21.871
 u_logic/Glphu6_syn_4081.f[1]                                cell (LUT4)             0.408 r    22.279
 u_logic/G54bx6_reg_syn_5.a[1]                               net  (fanout = 5)       0.319 r    22.598
 u_logic/G54bx6_reg_syn_5.f[1]                               cell (LUT4)             0.408 r    23.006
 u_logic/Glphu6_syn_3182.b[1]                                net  (fanout = 1)       0.459 r    23.465
 u_logic/Glphu6_syn_3182.f[1]                                cell (LUT5)             0.431 r    23.896
 u_logic/Nephu6_syn_49.a[0]                                  net  (fanout = 1)       0.662 r    24.558
 u_logic/Nephu6_syn_49.f[0]                                  cell (LUT4)             0.424 r    24.982
 u_logic/Glphu6_syn_3196.d[1]                                net  (fanout = 1)       0.307 r    25.289
 u_logic/Glphu6_syn_3196.f[1]                                cell (LUT3)             0.262 r    25.551
 u_logic/Glphu6_syn_3230.a[1]                                net  (fanout = 4)       1.032 r    26.583
 u_logic/Glphu6_syn_3230.f[1]                                cell (LUT4)             0.424 r    27.007
 u_logic/Glphu6_syn_3390.d[1]                                net  (fanout = 2)       1.601 r    28.608
 u_logic/Glphu6_syn_3390.f[1]                                cell (LUT3)             0.205 r    28.813
 u_logic/Glphu6_syn_3849.a[1]                                net  (fanout = 6)       1.162 r    29.975
 u_logic/Glphu6_syn_3849.f[1]                                cell (LUT4)             0.424 r    30.399
 u_logic/Glphu6_syn_3974.a[1]                                net  (fanout = 1)       0.525 r    30.924
 u_logic/Glphu6_syn_3974.f[1]                                cell (LUT4)             0.424 r    31.348
 u_logic/Pzkpw6_reg_syn_667.a[1]                             net  (fanout = 5)       0.479 r    31.827
 u_logic/Pzkpw6_reg_syn_667.f[1]                             cell (LUT4)             0.424 r    32.251
 u_logic/Doohu6_syn_329.a[0]                                 net  (fanout = 14)      1.731 r    33.982
 u_logic/Doohu6_syn_329.f[0]                                 cell (LUT4)             0.424 r    34.406
 u_logic/Vjohu6_syn_26.d[1]                                  net  (fanout = 1)       0.757 r    35.163
 u_logic/Vjohu6_syn_26.f[1]                                  cell (LUT4)             0.262 r    35.425
 u_logic/C3zpw6_reg_syn_5.d[0]                               net  (fanout = 3)       1.377 r    36.802
 u_logic/C3zpw6_reg_syn_5.f[0]                               cell (LUT2)             0.262 r    37.064
 u_logic/Jnoax6_reg_syn_5.mi[1]                              net  (fanout = 15)      1.116 r    38.180
 u_logic/Jnoax6_reg_syn_5                                    path2reg1               0.143      38.323
 Arrival time                                                                       38.323                  (33 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Jnoax6_reg_syn_5.clk (u_logic/SCLK)                 net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      42.050
 clock uncertainty                                                                  -0.000      42.050
 clock recovergence pessimism                                                        0.180      42.230
 Required time                                                                      42.230            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.907ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point UART1_TX/FIFO/ramread0_syn_120 (94 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.192 ns                                                        
 Start Point:             UART1_TX/FIFO/reg1_syn_73.clk (rising edge triggered by clock clk)
 End Point:               UART1_TX/FIFO/ramread0_syn_120.d[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.334ns  (logic 0.109ns, net 0.225ns, 32% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/reg1_syn_73.clk (u_logic/SCLK)                net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 UART1_TX/FIFO/reg1_syn_73.q[0]                              clk2q                   0.109 r     2.138
 UART1_TX/FIFO/ramread0_syn_120.d[0]                         net  (fanout = 8)       0.225 r     2.363
 UART1_TX/FIFO/ramread0_syn_120                              path2reg                0.000       2.363
 Arrival time                                                                        2.363                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/ramread0_syn_120.clk (u_logic/SCLK)           net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.343
 clock uncertainty                                                                   0.000       2.343
 clock recovergence pessimism                                                       -0.172       2.171
 Required time                                                                       2.171            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.192ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.494 ns                                                        
 Start Point:             PINTO_Interface/wr_en_reg_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               UART1_TX/FIFO/ramread0_syn_120.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.652ns  (logic 0.260ns, net 1.392ns, 15% logic)                
 Logic Levels:            2 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 PINTO_Interface/wr_en_reg_reg_syn_5.clk (u_logic/SCLK)      net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 PINTO_Interface/wr_en_reg_reg_syn_5.q[0]                    clk2q                   0.109 r     2.138
 UART1_TX/data[3]_syn_5.c[0]                                 net  (fanout = 9)       0.849 r     2.987
 UART1_TX/data[3]_syn_5.f[0]                                 cell (LUT2)             0.151 r     3.138
 UART1_TX/FIFO/ramread0_syn_120.d[1]                         net  (fanout = 2)       0.543 r     3.681
 UART1_TX/FIFO/ramread0_syn_120                              path2reg                0.000       3.681
 Arrival time                                                                        3.681                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/ramread0_syn_120.clk (u_logic/SCLK)           net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.343
 clock uncertainty                                                                   0.000       2.343
 clock recovergence pessimism                                                       -0.156       2.187
 Required time                                                                       2.187            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.494ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      4.029 ns                                                        
 Start Point:             u_logic/Gephu6_syn_52.clk (rising edge triggered by clock clk)  
 End Point:               UART1_TX/FIFO/ramread0_syn_120.d[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         4.250ns  (logic 0.386ns, net 3.864ns, 9% logic)                 
 Logic Levels:            3 ( LUT2=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Gephu6_syn_52.clk (u_logic/SCLK)                    net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_logic/Gephu6_syn_52.q[0]                                  clk2q                   0.109 r     2.138
 u_logic/Nv9bx6_reg_syn_5.c[0]                               net  (fanout = 45)      0.736 r     2.874
 u_logic/Nv9bx6_reg_syn_5.f[0]                               cell (LUT3)             0.151 r     3.025
 UART1_TX/data[3]_syn_5.d[0]                                 net  (fanout = 18)      2.585 r     5.610
 UART1_TX/data[3]_syn_5.f[0]                                 cell (LUT2)             0.126 r     5.736
 UART1_TX/FIFO/ramread0_syn_120.d[1]                         net  (fanout = 2)       0.543 r     6.279
 UART1_TX/FIFO/ramread0_syn_120                              path2reg                0.000       6.279
 Arrival time                                                                        6.279                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/ramread0_syn_120.clk (u_logic/SCLK)           net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.343
 clock uncertainty                                                                   0.000       2.343
 clock recovergence pessimism                                                       -0.093       2.250
 Required time                                                                       2.250            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.029ns          

---------------------------------------------------------------------------------------------------------

Paths for end point UART1_TX/FIFO/ramread0_syn_78 (180 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.199 ns                                                        
 Start Point:             UART1_TX/FIFO/reg1_syn_70.clk (rising edge triggered by clock clk)
 End Point:               UART1_TX/FIFO/ramread0_syn_78.c[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.357ns  (logic 0.109ns, net 0.248ns, 30% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/reg1_syn_70.clk (u_logic/SCLK)                net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 UART1_TX/FIFO/reg1_syn_70.q[1]                              clk2q                   0.109 r     2.138
 UART1_TX/FIFO/ramread0_syn_78.c[0]                          net  (fanout = 9)       0.248 r     2.386
 UART1_TX/FIFO/ramread0_syn_78                               path2reg                0.000       2.386
 Arrival time                                                                        2.386                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/ramread0_syn_78.clk (u_logic/SCLK)            net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.343
 clock uncertainty                                                                   0.000       2.343
 clock recovergence pessimism                                                       -0.156       2.187
 Required time                                                                       2.187            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.199ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.675 ns                                                        
 Start Point:             PINTO_Interface/wr_en_reg_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               UART1_TX/FIFO/ramread0_syn_78.c[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.833ns  (logic 0.260ns, net 1.573ns, 14% logic)                
 Logic Levels:            2 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 PINTO_Interface/wr_en_reg_reg_syn_5.clk (u_logic/SCLK)      net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 PINTO_Interface/wr_en_reg_reg_syn_5.q[0]                    clk2q                   0.109 r     2.138
 UART1_TX/data[1]_syn_5.c[0]                                 net  (fanout = 9)       0.849 r     2.987
 UART1_TX/data[1]_syn_5.f[0]                                 cell (LUT2)             0.151 r     3.138
 UART1_TX/FIFO/ramread0_syn_78.c[1]                          net  (fanout = 2)       0.724 r     3.862
 UART1_TX/FIFO/ramread0_syn_78                               path2reg                0.000       3.862
 Arrival time                                                                        3.862                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/ramread0_syn_78.clk (u_logic/SCLK)            net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.343
 clock uncertainty                                                                   0.000       2.343
 clock recovergence pessimism                                                       -0.156       2.187
 Required time                                                                       2.187            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.675ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      4.669 ns                                                        
 Start Point:             u_logic/Gephu6_syn_52.clk (rising edge triggered by clock clk)  
 End Point:               UART1_TX/FIFO/ramread0_syn_78.c[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         4.890ns  (logic 0.472ns, net 4.418ns, 9% logic)                 
 Logic Levels:            3 ( LUT2=1 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Gephu6_syn_52.clk (u_logic/SCLK)                    net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_logic/Gephu6_syn_52.q[0]                                  clk2q                   0.109 r     2.138
 LED_Interface/reg0_syn_46.c[0]                              net  (fanout = 45)      0.998 r     3.136
 LED_Interface/reg0_syn_46.f[0]                              cell (LUT3)             0.237 r     3.373
 UART1_TX/data[1]_syn_5.d[0]                                 net  (fanout = 13)      2.696 r     6.069
 UART1_TX/data[1]_syn_5.f[0]                                 cell (LUT2)             0.126 r     6.195
 UART1_TX/FIFO/ramread0_syn_78.c[1]                          net  (fanout = 2)       0.724 r     6.919
 UART1_TX/FIFO/ramread0_syn_78                               path2reg                0.000       6.919
 Arrival time                                                                        6.919                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/ramread0_syn_78.clk (u_logic/SCLK)            net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.343
 clock uncertainty                                                                   0.000       2.343
 clock recovergence pessimism                                                       -0.093       2.250
 Required time                                                                       2.250            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.669ns          

---------------------------------------------------------------------------------------------------------

Paths for end point UART1_TX/FIFO/ramread0_syn_78 (155 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.207 ns                                                        
 Start Point:             UART1_TX/FIFO/reg1_syn_67.clk (rising edge triggered by clock clk)
 End Point:               UART1_TX/FIFO/ramread0_syn_78.b[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.365ns  (logic 0.109ns, net 0.256ns, 29% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/reg1_syn_67.clk (u_logic/SCLK)                net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 UART1_TX/FIFO/reg1_syn_67.q[1]                              clk2q                   0.109 r     2.138
 UART1_TX/FIFO/ramread0_syn_78.b[0]                          net  (fanout = 8)       0.256 r     2.394
 UART1_TX/FIFO/ramread0_syn_78                               path2reg                0.000       2.394
 Arrival time                                                                        2.394                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/ramread0_syn_78.clk (u_logic/SCLK)            net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.343
 clock uncertainty                                                                   0.000       2.343
 clock recovergence pessimism                                                       -0.156       2.187
 Required time                                                                       2.187            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.207ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.493 ns                                                        
 Start Point:             PINTO_Interface/wr_en_reg_reg_syn_5.clk (rising edge triggered by clock clk)
 End Point:               UART1_TX/FIFO/ramread0_syn_78.b[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         1.651ns  (logic 0.260ns, net 1.391ns, 15% logic)                
 Logic Levels:            2 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 PINTO_Interface/wr_en_reg_reg_syn_5.clk (u_logic/SCLK)      net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 PINTO_Interface/wr_en_reg_reg_syn_5.q[0]                    clk2q                   0.109 r     2.138
 UART1_TX/data[1]_syn_5.c[1]                                 net  (fanout = 9)       0.849 r     2.987
 UART1_TX/data[1]_syn_5.f[1]                                 cell (LUT2)             0.151 r     3.138
 UART1_TX/FIFO/ramread0_syn_78.b[1]                          net  (fanout = 2)       0.542 r     3.680
 UART1_TX/FIFO/ramread0_syn_78                               path2reg                0.000       3.680
 Arrival time                                                                        3.680                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/ramread0_syn_78.clk (u_logic/SCLK)            net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.343
 clock uncertainty                                                                   0.000       2.343
 clock recovergence pessimism                                                       -0.156       2.187
 Required time                                                                       2.187            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.493ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      4.395 ns                                                        
 Start Point:             u_logic/Gephu6_syn_52.clk (rising edge triggered by clock clk)  
 End Point:               UART1_TX/FIFO/ramread0_syn_78.b[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         4.616ns  (logic 0.414ns, net 4.202ns, 8% logic)                 
 Logic Levels:            3 ( LUT2=1 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Gephu6_syn_52.clk (u_logic/SCLK)                    net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_logic/Gephu6_syn_52.q[0]                                  clk2q                   0.109 r     2.138
 u_logic/W2vhu6_syn_281.d[0]                                 net  (fanout = 45)      0.962 r     3.100
 u_logic/W2vhu6_syn_281.f[0]                                 cell (LUT4)             0.179 r     3.279
 UART1_TX/data[1]_syn_5.d[1]                                 net  (fanout = 12)      2.698 r     5.977
 UART1_TX/data[1]_syn_5.f[1]                                 cell (LUT2)             0.126 r     6.103
 UART1_TX/FIFO/ramread0_syn_78.b[1]                          net  (fanout = 2)       0.542 r     6.645
 UART1_TX/FIFO/ramread0_syn_78                               path2reg                0.000       6.645
 Arrival time                                                                        6.645                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_TX/FIFO/ramread0_syn_78.clk (u_logic/SCLK)            net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.343
 clock uncertainty                                                                   0.000       2.343
 clock recovergence pessimism                                                       -0.093       2.250
 Required time                                                                       2.250            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.395ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1538 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  36.029 ns                                                       
 Start Point:             u_logic/Doohu6_syn_237.clk (rising edge triggered by clock clk) 
 End Point:               AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1538.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.607ns  (logic 0.483ns, net 3.124ns, 13% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Doohu6_syn_237.clk (u_logic/SCLK)                   net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Doohu6_syn_237.q[0]                                 clk2q                   0.146 r     2.556
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg0_syn_44.c[0] net  (fanout = 6)       1.057 r     3.613
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg0_syn_44.f[0] cell (LUT2)             0.251 r     3.864
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1538.sr net  (fanout = 4)       2.067 r     5.931
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1538 path2reg                0.086       6.017
 Arrival time                                                                        6.017                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1538.clk (u_logic/SCLK) net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      41.866
 clock uncertainty                                                                  -0.000      41.866
 clock recovergence pessimism                                                        0.180      42.046
 Required time                                                                      42.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.029ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  36.415 ns                                                       
 Start Point:             u_logic/Bfjpw6_reg_syn_2353.clk (rising edge triggered by clock clk)
 End Point:               AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1538.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.221ns  (logic 0.437ns, net 2.784ns, 13% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Bfjpw6_reg_syn_2353.clk (u_logic/SCLK)              net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Bfjpw6_reg_syn_2353.q[0]                            clk2q                   0.146 r     2.556
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg0_syn_44.d[0] net  (fanout = 26)      0.717 r     3.273
 PINTO_inst/vip_matrix_generate_5x5_8bit/u_line_shift_5x5_ram_8bit/reg0_syn_44.f[0] cell (LUT2)             0.205 r     3.478
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1538.sr net  (fanout = 4)       2.067 r     5.545
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1538 path2reg                0.086       5.631
 Arrival time                                                                        5.631                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1538.clk (u_logic/SCLK) net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      41.866
 clock uncertainty                                                                  -0.000      41.866
 clock recovergence pessimism                                                        0.180      42.046
 Required time                                                                      42.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.415ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1569 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  36.275 ns                                                       
 Start Point:             AHBlite_SD_Interface/reg0_syn_191.clk (rising edge triggered by clock clk)
 End Point:               AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1569.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.289ns  (logic 0.580ns, net 2.709ns, 17% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 AHBlite_SD_Interface/reg0_syn_191.clk (u_logic/SCLK)        net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AHBlite_SD_Interface/reg0_syn_191.q[0]                      clk2q                   0.146 r     2.556
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/ram_inst/reg2_syn_163.c[0] net  (fanout = 6)       1.153 r     3.709
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/ram_inst/reg2_syn_163.f[0] cell (LUT2)             0.348 r     4.057
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1569.sr net  (fanout = 4)       1.556 r     5.613
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1569 path2reg                0.086       5.699
 Arrival time                                                                        5.699                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1569.clk (u_logic/SCLK) net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      41.866
 clock uncertainty                                                                  -0.000      41.866
 clock recovergence pessimism                                                        0.108      41.974
 Required time                                                                      41.974            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.275ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  36.480 ns                                                       
 Start Point:             u_logic/Koohu6_syn_159.clk (rising edge triggered by clock clk) 
 End Point:               AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1569.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.084ns  (logic 0.494ns, net 2.590ns, 16% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Koohu6_syn_159.clk (u_logic/SCLK)                   net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Koohu6_syn_159.q[0]                                 clk2q                   0.146 r     2.556
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/ram_inst/reg2_syn_163.d[0] net  (fanout = 35)      1.034 r     3.590
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/ram_inst/reg2_syn_163.f[0] cell (LUT2)             0.262 r     3.852
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1569.sr net  (fanout = 4)       1.556 r     5.408
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1569 path2reg                0.086       5.494
 Arrival time                                                                        5.494                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1569.clk (u_logic/SCLK) net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      41.866
 clock uncertainty                                                                  -0.000      41.866
 clock recovergence pessimism                                                        0.108      41.974
 Required time                                                                      41.974            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.480ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1546 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  36.347 ns                                                       
 Start Point:             u_logic/Glphu6_syn_3160.clk (rising edge triggered by clock clk)
 End Point:               AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1546.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         3.217ns  (logic 0.483ns, net 2.734ns, 15% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Glphu6_syn_3160.clk (u_logic/SCLK)                  net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_3160.q[0]                                clk2q                   0.146 r     2.556
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1635.c[1] net  (fanout = 6)       1.476 r     4.032
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1635.f[1] cell (LUT3)             0.251 r     4.283
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1546.sr net  (fanout = 4)       1.258 r     5.541
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1546 path2reg                0.086       5.627
 Arrival time                                                                        5.627                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1546.clk (u_logic/SCLK) net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      41.866
 clock uncertainty                                                                  -0.000      41.866
 clock recovergence pessimism                                                        0.108      41.974
 Required time                                                                      41.974            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              36.347ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  37.046 ns                                                       
 Start Point:             AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1578.clk (rising edge triggered by clock clk)
 End Point:               AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1546.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         2.518ns  (logic 0.437ns, net 2.081ns, 17% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1578.clk (u_logic/SCLK) net                     2.410       2.410      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1578.q[0] clk2q                   0.146 r     2.556
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1635.d[1] net  (fanout = 36)      0.823 r     3.379
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1635.f[1] cell (LUT3)             0.205 r     3.584
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1546.sr net  (fanout = 4)       1.258 r     4.842
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1546 path2reg                0.086       4.928
 Arrival time                                                                        4.928                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_rd_ctrl_inst/reg0_syn_1546.clk (u_logic/SCLK) net                     2.166       2.166      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 40.000      42.166
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      41.866
 clock uncertainty                                                                  -0.000      41.866
 clock recovergence pessimism                                                        0.108      41.974
 Required time                                                                      41.974            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              37.046ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_logic/L6phu6_syn_132 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.146 ns                                                        
 Start Point:             u_logic/Gephu6_syn_54.clk (rising edge triggered by clock clk)  
 End Point:               u_logic/L6phu6_syn_132.sr (rising edge triggered by clock clk)  
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.428ns  (logic 0.196ns, net 0.232ns, 45% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Gephu6_syn_54.clk (u_logic/SCLK)                    net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 u_logic/Gephu6_syn_54.q[0]                                  clk2q                   0.109 r     2.138
 u_logic/L6phu6_syn_132.sr                                   net  (fanout = 12)      0.232 r     2.370
 u_logic/L6phu6_syn_132                                      path2reg                0.087       2.457
 Arrival time                                                                        2.457                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/L6phu6_syn_132.clk (u_logic/SCLK)                   net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.172       2.311
 Required time                                                                       2.311            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.146ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/Glphu6_syn_3384 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.154 ns                                                        
 Start Point:             UART1_RX/reg1_syn_101.clk (rising edge triggered by clock clk)  
 End Point:               u_logic/Glphu6_syn_3384.sr (rising edge triggered by clock clk) 
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.436ns  (logic 0.196ns, net 0.240ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 UART1_RX/reg1_syn_101.clk (u_logic/SCLK)                    net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 UART1_RX/reg1_syn_101.q[0]                                  clk2q                   0.109 r     2.138
 u_logic/Glphu6_syn_3384.sr                                  net  (fanout = 18)      0.240 r     2.378
 u_logic/Glphu6_syn_3384                                     path2reg                0.087       2.465
 Arrival time                                                                        2.465                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 u_logic/Glphu6_syn_3384.clk (u_logic/SCLK)                  net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.172       2.311
 Required time                                                                       2.311            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.154ns          

---------------------------------------------------------------------------------------------------------

Paths for end point AHBlite_SD_Interface/SD_top_inst/sd_read_inst/state_b[1]_syn_19 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.162 ns                                                        
 Start Point:             sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_b[19]_syn_16.clk (rising edge triggered by clock clk)
 End Point:               AHBlite_SD_Interface/SD_top_inst/sd_read_inst/state_b[1]_syn_19.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.444ns  (logic 0.196ns, net 0.248ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_b[19]_syn_16.clk (u_logic/SCLK) net                     2.029       2.029      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/sdram_wr_addr_b[19]_syn_16.q[0] clk2q                   0.109 r     2.138
 AHBlite_SD_Interface/SD_top_inst/sd_read_inst/state_b[1]_syn_19.sr net  (fanout = 14)      0.248 r     2.386
 AHBlite_SD_Interface/SD_top_inst/sd_read_inst/state_b[1]_syn_19 path2reg                0.087       2.473
 Arrival time                                                                        2.473                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 AHBlite_SD_Interface/SD_top_inst/sd_read_inst/state_b[1]_syn_19.clk (u_logic/SCLK) net                     2.230       2.230      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.483
 clock uncertainty                                                                   0.000       2.483
 clock recovergence pessimism                                                       -0.172       2.311
 Required time                                                                       2.311            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.162ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Path Delay                                                      
Path delay: 5ns max

38 endpoints analyzed totally, and 38 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Slowest path delay 1.185ns
---------------------------------------------------------------------------------------------------------

Paths for end point sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg3_syn_47 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.815 ns                                                        
 Start Point:             sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg0_syn_51.clk (rising edge triggered by clock clk)
 End Point:               sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg3_syn_47.mi[1]
 Process:                 Slow                                                            
 Data Path Delay:         1.185ns  (logic 0.289ns, net 0.896ns, 24% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg0_syn_51.clk (u_logic/SCLK) net                     0.000       0.000      ../../../rtl/cortexm0ds_logic.v(73)
---------------------------------------------------------------------------------------------------------
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg0_syn_51.q[1] clk2q                   0.146 r     0.146
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg3_syn_47.mi[1] net  (fanout = 1)       0.896 r     1.042
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg3_syn_47 path2reg1               0.143       1.185
 Arrival time                                                                        1.185                  (0 lvl)       

 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg3_syn_47.clk                         0.000       0.000
 delay budget                                                                        5.000       5.000
 cell setup                                                                         -0.000       5.000
 clock uncertainty                                                                  -0.000       5.000
 Required time                                                                       5.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.815ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg3_syn_47 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        3.962 ns                                                        
 Start Point:             sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg0_syn_54.clk (rising edge triggered by clock clk)
 End Point:               sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg3_syn_47.mi[0]
 Process:                 Slow                                                            
 Data Path Delay:         1.038ns  (logic 0.289ns, net 0.749ns, 27% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg0_syn_54.clk (u_logic/SCLK) net                     0.000       0.000      ../../../rtl/cortexm0ds_logic.v(73)
---------------------------------------------------------------------------------------------------------
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg0_syn_54.q[0] clk2q                   0.146 r     0.146
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg3_syn_47.mi[0] net  (fanout = 1)       0.749 r     0.895
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg3_syn_47 path2reg0               0.143       1.038
 Arrival time                                                                        1.038                  (0 lvl)       

 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg3_syn_47.clk                         0.000       0.000
 delay budget                                                                        5.000       5.000
 cell setup                                                                         -0.000       5.000
 clock uncertainty                                                                  -0.000       5.000
 Required time                                                                       5.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.962ns          

---------------------------------------------------------------------------------------------------------

Paths for end point sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/reg0_syn_57 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (max path):        4.082 ns                                                        
 Start Point:             sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg0_syn_51.clk (rising edge triggered by clock clk)
 End Point:               sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/reg0_syn_57.mi[0]
 Process:                 Slow                                                            
 Data Path Delay:         0.918ns  (logic 0.289ns, net 0.629ns, 31% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL_inst/pll_inst.clkc[1]                                                           0.000       0.000                    
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg0_syn_51.clk (u_logic/SCLK) net                     0.000       0.000      ../../../rtl/cortexm0ds_logic.v(73)
---------------------------------------------------------------------------------------------------------
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/reg0_syn_51.q[0] clk2q                   0.146 r     0.146
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/reg0_syn_57.mi[0] net  (fanout = 1)       0.629 r     0.775
 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/reg0_syn_57 path2reg0               0.143       0.918
 Arrival time                                                                        0.918                  (0 lvl)       

 sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/reg0_syn_57.clk                         0.000       0.000
 delay budget                                                                        5.000       5.000
 cell setup                                                                         -0.000       5.000
 clock uncertainty                                                                  -0.000       5.000
 Required time                                                                       5.000            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               4.082ns          

---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: more than 1,000,000,000 (STA coverage = 91.58%)
Timing violations: 0 setup errors, and 0 hold errors.
Minimal setup slack: 0.219, minimal hold slack: 0.074

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  clk (25.0MHz)                                 36.151ns      27.662MHz        0.326ns      1463        0.000ns
	  pclk (100.0MHz)                                9.781ns     102.239MHz        0.138ns      1170        0.000ns
	  sclk5 (500.0MHz)                               1.645ns     607.903MHz        0.326ns        39        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 8 clock net(s): 
	Gamma_Interface/en_state_syn_4
	PIXEL_PLL_inst/clk0_out
	PLL_inst/clk0_out
	SD_CLK_dup_1
	SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
	SWCLK_syn_4
	sdram_rw_top_inst/clk_sdram
	sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref

	Exceptions:

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		             38     set_false_path -hold -from [ get_regs {*/primary_addr_gray_reg[*]} ] -to [ get_regs {*/sync_r1[*]} ]

---------------------------------------------------------------------------------------------------------
