Simulator report for PipelineUniProcessor
Mon Nov 23 16:09:25 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ALTSYNCRAM
  6. |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 161 nodes    ;
; Simulation Coverage         ;      85.07 % ;
; Total Number of Transitions ; 5933         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix III  ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Option                                                                                     ; Setting     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Simulation mode                                                                            ; Functional  ; Timing        ;
; Start time                                                                                 ; 0 ns        ; 0 ns          ;
; Simulation results format                                                                  ; CVWF        ;               ;
; Vector input source                                                                        ; InstMem.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On          ; On            ;
; Check outputs                                                                              ; Off         ; Off           ;
; Report simulation coverage                                                                 ; On          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On          ; On            ;
; Display missing 1-value coverage report                                                    ; On          ; On            ;
; Display missing 0-value coverage report                                                    ; On          ; On            ;
; Detect setup and hold time violations                                                      ; Off         ; Off           ;
; Detect glitches                                                                            ; Off         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off         ; Off           ;
; Generate Signal Activity File                                                              ; Off         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off         ; Off           ;
; Group bus channels in simulation results                                                   ; Off         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto        ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport   ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport   ; Transport     ;
+--------------------------------------------------------------------------------------------+-------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------+
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+------------------------------------------------------------------------------------------------------+
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      85.07 % ;
; Total nodes checked                                 ; 161          ;
; Total output ports checked                          ; 134          ;
; Total output ports with complete 1/0-value coverage ; 114          ;
; Total output ports with no 1/0-value coverage       ; 20           ;
; Total output ports with no 1-value coverage         ; 20           ;
; Total output ports with no 0-value coverage         ; 20           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                  ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; |InstMem|MEMINST[31]                                                                                    ; |InstMem|MEMINST[31]                                                                              ; pin_out          ;
; |InstMem|MEMINST[29]                                                                                    ; |InstMem|MEMINST[29]                                                                              ; pin_out          ;
; |InstMem|MEMINST[28]                                                                                    ; |InstMem|MEMINST[28]                                                                              ; pin_out          ;
; |InstMem|MEMINST[27]                                                                                    ; |InstMem|MEMINST[27]                                                                              ; pin_out          ;
; |InstMem|MEMINST[26]                                                                                    ; |InstMem|MEMINST[26]                                                                              ; pin_out          ;
; |InstMem|MEMINST[23]                                                                                    ; |InstMem|MEMINST[23]                                                                              ; pin_out          ;
; |InstMem|MEMINST[22]                                                                                    ; |InstMem|MEMINST[22]                                                                              ; pin_out          ;
; |InstMem|MEMINST[21]                                                                                    ; |InstMem|MEMINST[21]                                                                              ; pin_out          ;
; |InstMem|MEMINST[18]                                                                                    ; |InstMem|MEMINST[18]                                                                              ; pin_out          ;
; |InstMem|MEMINST[17]                                                                                    ; |InstMem|MEMINST[17]                                                                              ; pin_out          ;
; |InstMem|MEMINST[16]                                                                                    ; |InstMem|MEMINST[16]                                                                              ; pin_out          ;
; |InstMem|MEMINST[15]                                                                                    ; |InstMem|MEMINST[15]                                                                              ; pin_out          ;
; |InstMem|MEMINST[14]                                                                                    ; |InstMem|MEMINST[14]                                                                              ; pin_out          ;
; |InstMem|MEMINST[13]                                                                                    ; |InstMem|MEMINST[13]                                                                              ; pin_out          ;
; |InstMem|MEMINST[12]                                                                                    ; |InstMem|MEMINST[12]                                                                              ; pin_out          ;
; |InstMem|MEMINST[11]                                                                                    ; |InstMem|MEMINST[11]                                                                              ; pin_out          ;
; |InstMem|MEMINST[10]                                                                                    ; |InstMem|MEMINST[10]                                                                              ; pin_out          ;
; |InstMem|MEMINST[9]                                                                                     ; |InstMem|MEMINST[9]                                                                               ; pin_out          ;
; |InstMem|MEMINST[8]                                                                                     ; |InstMem|MEMINST[8]                                                                               ; pin_out          ;
; |InstMem|MEMINST[7]                                                                                     ; |InstMem|MEMINST[7]                                                                               ; pin_out          ;
; |InstMem|MEMINST[6]                                                                                     ; |InstMem|MEMINST[6]                                                                               ; pin_out          ;
; |InstMem|MEMINST[5]                                                                                     ; |InstMem|MEMINST[5]                                                                               ; pin_out          ;
; |InstMem|MEMINST[4]                                                                                     ; |InstMem|MEMINST[4]                                                                               ; pin_out          ;
; |InstMem|MEMINST[3]                                                                                     ; |InstMem|MEMINST[3]                                                                               ; pin_out          ;
; |InstMem|MEMINST[2]                                                                                     ; |InstMem|MEMINST[2]                                                                               ; pin_out          ;
; |InstMem|MEMINST[1]                                                                                     ; |InstMem|MEMINST[1]                                                                               ; pin_out          ;
; |InstMem|MEMINST[0]                                                                                     ; |InstMem|MEMINST[0]                                                                               ; pin_out          ;
; |InstMem|CLK                                                                                            ; |InstMem|CLK                                                                                      ; out              ;
; |InstMem|PC[4]                                                                                          ; |InstMem|PC[4]                                                                                    ; out              ;
; |InstMem|PC[3]                                                                                          ; |InstMem|PC[3]                                                                                    ; out              ;
; |InstMem|PC[2]                                                                                          ; |InstMem|PC[2]                                                                                    ; out              ;
; |InstMem|PC[1]                                                                                          ; |InstMem|PC[1]                                                                                    ; out              ;
; |InstMem|PC[0]                                                                                          ; |InstMem|PC[0]                                                                                    ; out              ;
; |InstMem|MEMINST2[31]                                                                                   ; |InstMem|MEMINST2[31]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[29]                                                                                   ; |InstMem|MEMINST2[29]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[28]                                                                                   ; |InstMem|MEMINST2[28]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[27]                                                                                   ; |InstMem|MEMINST2[27]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[26]                                                                                   ; |InstMem|MEMINST2[26]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[23]                                                                                   ; |InstMem|MEMINST2[23]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[22]                                                                                   ; |InstMem|MEMINST2[22]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[21]                                                                                   ; |InstMem|MEMINST2[21]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[18]                                                                                   ; |InstMem|MEMINST2[18]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[17]                                                                                   ; |InstMem|MEMINST2[17]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[16]                                                                                   ; |InstMem|MEMINST2[16]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[15]                                                                                   ; |InstMem|MEMINST2[15]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[14]                                                                                   ; |InstMem|MEMINST2[14]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[13]                                                                                   ; |InstMem|MEMINST2[13]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[12]                                                                                   ; |InstMem|MEMINST2[12]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[11]                                                                                   ; |InstMem|MEMINST2[11]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[10]                                                                                   ; |InstMem|MEMINST2[10]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[9]                                                                                    ; |InstMem|MEMINST2[9]                                                                              ; pin_out          ;
; |InstMem|MEMINST2[8]                                                                                    ; |InstMem|MEMINST2[8]                                                                              ; pin_out          ;
; |InstMem|MEMINST2[7]                                                                                    ; |InstMem|MEMINST2[7]                                                                              ; pin_out          ;
; |InstMem|MEMINST2[6]                                                                                    ; |InstMem|MEMINST2[6]                                                                              ; pin_out          ;
; |InstMem|MEMINST2[5]                                                                                    ; |InstMem|MEMINST2[5]                                                                              ; pin_out          ;
; |InstMem|MEMINST2[4]                                                                                    ; |InstMem|MEMINST2[4]                                                                              ; pin_out          ;
; |InstMem|MEMINST2[3]                                                                                    ; |InstMem|MEMINST2[3]                                                                              ; pin_out          ;
; |InstMem|MEMINST2[2]                                                                                    ; |InstMem|MEMINST2[2]                                                                              ; pin_out          ;
; |InstMem|MEMINST2[1]                                                                                    ; |InstMem|MEMINST2[1]                                                                              ; pin_out          ;
; |InstMem|MEMINST2[0]                                                                                    ; |InstMem|MEMINST2[0]                                                                              ; pin_out          ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a0      ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[0]      ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a1      ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[1]      ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a2      ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[2]      ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a3      ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[3]      ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a4      ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[4]      ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a5      ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[5]      ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a6      ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[6]      ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a7      ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[7]      ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a8      ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[8]      ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a9      ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[9]      ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a10     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[10]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a11     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[11]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a12     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[12]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a13     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[13]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a14     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[14]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a15     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[15]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a16     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[16]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a17     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[17]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a18     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[18]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a21     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[21]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a22     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[22]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a23     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[23]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a26     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[26]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a27     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[27]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a28     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[28]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a29     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[29]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a31     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[31]     ; portadataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a0  ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[0]  ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a1  ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[1]  ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a2  ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[2]  ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a3  ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[3]  ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a4  ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[4]  ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a5  ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[5]  ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a6  ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[6]  ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a7  ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[7]  ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a8  ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[8]  ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a9  ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[9]  ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a10 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[10] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a11 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[11] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a12 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[12] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a13 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[13] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a14 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[14] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a15 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[15] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a16 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[16] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a17 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[17] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a18 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[18] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a21 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[21] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a22 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[22] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a23 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[23] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a26 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[26] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a27 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[27] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a28 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[28] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a29 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[29] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a31 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[31] ; portbdataout0    ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                  ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; |InstMem|MEMINST[30]                                                                                    ; |InstMem|MEMINST[30]                                                                              ; pin_out          ;
; |InstMem|MEMINST[25]                                                                                    ; |InstMem|MEMINST[25]                                                                              ; pin_out          ;
; |InstMem|MEMINST[24]                                                                                    ; |InstMem|MEMINST[24]                                                                              ; pin_out          ;
; |InstMem|MEMINST[20]                                                                                    ; |InstMem|MEMINST[20]                                                                              ; pin_out          ;
; |InstMem|MEMINST[19]                                                                                    ; |InstMem|MEMINST[19]                                                                              ; pin_out          ;
; |InstMem|MEMINST2[30]                                                                                   ; |InstMem|MEMINST2[30]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[25]                                                                                   ; |InstMem|MEMINST2[25]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[24]                                                                                   ; |InstMem|MEMINST2[24]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[20]                                                                                   ; |InstMem|MEMINST2[20]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[19]                                                                                   ; |InstMem|MEMINST2[19]                                                                             ; pin_out          ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a19     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[19]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a20     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[20]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a24     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[24]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a25     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[25]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a30     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[30]     ; portadataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[19] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[20] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[24] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[25] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[30] ; portbdataout0    ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                               ; Output Port Name                                                                                  ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+
; |InstMem|MEMINST[30]                                                                                    ; |InstMem|MEMINST[30]                                                                              ; pin_out          ;
; |InstMem|MEMINST[25]                                                                                    ; |InstMem|MEMINST[25]                                                                              ; pin_out          ;
; |InstMem|MEMINST[24]                                                                                    ; |InstMem|MEMINST[24]                                                                              ; pin_out          ;
; |InstMem|MEMINST[20]                                                                                    ; |InstMem|MEMINST[20]                                                                              ; pin_out          ;
; |InstMem|MEMINST[19]                                                                                    ; |InstMem|MEMINST[19]                                                                              ; pin_out          ;
; |InstMem|MEMINST2[30]                                                                                   ; |InstMem|MEMINST2[30]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[25]                                                                                   ; |InstMem|MEMINST2[25]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[24]                                                                                   ; |InstMem|MEMINST2[24]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[20]                                                                                   ; |InstMem|MEMINST2[20]                                                                             ; pin_out          ;
; |InstMem|MEMINST2[19]                                                                                   ; |InstMem|MEMINST2[19]                                                                             ; pin_out          ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a19     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[19]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a20     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[20]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a24     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[24]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a25     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[25]     ; portadataout0    ;
; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|ram_block1a30     ; |InstMem|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_seb1:auto_generated|q_a[30]     ; portadataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a19 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[19] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a20 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[20] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a24 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[24] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a25 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[25] ; portbdataout0    ;
; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|ram_block1a30 ; |InstMem|lpm_ram_dp1:inst1|altsyncram:altsyncram_component|altsyncram_aor1:auto_generated|q_b[30] ; portbdataout0    ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Nov 23 16:09:24 2009
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off PipelineUniProcessor -c PipelineUniProcessor
Info: Using vector source file "F:/WorkSpace/Workspace/MasterLife/TERM 1/Architecture/mips-cpu/PipelineUniProcessor/InstMem.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      85.07 %
Info: Number of transitions in simulation is 5933
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 117 megabytes
    Info: Processing ended: Mon Nov 23 16:09:25 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


