#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu May 17 20:37:59 2018
# Process ID: 4036
# Current directory: D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1
# Command line: vivado.exe -log design_1_SHA256CoProcessorStream_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SHA256CoProcessorStream_0_1.tcl
# Log file: D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1/design_1_SHA256CoProcessorStream_0_1.vds
# Journal file: D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_SHA256CoProcessorStream_0_1.tcl -notrace
Command: synth_design -top design_1_SHA256CoProcessorStream_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 353.090 ; gain = 98.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SHA256CoProcessorStream_0_1' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0.vhd:5' bound to instance 'U0' of component 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:130]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_S00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:8' bound to instance 'StreamCopIPCore_v1_0_S00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0_S00_AXIS' (1#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:43]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'SHA256CoProcessorStream_v1_0_M00_AXIS' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:5' bound to instance 'StreamCopIPCore_v1_0_M00_AXIS_inst' of component 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0.vhd:111]
INFO: [Synth 8-638] synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0_M00_AXIS' (2#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SHA256CoProcessorStream_v1_0' (3#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'design_1_SHA256CoProcessorStream_0_1' (4#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/synth/design_1_SHA256CoProcessorStream_0_1.vhd:75]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port validData
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 405.230 ; gain = 150.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 405.230 ; gain = 150.863
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 746.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 746.957 ; gain = 492.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 746.957 ; gain = 492.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 746.957 ; gain = 492.590
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "s_validOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_nblocks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_chunk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sm_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_validData" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "s_digest_blk" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element s_nblocks_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 746.957 ; gain = 492.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  20 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SHA256CoProcessorStream_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  20 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SHA256CoProcessorStream_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element s_nblocks_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0_M00_AXIS.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_chunk_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/98eb/hdl/SHA256CoProcessorStream_v1_0_S00_AXIS.vhd:57]
INFO: [Synth 8-5545] ROM "U0/StreamCopIPCore_v1_0_S00_AXIS_inst/s_nblocks" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design SHA256CoProcessorStream_v1_0_M00_AXIS has unconnected port validData
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[24]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[23]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[22]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[21]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[20]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[19]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[18]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[17]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[16]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[15]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[14]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[13]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[12]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[11]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[10]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[9]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[8]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[7]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[6]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[5]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[4]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[3]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[2]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[1]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tdata[0]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design design_1_SHA256CoProcessorStream_0_1 has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-3886] merging instance 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/s_digest_blk_reg[8]' (FDRE) to 'U0/StreamCopIPCore_v1_0_M00_AXIS_inst/s_digest_blk_reg[13]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 746.957 ; gain = 492.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 748.719 ; gain = 494.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 748.793 ; gain = 494.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 768.973 ; gain = 514.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 768.973 ; gain = 514.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 768.973 ; gain = 514.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 768.973 ; gain = 514.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 768.973 ; gain = 514.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 768.973 ; gain = 514.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 768.973 ; gain = 514.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     3|
|3     |LUT2   |     6|
|4     |LUT3   |    30|
|5     |LUT4   |     8|
|6     |LUT5   |    39|
|7     |LUT6   |     6|
|8     |FDRE   |    99|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+--------------------------------------+------+
|      |Instance                               |Module                                |Cells |
+------+---------------------------------------+--------------------------------------+------+
|1     |top                                    |                                      |   209|
|2     |  U0                                   |SHA256CoProcessorStream_v1_0          |   209|
|3     |    StreamCopIPCore_v1_0_M00_AXIS_inst |SHA256CoProcessorStream_v1_0_M00_AXIS |   125|
|4     |    StreamCopIPCore_v1_0_S00_AXIS_inst |SHA256CoProcessorStream_v1_0_S00_AXIS |    84|
+------+---------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 768.973 ; gain = 514.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 768.973 ; gain = 172.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 768.973 ; gain = 514.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 768.973 ; gain = 526.070
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1/design_1_SHA256CoProcessorStream_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_SHA256CoProcessorStream_0_1/design_1_SHA256CoProcessorStream_0_1.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/SHA2/SHA2.runs/design_1_SHA256CoProcessorStream_0_1_synth_1/design_1_SHA256CoProcessorStream_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_SHA256CoProcessorStream_0_1_utilization_synth.rpt -pb design_1_SHA256CoProcessorStream_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 768.973 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May 17 20:38:54 2018...
