# TCL File Generated by Component Editor 11.1sp2
# Mon Apr 09 00:33:02 EDT 2012
# DO NOT MODIFY


# +-----------------------------------
# | 
# | hh_core "hh_core" v1.0
# | null 2012.04.09.00:33:02
# | wrapper aroud hodgkin-huxley compute core
# | 
# | C:/Users/dandm/Documents/ece1755/fpga_neuron/trunk/rtl/qsys/hh_core/hh_core.v
# | 
# |    ./hh_core.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 11.0
# | 
package require -exact sopc 11.0
# | 
# +-----------------------------------

# +-----------------------------------
# | module hh_core
# | 
set_module_property DESCRIPTION "wrapper aroud hodgkin-huxley compute core"
set_module_property NAME hh_core
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME hh_core
set_module_property TOP_LEVEL_HDL_FILE hh_core.v
set_module_property TOP_LEVEL_HDL_MODULE hh_core
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
set_module_property STATIC_TOP_LEVEL_MODULE_NAME hh_core
set_module_property FIX_110_VIP_PATH false
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file hh_core.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock
# | 
add_interface clock clock end
set_interface_property clock clockRate 0

set_interface_property clock ENABLED true

add_interface_port clock clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point reset
# | 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT

set_interface_property reset ENABLED true

add_interface_port reset reset reset Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point ctrl_port
# | 
add_interface ctrl_port avalon end
set_interface_property ctrl_port addressUnits WORDS
set_interface_property ctrl_port associatedClock clock
set_interface_property ctrl_port associatedReset reset
set_interface_property ctrl_port bitsPerSymbol 8
set_interface_property ctrl_port burstOnBurstBoundariesOnly false
set_interface_property ctrl_port burstcountUnits WORDS
set_interface_property ctrl_port explicitAddressSpan 0
set_interface_property ctrl_port holdTime 0
set_interface_property ctrl_port linewrapBursts false
set_interface_property ctrl_port maximumPendingReadTransactions 0
set_interface_property ctrl_port readLatency 0
set_interface_property ctrl_port readWaitTime 1
set_interface_property ctrl_port setupTime 0
set_interface_property ctrl_port timingUnits Cycles
set_interface_property ctrl_port writeWaitTime 0

set_interface_property ctrl_port ENABLED true

add_interface_port ctrl_port i_writedata writedata Input 32
add_interface_port ctrl_port i_address address Input 2
add_interface_port ctrl_port o_readdata readdata Output 32
add_interface_port ctrl_port i_read read Input 1
add_interface_port ctrl_port i_write write Input 1
add_interface_port ctrl_port o_waitrequest waitrequest Output 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point inputdata_sink
# | 
add_interface inputdata_sink avalon_streaming end
set_interface_property inputdata_sink associatedClock clock
set_interface_property inputdata_sink associatedReset reset
set_interface_property inputdata_sink dataBitsPerSymbol 32
set_interface_property inputdata_sink errorDescriptor ""
set_interface_property inputdata_sink firstSymbolInHighOrderBits true
set_interface_property inputdata_sink maxChannel 0
set_interface_property inputdata_sink readyLatency 0

set_interface_property inputdata_sink ENABLED true

add_interface_port inputdata_sink i_data data Input 32
add_interface_port inputdata_sink o_ready ready Output 1
add_interface_port inputdata_sink i_valid valid Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point outputdata_source
# | 
add_interface outputdata_source avalon_streaming start
set_interface_property outputdata_source associatedClock clock
set_interface_property outputdata_source associatedReset reset
set_interface_property outputdata_source dataBitsPerSymbol 32
set_interface_property outputdata_source errorDescriptor ""
set_interface_property outputdata_source firstSymbolInHighOrderBits true
set_interface_property outputdata_source maxChannel 0
set_interface_property outputdata_source readyLatency 0

set_interface_property outputdata_source ENABLED true

add_interface_port outputdata_source o_data data Output 32
add_interface_port outputdata_source i_ready ready Input 1
add_interface_port outputdata_source o_valid valid Output 1
# | 
# +-----------------------------------
