INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/ip/axi_bram_if/sim/axi_bram_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity axi_bram_if
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_uart_0/sim/sim_axi_uart_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_uart_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_0_0/sim/sim_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_1_0/sim/sim_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_2_0/sim/sim_axi_gpio_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_3_0/sim/sim_axi_gpio_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_3_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_4_0/sim/sim_axi_gpio_4_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_4_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_5_0/sim/sim_axi_gpio_5_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_5_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_6_0/sim/sim_axi_gpio_6_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_6_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cod/Desktop/prj5_1/v1/prj5-cpu-opt-harvardchen/hardware/vivado_prj/prj_5/prj_5.ip_user_files/bd/sim/ip/sim_axi_gpio_7_0/sim/sim_axi_gpio_7_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim_axi_gpio_7_0
