/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [21:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [5:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_27z;
  wire [18:0] celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  reg [16:0] celloutsig_0_46z;
  wire celloutsig_0_5z;
  wire [15:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [20:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~celloutsig_1_3z[12];
  assign celloutsig_0_5z = celloutsig_0_2z[7] | ~(celloutsig_0_1z);
  assign celloutsig_0_9z = celloutsig_0_0z[9] | ~(celloutsig_0_0z[7]);
  assign celloutsig_0_1z = in_data[32] | ~(celloutsig_0_0z[1]);
  assign celloutsig_0_0z = in_data[59:50] + in_data[54:45];
  assign celloutsig_1_7z = { celloutsig_1_1z[7:1], celloutsig_1_2z } + { celloutsig_1_3z[7:1], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[160:156] & in_data[137:133];
  assign celloutsig_0_12z = { in_data[67:48], celloutsig_0_3z, celloutsig_0_9z } & { celloutsig_0_7z[8:3], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_1_8z = celloutsig_1_3z[14:1] <= { celloutsig_1_7z[2:1], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_0z[4] & ~(celloutsig_0_8z[2]);
  assign celloutsig_0_27z = { celloutsig_0_19z, celloutsig_0_23z } % { 1'h1, celloutsig_0_8z[1:0], celloutsig_0_15z };
  assign celloutsig_1_19z = { celloutsig_1_1z[6:0], celloutsig_1_5z } * { in_data[116:112], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_6z[8:0], celloutsig_0_8z } * { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_1_1z = celloutsig_1_0z[4] ? { in_data[148:144], 1'h1, celloutsig_1_0z[3:0], 1'h1, celloutsig_1_0z[3:0] } : in_data[162:148];
  assign celloutsig_0_6z = celloutsig_0_1z ? { celloutsig_0_2z[14:12], celloutsig_0_2z[12], celloutsig_0_2z[10:1], celloutsig_0_2z[12], celloutsig_0_5z } : in_data[75:60];
  assign celloutsig_1_14z = - celloutsig_1_4z[18:16];
  assign celloutsig_1_4z = { celloutsig_1_3z[14:1], celloutsig_1_2z, celloutsig_1_0z } | { in_data[162:148], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_4z[9:1], celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_8z } | { celloutsig_1_1z[10:5], celloutsig_1_1z };
  assign celloutsig_0_11z = celloutsig_0_6z[6:3] | celloutsig_0_8z[4:1];
  assign celloutsig_0_45z = | { celloutsig_0_0z[5], celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_5z };
  assign celloutsig_1_12z = | { celloutsig_1_1z[12:5], celloutsig_1_0z };
  assign celloutsig_0_19z = | { celloutsig_0_12z[14:8], celloutsig_0_11z };
  assign celloutsig_0_35z = ^ celloutsig_0_27z[7:0];
  assign celloutsig_0_7z = in_data[26:16] >>> in_data[38:28];
  assign celloutsig_1_3z = celloutsig_1_1z - { in_data[143:134], celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_3z[8:6] - { celloutsig_1_4z[18:17], celloutsig_1_2z };
  assign celloutsig_0_17z = celloutsig_0_6z[15:4] - { celloutsig_0_2z[15:12], celloutsig_0_2z[12], celloutsig_0_2z[10:4] };
  assign celloutsig_0_23z = { celloutsig_0_0z[8:2], celloutsig_0_9z } ^ celloutsig_0_10z[13:6];
  assign celloutsig_1_2z = ~((celloutsig_1_1z[7] & in_data[113]) | celloutsig_1_0z[1]);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_46z = 17'h00000;
    else if (clkin_data[0]) celloutsig_0_46z = { celloutsig_0_17z[10:0], celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_9z };
  always_latch
    if (clkin_data[96]) celloutsig_0_8z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = celloutsig_0_0z[5:0];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_15z = 6'h00;
    else if (clkin_data[32]) celloutsig_0_15z = { celloutsig_0_0z[7:6], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z[0] & celloutsig_0_1z) | (celloutsig_0_2z[16] & celloutsig_0_2z[18]));
  assign { celloutsig_0_2z[12], celloutsig_0_2z[10], celloutsig_0_2z[18], celloutsig_0_2z[9], celloutsig_0_2z[17], celloutsig_0_2z[8], celloutsig_0_2z[16], celloutsig_0_2z[7], celloutsig_0_2z[15], celloutsig_0_2z[6], celloutsig_0_2z[14], celloutsig_0_2z[5], celloutsig_0_2z[13], celloutsig_0_2z[4:1] } = { celloutsig_0_1z, celloutsig_0_0z[9:8], celloutsig_0_0z[8:7], celloutsig_0_0z[7:6], celloutsig_0_0z[6:5], celloutsig_0_0z[5:4], celloutsig_0_0z[4:3], celloutsig_0_0z[3:0] } & { celloutsig_0_1z, celloutsig_0_0z[9], in_data[68], celloutsig_0_0z[8], in_data[67], celloutsig_0_0z[7], in_data[66], celloutsig_0_0z[6], in_data[65], celloutsig_0_0z[5], in_data[64], celloutsig_0_0z[4], celloutsig_0_1z, celloutsig_0_0z[3:0] };
  assign { celloutsig_0_2z[11], celloutsig_0_2z[0] } = { celloutsig_0_2z[12], celloutsig_0_2z[12] };
  assign { out_data[148:128], out_data[105:96], out_data[32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
