--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2 -n 3 -fastpaths -xml ZSDRAM_Module_Demo.twx ZSDRAM_Module_Demo.ncd -o
ZSDRAM_Module_Demo.twr ZSDRAM_Module_Demo.pcf -ucf ZSDRAM_Module_Demo.ucf

Design file:              ZSDRAM_Module_Demo.ncd
Physical constraint file: ZSDRAM_Module_Demo.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
S_DQ<0>     |    4.460(R)|      SLOW  |   -2.072(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<1>     |    4.380(R)|      SLOW  |   -2.120(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<2>     |    4.320(R)|      SLOW  |   -2.058(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<3>     |    4.574(R)|      SLOW  |   -2.164(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<4>     |    3.708(R)|      SLOW  |   -1.653(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<5>     |    4.695(R)|      SLOW  |   -2.246(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<6>     |    4.218(R)|      SLOW  |   -1.966(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<7>     |    4.316(R)|      SLOW  |   -1.955(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<8>     |    4.575(R)|      SLOW  |   -2.218(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<9>     |    3.755(R)|      SLOW  |   -1.690(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<10>    |    3.560(R)|      SLOW  |   -1.620(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<11>    |    3.392(R)|      SLOW  |   -1.560(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<12>    |    3.477(R)|      SLOW  |   -1.552(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<13>    |    3.875(R)|      SLOW  |   -1.765(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<14>    |    3.656(R)|      SLOW  |   -1.659(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<15>    |    4.008(R)|      SLOW  |   -1.820(R)|      FAST  |clk_133MHz_210    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
S_A<0>      |         7.070(R)|      SLOW  |         3.748(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<1>      |         6.794(R)|      SLOW  |         3.580(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<2>      |         7.295(R)|      SLOW  |         3.858(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<3>      |         7.729(R)|      SLOW  |         4.127(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<4>      |         6.984(R)|      SLOW  |         3.763(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<5>      |         6.915(R)|      SLOW  |         3.694(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<6>      |         6.955(R)|      SLOW  |         3.727(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<7>      |         6.894(R)|      SLOW  |         3.688(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<8>      |         7.098(R)|      SLOW  |         3.796(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<9>      |         7.083(R)|      SLOW  |         3.803(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<10>     |         7.093(R)|      SLOW  |         3.858(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<11>     |         7.974(R)|      SLOW  |         3.986(R)|      FAST  |clk_133MHz_210    |   0.000|
S_A<12>     |         7.975(R)|      SLOW  |         3.987(R)|      FAST  |clk_133MHz_210    |   0.000|
S_BA<0>     |         6.484(R)|      SLOW  |         3.430(R)|      FAST  |clk_133MHz_210    |   0.000|
S_BA<1>     |         6.599(R)|      SLOW  |         3.489(R)|      FAST  |clk_133MHz_210    |   0.000|
S_CLK       |         5.545(R)|      SLOW  |         2.935(R)|      FAST  |clk_133MHz_0      |   0.000|
            |         5.483(F)|      SLOW  |         2.869(F)|      FAST  |clk_133MHz_0      |   0.000|
S_DQ<0>     |         7.219(R)|      SLOW  |         3.588(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<1>     |         7.043(R)|      SLOW  |         3.715(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<2>     |         7.506(R)|      SLOW  |         3.975(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<3>     |         7.354(R)|      SLOW  |         3.927(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<4>     |         7.743(R)|      SLOW  |         3.915(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<5>     |         7.561(R)|      SLOW  |         3.895(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<6>     |         7.561(R)|      SLOW  |         3.970(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<7>     |         7.978(R)|      SLOW  |         3.752(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<8>     |         7.490(R)|      SLOW  |         3.846(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<9>     |         7.674(R)|      SLOW  |         4.125(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<10>    |         7.672(R)|      SLOW  |         4.048(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<11>    |         7.614(R)|      SLOW  |         4.042(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<12>    |         7.262(R)|      SLOW  |         3.883(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<13>    |         7.405(R)|      SLOW  |         3.923(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<14>    |         6.530(R)|      SLOW  |         3.413(R)|      FAST  |clk_133MHz_210    |   0.000|
S_DQ<15>    |         6.682(R)|      SLOW  |         3.413(R)|      FAST  |clk_133MHz_210    |   0.000|
S_nCAS      |         7.214(R)|      SLOW  |         3.858(R)|      FAST  |clk_133MHz_210    |   0.000|
S_nRAS      |         7.024(R)|      SLOW  |         3.732(R)|      FAST  |clk_133MHz_210    |   0.000|
S_nWE       |         7.142(R)|      SLOW  |         3.806(R)|      FAST  |clk_133MHz_210    |   0.000|
TXD         |         9.897(R)|      SLOW  |         5.451(R)|      FAST  |clk_133MHz_210    |   0.000|
oled_cs_n   |         7.220(R)|      SLOW  |         3.908(R)|      FAST  |clk_10MHz         |   0.000|
oled_dc     |         8.464(R)|      SLOW  |         4.577(R)|      FAST  |clk_10MHz         |   0.000|
oled_rst    |         8.121(R)|      SLOW  |         4.374(R)|      FAST  |clk_10MHz         |   0.000|
oled_sclk   |         7.167(R)|      SLOW  |         3.907(R)|      FAST  |clk_10MHz         |   0.000|
oled_sdin   |         7.001(R)|      SLOW  |         3.732(R)|      FAST  |clk_10MHz         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.937|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 20 17:58:13 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4598 MB



