// Generated by CIRCT firtool-1.44.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DCache(	// @[<stdin>:2873:10]
  input         clock,	// @[<stdin>:2874:11]
                reset,	// @[<stdin>:2875:11]
  input  [63:0] io_io_raddr,	// @[playground/src/Cache.scala:34:14]
  input         io_io_raddr_valid,	// @[playground/src/Cache.scala:34:14]
                io_io_rdata_ready,	// @[playground/src/Cache.scala:34:14]
  input  [63:0] io_io_waddr,	// @[playground/src/Cache.scala:34:14]
  input         io_io_waddr_valid,	// @[playground/src/Cache.scala:34:14]
  input  [63:0] io_io_wdata,	// @[playground/src/Cache.scala:34:14]
  input  [7:0]  io_io_wstrb,	// @[playground/src/Cache.scala:34:14]
  input         io_io_bready,	// @[playground/src/Cache.scala:34:14]
                io_axi4_arready,	// @[playground/src/Cache.scala:34:14]
  input  [63:0] io_axi4_rdata,	// @[playground/src/Cache.scala:34:14]
  input  [1:0]  io_axi4_rresp,	// @[playground/src/Cache.scala:34:14]
  input         io_axi4_rvalid,	// @[playground/src/Cache.scala:34:14]
                io_axi4_awready,	// @[playground/src/Cache.scala:34:14]
                io_axi4_wready,	// @[playground/src/Cache.scala:34:14]
  input  [1:0]  io_axi4_bresp,	// @[playground/src/Cache.scala:34:14]
  input         io_axi4_bvalid,	// @[playground/src/Cache.scala:34:14]
                io_bus_ac,	// @[playground/src/Cache.scala:34:14]
  output        io_io_raddr_ready,	// @[playground/src/Cache.scala:34:14]
  output [63:0] io_io_rdata,	// @[playground/src/Cache.scala:34:14]
  output        io_io_rdata_valid,	// @[playground/src/Cache.scala:34:14]
                io_io_waddr_ready,	// @[playground/src/Cache.scala:34:14]
                io_io_wdata_ready,	// @[playground/src/Cache.scala:34:14]
                io_io_bvalid,	// @[playground/src/Cache.scala:34:14]
  output [31:0] io_axi4_araddr,	// @[playground/src/Cache.scala:34:14]
  output        io_axi4_arvalid,	// @[playground/src/Cache.scala:34:14]
                io_axi4_rready,	// @[playground/src/Cache.scala:34:14]
  output [31:0] io_axi4_awaddr,	// @[playground/src/Cache.scala:34:14]
  output        io_axi4_awvalid,	// @[playground/src/Cache.scala:34:14]
  output [63:0] io_axi4_wdata,	// @[playground/src/Cache.scala:34:14]
  output [7:0]  io_axi4_wstrb,	// @[playground/src/Cache.scala:34:14]
  output        io_axi4_wvalid,	// @[playground/src/Cache.scala:34:14]
                io_axi4_bready,	// @[playground/src/Cache.scala:34:14]
                io_bus_reqr,	// @[playground/src/Cache.scala:34:14]
                io_bus_reqw	// @[playground/src/Cache.scala:34:14]
);

  wire        _cache_valid_ext_R0_data;	// @[playground/src/Cache.scala:69:32]
  wire [60:0] _cache_tag_ext_R0_data;	// @[playground/src/Cache.scala:68:30]
  wire [63:0] _cache_data_ext_R0_data;	// @[playground/src/Cache.scala:53:31]
  wire [63:0] _cache_data_ext_R1_data;	// @[playground/src/Cache.scala:53:31]
  reg  [2:0]  casez_tmp;	// @[playground/src/Cache.scala:267:19, :281:64]
  reg  [63:0] data_cacheline_reg;	// @[playground/src/Cache.scala:73:35]
  reg         reqr_reg;	// @[playground/src/Cache.scala:75:25]
  reg         reqw_reg;	// @[playground/src/Cache.scala:76:25]
  reg  [2:0]  s_state;	// @[playground/src/Cache.scala:211:24]
  reg  [63:0] axi_reg_readAddr;	// @[playground/src/Cache.scala:213:34]
  reg  [63:0] axi_reg_writeAddr;	// @[playground/src/Cache.scala:214:34]
  reg  [63:0] axi_reg_writeData;	// @[playground/src/Cache.scala:215:34]
  reg  [63:0] axi_reg_writeMask;	// @[playground/src/Cache.scala:216:34]
  reg  [7:0]  axi_reg_wstrb;	// @[playground/src/Cache.scala:217:34]
  wire        _io_io_rdata_valid_T = s_state == 3'h2;	// @[playground/src/Cache.scala:211:24, :224:32]
  wire        _io_axi4_arvalid_T = s_state == 3'h4;	// @[playground/src/Cache.scala:211:24, :238:30]
  wire        _io_axi4_rready_T = s_state == 3'h5;	// @[playground/src/Cache.scala:211:24, :239:29]
  wire        _io_axi4_wvalid_T = s_state == 3'h6;	// @[playground/src/Cache.scala:211:24, :242:30]
  wire        uncached_r = io_io_raddr < 64'h80000000 | io_io_raddr > 64'h88000000;	// @[playground/src/Cache.scala:263:{32,46,61}]
  reg  [63:0] axi4_readData;	// @[playground/src/Cache.scala:266:30]
  wire        _GEN = s_state == 3'h1;	// @[playground/src/Cache.scala:211:24, :267:19, :271:17]
  wire        _GEN_0 =
    _cache_valid_ext_R0_data & _cache_tag_ext_R0_data == io_io_raddr[63:3] & ~uncached_r;	// @[playground/src/Cache.scala:61:40, :68:30, :69:32, :261:74, :263:46, :287:{16,18}]
  wire        _GEN_1 = ~(|s_state) | _io_io_rdata_valid_T;	// @[playground/src/Cache.scala:211:24, :213:34, :223:32, :224:32, :267:19]
  wire        _GEN_2 = io_bus_ac & io_axi4_rvalid;	// @[playground/src/Cache.scala:310:22]
  wire        _GEN_3 = _io_axi4_rready_T & _GEN_2;	// @[playground/src/Cache.scala:53:31, :239:29, :267:19, :310:{22,40}, :312:28]
  wire        _GEN_4 = ~(|s_state) | _io_io_rdata_valid_T | _GEN | _io_axi4_arvalid_T;	// @[playground/src/Cache.scala:53:31, :211:24, :223:32, :224:32, :238:30, :267:19]
  wire        _GEN_5 = ~_GEN_4 & _GEN_3 & ~uncached_r;	// @[playground/src/Cache.scala:53:31, :263:46, :267:19, :287:18, :310:40, :312:28]
  wire        _GEN_6 = s_state == 3'h3;	// @[playground/src/Cache.scala:211:24, :267:19, :273:17]
  wire        _GEN_7 = io_bus_ac & io_axi4_bvalid;	// @[playground/src/Cache.scala:354:22]
  wire        _GEN_8 = (&s_state) & _GEN_7;	// @[playground/src/Cache.scala:53:31, :211:24, :246:29, :267:19, :354:{22,40}, :358:28]
  wire        _GEN_9 =
    ~(~(|s_state) | _io_io_rdata_valid_T | _GEN | _io_axi4_arvalid_T | _io_axi4_rready_T
      | _GEN_6 | _io_axi4_wvalid_T) & _GEN_8
    & ~(io_io_waddr < 64'h80000000 | io_io_waddr > 64'h88000000);	// @[playground/src/Cache.scala:53:31, :211:24, :223:32, :224:32, :238:30, :239:29, :242:30, :263:{32,61}, :264:{32,46,61}, :267:19, :354:40, :358:{15,28}]
  wire [2:0]  _GEN_10 = _GEN_8 ? 3'h0 : s_state;	// @[playground/src/Cache.scala:53:31, :211:24, :267:19, :354:40, :358:28]
  always_comb begin	// @[playground/src/Cache.scala:224:32, :238:30, :239:29, :242:30, :267:19, :281:64, :287:31, :304:41, :310:40, :332:25, :348:58]
    casez (s_state)	// @[playground/src/Cache.scala:211:24, :224:32, :238:30, :239:29, :242:30, :267:19, :281:64, :287:31, :304:41, :310:40, :332:25, :348:58]
      3'b000:
        casez_tmp = _GEN_10;	// @[playground/src/Cache.scala:211:24, :224:32, :238:30, :239:29, :242:30, :267:19, :281:64, :287:31, :304:41, :310:40, :332:25, :348:58, :354:40, :358:28]
      3'b001:
        casez_tmp = _GEN_0 ? 3'h2 : 3'h4;	// @[playground/src/Cache.scala:224:32, :238:30, :239:29, :242:30, :267:19, :281:64, :287:{16,31}, :290:17, :293:17, :304:41, :310:40, :332:25, :348:58]
      3'b010:
        casez_tmp = io_io_rdata_ready | io_io_bready ? 3'h0 : s_state;	// @[playground/src/Cache.scala:211:24, :224:32, :238:30, :239:29, :242:30, :267:19, :281:{48,64}, :282:17, :287:31, :304:41, :310:40, :332:25, :348:58]
      3'b011:
        casez_tmp = 3'h6;	// @[playground/src/Cache.scala:224:32, :238:30, :239:29, :242:30, :267:19, :281:64, :287:31, :304:41, :310:40, :332:25, :348:58]
      3'b100:
        casez_tmp = io_bus_ac & io_axi4_arready ? 3'h5 : s_state;	// @[playground/src/Cache.scala:211:24, :224:32, :238:30, :239:29, :242:30, :267:19, :281:64, :287:31, :304:{22,41}, :305:17, :310:40, :332:25, :348:58]
      3'b101:
        casez_tmp = _GEN_2 ? 3'h2 : s_state;	// @[playground/src/Cache.scala:211:24, :224:32, :238:30, :239:29, :242:30, :267:19, :281:64, :287:31, :304:41, :310:{22,40}, :311:17, :332:25, :348:58]
      3'b110:
        casez_tmp = io_axi4_awready & io_axi4_wready & io_bus_ac ? 3'h7 : s_state;	// @[playground/src/Cache.scala:211:24, :224:32, :238:30, :239:29, :242:30, :246:29, :267:19, :281:64, :287:31, :304:41, :310:40, :332:25, :348:{45,58}, :349:17]
      default:
        casez_tmp = _GEN_10;	// @[playground/src/Cache.scala:211:24, :224:32, :238:30, :239:29, :242:30, :267:19, :281:64, :287:31, :304:41, :310:40, :332:25, :348:58, :354:40, :358:28]
    endcase	// @[playground/src/Cache.scala:211:24, :224:32, :238:30, :239:29, :242:30, :267:19, :281:64, :287:31, :304:41, :310:40, :332:25, :348:58]
  end // always_comb
  `ifndef SYNTHESIS	// @[playground/src/Cache.scala:324:17]
    wire _GEN_11 = (|s_state) & ~_io_io_rdata_valid_T & ~_GEN & ~_io_axi4_arvalid_T;	// @[playground/src/Cache.scala:211:24, :223:32, :224:32, :238:30, :267:19]
    always @(posedge clock) begin	// @[playground/src/Cache.scala:324:17]
      if ((`PRINTF_COND_) & _GEN_11 & _io_axi4_rready_T & _GEN_2 & (|io_axi4_rresp)
          & ~reset)	// @[playground/src/Cache.scala:239:29, :267:19, :310:22, :323:29, :324:17]
        $fwrite(32'h80000002, "icache rresp = %x\n", io_axi4_rresp);	// @[playground/src/Cache.scala:324:17]
      if ((`PRINTF_COND_) & _GEN_11 & ~_io_axi4_rready_T & ~_GEN_6 & ~_io_axi4_wvalid_T
          & (&s_state) & _GEN_7 & (|io_axi4_bresp) & ~reset)	// @[playground/src/Cache.scala:211:24, :239:29, :242:30, :246:29, :267:19, :324:17, :354:22, :373:29, :374:17]
        $fwrite(32'h80000002, "dcache bresp = %x\n", io_axi4_bresp);	// @[playground/src/Cache.scala:324:17, :374:17]
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [3:0]  _GEN_12 = {4{io_io_wstrb[7]}};	// @[playground/src/Cache.scala:338:33, :340:35]
  wire [7:0]  _GEN_13 = {_GEN_12, 4'h0} | {8{io_io_wstrb[6]}} & 8'hF;	// @[<stdin>:2873:10, playground/src/Cache.scala:338:33, :340:{35,60}]
  wire [7:0]  _GEN_14 = {{4{io_io_wstrb[6]}}, 4'h0} | {8{io_io_wstrb[5]}} & 8'hF;	// @[<stdin>:2873:10, playground/src/Cache.scala:338:33, :340:{35,60}]
  wire [7:0]  _GEN_15 = {{4{io_io_wstrb[5]}}, 4'h0} | {8{io_io_wstrb[4]}} & 8'hF;	// @[<stdin>:2873:10, playground/src/Cache.scala:338:33, :340:{35,60}]
  wire [7:0]  _GEN_16 = {{4{io_io_wstrb[4]}}, 4'h0} | {8{io_io_wstrb[3]}} & 8'hF;	// @[<stdin>:2873:10, playground/src/Cache.scala:338:33, :340:{35,60}]
  wire [7:0]  _GEN_17 = {{4{io_io_wstrb[3]}}, 4'h0} | {8{io_io_wstrb[2]}} & 8'hF;	// @[<stdin>:2873:10, playground/src/Cache.scala:338:33, :340:{35,60}]
  wire [7:0]  _GEN_18 = {{4{io_io_wstrb[2]}}, 4'h0} | {8{io_io_wstrb[1]}} & 8'hF;	// @[<stdin>:2873:10, playground/src/Cache.scala:338:33, :340:{35,60}]
  wire [7:0]  _GEN_19 = {{4{io_io_wstrb[1]}}, 4'h0} | {8{io_io_wstrb[0]}} & 8'hF;	// @[<stdin>:2873:10, playground/src/Cache.scala:338:33, :340:{35,60}]
  wire [53:0] _GEN_20 =
    {_GEN_12, _GEN_13, _GEN_14, _GEN_15, _GEN_16, _GEN_17, _GEN_18, _GEN_19[7:6]}
    & 54'h33333333333333;	// @[playground/src/Cache.scala:340:35]
  wire [7:0]  _GEN_21 = _GEN_20[53:46] | _GEN_13 & 8'h33;	// @[playground/src/Cache.scala:340:35]
  wire [7:0]  _GEN_22 = _GEN_20[45:38] | _GEN_14 & 8'h33;	// @[playground/src/Cache.scala:340:35]
  wire [7:0]  _GEN_23 = _GEN_20[37:30] | _GEN_15 & 8'h33;	// @[playground/src/Cache.scala:340:35]
  wire [7:0]  _GEN_24 = _GEN_20[29:22] | _GEN_16 & 8'h33;	// @[playground/src/Cache.scala:340:35]
  wire [7:0]  _GEN_25 = _GEN_20[21:14] | _GEN_17 & 8'h33;	// @[playground/src/Cache.scala:340:35]
  wire [7:0]  _GEN_26 = _GEN_20[13:6] | _GEN_18 & 8'h33;	// @[playground/src/Cache.scala:340:35]
  wire [7:0]  _GEN_27 = {_GEN_20[5:0], 2'h0} | _GEN_19 & 8'h33;	// @[playground/src/Cache.scala:323:29, :340:35]
  wire [3:0]  _GEN_28 = {_GEN_19[3:2], 2'h0} | {4{io_io_wstrb[0]}} & 4'h3;	// @[<stdin>:2873:10, playground/src/Cache.scala:323:29, :338:33, :340:35]
  wire [58:0] _GEN_29 =
    {{2{io_io_wstrb[7]}},
     _GEN_21,
     _GEN_22,
     _GEN_23,
     _GEN_24,
     _GEN_25,
     _GEN_26,
     _GEN_27,
     _GEN_28[3]} & 59'h555555555555555;	// @[playground/src/Cache.scala:338:33, :340:35]
  wire        _GEN_30 =
    ~(|s_state) | _io_io_rdata_valid_T | _GEN | _io_axi4_arvalid_T | _io_axi4_rready_T;	// @[playground/src/Cache.scala:211:24, :214:34, :223:32, :224:32, :238:30, :239:29, :267:19]
  always @(posedge clock) begin	// @[<stdin>:2874:11]
    if (reset) begin	// @[<stdin>:2874:11]
      data_cacheline_reg <= 64'h0;	// @[playground/src/Cache.scala:73:35]
      reqr_reg <= 1'h0;	// @[<stdin>:2873:10, playground/src/Cache.scala:75:25]
      reqw_reg <= 1'h0;	// @[<stdin>:2873:10, playground/src/Cache.scala:76:25]
      s_state <= 3'h0;	// @[playground/src/Cache.scala:211:24]
      axi_reg_readAddr <= 64'h0;	// @[playground/src/Cache.scala:73:35, :213:34]
      axi_reg_writeAddr <= 64'h0;	// @[playground/src/Cache.scala:73:35, :214:34]
      axi_reg_writeData <= 64'h0;	// @[playground/src/Cache.scala:73:35, :215:34]
      axi_reg_writeMask <= 64'h0;	// @[playground/src/Cache.scala:73:35, :216:34]
      axi_reg_wstrb <= 8'h0;	// @[playground/src/Cache.scala:217:34]
      axi4_readData <= 64'h0;	// @[playground/src/Cache.scala:73:35, :266:30]
    end
    else begin	// @[<stdin>:2874:11]
      if (~_GEN_1) begin	// @[playground/src/Cache.scala:213:34, :267:19]
        if (_GEN) begin	// @[playground/src/Cache.scala:267:19]
          if (_GEN_0)	// @[playground/src/Cache.scala:287:16]
            data_cacheline_reg <= _cache_data_ext_R0_data;	// @[playground/src/Cache.scala:53:31, :73:35]
          reqr_reg <= ~_GEN_0 | reqr_reg;	// @[playground/src/Cache.scala:75:25, :287:{16,31}, :299:18]
        end
        else begin	// @[playground/src/Cache.scala:267:19]
          if (_io_axi4_arvalid_T | ~(_io_axi4_rready_T & _GEN_2 & ~uncached_r)) begin	// @[playground/src/Cache.scala:73:35, :238:30, :239:29, :263:46, :267:19, :287:18, :310:{22,40}, :312:28, :313:30]
          end
          else	// @[playground/src/Cache.scala:73:35, :267:19]
            data_cacheline_reg <= io_axi4_rdata;	// @[playground/src/Cache.scala:73:35]
          reqr_reg <= (_io_axi4_arvalid_T | ~_GEN_3) & reqr_reg;	// @[playground/src/Cache.scala:53:31, :75:25, :238:30, :267:19, :310:40, :312:28, :322:18]
        end
      end
      if (~_GEN_30)	// @[playground/src/Cache.scala:214:34, :267:19]
        reqw_reg <= _GEN_6 | (_io_axi4_wvalid_T | ~_GEN_8) & reqw_reg;	// @[playground/src/Cache.scala:53:31, :76:25, :242:30, :267:19, :344:16, :354:40, :358:28, :371:18]
      if (|s_state)	// @[playground/src/Cache.scala:211:24, :223:32]
        s_state <= casez_tmp;	// @[playground/src/Cache.scala:211:24, :267:19, :281:64]
      else if (io_io_raddr_valid)	// @[playground/src/Cache.scala:34:14]
        s_state <= 3'h1;	// @[playground/src/Cache.scala:211:24, :271:17]
      else if (io_io_waddr_valid)	// @[playground/src/Cache.scala:34:14]
        s_state <= 3'h3;	// @[playground/src/Cache.scala:211:24, :273:17]
      if (_GEN_1 | ~_GEN | _GEN_0) begin	// @[playground/src/Cache.scala:213:34, :267:19, :287:{16,31}]
      end
      else	// @[playground/src/Cache.scala:213:34, :267:19]
        axi_reg_readAddr <= io_io_raddr;	// @[playground/src/Cache.scala:213:34]
      if (_GEN_30 | ~_GEN_6) begin	// @[playground/src/Cache.scala:214:34, :217:34, :267:19]
      end
      else begin	// @[playground/src/Cache.scala:217:34, :267:19]
        axi_reg_writeAddr <= io_io_waddr;	// @[playground/src/Cache.scala:214:34]
        axi_reg_writeData <= io_io_wdata;	// @[playground/src/Cache.scala:215:34]
        axi_reg_writeMask <=
          {io_io_wstrb[7],
           _GEN_29[58:51] | _GEN_21 & 8'h55,
           _GEN_29[50:43] | _GEN_22 & 8'h55,
           _GEN_29[42:35] | _GEN_23 & 8'h55,
           _GEN_29[34:27] | _GEN_24 & 8'h55,
           _GEN_29[26:19] | _GEN_25 & 8'h55,
           _GEN_29[18:11] | _GEN_26 & 8'h55,
           _GEN_29[10:3] | _GEN_27 & 8'h55,
           {_GEN_29[2:0], 1'h0} | _GEN_28 & 4'h5,
           _GEN_28[1],
           {2{io_io_wstrb[0]}}};	// @[<stdin>:2873:10, playground/src/Cache.scala:216:34, :338:33, :340:35]
        axi_reg_wstrb <= io_io_wstrb;	// @[playground/src/Cache.scala:217:34]
      end
      if (_GEN_4 | ~(_GEN_3 & uncached_r)) begin	// @[playground/src/Cache.scala:53:31, :263:46, :266:30, :267:19, :310:40, :312:28]
      end
      else	// @[playground/src/Cache.scala:266:30, :267:19]
        axi4_readData <= io_axi4_rdata;	// @[playground/src/Cache.scala:266:30]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[<stdin>:2873:10]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[<stdin>:2873:10]
      `FIRRTL_BEFORE_INITIAL	// @[<stdin>:2873:10]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:12];	// @[<stdin>:2873:10]
    initial begin	// @[<stdin>:2873:10]
      `ifdef INIT_RANDOM_PROLOG_	// @[<stdin>:2873:10]
        `INIT_RANDOM_PROLOG_	// @[<stdin>:2873:10]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[<stdin>:2873:10]
        for (logic [3:0] i = 4'h0; i < 4'hD; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[<stdin>:2873:10]
        end	// @[<stdin>:2873:10]
        data_cacheline_reg = {_RANDOM[4'h0], _RANDOM[4'h1]};	// @[<stdin>:2873:10, playground/src/Cache.scala:73:35]
        reqr_reg = _RANDOM[4'h2][0];	// @[<stdin>:2873:10, playground/src/Cache.scala:75:25]
        reqw_reg = _RANDOM[4'h2][1];	// @[<stdin>:2873:10, playground/src/Cache.scala:75:25, :76:25]
        s_state = _RANDOM[4'h2][4:2];	// @[<stdin>:2873:10, playground/src/Cache.scala:75:25, :211:24]
        axi_reg_readAddr = {_RANDOM[4'h2][31:5], _RANDOM[4'h3], _RANDOM[4'h4][4:0]};	// @[<stdin>:2873:10, playground/src/Cache.scala:75:25, :213:34]
        axi_reg_writeAddr = {_RANDOM[4'h4][31:5], _RANDOM[4'h5], _RANDOM[4'h6][4:0]};	// @[<stdin>:2873:10, playground/src/Cache.scala:213:34, :214:34]
        axi_reg_writeData = {_RANDOM[4'h6][31:5], _RANDOM[4'h7], _RANDOM[4'h8][4:0]};	// @[<stdin>:2873:10, playground/src/Cache.scala:214:34, :215:34]
        axi_reg_writeMask = {_RANDOM[4'h8][31:5], _RANDOM[4'h9], _RANDOM[4'hA][4:0]};	// @[<stdin>:2873:10, playground/src/Cache.scala:215:34, :216:34]
        axi_reg_wstrb = _RANDOM[4'hA][12:5];	// @[<stdin>:2873:10, playground/src/Cache.scala:216:34, :217:34]
        axi4_readData = {_RANDOM[4'hA][31:13], _RANDOM[4'hB], _RANDOM[4'hC][12:0]};	// @[<stdin>:2873:10, playground/src/Cache.scala:216:34, :266:30]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[<stdin>:2873:10]
      `FIRRTL_AFTER_INITIAL	// @[<stdin>:2873:10]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  cache_data_combMem_0 cache_data_ext (	// @[playground/src/Cache.scala:53:31]
    .R0_addr (io_io_raddr[11:3]),	// @[playground/src/Cache.scala:220:46]
    .R0_en   (1'h1),	// @[<stdin>:2873:10]
    .R0_clk  (clock),
    .R1_addr (io_io_waddr[11:3]),	// @[playground/src/Cache.scala:221:46]
    .R1_en   (1'h1),	// @[<stdin>:2873:10]
    .R1_clk  (clock),
    .W0_addr (io_io_raddr[11:3]),	// @[playground/src/Cache.scala:220:46]
    .W0_en   (_GEN_5),	// @[playground/src/Cache.scala:53:31, :267:19]
    .W0_clk  (clock),
    .W0_data (io_axi4_rdata),
    .W1_addr (io_io_waddr[11:3]),	// @[playground/src/Cache.scala:221:46]
    .W1_en   (_GEN_9),	// @[playground/src/Cache.scala:53:31, :267:19]
    .W1_clk  (clock),
    .W1_data
      (~axi_reg_writeMask & _cache_data_ext_R1_data | axi_reg_writeMask & io_io_wdata),	// @[playground/src/Cache.scala:53:31, :216:34, :365:{49,68,93,114}]
    .R0_data (_cache_data_ext_R0_data),
    .R1_data (_cache_data_ext_R1_data)
  );
  cache_tag_combMem_0 cache_tag_ext (	// @[playground/src/Cache.scala:68:30]
    .R0_addr (io_io_raddr[11:3]),	// @[playground/src/Cache.scala:220:46]
    .R0_en   (1'h1),	// @[<stdin>:2873:10]
    .R0_clk  (clock),
    .W0_addr (io_io_raddr[11:3]),	// @[playground/src/Cache.scala:220:46]
    .W0_en   (_GEN_5),	// @[playground/src/Cache.scala:53:31, :267:19]
    .W0_clk  (clock),
    .W0_data (io_io_raddr[63:3]),	// @[playground/src/Cache.scala:61:40]
    .W1_addr (io_io_waddr[11:3]),	// @[playground/src/Cache.scala:221:46]
    .W1_en   (_GEN_9),	// @[playground/src/Cache.scala:53:31, :267:19]
    .W1_clk  (clock),
    .W1_data (io_io_waddr[63:3]),	// @[playground/src/Cache.scala:61:40, :62:40]
    .R0_data (_cache_tag_ext_R0_data)
  );
  cache_valid_combMem_0 cache_valid_ext (	// @[playground/src/Cache.scala:69:32]
    .R0_addr (io_io_raddr[11:3]),	// @[playground/src/Cache.scala:220:46]
    .R0_en   (1'h1),	// @[<stdin>:2873:10]
    .R0_clk  (clock),
    .W0_addr (io_io_raddr[11:3]),	// @[playground/src/Cache.scala:220:46]
    .W0_en   (_GEN_5),	// @[playground/src/Cache.scala:53:31, :267:19]
    .W0_clk  (clock),
    .W0_data (1'h1),	// @[<stdin>:2873:10]
    .W1_addr (io_io_waddr[11:3]),	// @[playground/src/Cache.scala:221:46]
    .W1_en   (_GEN_9),	// @[playground/src/Cache.scala:53:31, :267:19]
    .W1_clk  (clock),
    .W1_data (1'h1),	// @[<stdin>:2873:10]
    .R0_data (_cache_valid_ext_R0_data)
  );
  assign io_io_raddr_ready = ~(|s_state);	// @[<stdin>:2873:10, playground/src/Cache.scala:211:24, :223:32]
  assign io_io_rdata =
    (|s_state) & _io_io_rdata_valid_T & uncached_r ? axi4_readData : data_cacheline_reg;	// @[<stdin>:2873:10, playground/src/Cache.scala:73:35, :211:24, :223:32, :224:32, :230:15, :263:46, :266:30, :267:19]
  assign io_io_rdata_valid = _io_io_rdata_valid_T;	// @[<stdin>:2873:10, playground/src/Cache.scala:224:32]
  assign io_io_waddr_ready = ~(|s_state);	// @[<stdin>:2873:10, playground/src/Cache.scala:211:24, :223:32]
  assign io_io_wdata_ready = ~(|s_state);	// @[<stdin>:2873:10, playground/src/Cache.scala:211:24, :223:32]
  assign io_io_bvalid =
    ~(_GEN_1 | _GEN | _io_axi4_arvalid_T | _io_axi4_rready_T | _GEN_6 | _io_axi4_wvalid_T)
    & (&s_state) & _GEN_7;	// @[<stdin>:2873:10, playground/src/Cache.scala:81:21, :211:24, :213:34, :238:30, :239:29, :242:30, :246:29, :267:19, :354:22]
  assign io_axi4_araddr = axi_reg_readAddr[31:0];	// @[<stdin>:2873:10, playground/src/Cache.scala:213:34, :240:18]
  assign io_axi4_arvalid = _io_axi4_arvalid_T;	// @[<stdin>:2873:10, playground/src/Cache.scala:238:30]
  assign io_axi4_rready = _io_axi4_rready_T;	// @[<stdin>:2873:10, playground/src/Cache.scala:239:29]
  assign io_axi4_awaddr = axi_reg_writeAddr[31:0];	// @[<stdin>:2873:10, playground/src/Cache.scala:214:34, :241:18]
  assign io_axi4_awvalid = _io_axi4_wvalid_T;	// @[<stdin>:2873:10, playground/src/Cache.scala:242:30]
  assign io_axi4_wdata = axi_reg_writeData;	// @[<stdin>:2873:10, playground/src/Cache.scala:215:34]
  assign io_axi4_wstrb = axi_reg_wstrb;	// @[<stdin>:2873:10, playground/src/Cache.scala:217:34]
  assign io_axi4_wvalid = _io_axi4_wvalid_T;	// @[<stdin>:2873:10, playground/src/Cache.scala:242:30]
  assign io_axi4_bready = &s_state;	// @[<stdin>:2873:10, playground/src/Cache.scala:211:24, :246:29]
  assign io_bus_reqr = reqr_reg;	// @[<stdin>:2873:10, playground/src/Cache.scala:75:25]
  assign io_bus_reqw = reqw_reg;	// @[<stdin>:2873:10, playground/src/Cache.scala:76:25]
endmodule

