# Compile of instruction_memory.vhd was successful.
# Compile of instruction_memory_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.instruction_memory_tb
# vsim -gui work.instruction_memory_tb 
# Start time: 00:58:35 on Dec 25,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory_tb(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
add wave -position insertpoint sim:/instruction_memory_tb/*
run
run
run
run
run
run
run
# Compile of instruction_memory.vhd failed with 15 errors.
# Compile of instruction_memory_tb.vhd was successful.
# 2 compiles, 1 failed with 15 errors.
# Compile of instruction_memory.vhd was successful.
# Compile of instruction_memory_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.instruction_memory_tb
# End time: 01:03:52 on Dec 25,2024, Elapsed time: 0:05:17
# Errors: 0, Warnings: 7
# vsim -gui work.instruction_memory_tb 
# Start time: 01:03:52 on Dec 25,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory_tb(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
add wave -position end sim:/instruction_memory_tb/*
run
# ** Fatal: (vsim-3340) Attempt to call ENDFILE on an unopened file.
#    Time: 5 ns  Iteration: 1  Process: /instruction_memory_tb/uut/line__43 File: C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd
# Fatal error in Process line__43 at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd line 52
# 
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__43
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__43
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__43
# 
# Compile of instruction_memory.vhd was successful.
# Compile of instruction_memory_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.instruction_memory_tb(behavior)
# Loading work.instruction_memory(behavior)
# ** Fatal: (vsim-3817) Port "clk" of entity "instruction_memory" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /instruction_memory_tb/uut File: C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd Line: 12
# FATAL ERROR while loading design
vsim -gui work.instruction_memory_tb
# vsim -gui work.instruction_memory_tb 
# Start time: 01:03:52 on Dec 25,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory_tb(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
# ** Fatal: (vsim-3817) Port "clk" of entity "instruction_memory" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /instruction_memory_tb/uut File: C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd Line: 12
# FATAL ERROR while loading design
# Error loading design
# End time: 01:07:01 on Dec 25,2024, Elapsed time: 0:03:09
# Errors: 2, Warnings: 1
restart -f
# No Design Loaded!
# Compile of instruction_memory.vhd was successful.
# Compile of instruction_memory_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.instruction_memory_tb
# vsim -gui work.instruction_memory_tb 
# Start time: 01:08:49 on Dec 25,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory_tb(behavior)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_memory(behavior)
add wave -position insertpoint sim:/instruction_memory_tb/*
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of instruction_memory.vhd was successful.
# Compile of instruction_memory_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.instruction_memory_tb(behavior)
# Loading work.instruction_memory(behavior)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
# Compile of instruction_memory.vhd was successful.
# Compile of instruction_memory_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.instruction_memory_tb(behavior)
# Loading work.instruction_memory(behavior)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
# Compile of instruction_memory.vhd was successful.
# Compile of instruction_memory_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.instruction_memory_tb(behavior)
# Loading work.instruction_memory(behavior)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of instruction_memory.vhd was successful.
# Compile of instruction_memory_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.instruction_memory_tb(behavior)
# Loading work.instruction_memory(behavior)
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Fatal: (vsim-3341) Cannot open file "input.txt"; it is already open.
#    Time: 5 ns  Iteration: 1  Process: /instruction_memory_tb/uut/line__45 File: C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd
# Fatal error in Process line__45 at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd line 52
# 
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at C:/Users/User/Desktop/arch project/5_Stage_Pipelined_Processor/instruction_memory/instruction_memory.vhd 52 Process line__45
# 
# Compile of instruction_memory.vhd was successful.
# Compile of instruction_memory_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.instruction_memory_tb(behavior)
# Loading work.instruction_memory(behavior)
run
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
