Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: processingUnit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "processingUnit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "processingUnit"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : processingUnit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\writeEnableMux.v" into library work
Parsing module <writeEnableMux>.
Analyzing Verilog file "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\Register.v" into library work
Parsing module <register>.
Analyzing Verilog file "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\IRRegister.v" into library work
Parsing module <IRRegister>.
Analyzing Verilog file "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\BusAMux.v" into library work
Parsing module <busAMux>.
Analyzing Verilog file "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\processingUnit.v" into library work
Parsing module <processingUnit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <processingUnit>.

Elaborating module <register>.

Elaborating module <IRRegister>.

Elaborating module <busAMux>.

Elaborating module <writeEnableMux>.

Elaborating module <ALU>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <processingUnit>.
    Related source file is "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\processingUnit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <processingUnit> synthesized.

Synthesizing Unit <register>.
    Related source file is "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\Register.v".
WARNING:Xst:647 - Input <UART2RAMCompleted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <dataOut>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <register> synthesized.

Synthesizing Unit <IRRegister>.
    Related source file is "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\IRRegister.v".
WARNING:Xst:647 - Input <UART2RAMCompleted> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <dataOut>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <IRRegister> synthesized.

Synthesizing Unit <busAMux>.
    Related source file is "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\BusAMux.v".
        ac = 3'b000
        ar = 3'b001
        pc = 3'b010
        dr = 3'b011
        tr = 3'b100
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'EndOperations', unconnected in block 'busAMux', is tied to its initial value (0).
    Found 16-bit 7-to-1 multiplexer for signal <busAout> created at line 36.
    Summary:
	inferred   1 Multiplexer(s).
Unit <busAMux> synthesized.

Synthesizing Unit <writeEnableMux>.
    Related source file is "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\writeEnableMux.v".
        ac = 3'b000
        ar = 3'b001
        dr = 3'b010
        ir = 3'b011
        pc = 3'b100
        r = 3'b101
        tr = 3'b110
        pcanddr = 3'b111
    Found 8x1-bit Read Only RAM for signal <PCWE>
    Found 8x1-bit Read Only RAM for signal <DRWE>
    Found 8x1-bit Read Only RAM for signal <TRWE>
    Found 8x1-bit Read Only RAM for signal <RWE>
    Found 8x1-bit Read Only RAM for signal <IRWE>
    Found 8x1-bit Read Only RAM for signal <ARWE>
    Found 8x1-bit Read Only RAM for signal <ACWE>
    Summary:
	inferred   7 RAM(s).
Unit <writeEnableMux> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\Circuit Systems and Design1\MyProcessor\Phase 14 - 27.6.2017\Processor to test\ALU.v".
        NOP = 2'b00
        ADD = 2'b01
        SUB = 2'b10
        LSHIFT = 2'b11
        RSHIFT = 3'b100
        MOVR = 3'b101
        INC = 3'b110
    Found 1-bit register for signal <Z>.
    Found 16-bit subtractor for signal <dataIn[15]_RIn[15]_sub_2_OUT> created at line 45.
    Found 16-bit adder for signal <RIn[15]_dataIn[15]_add_0_OUT> created at line 44.
    Found 16-bit adder for signal <dataIn[15]_GND_6_o_add_4_OUT> created at line 51.
    Found 16-bit shifter logical left for signal <dataIn[15]_RIn[15]_shift_left_2_OUT> created at line 46
    Found 16-bit shifter logical right for signal <dataIn[15]_RIn[15]_shift_right_3_OUT> created at line 47
    Found 16-bit 8-to-1 multiplexer for signal <dataOut> created at line 42.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 8x1-bit single-port Read Only RAM                     : 7
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 8
 1-bit register                                        : 1
 16-bit register                                       : 6
 6-bit register                                        : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 15
 16-bit 7-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <writeEnableMux>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_PCWE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <select>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <PCWE>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DRWE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <select>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DRWE>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_TRWE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <select>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <TRWE>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RWE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <select>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <RWE>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_IRWE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <select>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <IRWE>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ARWE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <select>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ARWE>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ACWE> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <select>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ACWE>          |          |
    -----------------------------------------------------------------------
Unit <writeEnableMux> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 8x1-bit single-port distributed Read Only RAM         : 7
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 103
 Flip-Flops                                            : 103
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 15
 16-bit 7-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <register> ...

Optimizing unit <processingUnit> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block processingUnit, actual ratio is 0.
FlipFlop R/dataOut_0 has been replicated 1 time(s)
FlipFlop R/dataOut_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 105
 Flip-Flops                                            : 105

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : processingUnit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 262
#      GND                         : 1
#      LUT2                        : 7
#      LUT3                        : 31
#      LUT4                        : 37
#      LUT5                        : 45
#      LUT6                        : 109
#      MUXCY                       : 15
#      MUXF7                       : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 105
#      FDE                         : 104
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 163
#      IBUF                        : 27
#      OBUF                        : 136

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             105  out of  54576     0%  
 Number of Slice LUTs:                  229  out of  27288     0%  
    Number used as Logic:               229  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    288
   Number with an unused Flip Flop:     183  out of    288    63%  
   Number with an unused LUT:            59  out of    288    20%  
   Number of fully used LUT-FF pairs:    46  out of    288    15%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                         165
 Number of bonded IOBs:                 164  out of    218    75%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 105   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.802ns (Maximum Frequency: 113.605MHz)
   Minimum input arrival time before clock: 10.568ns
   Maximum output required time after clock: 10.255ns
   Maximum combinational path delay: 11.887ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.802ns (frequency: 113.605MHz)
  Total number of paths / destination ports: 262722 / 106
-------------------------------------------------------------------------
Delay:               8.802ns (Levels of Logic = 10)
  Source:            AR/dataOut_2 (FF)
  Destination:       ALU/Z (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: AR/dataOut_2 to ALU/Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.864  AR/dataOut_2 (AR/dataOut_2)
     LUT6:I2->O            2   0.203   0.617  busAMux/Mmux_busAout91 (busAMux/Mmux_busAout9)
     LUT5:I4->O            8   0.205   1.031  busAMux/Mmux_busAout92 (busA2ALU_2_OBUF)
     LUT6:I3->O            3   0.205   0.651  ALU/Sh51 (ALU/Sh5)
     LUT6:I5->O            1   0.205   0.808  ALU/Mmux_dataOut7_A122 (ALU/Mmux_dataOut7_A121)
     LUT6:I3->O            1   0.205   0.580  ALU/Mmux_dataOut7_A125 (ALU/Mmux_dataOut7_rs_A<5>)
     LUT5:I4->O            1   0.205   0.000  ALU/Mmux_dataOut7_rs_lut<5> (ALU/Mmux_dataOut7_rs_lut<5>)
     MUXCY:S->O            1   0.172   0.000  ALU/Mmux_dataOut7_rs_cy<5> (ALU/Mmux_dataOut7_rs_cy<5>)
     XORCY:CI->O           8   0.180   1.031  ALU/Mmux_dataOut7_rs_xor<6> (ALUOut_6_OBUF)
     LUT6:I3->O            1   0.205   0.684  ALU/GND_6_o_GND_6_o_AND_2_o3 (ALU/GND_6_o_GND_6_o_AND_2_o3)
     LUT6:I4->O            1   0.203   0.000  ALU/Z_glue_set (ALU/Z_glue_set)
     FDR:D                     0.102          ALU/Z
    ----------------------------------------
    Total                      8.802ns (2.537ns logic, 6.265ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 176018 / 210
-------------------------------------------------------------------------
Offset:              10.568ns (Levels of Logic = 11)
  Source:            busAMuxSelect<0> (PAD)
  Destination:       ALU/Z (FF)
  Destination Clock: clk rising

  Data Path: busAMuxSelect<0> to ALU/Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.855  busAMuxSelect_0_IBUF (busAMuxSelect_0_IBUF)
     LUT6:I0->O            2   0.203   0.617  busAMux/Mmux_busAout91 (busAMux/Mmux_busAout9)
     LUT5:I4->O            8   0.205   1.031  busAMux/Mmux_busAout92 (busA2ALU_2_OBUF)
     LUT6:I3->O            3   0.205   0.651  ALU/Sh51 (ALU/Sh5)
     LUT6:I5->O            1   0.205   0.808  ALU/Mmux_dataOut7_A122 (ALU/Mmux_dataOut7_A121)
     LUT6:I3->O            1   0.205   0.580  ALU/Mmux_dataOut7_A125 (ALU/Mmux_dataOut7_rs_A<5>)
     LUT5:I4->O            1   0.205   0.000  ALU/Mmux_dataOut7_rs_lut<5> (ALU/Mmux_dataOut7_rs_lut<5>)
     MUXCY:S->O            1   0.172   0.000  ALU/Mmux_dataOut7_rs_cy<5> (ALU/Mmux_dataOut7_rs_cy<5>)
     XORCY:CI->O           8   0.180   1.031  ALU/Mmux_dataOut7_rs_xor<6> (ALUOut_6_OBUF)
     LUT6:I3->O            1   0.205   0.684  ALU/GND_6_o_GND_6_o_AND_2_o3 (ALU/GND_6_o_GND_6_o_AND_2_o3)
     LUT6:I4->O            1   0.203   0.000  ALU/Z_glue_set (ALU/Z_glue_set)
     FDR:D                     0.102          ALU/Z
    ----------------------------------------
    Total                     10.568ns (3.312ns logic, 7.256ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 36902 / 135
-------------------------------------------------------------------------
Offset:              10.255ns (Levels of Logic = 9)
  Source:            R/dataOut_13 (FF)
  Destination:       ALUOut<15> (PAD)
  Source Clock:      clk rising

  Data Path: R/dataOut_13 to ALUOut<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   1.048  R/dataOut_13 (R/dataOut_13)
     LUT6:I0->O            7   0.203   0.878  ALU/out2 (ALU/out1)
     LUT5:I3->O           25   0.203   1.193  ALU/Mmux_dataOut7_A1021 (ALU/Mmux_dataOut7_A102)
     LUT4:I3->O            1   0.205   0.580  ALU/Mmux_dataOut7_A63_SW0 (N73)
     LUT6:I5->O            1   0.205   0.580  ALU/Mmux_dataOut7_A63 (ALU/Mmux_dataOut7_A62)
     LUT5:I4->O            1   0.205   0.580  ALU/Mmux_dataOut7_A66 (ALU/Mmux_dataOut7_rs_A<14>)
     LUT5:I4->O            1   0.205   0.000  ALU/Mmux_dataOut7_rs_lut<14> (ALU/Mmux_dataOut7_rs_lut<14>)
     MUXCY:S->O            0   0.172   0.000  ALU/Mmux_dataOut7_rs_cy<14> (ALU/Mmux_dataOut7_rs_cy<14>)
     XORCY:CI->O           8   0.180   0.802  ALU/Mmux_dataOut7_rs_xor<15> (ALUOut_15_OBUF)
     OBUF:I->O                 2.571          ALUOut_15_OBUF (ALUOut<15>)
    ----------------------------------------
    Total                     10.255ns (4.596ns logic, 5.659ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24654 / 32
-------------------------------------------------------------------------
Delay:               11.887ns (Levels of Logic = 19)
  Source:            busAMuxSelect<0> (PAD)
  Destination:       ALUOut<15> (PAD)

  Data Path: busAMuxSelect<0> to ALUOut<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   1.222   1.855  busAMuxSelect_0_IBUF (busAMuxSelect_0_IBUF)
     LUT6:I0->O            2   0.203   0.617  busAMux/Mmux_busAout91 (busAMux/Mmux_busAout9)
     LUT5:I4->O            8   0.205   1.031  busAMux/Mmux_busAout92 (busA2ALU_2_OBUF)
     LUT6:I3->O            3   0.205   0.651  ALU/Sh51 (ALU/Sh5)
     LUT6:I5->O            1   0.205   0.808  ALU/Mmux_dataOut7_A122 (ALU/Mmux_dataOut7_A121)
     LUT6:I3->O            1   0.205   0.580  ALU/Mmux_dataOut7_A125 (ALU/Mmux_dataOut7_rs_A<5>)
     LUT5:I4->O            1   0.205   0.000  ALU/Mmux_dataOut7_rs_lut<5> (ALU/Mmux_dataOut7_rs_lut<5>)
     MUXCY:S->O            1   0.172   0.000  ALU/Mmux_dataOut7_rs_cy<5> (ALU/Mmux_dataOut7_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  ALU/Mmux_dataOut7_rs_cy<6> (ALU/Mmux_dataOut7_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  ALU/Mmux_dataOut7_rs_cy<7> (ALU/Mmux_dataOut7_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  ALU/Mmux_dataOut7_rs_cy<8> (ALU/Mmux_dataOut7_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  ALU/Mmux_dataOut7_rs_cy<9> (ALU/Mmux_dataOut7_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  ALU/Mmux_dataOut7_rs_cy<10> (ALU/Mmux_dataOut7_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  ALU/Mmux_dataOut7_rs_cy<11> (ALU/Mmux_dataOut7_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  ALU/Mmux_dataOut7_rs_cy<12> (ALU/Mmux_dataOut7_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  ALU/Mmux_dataOut7_rs_cy<13> (ALU/Mmux_dataOut7_rs_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  ALU/Mmux_dataOut7_rs_cy<14> (ALU/Mmux_dataOut7_rs_cy<14>)
     XORCY:CI->O           8   0.180   0.802  ALU/Mmux_dataOut7_rs_xor<15> (ALUOut_15_OBUF)
     OBUF:I->O                 2.571          ALUOut_15_OBUF (ALUOut<15>)
    ----------------------------------------
    Total                     11.887ns (5.544ns logic, 6.343ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.802|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.43 secs
 
--> 

Total memory usage is 276048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    8 (   0 filtered)

