
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ucas/prj5-dnn-XinyiYuan/hardware/scripts/mk.tcl
# if {$argc != 3} {
# 	puts "Error: The argument should be hw_act val output_dir"
# 	exit
# } else {
# 	set act [lindex $argv 0]
# 	set val [lindex $argv 1]
# 	set out_dir [lindex $argv 2]
# }
# set project_name prj_5
# if {$act == "bhv_sim" || $act == "pst_sim" } {
# 	set bd_design bram_bd
# } else {
# 	set bd_design mpsoc
# }
# set device xczu2eg-sfva625-1-e
# set board interwiser:none:part0:2.0
# set mips_dir sources/ip_catalog/mips_core
# set dnn_acc_dir sources/ip_catalog/dnn_acc
# set mips_top_dir sources/hdl
# set dnn_acc_vh_dir sources/include
# set tb_dir sources/testbench
# set prj_file ${project_name}/${project_name}.xpr
# set script_dir [file dirname [info script]]
# set rtl_chk_dir ${script_dir}/../vivado_out/rtl_chk
# set synth_rpt_dir ${script_dir}/../vivado_out/synth_rpt
# set impl_rpt_dir ${script_dir}/../vivado_out/impl_rpt
# set dcp_dir ${script_dir}/../vivado_out/dcp
# set sim_out_dir ${script_dir}/../vivado_out/sim
# set bench_dir ${script_dir}/../../benchmark
# if {$act == "rtl_chk" || $act == "sch_gen" || $act == "bhv_sim" || $act == "pst_sim" || $act == "bit_gen"} {
# 
# 	# setting up the project
# 	create_project ${project_name} -force -dir "./${project_name}" -part ${device}
# 	set_property board_part ${board} [current_project]
# 	
# 	# MIPS source files
# 	add_files -norecurse -fileset sources_1 ${script_dir}/../${mips_dir}/
# 
# 	# MIPS top module and ideal memory
# 	add_files -norecurse -fileset sources_1 ${script_dir}/../${mips_top_dir}/mips_cpu_top.v
# 
# 	# complete project setup
# 	if {$act == "rtl_chk" || $act == "sch_gen" } {
# 		if {$act == "sch_gen"} {
# 			set module_src [get_files *${val}.v]
# 			if {${module_src} == ""} {
# 				puts "Error: No such specified module for RTL schematics generation"
# 				exit
# 			}
# 			set top_module ${val}
# 
# 		} else {
# 			set top_module mips_cpu_top
# 		}
# 
# 	} else {
# 		if {$act == "bhv_sim" || $act == "pst_sim" } {
# 			add_files -fileset constrs_1 -norecurse ${script_dir}/../constraints/mips_cpu_simu.xdc
# 
# 			#parse names of benchmark and suite it belongs to 
# 			set bench_suite [lindex $val 0]
# 			set bench_name [lindex $val 1]
# 			set sim_time [lindex $val 2]
# 
# 			if {$act == "bhv_sim"} {
# 				set_property verilog_define { {MIPS_CPU_FULL_SIMU} {UART_SIM} } [get_filesets sources_1]
# 				set_property verilog_define { {MIPS_CPU_FULL_SIMU} {UART_SIM} } [get_filesets sim_1]
# 			} else {
# 				set_property verilog_define { {MIPS_CPU_FULL_SIMU} } [get_filesets sources_1]
# 				set_property verilog_define { {MIPS_CPU_FULL_SIMU} } [get_filesets sim_1]
# 			}
# 
# 			# add instruction stream for simulation
# 			exec cp ${bench_dir}/${bench_suite}/sim/${bench_name}.coe ${sim_out_dir}/inst.coe
# 			puts $bench_name
# 
# 			# Generate IPs of AXI bram controller and block ram for simulation 
# 			source ${script_dir}/mips_bram.tcl
# 
# 			set_property synth_checkpoint_mode None [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd]
# 			generate_target all [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd]
# 		
# 			make_wrapper -files [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd] -top
# 			import_files -force -norecurse -fileset sources_1 ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/hdl/${bd_design}_wrapper.v
# 
# 			validate_bd_design
# 			save_bd_design
# 			close_bd_design ${bd_design}
# 
# 			# set verilog simulator 
# 			set_property target_simulator "XSim" [current_project]
# 
# 			# add testbed file and set top module to sim_1
# 			add_files -norecurse -fileset sim_1 ${script_dir}/../${tb_dir}/mips_cpu_test.v
# 			add_files -norecurse -fileset sim_1 ${script_dir}/../${tb_dir}/uart_recv_sim.v
# 			set_property "top" mips_cpu_test [get_filesets sim_1]
# 			update_compile_order -fileset [get_filesets sim_1]
# 
# 		} else {
# 			
# 			# create Board Design (BD) with ZynqMP
# 			add_files -norecurse -fileset sources_1 ${script_dir}/../${mips_top_dir}/axi_lite_if.v
# 
# 			set hw_acc [lindex $val 0]
# 			set ila_cfg_num [lindex $val 1] 
# 
# 			# Add dnn_acc dcp file
# 			if {$hw_acc == "acc"} {
# 				add_files -norecurse -fileset sources_1 ${script_dir}/../${dnn_acc_dir}/dnn_acc_top.dcp
# 				set_property verilog_define { {USE_DDR} {USE_DNN_ACC} } [get_filesets sources_1]
# 			} else {
# 				set_property verilog_define { {USE_DDR} } [get_filesets sources_1]
# 			}
# 		
# 			# Generate block design of mpsoc for implementation 
# 			source ${script_dir}/mpsoc.tcl
# 		
# 			set_property synth_checkpoint_mode None [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd]
# 			generate_target all [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd]
# 		
# 			make_wrapper -files [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/${bd_design}.bd] -top
# 			import_files -force -norecurse -fileset sources_1 ./${project_name}/${project_name}.srcs/sources_1/bd/${bd_design}/hdl/${bd_design}_wrapper.v
# 
# 			validate_bd_design
# 			save_bd_design
# 			close_bd_design mpsoc
# 
# 			# setup ILA hardware debugger if HW_ACT is specified 
# 			if {${ila_cfg_num} != "0"} {
# 				set i 0
# 				while {$i < ${ila_cfg_num}} {
# 					set idx [expr $i + 2]
# 					set ila_conf [lindex $val $idx]
# 					source ${script_dir}/ila.tcl
# 					
# 					set_property synth_checkpoint_mode None [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${ila_conf}/${ila_conf}.bd]
# 					generate_target all [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${ila_conf}/${ila_conf}.bd]
# 				
# 					make_wrapper -files [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${ila_conf}/${ila_conf}.bd] -top
# 					import_files -force -norecurse -fileset sources_1 ./${project_name}/${project_name}.srcs/sources_1/bd/${ila_conf}/hdl/${ila_conf}_wrapper.v
# 				
# 					validate_bd_design
# 					save_bd_design
# 					close_bd_design ${ila_conf}
# 
# 					incr i 1
# 				}
# 			}
# 		}
# 		
# 		# setting top module of sources_1
# 		add_files -norecurse -fileset sources_1 ${script_dir}/../${mips_top_dir}/mips_cpu_fpga.v
# 		set top_module mips_cpu_fpga
# 	}
# 
# 	set_property "top" ${top_module} [get_filesets sources_1]
# 	update_compile_order -fileset [get_filesets sources_1]
# 	
# 	if {$act == "pst_sim" || $act == "bit_gen"} {
# 		# setting Synthesis options
# 		set_property strategy {Vivado Synthesis defaults} [get_runs synth_1]
# 		# keep module port names in the netlist
# 		set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY {none} [get_runs synth_1]
# 
# 		# setting Implementation options
# 		set_property steps.phys_opt_design.is_enabled true [get_runs impl_1]
# 		# the following implementation options will increase runtime, but get the best timing results
# 		set_property strategy Performance_Explore [get_runs impl_1]
# 
# 		# Generate HDF
# 		if {$act == "bit_gen"} {
# 			write_hwdef -force -file ${out_dir}/system.hdf
# 		}
# 	}
# 
# 	set_property source_mgmt_mode None [current_project]
# 	# Vivado operations
# 	if {$act == "rtl_chk" || $act == "sch_gen"} {
# 
# 		# calling elabrated design
# 		synth_design -rtl -rtl_skip_constraints -rtl_skip_ip -top ${top_module}
# 
# 		if {$act == "sch_gen"} {
# 			write_schematic -format pdf -force ${rtl_chk_dir}/${top_module}_sch.pdf
# 		}
# 
# 	} elseif {$act == "pst_sim" || $act == "bit_gen"} {
# 		if {$act == "pst_sim"} {
# 			set rpt_prefix pst_sim
# 		} else {
# 			set rpt_prefix synth
# 		}
# 
# 		# synthesizing design
# 		synth_design -top mips_cpu_fpga -part ${device} -flatten_hierarchy none
# 
# 		# setup output logs and reports
# 		write_checkpoint -force ${dcp_dir}/${rpt_prefix}.dcp
# 
# 		report_utilization -hierarchical -file ${synth_rpt_dir}/${rpt_prefix}_util_hier.rpt
# 		report_utilization -file ${synth_rpt_dir}/${rpt_prefix}_util.rpt
# 		report_timing_summary -file ${synth_rpt_dir}/${rpt_prefix}_timing.rpt -delay_type max -max_paths 1000
# 
# 		# Processing opt_design, placement, routing and bitstream generation
# 		if {$act == "bit_gen"} {
# 
# 			# Design optimization
# 			opt_design
# 			
# 			# Save debug nets file
# 			write_debug_probes -force ${out_dir}/debug_nets.ltx
# 
# 			# Placement
# 			place_design
# 
# 			report_clock_utilization -file ${impl_rpt_dir}/clock_util.rpt
# 
# 			# Physical design optimization
# 			phys_opt_design
# 		
# 			write_checkpoint -force ${dcp_dir}/place.dcp
# 
# 			report_utilization -file ${impl_rpt_dir}/post_place_util.rpt
# 			report_timing_summary -file ${impl_rpt_dir}/post_place_timing.rpt -delay_type max -max_paths 1000
# 
# 			# routing
# 			route_design
# 
# 			write_checkpoint -force ${dcp_dir}/route.dcp
# 	
# 			report_utilization -file ${impl_rpt_dir}/post_route_util.rpt
# 			report_timing_summary -file ${impl_rpt_dir}/post_route_timing.rpt -delay_type max -max_paths 1000
# 
# 			report_route_status -file ${impl_rpt_dir}/post_route_status.rpt
# 
# 			# bitstream generation
# 			write_bitstream -force ${out_dir}/system.bit
# 		}
# 	}
# 
# 	# launching simulation
# 	if {$act == "bhv_sim" || $act == "pst_sim"} { 
# 
# 		# launch simulation
# 		set_property runtime ${sim_time}us [get_filesets sim_1]
# 		set_property xsim.simulate.custom_tcl ${script_dir}/sim/xsim_run.tcl [get_filesets sim_1]
# 
# 		if {$act == "bhv_sim"} {
# 			launch_simulation -mode behavioral -simset [get_filesets sim_1] 
# 		} else {
# 			launch_simulation -mode post-synthesis -type timing -simset [get_filesets sim_1]
# 		}
# 	}
# 	close_project
# 
# 	if {$act == "sch_gen"} {
# 		exit
# 	}
# 
# } elseif {$act == "wav_chk"} {
# 
# 	if {$val != "pst" && $val != "bhv"} {
# 		puts "Error: Please specify the name of waveform to be opened"
# 		exit
# 	}
# 
# 	current_fileset
# 
# 	if {$val == "bhv"} {
# 		set file_name behav
# 	} else {
# 		set file_name time_synth
# 	}
# 
# 	open_wave_database ${sim_out_dir}/${file_name}.wdb
# 	open_wave_config ${sim_out_dir}/${file_name}.wcfg
# 
# } else {
# 	puts "Error: No specified actions for Vivado hardware project"
# 	exit
# }
## namespace eval mpsoc_bd_val {
## 	set design_name mpsoc
## 	set bd_prefix ${mpsoc_bd_val::design_name}_
## 
## }
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${mpsoc_bd_val::design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne ${mpsoc_bd_val::design_name} } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <${mpsoc_bd_val::design_name}> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq ${mpsoc_bd_val::design_name} } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <${mpsoc_bd_val::design_name}> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${mpsoc_bd_val::design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <${mpsoc_bd_val::design_name}> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <${mpsoc_bd_val::design_name}> in project, so creating one..."
## 
##    create_bd_design ${mpsoc_bd_val::design_name}
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <${mpsoc_bd_val::design_name}> as current_bd_design."
##    current_bd_design ${mpsoc_bd_val::design_name}
## 
## }
INFO: [BD_TCL-3] Currently there is no design <mpsoc> in project, so creating one...
Wrote  : </home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/mpsoc.bd> 
create_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1430.758 ; gain = 0.000 ; free physical = 2776 ; free virtual = 7227
INFO: [BD_TCL-4] Making design <mpsoc> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"${mpsoc_bd_val::design_name}\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "mpsoc".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## #=============================================
## # Create IP blocks
## #=============================================
## 
##   # Create instance: Zynq MPSoC
##   set zynq_mpsoc [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_mpsoc ]
##   apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1"} $zynq_mpsoc
## 
##   set_property -dict [list CONFIG.PSU__UART1__PERIPHERAL__IO {EMIO} \
## 					CONFIG.PSU__USE__S_AXI_GP2 {1} \
## 					CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
## 					CONFIG.PSU__SAXIGP2__DATA_WIDTH {64}] $zynq_mpsoc
## 
##   # Create interconnect
##   set arm_axi_ic [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 arm_axi_ic ]
##   if {${::ila_cfg_num} != "0"} {
## 	  set_property -dict [list CONFIG.NUM_MI {2} CONFIG.NUM_SI {1}] $arm_axi_ic
##   } else {
## 	  set_property -dict [list CONFIG.NUM_MI {1} CONFIG.NUM_SI {1}] $arm_axi_ic
##   }
## 
##   set mips_axi_ic [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 mips_axi_ic ]
##   set_property -dict [list CONFIG.NUM_MI {3} CONFIG.NUM_SI {2} CONFIG.S00_HAS_REGSLICE {4} CONFIG.S01_HAS_REGSLICE {4}] $mips_axi_ic
## 
##   # Create debug bridge
##   if {${::ila_cfg_num} != "0"} {
## 	  set debug_bridge_mpsoc [ create_bd_cell -type ip -vlnv xilinx.com:ip:debug_bridge:3.0 debug_bridge_mpsoc ]
## 	  set_property -dict [list CONFIG.C_DEBUG_MODE {2} CONFIG.C_TCK_CLOCK_RATIO {2}] [get_bd_cells debug_bridge_mpsoc]
##   }
## 
##   # Create instance: rst_zynq_mpsoc_99M, and set properties
##   set rst_zynq_mpsoc_99M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_zynq_mpsoc_99M ]
##   
##   # Create instance: AXI UART controller 
##   set axi_uart [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uart ]
##   set_property -dict [list CONFIG.C_BAUDRATE {115200}] $axi_uart
## 
##   # Create instance: up to 8 AXI GPIO controller to connect MIPS performance counter
##   set i 0
##   while {$i < 8} {
## 	  set gpio_name axi_gpio_$i
## 	  set gpio_ctrl [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 $gpio_name ]
## 	  set_property -dict [ list CONFIG.C_ALL_INPUTS {1} \
## 			CONFIG.C_ALL_OUTPUTS {0} \
## 			CONFIG.C_GPIO_WIDTH {32} \
## 			CONFIG.C_IS_DUAL {1} \
## 			CONFIG.C_ALL_INPUTS_2 {1} \
## 			CONFIG.C_ALL_OUTPUTS_2 {0} \
## 			CONFIG.C_GPIO2_WIDTH {32} ] $gpio_ctrl
## 
## 	  incr i 1
##   }
## 
##   set axi_gpio_dnn [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_dnn ]
##   set_property -dict [ list \
## 			CONFIG.C_ALL_INPUTS {0} \
## 			CONFIG.C_ALL_OUTPUTS {1} \
## 			CONFIG.C_GPIO_WIDTH {1} \
## 			CONFIG.C_IS_DUAL {1} \
## 			CONFIG.C_ALL_INPUTS_2 {1} \
## 			CONFIG.C_ALL_OUTPUTS_2 {0} \
## 			CONFIG.C_GPIO2_WIDTH {1}
##  ] $axi_gpio_dnn
## 
## 
##   # Create instance: 8 x 1 crossbar for AXI GPIO controllers
##   set axi4_gpio_ic [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi4_gpio_ic ]
##   set_property -dict [list CONFIG.NUM_MI {9} CONFIG.NUM_SI {1}] $axi4_gpio_ic
## 
## #=============================================
## # Clock ports
## #=============================================
##   # PS FCLK0 output
##   create_bd_port -dir O -type clk ps_fclk_clk0
## 
## #==============================================
## # Reset ports
## #==============================================
##   #PL system reset using PS-PL user_reset_n signal
##   create_bd_port -dir O -type rst ps_user_reset_n
## 
##   create_bd_port -dir I -type rst mips_cpu_reset_n
##   set_property CONFIG.ASSOCIATED_RESET {mips_cpu_reset_n} [get_bd_ports ps_fclk_clk0]
## 
## #==============================================
## # Export AXI Interface
## #==============================================
##   # Connect to DoCE AXI-Lite slave
##   set mips_cpu_axi_mmio [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 mips_cpu_axi_mmio]
##   set_property -dict [ list CONFIG.PROTOCOL {AXI4Lite} ] $mips_cpu_axi_mmio
## 
##   set mips_cpu_axi_mem [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 mips_cpu_axi_mem]
##   set_property -dict [ list CONFIG.PROTOCOL {AXI4Lite} ] $mips_cpu_axi_mem
## 
##   # Create user_axi interface ports
##   set user_axi [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 user_axi ]
##   set_property -dict [ list CONFIG.ADDR_WIDTH {32} \
## 			CONFIG.ARUSER_WIDTH {1} \
## 			CONFIG.AWUSER_WIDTH {1} \
## 			CONFIG.BUSER_WIDTH {0} \
## 			CONFIG.DATA_WIDTH {64} \
## 			CONFIG.FREQ_HZ {99999000} \
## 			CONFIG.HAS_BRESP {1} \
## 			CONFIG.HAS_BURST {1} \
## 			CONFIG.HAS_CACHE {1} \
## 			CONFIG.HAS_LOCK {1} \
## 			CONFIG.HAS_PROT {1} \
## 			CONFIG.HAS_QOS {1} \
## 			CONFIG.HAS_REGION {0} \
## 			CONFIG.HAS_RRESP {1} \
## 			CONFIG.HAS_WSTRB {1} \
## 			CONFIG.ID_WIDTH {1} \
## 			CONFIG.MAX_BURST_LENGTH {256} \
## 			CONFIG.NUM_READ_OUTSTANDING {16} \
## 			CONFIG.NUM_READ_THREADS {1} \
## 			CONFIG.NUM_WRITE_OUTSTANDING {16} \
## 			CONFIG.NUM_WRITE_THREADS {1} \
## 			CONFIG.PROTOCOL {AXI4} \
## 			CONFIG.READ_WRITE_MODE {READ_WRITE} \
## 			CONFIG.RUSER_BITS_PER_BYTE {0} \
## 			CONFIG.RUSER_WIDTH {0} \
## 			CONFIG.SUPPORTS_NARROW_BURST {1} \
## 			CONFIG.WUSER_BITS_PER_BYTE {0} \
## 			CONFIG.WUSER_WIDTH {0} ] $user_axi
## 
##   set_property CONFIG.ASSOCIATED_BUSIF {mips_cpu_axi_mmio:mips_cpu_axi_mem:user_axi} [get_bd_ports ps_fclk_clk0]
## #==============================================
## # MIPS performance counters
## #==============================================
## 
##   set i 0
##   while {$i < 16} {
## 	  create_bd_port -dir I -from 31 -to 0 mips_perf_cnt_$i
## 	  incr i 1
##   }
## 
## #==============================================
## # DNN accelerator control signal 
## #==============================================
## 
##   set acc_done [ create_bd_port -dir I -from 0 -to 0 acc_done ]
##   set gpio_acc_start [ create_bd_port -dir O -from 0 -to 0 gpio_acc_start ]
## 
## #=============================================
## # System clock connection
## #=============================================
##   connect_bd_net -net armv8_ps_fclk_0 [get_bd_pin zynq_mpsoc/pl_clk0] \
## 			[get_bd_pins ps_fclk_clk0] \
## 			[get_bd_pins zynq_mpsoc/maxihpm0_lpd_aclk] \
## 			[get_bd_pins zynq_mpsoc/saxihp0_fpd_aclk] \
## 			[get_bd_pins arm_axi_ic/S00_ACLK] \
## 			[get_bd_pins arm_axi_ic/M00_ACLK] \
## 			[get_bd_pins arm_axi_ic/ACLK] \
## 			[get_bd_pins mips_axi_ic/S00_ACLK] \
## 			[get_bd_pins mips_axi_ic/S01_ACLK] \
## 			[get_bd_pins mips_axi_ic/M00_ACLK] \
## 			[get_bd_pins mips_axi_ic/M01_ACLK] \
## 			[get_bd_pins mips_axi_ic/M02_ACLK] \
## 			[get_bd_pins mips_axi_ic/ACLK] \
## 			[get_bd_pins axi_uart/s_axi_aclk] \
## 			[get_bd_pins rst_zynq_mpsoc_99M/slowest_sync_clk] \
## 			[get_bd_pins axi4_gpio_ic/*ACLK]
## 
##   set i 0
##   while {$i < 8} {
## 	  connect_bd_net -net armv8_ps_fclk_0 [get_bd_pin zynq_mpsoc/pl_clk0] \
## 			[get_bd_pins axi_gpio_$i/s_axi_aclk]
## 
## 	  incr i 1
##   }
## 
##   connect_bd_net -net armv8_ps_fclk_0 [get_bd_pin zynq_mpsoc/pl_clk0] \
## 			[get_bd_pins axi_gpio_dnn/s_axi_aclk]
## 
##   if {${::ila_cfg_num} != "0"} {
## 	  connect_bd_net -net armv8_ps_fclk_0 [get_bd_pin zynq_mpsoc/pl_clk0] \
## 			[get_bd_pins arm_axi_ic/M01_ACLK] \
## 			[get_bd_pins debug_bridge_mpsoc/s_axi_aclk]
##   }
## 
## #=============================================
## # System reset connection
## #=============================================
##   connect_bd_net -net ps_user_reset_n [get_bd_pins zynq_mpsoc/pl_resetn0] \
## 			[get_bd_pins ps_user_reset_n] \
## 			[get_bd_pins rst_zynq_mpsoc_99M/ext_reset_in]
## 
##   connect_bd_net -net mips_cpu_reset_n [get_bd_pins mips_cpu_reset_n] \
## 			[get_bd_pins mips_axi_ic/ARESETN] \
## 			[get_bd_pins arm_axi_ic/ARESETN] \
## 			[get_bd_pins mips_axi_ic/S00_ARESETN] \
## 			[get_bd_pins mips_axi_ic/S01_ARESETN] \
## 			[get_bd_pins mips_axi_ic/M00_ARESETN] \
## 			[get_bd_pins mips_axi_ic/M02_ARESETN] \
## 			[get_bd_pins arm_axi_ic/M00_ARESETN] \
## 			[get_bd_pins axi4_gpio_ic/*ARESETN]
## 
##   set i 0
##   while {$i < 8} {
## 	  connect_bd_net -net mips_cpu_reset_n [get_bd_pins mips_cpu_reset_n] \
## 			[get_bd_pins axi_gpio_$i/s_axi_aresetn]
## 
## 	  incr i 1
##   }
## 
##   connect_bd_net -net rst_zynq_mpsoc_99M_peripheral_aresetn [get_bd_pins arm_axi_ic/S00_ARESETN] \
## 			[get_bd_pins rst_zynq_mpsoc_99M/peripheral_aresetn] \
## 
##   connect_bd_net -net mips_cpu_reset_n [get_bd_pins mips_cpu_reset_n] \
## 			[get_bd_pins axi_gpio_dnn/s_axi_aresetn]\
## 			[get_bd_pins axi_uart/s_axi_aresetn] \
## 			[get_bd_pins mips_axi_ic/M01_ARESETN]
## 
##   if {${::ila_cfg_num} != "0"} {
## 	  connect_bd_net -net rst_zynq_mpsoc_99M_peripheral_aresetn [get_bd_pins arm_axi_ic/S00_ARESETN] \
## 			[get_bd_pins arm_axi_ic/M01_ARESETN] \
## 			[get_bd_pins debug_bridge_mpsoc/s_axi_aresetn]
##   }
## 
## #==============================================
## # AXI Interface Connection
## #==============================================
##   connect_bd_intf_net -intf_net armv8_ps_M_AXI_GP0 [get_bd_intf_pins arm_axi_ic/S00_AXI] \
## 			[get_bd_intf_pins zynq_mpsoc/M_AXI_HPM0_LPD] 
## 
##   connect_bd_intf_net -intf_net user_axi [get_bd_intf_ports user_axi] \
## 			[get_bd_intf_pins mips_axi_ic/S01_AXI]
## 
##   connect_bd_intf_net -intf_net mips_cpu_master [get_bd_intf_pins mips_axi_ic/S00_AXI] \
## 			[get_bd_intf_pins mips_cpu_axi_mem] 
## 
##   connect_bd_intf_net -intf_net mips_cpu_slave [get_bd_intf_pins arm_axi_ic/M00_AXI] \
## 			[get_bd_intf_pins mips_cpu_axi_mmio] 
## 
##   connect_bd_intf_net -intf_net axi_ddr_if [get_bd_intf_pins mips_axi_ic/M00_AXI] \
## 			[get_bd_intf_pins zynq_mpsoc/S_AXI_HP0_FPD]
## 
##   connect_bd_intf_net -intf_net axi_uart [get_bd_intf_pins mips_axi_ic/M01_AXI] \
## 			[get_bd_intf_pins axi_uart/S_AXI]
## 
##   connect_bd_intf_net -intf_net axi_gpio_ic_s [get_bd_intf_pins mips_axi_ic/M02_AXI] \
## 			[get_bd_intf_pins axi4_gpio_ic/S00_AXI]
## 
##   set i 0
##   while {$i < 8} {
## 	  connect_bd_intf_net -intf_net axi_gpio_ic_m_$i [get_bd_intf_pins axi4_gpio_ic/M0${i}_AXI] \
## 			[get_bd_intf_pins axi_gpio_$i/S_AXI]
## 
## 	  incr i 1
##   }
## 
##   connect_bd_intf_net -intf_net axi_gpio_ic_m_$i [get_bd_intf_pins axi4_gpio_ic/M08_AXI] \
## 			[get_bd_intf_pins axi_gpio_dnn/S_AXI]
## 
##   if {${::ila_cfg_num} != "0"} {
## 	  connect_bd_intf_net -intf_net axi_debug_bridge [get_bd_intf_pins arm_axi_ic/M01_AXI] \
## 			[get_bd_intf_pins debug_bridge_mpsoc/S_AXI]
##   }
## 
## #=============================================
## # Other ports
## #=============================================
##   connect_bd_net -net uart_rx [get_bd_pins axi_uart/rx] [get_bd_pins zynq_mpsoc/emio_uart1_txd]
##   connect_bd_net -net uart_tx [get_bd_pins axi_uart/tx] [get_bd_pins zynq_mpsoc/emio_uart1_rxd]
## 
##   set i 0
##   while {$i < 8} {
## 	  set idx [expr $i * 2]
## 	  connect_bd_net [get_bd_pins axi_gpio_$i/gpio_io_i] [get_bd_pins mips_perf_cnt_$idx]
## 
## 	  incr idx 1
## 	  connect_bd_net [get_bd_pins axi_gpio_$i/gpio2_io_i] [get_bd_pins mips_perf_cnt_$idx]
## 
## 	  incr i 1
##   }
## 
##   connect_bd_net -net axi_gpio_o_acc_start [get_bd_ports gpio_acc_start] [get_bd_pins axi_gpio_dnn/gpio_io_o]
##   connect_bd_net -net axi_gpio_i_acc_done [get_bd_ports acc_done] [get_bd_pins axi_gpio_dnn/gpio2_io_i]
## 
## #=============================================
## # Create address segments
## #=============================================
## 
##   create_bd_addr_seg -range 0x1000 -offset 0x80020000 [get_bd_addr_spaces zynq_mpsoc/Data] [get_bd_addr_segs mips_cpu_axi_mmio/Reg] PS_VIEW_MIPS_REG
##   
##   if {${::ila_cfg_num} != "0"} {
## 	  create_bd_addr_seg -range 0x10000 -offset 0x90000000 [get_bd_addr_spaces zynq_mpsoc/Data] [get_bd_addr_segs debug_bridge_mpsoc/S_AXI/Reg0] SEG_debug_bridge_mpsoc_Reg0
##   }
## 
##   create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces mips_cpu_axi_mem] [get_bd_addr_segs zynq_mpsoc/SAXIGP2/HP0_DDR_LOW] MIPS_MEM
##   create_bd_addr_seg -range 0x40000000 -offset 0x40000000 [get_bd_addr_spaces user_axi] [get_bd_addr_segs zynq_mpsoc/SAXIGP2/HP0_DDR_LOW] DNN_MEM
## 
##   create_bd_addr_seg -range 0x1000 -offset 0x80010000 [get_bd_addr_spaces mips_cpu_axi_mem] [get_bd_addr_segs axi_uart/S_AXI/Reg] MIPS_UART
## 
##   set i 0
##   set addr_base 0x80020000
##   while {$i < 8} {
## 	  set addr [expr $addr_base + 0x1000]
## 	  create_bd_addr_seg -range 0x1000 -offset $addr_base [get_bd_addr_spaces mips_cpu_axi_mem] [get_bd_addr_segs axi_gpio_$i/S_AXI/Reg] MIPS_PERF_CNT_$i
## 	  incr i 1
## 	  set addr_base $addr
##   }
##   create_bd_addr_seg -range 0x1000 -offset 0x80040000 [get_bd_addr_spaces mips_cpu_axi_mem] [get_bd_addr_segs axi_gpio_dnn/S_AXI/Reg] DNN_CTRL
## #  create_bd_addr_seg -range 0x1000 -offset 0x80040000 [get_bd_addr_spaces zynq_mpsoc/Data] [get_bd_addr_segs axi_gpio_dnn/S_AXI/Reg] DNN_CTRL
## 
## #=============================================
## # Finish BD creation 
## #=============================================
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-1306] The connection to interface pin /axi_uart/rx is being overridden by the user. This pin will not be connected as a part of interface connection UART
WARNING: [BD 41-1306] The connection to interface pin /zynq_mpsoc/emio_uart1_txd is being overridden by the user. This pin will not be connected as a part of interface connection UART_1
WARNING: [BD 41-1306] The connection to interface pin /axi_uart/tx is being overridden by the user. This pin will not be connected as a part of interface connection UART
WARNING: [BD 41-1306] The connection to interface pin /zynq_mpsoc/emio_uart1_rxd is being overridden by the user. This pin will not be connected as a part of interface connection UART_1
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_3/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_3/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_4/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_4/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_5/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_5/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_6/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_6/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_7/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_7/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_dnn/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_dnn/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
Wrote  : </home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/mpsoc.bd> 
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_0/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_1/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_4/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_dnn/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_7/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_2/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_5/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_3/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_6/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_uart/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_0/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_1/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_4/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_dnn/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_7/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_2/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_5/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_3/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_gpio_6/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_uart/S_AXI/Reg> is not mapped into </user_axi>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /arm_axi_ic/s00_couplers/auto_pc/S_AXI(0) and /zynq_mpsoc/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /arm_axi_ic/s00_couplers/auto_pc/S_AXI(0) and /zynq_mpsoc/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mips_axi_ic/m01_couplers/auto_ds/S_AXI(0) and /mips_axi_ic/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mips_axi_ic/m01_couplers/auto_ds/S_AXI(0) and /mips_axi_ic/xbar/M01_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mips_axi_ic/m02_couplers/auto_ds/S_AXI(0) and /mips_axi_ic/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mips_axi_ic/m02_couplers/auto_ds/S_AXI(0) and /mips_axi_ic/xbar/M02_AXI(1)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /mips_axi_ic/xbar/S00_AXI(1) and /mips_axi_ic/s00_couplers/auto_rs_w/M_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /mips_axi_ic/xbar/S00_AXI(1) and /mips_axi_ic/s00_couplers/auto_rs_w/M_AXI(0)
Wrote  : </home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/mpsoc.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/s01_couplers/s01_regslice/m_axi_bid'(1) to net 's01_regslice_to_s01_couplers_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/s01_couplers/s01_regslice/m_axi_rid'(1) to net 's01_regslice_to_s01_couplers_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/xbar/m_axi_bid'(2) to net 'xbar_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/xbar/m_axi_rid'(2) to net 'xbar_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_mpsoc/saxigp2_awid'(6) to net 'axi_ddr_if_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_mpsoc/saxigp2_arid'(6) to net 'axi_ddr_if_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/s01_couplers/s01_regslice/m_axi_bid'(1) to net 's01_regslice_to_s01_couplers_BID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/s01_couplers/s01_regslice/m_axi_rid'(1) to net 's01_regslice_to_s01_couplers_RID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/xbar/s_axi_awid'(2) to net 's01_couplers_to_xbar_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/xbar/s_axi_arid'(2) to net 's01_couplers_to_xbar_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/xbar/m_axi_bid'(2) to net 'xbar_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/mips_axi_ic/xbar/m_axi_rid'(2) to net 'xbar_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_mpsoc/saxigp2_awid'(6) to net 'axi_ddr_if_AWID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/zynq_mpsoc/saxigp2_arid'(6) to net 'axi_ddr_if_ARID'(2) - Only lower order bits will be connected.
VHDL Output written to : /home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/sim/mpsoc.v
VHDL Output written to : /home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hdl/mpsoc_wrapper.v
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] mpsoc_zynq_mpsoc_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_mpsoc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_zynq_mpsoc_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_dnn .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4_gpio_ic/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_0/mpsoc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block arm_axi_ic/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/s00_couplers/s00_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_3/mpsoc_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_us_0/mpsoc_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/s00_couplers/auto_rs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/s00_couplers/auto_rs_w .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/s01_couplers/s01_regslice .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/mpsoc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/m01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_1/mpsoc_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_1/mpsoc_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/m02_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_2/mpsoc_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mips_axi_ic/s01_mmu .
Exporting to file /home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hw_handoff/mpsoc.hwh
Generated Block Design Tcl file /home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/hw_handoff/mpsoc_bd.tcl
Generated Hardware Definition File /home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.hwdef
generate_target: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1735.617 ; gain = 201.176 ; free physical = 2430 ; free virtual = 6949
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
Command: synth_design -top mips_cpu_fpga -part xczu2eg-sfva625-1-e -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3971 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1751.695 ; gain = 0.000 ; free physical = 2328 ; free virtual = 6847
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_cpu_fpga' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:13]
INFO: [Synth 8-6157] synthesizing module 'mips_cpu_top' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'mips_cpu' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:12]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/alu.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/alu.v:5]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/reg_file.v:6]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (2#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/reg_file.v:6]
WARNING: [Synth 8-3848] Net mips_perf_cnt_2 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:41]
WARNING: [Synth 8-3848] Net mips_perf_cnt_3 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:42]
WARNING: [Synth 8-3848] Net mips_perf_cnt_4 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:43]
WARNING: [Synth 8-3848] Net mips_perf_cnt_5 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:44]
WARNING: [Synth 8-3848] Net mips_perf_cnt_6 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:45]
WARNING: [Synth 8-3848] Net mips_perf_cnt_7 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:46]
WARNING: [Synth 8-3848] Net mips_perf_cnt_8 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:47]
WARNING: [Synth 8-3848] Net mips_perf_cnt_9 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:48]
WARNING: [Synth 8-3848] Net mips_perf_cnt_10 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:49]
WARNING: [Synth 8-3848] Net mips_perf_cnt_11 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:50]
WARNING: [Synth 8-3848] Net mips_perf_cnt_12 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:51]
WARNING: [Synth 8-3848] Net mips_perf_cnt_13 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:52]
WARNING: [Synth 8-3848] Net mips_perf_cnt_14 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:53]
WARNING: [Synth 8-3848] Net mips_perf_cnt_15 in module/entity mips_cpu does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:54]
INFO: [Synth 8-6155] done synthesizing module 'mips_cpu' (3#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mips_cpu_top' (4#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_wrapper' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/imports/hdl/mpsoc_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'mpsoc' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:2313]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_arm_axi_ic_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:3690]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_EUWRR2' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:7378]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_auto_pc_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_0/synth/mpsoc_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (5#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (6#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (7#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (8#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (9#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 24 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (10#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (10#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (11#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (12#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (13#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 17 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (13#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 17 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (13#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (14#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 85 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (15#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (15#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 18 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (15#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 51 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (15#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (16#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 51 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 77 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 81 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 85 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 85 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 18 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 18 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 51 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (17#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (18#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (18#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (18#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (18#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (18#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (18#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (18#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (18#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (19#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (20#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_auto_pc_0' (21#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_0/synth/mpsoc_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_EUWRR2' (22#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:7378]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_arm_axi_ic_0' (23#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:3690]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_axi4_gpio_ic_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:4000]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_V0ZTRG' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:298]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_V0ZTRG' (24#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:298]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1NF616S' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:430]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1NF616S' (25#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:430]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1JB3W8T' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:970]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1JB3W8T' (26#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:970]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_Z5DJX1' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:1520]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_Z5DJX1' (27#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:1520]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1RQ953J' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:1652]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1RQ953J' (28#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:1652]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_PM9VXJ' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:1784]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_PM9VXJ' (29#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:1784]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_LER2XQ' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:1916]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_LER2XQ' (30#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:1916]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1VXGCXI' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:2048]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1VXGCXI' (31#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:2048]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_18HQ963' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:2180]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_18HQ963' (32#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:2180]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_FZUD1J' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:7680]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_FZUD1J' (33#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:7680]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_xbar_1' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_xbar_1/synth/mpsoc_xbar_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 576'b000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001001110000000000000000000000000000000000000000000010000000000000100110000000000000000000000000000000000000000000001000000000000010010100000000000000000000000000000000000000000000100000000000001001000000000000000000000000000000000000000000000010000000000000100011000000000000000000000000000000000000000000001000000000000010001000000000000000000000000000000000000000000000100000000000001000010000000000000000000000000000000000000000000010000000000000100000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 288'b000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 288'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 9 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 576'b000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001001110000000000000000000000000000000000000000000010000000000000100110000000000000000000000000000000000000000000001000000000000010010100000000000000000000000000000000000000000000100000000000001001000000000000000000000000000000000000000000000010000000000000100011000000000000000000000000000000000000000000001000000000000010001000000000000000000000000000000000000000000000100000000000001000010000000000000000000000000000000000000000000010000000000000100000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 576'b000000000000000000000000000000001000000000000100000011111111111100000000000000000000000000000000100000000000001001111111111111110000000000000000000000000000000010000000000000100110111111111111000000000000000000000000000000001000000000000010010111111111111100000000000000000000000000000000100000000000001001001111111111110000000000000000000000000000000010000000000000100011111111111111000000000000000000000000000000001000000000000010001011111111111100000000000000000000000000000000100000000000001000011111111111110000000000000000000000000000000010000000000000100000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 9'b111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 9'b111111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 10 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 9'b000000000 
	Parameter P_M_AXILITE_MASK bound to: 9'b000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 9 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 576'b000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001001110000000000000000000000000000000000000000000010000000000000100110000000000000000000000000000000000000000000001000000000000010010100000000000000000000000000000000000000000000100000000000001001000000000000000000000000000000000000000000000010000000000000100011000000000000000000000000000000000000000000001000000000000010001000000000000000000000000000000000000000000000100000000000001000010000000000000000000000000000000000000000000010000000000000100000000000000000 
	Parameter C_HIGH_ADDR bound to: 576'b000000000000000000000000000000001000000000000100000011111111111100000000000000000000000000000000100000000000001001111111111111110000000000000000000000000000000010000000000000100110111111111111000000000000000000000000000000001000000000000010010111111111111100000000000000000000000000000000100000000000001001001111111111110000000000000000000000000000000010000000000000100011111111111111000000000000000000000000000000001000000000000010001011111111111100000000000000000000000000000000100000000000001000011111111111110000000000000000000000000000000010000000000000100000111111111111 
	Parameter C_TARGET_QUAL bound to: 10'b0111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (34#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (35#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000001000010000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (35#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000001000100000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (35#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000001000110000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (35#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000001001000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (35#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000001001010000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (35#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000001001100000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (35#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000001001110000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (35#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (35#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (36#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_decerr_slave' (37#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_arbiter_sasd' (38#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (39#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter__parameterized0' (39#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (40#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (40#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (40#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized7' (40#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (40#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_crossbar_sasd' (41#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' (42#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_xbar_1' (43#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_xbar_1/synth/mpsoc_xbar_1.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'mpsoc_xbar_1' requires 40 connections, but only 38 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:5305]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_axi4_gpio_ic_0' (44#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:4000]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_0_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_0_0/synth/mpsoc_axi_gpio_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_0_0/synth/mpsoc_axi_gpio_0_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (45#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (45#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (45#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (45#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (46#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (47#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (48#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (49#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:658]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[11].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[12].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[13].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[16].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[17].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[19].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[20].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[21].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[23].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[24].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[25].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[26].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[27].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[28].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[29].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[30].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[31].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (50#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (51#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_0_0' (52#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_0_0/synth/mpsoc_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_1_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_1_0/synth/mpsoc_axi_gpio_1_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_1_0/synth/mpsoc_axi_gpio_1_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_1_0' (53#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_1_0/synth/mpsoc_axi_gpio_1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_2_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_2_0/synth/mpsoc_axi_gpio_2_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_2_0/synth/mpsoc_axi_gpio_2_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_2_0' (54#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_2_0/synth/mpsoc_axi_gpio_2_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_3_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_3_0/synth/mpsoc_axi_gpio_3_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_3_0/synth/mpsoc_axi_gpio_3_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_3_0' (55#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_3_0/synth/mpsoc_axi_gpio_3_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_4_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_4_0/synth/mpsoc_axi_gpio_4_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_4_0/synth/mpsoc_axi_gpio_4_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_4_0' (56#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_4_0/synth/mpsoc_axi_gpio_4_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_5_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_5_0/synth/mpsoc_axi_gpio_5_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_5_0/synth/mpsoc_axi_gpio_5_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_5_0' (57#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_5_0/synth/mpsoc_axi_gpio_5_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_6_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_6_0/synth/mpsoc_axi_gpio_6_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_6_0/synth/mpsoc_axi_gpio_6_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_6_0' (58#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_6_0/synth/mpsoc_axi_gpio_6_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_7_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_7_0/synth/mpsoc_axi_gpio_7_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_7_0/synth/mpsoc_axi_gpio_7_0.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_7_0' (59#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_7_0/synth/mpsoc_axi_gpio_7_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_dnn_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_dnn_0/synth/mpsoc_axi_gpio_dnn_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_dnn_0/synth/mpsoc_axi_gpio_dnn_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized2' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (59#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:882]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (59#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized2' (59#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_dnn_0' (60#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_dnn_0/synth/mpsoc_axi_gpio_dnn_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_uart_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/synth/mpsoc_axi_uart_0.vhd:86]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 99999001 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/synth/mpsoc_axi_uart_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 99999001 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 99999001 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (61#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (61#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (62#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (63#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (64#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (65#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (66#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (67#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (68#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (68#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (68#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (68#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (69#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2190]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_uart_0' (70#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/synth/mpsoc_axi_uart_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_uart' of module 'mpsoc_axi_uart_0' requires 22 connections, but only 21 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:3430]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_mips_axi_ic_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:5346]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_19NH6M3' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_19NH6M3' (71#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_8669UB' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:562]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_auto_ds_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/synth/mpsoc_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_top' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_axi_downsizer' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_b_downsizer' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_b_downsizer' (72#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (73#1) [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen' (91#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo' (92#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_fifo_gen__parameterized0' (92#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_fifo__parameterized0' (92#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer' (93#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_w_downsizer' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_w_downsizer' (94#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0' (94#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_18_r_downsizer' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_r_downsizer' (95#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_axi_downsizer' (96#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_18_top' (97#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'mpsoc_auto_ds_0' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/synth/mpsoc_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mpsoc_auto_pc_1' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_1/synth/mpsoc_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized3' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized3' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel__parameterized0' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel__parameterized0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized4' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel__parameterized0' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized8' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized9' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized10' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized1' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized11' (98#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'mpsoc_auto_pc_1' requires 56 connections, but only 54 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:913]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
WARNING: [Synth 8-350] instance 'auto_rs_w' of module 'mpsoc_auto_rs_w_0' requires 72 connections, but only 70 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:7191]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 7 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 11 - type: integer 
	Parameter C_BASE_ADDR bound to: 704'b00000000000000000000000000000000100000000000010000000000000000000000000000000000000000000000000010000000000000100111000000000000000000000000000000000000000000001000000000000010011000000000000000000000000000000000000000000000100000000000001001010000000000000000000000000000000000000000000010000000000000100100000000000000000000000000000000000000000000001000000000000010001100000000000000000000000000000000000000000000100000000000001000100000000000000000000000000000000000000000000010000000000000100001000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000000100000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 352'b0000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000011110 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 11'b00000000000 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 11'b00000000000 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 4 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_RANGES bound to: 11 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_BASE_ADDR bound to: 704'b00000000000000000000000000000000100000000000010000000000000000000000000000000000000000000000000010000000000000100111000000000000000000000000000000000000000000001000000000000010011000000000000000000000000000000000000000000000100000000000001001010000000000000000000000000000000000000000000010000000000000100100000000000000000000000000000000000000000000001000000000000010001100000000000000000000000000000000000000000000100000000000001000100000000000000000000000000000000000000000000010000000000000100001000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000000100000000000000100000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 352'b0000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000011110 
	Parameter C_RANGE_QUAL bound to: 12'b011111111111 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 69 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
WARNING: [Synth 8-350] instance 's01_regslice' of module 'mpsoc_s01_regslice_0' requires 84 connections, but only 82 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:8153]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 30 - type: integer 
	Parameter C_USES_DEST bound to: 0 - type: integer 
	Parameter C_DEST_WIDTH bound to: 1 - type: integer 
	Parameter C_DEST bound to: 1'b0 
	Parameter C_PREFIX_WIDTH bound to: 1 - type: integer 
	Parameter C_PREFIX bound to: 1'b0 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter W_IDLE bound to: 2'b00 
	Parameter W_PENDING bound to: 2'b01 
	Parameter W_DECERR bound to: 2'b11 
	Parameter R_IDLE bound to: 2'b00 
	Parameter R_PENDING bound to: 2'b01 
	Parameter R_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_RANGES_LOG bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_RANGE_SIZE bound to: 30 - type: integer 
	Parameter C_RANGE_QUAL bound to: 2'b01 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:362]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DATA_WIDTH bound to: 69 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 33 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 69 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 41 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 45 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 59 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 63 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 69 - type: integer 
WARNING: [Synth 8-350] instance 'register_slice_inst' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:1172]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 9 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001001110000000000000000000000000000000000000000000010000000000000100110000000000000000000000000000000000000000000001000000000000010010100000000000000000000000000000000000000000000100000000000001001000000000000000000000000000000000000000000000010000000000000100011000000000000000000000000000000000000000000001000000000000010001000000000000000000000000000000000000000000000100000000000001000010000000000000000000000000000000000000000000010000000000000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000000000000010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 864'b000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000001000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000010000 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000010000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 9 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001001110000000000000000000000000000000000000000000010000000000000100110000000000000000000000000000000000000000000001000000000000010010100000000000000000000000000000000000000000000100000000000001001000000000000000000000000000000000000000000000010000000000000100011000000000000000000000000000000000000000000001000000000000010001000000000000000000000000000000000000000000000100000000000001000010000000000000000000000000000000000000000000010000000000000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000000000000010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000011111111111100000000000000000000000000000000100000000000001001111111111111110000000000000000000000000000000010000000000000100110111111111111000000000000000000000000000000001000000000000010010111111111111100000000000000000000000000000000100000000000001001001111111111110000000000000000000000000000000010000000000000100011111111111111000000000000000000000000000000001000000000000010001011111111111100000000000000000000000000000000100000000000001000011111111111110000000000000000000000000000000010000000000000100000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000010000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000010000 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000010000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100 
	Parameter C_R_ISSUE_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000100 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000010000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 128'b11111111111111111111111111111111000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 128'b11111111111111111111111111111111000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111100111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111100111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000010000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000010000 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 9 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001001110000000000000000000000000000000000000000000010000000000000100110000000000000000000000000000000000000000000001000000000000010010100000000000000000000000000000000000000000000100000000000001001000000000000000000000000000000000000000000000010000000000000100011000000000000000000000000000000000000000000001000000000000010001000000000000000000000000000000000000000000000100000000000001000010000000000000000000000000000000000000000000010000000000000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000000000000010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000011111111111100000000000000000000000000000000100000000000001001111111111111110000000000000000000000000000000010000000000000100110111111111111000000000000000000000000000000001000000000000010010111111111111100000000000000000000000000000000100000000000001001001111111111110000000000000000000000000000000010000000000000100011111111111111000000000000000000000000000000001000000000000010001011111111111100000000000000000000000000000000100000000000001000011111111111110000000000000000000000000000000010000000000000100000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000010000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b111 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 70 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 9 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001001110000000000000000000000000000000000000000000010000000000000100110000000000000000000000000000000000000000000001000000000000010010100000000000000000000000000000000000000000000100000000000001001000000000000000000000000000000000000000000000010000000000000100011000000000000000000000000000000000000000000001000000000000010001000000000000000000000000000000000000000000000100000000000001000010000000000000000000000000000000000000000000010000000000000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000000000000010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000011111111111100000000000000000000000000000000100000000000001001111111111111110000000000000000000000000000000010000000000000100110111111111111000000000000000000000000000000001000000000000010010111111111111100000000000000000000000000000000100000000000001001001111111111110000000000000000000000000000000010000000000000100011111111111111000000000000000000000000000000001000000000000010001011111111111100000000000000000000000000000000100000000000001000011111111111110000000000000000000000000000000010000000000000100000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000010000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_single_issue.debug_r_beat_cnt_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4086]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 9 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b00 
	Parameter C_HIGH_ID bound to: 2'b00 
	Parameter C_BASE_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001001110000000000000000000000000000000000000000000010000000000000100110000000000000000000000000000000000000000000001000000000000010010100000000000000000000000000000000000000000000100000000000001001000000000000000000000000000000000000000000000010000000000000100011000000000000000000000000000000000000000000001000000000000010001000000000000000000000000000000000000000000000100000000000001000010000000000000000000000000000000000000000000010000000000000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000000000000010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000011111111111100000000000000000000000000000000100000000000001001111111111111110000000000000000000000000000000010000000000000100110111111111111000000000000000000000000000000001000000000000010010111111111111100000000000000000000000000000000100000000000001001001111111111110000000000000000000000000000000010000000000000100011111111111111000000000000000000000000000000001000000000000010001011111111111100000000000000000000000000000000100000000000001000011111111111110000000000000000000000000000000010000000000000100000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000010000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b111 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_single_issue.debug_r_beat_cnt_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4086]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 9 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 16 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 4 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b11 
	Parameter C_BASE_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001001110000000000000000000000000000000000000000000010000000000000100110000000000000000000000000000000000000000000001000000000000010010100000000000000000000000000000000000000000000100000000000001001000000000000000000000000000000000000000000000010000000000000100011000000000000000000000000000000000000000000001000000000000010001000000000000000000000000000000000000000000000100000000000001000010000000000000000000000000000000000000000000010000000000000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000000000000010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000011111111111100000000000000000000000000000000100000000000001001111111111111110000000000000000000000000000000010000000000000100110111111111111000000000000000000000000000000001000000000000010010111111111111100000000000000000000000000000000100000000000001001001111111111110000000000000000000000000000000010000000000000100011111111111111000000000000000000000000000000001000000000000010001011111111111100000000000000000000000000000000100000000000001000011111111111110000000000000000000000000000000010000000000000100000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000010000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b001 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 70 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 9 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001001110000000000000000000000000000000000000000000010000000000000100110000000000000000000000000000000000000000000001000000000000010010100000000000000000000000000000000000000000000100000000000001001000000000000000000000000000000000000000000000010000000000000100011000000000000000000000000000000000000000000001000000000000010001000000000000000000000000000000000000000000000100000000000001000010000000000000000000000000000000000000000000010000000000000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000000000000010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000011111111111100000000000000000000000000000000100000000000001001111111111111110000000000000000000000000000000010000000000000100110111111111111000000000000000000000000000000001000000000000010010111111111111100000000000000000000000000000000100000000000001001001111111111110000000000000000000000000000000010000000000000100011111111111111000000000000000000000000000000001000000000000010001011111111111100000000000000000000000000000000100000000000001000011111111111110000000000000000000000000000000010000000000000100000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000010000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0001 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_EMPTY bound to: 5'b11111 
	Parameter P_ALMOSTEMPTY bound to: 5'b00000 
	Parameter P_ALMOSTFULL_TEMP bound to: 6'b111110 
	Parameter P_ALMOSTFULL bound to: 5'b11110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 5 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 4 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 9 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 16 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 4 - type: integer 
	Parameter C_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 2'b10 
	Parameter C_HIGH_ID bound to: 2'b11 
	Parameter C_BASE_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000000000000000000000000000000000000000000000000100000000000001001110000000000000000000000000000000000000000000010000000000000100110000000000000000000000000000000000000000000001000000000000010010100000000000000000000000000000000000000000000100000000000001001000000000000000000000000000000000000000000000010000000000000100011000000000000000000000000000000000000000000001000000000000010001000000000000000000000000000000000000000000000100000000000001000010000000000000000000000000000000000000000000010000000000000100000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000010000000000000010000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1728'b000000000000000000000000000000001000000000000100000011111111111100000000000000000000000000000000100000000000001001111111111111110000000000000000000000000000000010000000000000100110111111111111000000000000000000000000000000001000000000000010010111111111111100000000000000000000000000000000100000000000001001001111111111110000000000000000000000000000000010000000000000100011111111111111000000000000000000000000000000001000000000000010001011111111111100000000000000000000000000000000100000000000001000011111111111110000000000000000000000000000000010000000000000100000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000010000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b001 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 6 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 2 - type: integer 
	Parameter P_NUM_THREADS bound to: 2 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 33 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 24 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 28 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 33 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 74 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 5 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 70 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b001 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_MESG_WIDTH bound to: 65 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_aruser' does not match port width (3) of module 'mpsoc_xbar_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:6643]
WARNING: [Synth 8-689] width (1) of port connection 'm_axi_awuser' does not match port width (3) of module 'mpsoc_xbar_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:6656]
INFO: [Synth 8-638] synthesizing module 'mpsoc_rst_zynq_mpsoc_99M_0' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/synth/mpsoc_rst_zynq_mpsoc_99M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/synth/mpsoc_rst_zynq_mpsoc_99M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx_2018.3/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (133#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (134#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (135#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (136#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (137#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_rst_zynq_mpsoc_99M_0' (138#1) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/synth/mpsoc_rst_zynq_mpsoc_99M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_zynq_mpsoc_99M' of module 'mpsoc_rst_zynq_mpsoc_99M_0' requires 10 connections, but only 6 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:3598]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 4 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2319]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_2_2.v:2320]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_2_2.v:4662]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_2_2.v:4663]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_2_2.v:3839]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_2_2.v:338]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1358]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1359]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1360]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e does not have driver. [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/hdl/zynq_ultra_ps_e_v3_2_2.v:1361]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:361]
WARNING: [Synth 8-350] instance 'zynq_mpsoc' of module 'mpsoc_zynq_mpsoc_0' requires 84 connections, but only 82 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/synth/mpsoc.v:3605]
WARNING: [Synth 8-689] width (6) of port connection 'user_axi_arid' does not match port width (1) of module 'mpsoc_wrapper' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:165]
WARNING: [Synth 8-689] width (6) of port connection 'user_axi_awid' does not match port width (1) of module 'mpsoc_wrapper' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:174]
WARNING: [Synth 8-689] width (6) of port connection 'user_axi_bid' does not match port width (1) of module 'mpsoc_wrapper' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:180]
WARNING: [Synth 8-689] width (6) of port connection 'user_axi_rid' does not match port width (1) of module 'mpsoc_wrapper' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:186]
WARNING: [Synth 8-350] instance 'u_zynq_soc_wrapper' of module 'mpsoc_wrapper' requires 98 connections, but only 90 given [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-689] width (40) of port connection 'S_AXI_ARADDR' does not match port width (10) of module 'axi_lite_if' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:311]
WARNING: [Synth 8-689] width (40) of port connection 'S_AXI_AWADDR' does not match port width (10) of module 'axi_lite_if' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:315]
WARNING: [Synth 8-689] width (6) of port connection 'user_axi_arid' does not match port width (1) of module 'dnn_acc_top' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:346]
WARNING: [Synth 8-689] width (6) of port connection 'user_axi_awid' does not match port width (1) of module 'dnn_acc_top' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:355]
WARNING: [Synth 8-689] width (6) of port connection 'user_axi_bid' does not match port width (1) of module 'dnn_acc_top' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:362]
WARNING: [Synth 8-689] width (6) of port connection 'user_axi_rid' does not match port width (1) of module 'dnn_acc_top' [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:368]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[9]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[8]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[7]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[6]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[5]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[4]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[3]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design axi_lite_if has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port dp_audio_ref_clk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_0
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_1
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_2
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port irq_ipi_pl_3
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp2_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp2_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp3_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxihp3_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxi_lpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port saxi_lpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_awuser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port sacefpd_aruser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_clk[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e has unconnected port test_adc_in[20]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:01:54 . Memory (MB): peak = 1965.121 ; gain = 213.426 ; free physical = 2232 ; free virtual = 6757
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:361]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:361]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:361]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/synth/mpsoc_zynq_mpsoc_0.v:361]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_arlock[0] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_arprot[2] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_arprot[1] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_arprot[0] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_arqos[3] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_arqos[2] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_arqos[1] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_arqos[0] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_aruser[0] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_awlock[0] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_awprot[2] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_awprot[1] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_awprot[0] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_awqos[3] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_awqos[2] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_awqos[1] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_awqos[0] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
WARNING: [Synth 8-3295] tying undriven pin u_zynq_soc_wrapper:user_axi_awuser[0] to constant 0 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/mips_cpu_fpga.v:157]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:55 . Memory (MB): peak = 1965.121 ; gain = 213.426 ; free physical = 2270 ; free virtual = 6796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:55 . Memory (MB): peak = 1965.121 ; gain = 213.426 ; free physical = 2270 ; free virtual = 6796
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu2eg-sfva625-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/mpsoc_zynq_mpsoc_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/mpsoc_zynq_mpsoc_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_0_0/mpsoc_axi_gpio_0_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_0_0/mpsoc_axi_gpio_0_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_0_0/mpsoc_axi_gpio_0_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_0_0/mpsoc_axi_gpio_0_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_1_0/mpsoc_axi_gpio_1_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_1_0/mpsoc_axi_gpio_1_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_1_0/mpsoc_axi_gpio_1_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_1_0/mpsoc_axi_gpio_1_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_2_0/mpsoc_axi_gpio_2_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_2_0/mpsoc_axi_gpio_2_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_2_0/mpsoc_axi_gpio_2_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_2_0/mpsoc_axi_gpio_2_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_3_0/mpsoc_axi_gpio_3_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_3_0/mpsoc_axi_gpio_3_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_3_0/mpsoc_axi_gpio_3_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_3_0/mpsoc_axi_gpio_3_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_4_0/mpsoc_axi_gpio_4_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_4_0/mpsoc_axi_gpio_4_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_4_0/mpsoc_axi_gpio_4_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_4_0/mpsoc_axi_gpio_4_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_5_0/mpsoc_axi_gpio_5_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_5_0/mpsoc_axi_gpio_5_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_5_0/mpsoc_axi_gpio_5_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_5_0/mpsoc_axi_gpio_5_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_6_0/mpsoc_axi_gpio_6_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_6_0/mpsoc_axi_gpio_6_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_6_0/mpsoc_axi_gpio_6_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_6_0/mpsoc_axi_gpio_6_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_7_0/mpsoc_axi_gpio_7_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_7_0/mpsoc_axi_gpio_7_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_7_0/mpsoc_axi_gpio_7_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_7_0/mpsoc_axi_gpio_7_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_dnn_0/mpsoc_axi_gpio_dnn_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_dnn_0/mpsoc_axi_gpio_dnn_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_dnn_0/mpsoc_axi_gpio_dnn_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_dnn_0/mpsoc_axi_gpio_dnn_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_s00_regslice_0/mpsoc_s00_regslice_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_s00_regslice_0/mpsoc_s00_regslice_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_rs_0/mpsoc_auto_rs_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_rs_0/mpsoc_auto_rs_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs/inst'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_rs_w_0/mpsoc_auto_rs_w_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs_w/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_rs_w_0/mpsoc_auto_rs_w_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs_w/inst'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_s01_regslice_0/mpsoc_s01_regslice_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_s01_regslice_0/mpsoc_s01_regslice_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s01_couplers/s01_regslice/inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mips_cpu_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mips_cpu_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.355 ; gain = 0.000 ; free physical = 1460 ; free virtual = 6100
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.355 ; gain = 0.000 ; free physical = 1458 ; free virtual = 6099
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3103 instances were transformed.
  FDR => FDRE: 3102 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.355 ; gain = 0.000 ; free physical = 1458 ; free virtual = 6099
Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2683.355 ; gain = 0.000 ; free physical = 1458 ; free virtual = 6098
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 2683.355 ; gain = 931.660 ; free physical = 1620 ; free virtual = 6260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfva625-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 2683.355 ; gain = 931.660 ; free physical = 1620 ; free virtual = 6260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst/PS8_i. (constraint file  /home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/mpsoc_zynq_mpsoc_0.xdc, line 25).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi4_gpio_ic/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi4_gpio_ic. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/arm_axi_ic/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s01_mmu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/s00_regslice/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_us/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs_w. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs_w/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s01_couplers/s01_regslice/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:24 . Memory (MB): peak = 2683.355 ; gain = 931.660 ; free physical = 1613 ; free virtual = 6254
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/alu.v:35]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/alu.v:37]
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "W_strb_sb2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Read_data_Ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_Req_Valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_Ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "W_strb_sb2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Read_data_Ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_Req_Valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_Ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/0815/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axilite.gen_write.s_axi_wready_i_reg' into 'gen_axilite.gen_write.s_axi_awready_i_reg' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:268]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:924]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:918]
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_16_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_16_top'
INFO: [Synth 8-5546] ROM "r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axi.gen_read.s_axi_rvalid_i_reg' into 'gen_axi.gen_read.read_cs_reg[0:0]' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:415]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'axi_mmu_v2_1_16_decerr_slave__parameterized0'
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:924]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:1060]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/e3c9/hdl/axi_mmu_v2_1_vl_rfs.v:918]
INFO: [Synth 8-802] inferred FSM for state register 'gen_write.w_state_reg' in module 'axi_mmu_v2_1_16_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_read.r_state_reg' in module 'axi_mmu_v2_1_16_top__parameterized0'
INFO: [Synth 8-5546] ROM "r_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_19_decerr_slave__parameterized0'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decode_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized3'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/hdl/axi_lite_if.v:177]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_16_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
               R_PENDING |                               01 |                              001
                R_DECERR |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'sequential' in module 'axi_mmu_v2_1_16_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_16_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               W_PENDING |                              010 |                              001
                W_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_write.w_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_16_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
*
               R_PENDING |                              010 |                              001
                R_DECERR |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_read.r_state_reg' using encoding 'one-hot' in module 'axi_mmu_v2_1_16_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_19_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized3'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:05 ; elapsed = 00:02:35 . Memory (MB): peak = 2683.355 ; gain = 931.660 ; free physical = 1600 ; free virtual = 6245
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |mips_cpu_fpga__GB0 |           1|     42816|
|2     |mips_cpu_fpga__GB1 |           1|     13182|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 24    
	   2 Input      9 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 26    
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 13    
	   2 Input      5 Bit       Adders := 38    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 26    
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 23    
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 150   
+---Registers : 
	               85 Bit    Registers := 4     
	               74 Bit    Registers := 2     
	               73 Bit    Registers := 4     
	               70 Bit    Registers := 8     
	               69 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 2     
	               62 Bit    Registers := 14    
	               51 Bit    Registers := 2     
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 13    
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 127   
	               30 Bit    Registers := 2     
	               26 Bit    Registers := 8     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 56    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 58    
	                4 Bit    Registers := 60    
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 161   
	                1 Bit    Registers := 1139  
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 4     
	   2 Input     74 Bit        Muxes := 2     
	   2 Input     73 Bit        Muxes := 4     
	   2 Input     70 Bit        Muxes := 8     
	   2 Input     69 Bit        Muxes := 2     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 8     
	   2 Input     51 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 8     
	   2 Input     37 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 10    
	   2 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 111   
	   5 Input     32 Bit        Muxes := 12    
	   8 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 22    
	   2 Input      8 Bit        Muxes := 50    
	   8 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 16    
	   8 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 136   
	   4 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 7     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 38    
	   8 Input      3 Bit        Muxes := 14    
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 177   
	   4 Input      2 Bit        Muxes := 30    
	   7 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 713   
	   4 Input      1 Bit        Muxes := 60    
	   3 Input      1 Bit        Muxes := 63    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mips_cpu_fpga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               85 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     85 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_crossbar_v2_1_19_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module pselect_f__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 85    
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_dwidth_converter_v2_1_18_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_18_a_downsizer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module axi_dwidth_converter_v2_1_18_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_18_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_18_b_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_18_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module axi_dwidth_converter_v2_1_18_w_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_18_r_downsizer__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_18_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized17__1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_mmu_v2_1_16_addr_decoder__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module axi_mmu_v2_1_16_addr_decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module axi_mmu_v2_1_16_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized22__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized22__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_mmu_v2_1_16_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	   3 Input      1 Bit        Muxes := 4     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized28__1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               74 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     74 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     69 Bit        Muxes := 2     
Module axi_mmu_v2_1_16_addr_decoder__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module axi_mmu_v2_1_16_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module axi_mmu_v2_1_16_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized32__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_mmu_v2_1_16_top__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_19_decerr_slave__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module axi_crossbar_v2_1_19_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_19_splitter__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_19_si_transactor 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_19_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_arbiter_resp__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_splitter__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized38__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized39__1 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized38__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized39__2 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized38__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized39__3 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_decoder__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_lite_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module alu__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 30    
	   2 Input      1 Bit        Muxes := 19    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mips_cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module mips_cpu_top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.gen_read.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Read_data_Ack" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/mips_core/mips_cpu.v:398]
DSP Report: Generating DSP RF_wdata1, operation Mode is: A*B.
DSP Report: operator RF_wdata1 is absorbed into DSP RF_wdata1.
DSP Report: operator RF_wdata1 is absorbed into DSP RF_wdata1.
DSP Report: Generating DSP RF_wdata1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator RF_wdata1 is absorbed into DSP RF_wdata1.
DSP Report: operator RF_wdata1 is absorbed into DSP RF_wdata1.
DSP Report: Generating DSP RF_wdata1, operation Mode is: A*B.
DSP Report: operator RF_wdata1 is absorbed into DSP RF_wdata1.
DSP Report: operator RF_wdata1 is absorbed into DSP RF_wdata1.
DSP Report: Generating DSP RF_wdata1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator RF_wdata1 is absorbed into DSP RF_wdata1.
DSP Report: operator RF_wdata1 is absorbed into DSP RF_wdata1.
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rresp_reg[0]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_axi_lite_slave/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[0]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[1]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[2]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[3]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[4]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[5]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[6]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[7]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[8]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[9]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[10]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[11]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[12]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[13]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[14]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[15]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[16]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[17]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[18]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[19]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[20]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[21]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[22]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[23]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[24]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[25]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[26]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[27]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[29]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_rdata_reg[30]' (FDRE) to 'i_0/u_axi_lite_slave/axi_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_axi_lite_slave/\axi_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/u_axi_lite_slave/axi_bresp_reg[0]' (FDRE) to 'i_0/u_axi_lite_slave/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_axi_lite_slave/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[30]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[29]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[28]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rdata_i_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /\num_transactions_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /\next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\num_transactions_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /\num_transactions_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /\next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\num_transactions_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.arbiter_resp_inst /\last_rr_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.arbiter_resp_inst /\last_rr_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_read.si_transactor_ar /\gen_multi_thread.arbiter_resp_inst /\chosen_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar/inst/\gen_samd.crossbar_samd /\gen_master_slots[3].reg_slice_mi /\b.b_pipe /\m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.si_transactor_aw /\gen_multi_thread.arbiter_resp_inst /\chosen_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.wdata_router_w /wrouter_aw_fifo/\storage_data1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[1].gen_si_write.wdata_router_w /wrouter_aw_fifo/\storage_data1_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:03:29 . Memory (MB): peak = 2683.355 ; gain = 931.660 ; free physical = 1528 ; free virtual = 6201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                                           | RTL Object | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+----------------+
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm  | RAM_reg    | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                    | RAM_reg    | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                      | RAM_reg    | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm  | RAM_reg    | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                    | RAM_reg    | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                      | RAM_reg    | User Attribute | 32 x 26              | RAM32M16 x 2   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mips_cpu    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mips_cpu    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mips_cpu    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mips_cpu    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |mips_cpu_fpga__GB0 |           1|     33416|
|2     |mips_cpu_fpga__GB1 |           1|      8469|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:15 ; elapsed = 00:04:12 . Memory (MB): peak = 4025.207 ; gain = 2273.512 ; free physical = 106 ; free virtual = 4613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:04:55 . Memory (MB): peak = 4220.629 ; gain = 2468.934 ; free physical = 140 ; free virtual = 4460
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                                           | RTL Object | Inference      | Size (Depth x Width) | Primitives     | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+----------------+
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm  | RAM_reg    | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                    | RAM_reg    | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                      | RAM_reg    | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm  | RAM_reg    | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                    | RAM_reg    | User Attribute | 32 x 26              | RAM32M16 x 2   | 
|i_0/u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.mem /\gdm.dm_gen.dm                      | RAM_reg    | User Attribute | 32 x 26              | RAM32M16 x 2   | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |mips_cpu_fpga_GT0 |           1|     41551|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:18 ; elapsed = 00:05:22 . Memory (MB): peak = 4220.629 ; gain = 2468.934 ; free physical = 204 ; free virtual = 4525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:667]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:641]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:647]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:647]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:640]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:24 ; elapsed = 00:05:28 . Memory (MB): peak = 4220.629 ; gain = 2468.934 ; free physical = 202 ; free virtual = 4523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:24 ; elapsed = 00:05:28 . Memory (MB): peak = 4220.629 ; gain = 2468.934 ; free physical = 202 ; free virtual = 4523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:27 ; elapsed = 00:05:31 . Memory (MB): peak = 4220.629 ; gain = 2468.934 ; free physical = 205 ; free virtual = 4525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]                                  | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                                  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]                                 | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                                 | 17     | 17         | 0      | 17      | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[15]                      | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]                                  | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__6     | memory_reg[31]                                 | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__7     | USE_RTL_FIFO.data_srl_reg[31]                  | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__8     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__9     | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
|dsrl__10    | gen_rtl_shifter.gen_inferred_srl.shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+------------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |dnn_acc_top   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |dnn_acc_top     |     1|
|2     |BUFG_PS         |     1|
|3     |CARRY8          |    47|
|4     |DSP_ALU         |     3|
|5     |DSP_A_B_DATA    |     3|
|6     |DSP_C_DATA      |     3|
|7     |DSP_MULTIPLIER  |     3|
|8     |DSP_M_DATA      |     3|
|9     |DSP_OUTPUT      |     3|
|10    |DSP_PREADD      |     3|
|11    |DSP_PREADD_DATA |     3|
|12    |LUT1            |   529|
|13    |LUT2            |  1012|
|14    |LUT3            |  2421|
|15    |LUT4            |   995|
|16    |LUT5            |  2003|
|17    |LUT6            |  3217|
|18    |MUXF7           |   287|
|19    |PS8             |     1|
|20    |RAM32M16        |    10|
|21    |SRL16           |     1|
|22    |SRL16E          |    62|
|23    |SRLC32E         |   185|
|24    |FDCE            |   138|
|25    |FDPE            |    66|
|26    |FDR             |  2064|
|27    |FDRE            |  9316|
|28    |FDSE            |   659|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|      |Instance                                                                                                    |Module                                                                   |Cells |
+------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|1     |top                                                                                                         |                                                                         | 23209|
|2     |  u_zynq_soc_wrapper                                                                                        |mpsoc_wrapper                                                            | 19096|
|3     |    mpsoc_i                                                                                                 |mpsoc                                                                    | 19096|
|4     |      arm_axi_ic                                                                                            |mpsoc_arm_axi_ic_0                                                       |  1347|
|5     |        s00_couplers                                                                                        |s00_couplers_imp_EUWRR2                                                  |  1347|
|6     |          auto_pc                                                                                           |mpsoc_auto_pc_0                                                          |  1347|
|7     |            inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter                    |  1347|
|8     |              \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s                                       |  1347|
|9     |                \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel                            |   258|
|10    |                  cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator                        |   225|
|11    |                    incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd                              |    88|
|12    |                    wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                              |   118|
|13    |                  aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                            |     8|
|14    |                \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel                             |    71|
|15    |                  bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo                           |    31|
|16    |                  bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0           |     8|
|17    |                \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel                            |   252|
|18    |                  cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__1                     |   225|
|19    |                    incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__1                           |    88|
|20    |                    wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1                           |   118|
|21    |                  ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                            |     8|
|22    |                \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel                             |   102|
|23    |                  rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1           |    48|
|24    |                  transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2           |    31|
|25    |                SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice                            |   662|
|26    |                  \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__1                        |   220|
|27    |                  \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized1           |    61|
|28    |                  \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice                           |   220|
|29    |                  \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized2           |   160|
|30    |      axi4_gpio_ic                                                                                          |mpsoc_axi4_gpio_ic_0                                                     |   619|
|31    |        xbar                                                                                                |mpsoc_xbar_1                                                             |   619|
|32    |          inst                                                                                              |axi_crossbar_v2_1_19_axi_crossbar                                        |   619|
|33    |            \gen_sasd.crossbar_sasd_0                                                                       |axi_crossbar_v2_1_19_crossbar_sasd                                       |   619|
|34    |              \gen_addr_decoder.addr_decoder_inst                                                           |axi_crossbar_v2_1_19_addr_decoder                                        |    68|
|35    |                \gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator    |generic_baseblocks_v2_1_0_comparator_static                              |     7|
|36    |                  \LUT_LEVEL[2].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__48                                  |     1|
|37    |                  \LUT_LEVEL[3].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__49                                  |     1|
|38    |                  \LUT_LEVEL[4].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__50                                  |     1|
|39    |                \gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator    |generic_baseblocks_v2_1_0_comparator_static__parameterized0              |     7|
|40    |                  \LUT_LEVEL[2].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__43                                  |     1|
|41    |                  \LUT_LEVEL[3].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__44                                  |     1|
|42    |                  \LUT_LEVEL[4].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__45                                  |     1|
|43    |                \gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator    |generic_baseblocks_v2_1_0_comparator_static__parameterized1              |     7|
|44    |                  \LUT_LEVEL[2].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__38                                  |     1|
|45    |                  \LUT_LEVEL[3].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__39                                  |     1|
|46    |                  \LUT_LEVEL[4].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__40                                  |     1|
|47    |                \gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator    |generic_baseblocks_v2_1_0_comparator_static__parameterized2              |     7|
|48    |                  \LUT_LEVEL[2].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__33                                  |     1|
|49    |                  \LUT_LEVEL[3].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__34                                  |     1|
|50    |                  \LUT_LEVEL[4].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__35                                  |     1|
|51    |                \gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator    |generic_baseblocks_v2_1_0_comparator_static__parameterized3              |     7|
|52    |                  \LUT_LEVEL[2].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__28                                  |     1|
|53    |                  \LUT_LEVEL[3].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__29                                  |     1|
|54    |                  \LUT_LEVEL[4].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__30                                  |     1|
|55    |                \gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator    |generic_baseblocks_v2_1_0_comparator_static__parameterized4              |     7|
|56    |                  \LUT_LEVEL[2].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__23                                  |     1|
|57    |                  \LUT_LEVEL[3].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__24                                  |     1|
|58    |                  \LUT_LEVEL[4].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__25                                  |     1|
|59    |                \gen_target[6].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator    |generic_baseblocks_v2_1_0_comparator_static__parameterized5              |     7|
|60    |                  \LUT_LEVEL[2].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__18                                  |     1|
|61    |                  \LUT_LEVEL[3].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__19                                  |     1|
|62    |                  \LUT_LEVEL[4].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__20                                  |     1|
|63    |                \gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator    |generic_baseblocks_v2_1_0_comparator_static__parameterized6              |     7|
|64    |                  \LUT_LEVEL[2].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__13                                  |     1|
|65    |                  \LUT_LEVEL[3].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__14                                  |     1|
|66    |                  \LUT_LEVEL[4].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__15                                  |     1|
|67    |                \gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator    |generic_baseblocks_v2_1_0_comparator_static__parameterized7              |     7|
|68    |                  \LUT_LEVEL[2].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__8                                   |     1|
|69    |                  \LUT_LEVEL[3].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__9                                   |     1|
|70    |                  \LUT_LEVEL[4].compare_inst                                                                |generic_baseblocks_v2_1_0_carry_and__10                                  |     1|
|71    |              \gen_decerr.decerr_slave_inst                                                                 |axi_crossbar_v2_1_19_decerr_slave                                        |     8|
|72    |              addr_arbiter_inst                                                                             |axi_crossbar_v2_1_19_addr_arbiter_sasd                                   |    89|
|73    |              splitter_aw                                                                                   |axi_crossbar_v2_1_19_splitter                                            |    11|
|74    |              splitter_ar                                                                                   |axi_crossbar_v2_1_19_splitter__parameterized0                            |     8|
|75    |              mi_awready_mux_inst                                                                           |generic_baseblocks_v2_1_0_mux_enc__1                                     |     6|
|76    |              mi_arready_mux_inst                                                                           |generic_baseblocks_v2_1_0_mux_enc__2                                     |     6|
|77    |              mi_wready_mux_inst                                                                            |generic_baseblocks_v2_1_0_mux_enc__3                                     |     6|
|78    |              si_rready_mux_inst                                                                            |generic_baseblocks_v2_1_0_mux_enc__parameterized0__1                     |     1|
|79    |              si_bready_mux_inst                                                                            |generic_baseblocks_v2_1_0_mux_enc__parameterized0                        |     1|
|80    |              mi_rvalid_mux_inst                                                                            |generic_baseblocks_v2_1_0_mux_enc__4                                     |     6|
|81    |              mi_rmesg_mux_inst                                                                             |generic_baseblocks_v2_1_0_mux_enc__parameterized1                        |   191|
|82    |              reg_slice_r                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized7           |   112|
|83    |              mi_bvalid_mux_inst                                                                            |generic_baseblocks_v2_1_0_mux_enc                                        |     6|
|84    |              mi_bmesg_mux_inst                                                                             |generic_baseblocks_v2_1_0_mux_enc__parameterized2                        |    11|
|85    |      axi_gpio_0                                                                                            |mpsoc_axi_gpio_0_0                                                       |   750|
|86    |        U0                                                                                                  |axi_gpio                                                                 |   750|
|87    |          AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif                                                            |    96|
|88    |            I_SLAVE_ATTACHMENT                                                                              |slave_attachment                                                         |    96|
|89    |              I_DECODER                                                                                     |address_decoder                                                          |    17|
|90    |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f                                                                |     1|
|91    |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0                                                |     1|
|92    |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1                                                |     1|
|93    |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2                                                |     1|
|94    |          gpio_core_1                                                                                       |GPIO_Core                                                                |   616|
|95    |            \Dual.INPUT_DOUBLE_REGS4                                                                        |cdc_sync__1                                                              |   128|
|96    |            \Dual.INPUT_DOUBLE_REGS5                                                                        |cdc_sync                                                                 |   128|
|97    |      axi_gpio_1                                                                                            |mpsoc_axi_gpio_1_0                                                       |   750|
|98    |        U0                                                                                                  |axi_gpio__7                                                              |   750|
|99    |          AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__8                                                         |    96|
|100   |            I_SLAVE_ATTACHMENT                                                                              |slave_attachment__8                                                      |    96|
|101   |              I_DECODER                                                                                     |address_decoder__8                                                       |    17|
|102   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__9                                                             |     1|
|103   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0__9                                             |     1|
|104   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1__9                                             |     1|
|105   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2__9                                             |     1|
|106   |          gpio_core_1                                                                                       |GPIO_Core__7                                                             |   616|
|107   |            \Dual.INPUT_DOUBLE_REGS4                                                                        |cdc_sync__15                                                             |   128|
|108   |            \Dual.INPUT_DOUBLE_REGS5                                                                        |cdc_sync__14                                                             |   128|
|109   |      axi_gpio_2                                                                                            |mpsoc_axi_gpio_2_0                                                       |   750|
|110   |        U0                                                                                                  |axi_gpio__6                                                              |   750|
|111   |          AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__7                                                         |    96|
|112   |            I_SLAVE_ATTACHMENT                                                                              |slave_attachment__7                                                      |    96|
|113   |              I_DECODER                                                                                     |address_decoder__7                                                       |    17|
|114   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__8                                                             |     1|
|115   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0__8                                             |     1|
|116   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1__8                                             |     1|
|117   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2__8                                             |     1|
|118   |          gpio_core_1                                                                                       |GPIO_Core__6                                                             |   616|
|119   |            \Dual.INPUT_DOUBLE_REGS4                                                                        |cdc_sync__13                                                             |   128|
|120   |            \Dual.INPUT_DOUBLE_REGS5                                                                        |cdc_sync__12                                                             |   128|
|121   |      axi_gpio_3                                                                                            |mpsoc_axi_gpio_3_0                                                       |   750|
|122   |        U0                                                                                                  |axi_gpio__5                                                              |   750|
|123   |          AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__6                                                         |    96|
|124   |            I_SLAVE_ATTACHMENT                                                                              |slave_attachment__6                                                      |    96|
|125   |              I_DECODER                                                                                     |address_decoder__6                                                       |    17|
|126   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__7                                                             |     1|
|127   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0__7                                             |     1|
|128   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1__7                                             |     1|
|129   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2__7                                             |     1|
|130   |          gpio_core_1                                                                                       |GPIO_Core__5                                                             |   616|
|131   |            \Dual.INPUT_DOUBLE_REGS4                                                                        |cdc_sync__11                                                             |   128|
|132   |            \Dual.INPUT_DOUBLE_REGS5                                                                        |cdc_sync__10                                                             |   128|
|133   |      axi_gpio_4                                                                                            |mpsoc_axi_gpio_4_0                                                       |   750|
|134   |        U0                                                                                                  |axi_gpio__4                                                              |   750|
|135   |          AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__5                                                         |    96|
|136   |            I_SLAVE_ATTACHMENT                                                                              |slave_attachment__5                                                      |    96|
|137   |              I_DECODER                                                                                     |address_decoder__5                                                       |    17|
|138   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__6                                                             |     1|
|139   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0__6                                             |     1|
|140   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1__6                                             |     1|
|141   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2__6                                             |     1|
|142   |          gpio_core_1                                                                                       |GPIO_Core__4                                                             |   616|
|143   |            \Dual.INPUT_DOUBLE_REGS4                                                                        |cdc_sync__9                                                              |   128|
|144   |            \Dual.INPUT_DOUBLE_REGS5                                                                        |cdc_sync__8                                                              |   128|
|145   |      axi_gpio_5                                                                                            |mpsoc_axi_gpio_5_0                                                       |   750|
|146   |        U0                                                                                                  |axi_gpio__3                                                              |   750|
|147   |          AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__4                                                         |    96|
|148   |            I_SLAVE_ATTACHMENT                                                                              |slave_attachment__4                                                      |    96|
|149   |              I_DECODER                                                                                     |address_decoder__4                                                       |    17|
|150   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__5                                                             |     1|
|151   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0__5                                             |     1|
|152   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1__5                                             |     1|
|153   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2__5                                             |     1|
|154   |          gpio_core_1                                                                                       |GPIO_Core__3                                                             |   616|
|155   |            \Dual.INPUT_DOUBLE_REGS4                                                                        |cdc_sync__7                                                              |   128|
|156   |            \Dual.INPUT_DOUBLE_REGS5                                                                        |cdc_sync__6                                                              |   128|
|157   |      axi_gpio_6                                                                                            |mpsoc_axi_gpio_6_0                                                       |   750|
|158   |        U0                                                                                                  |axi_gpio__2                                                              |   750|
|159   |          AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__3                                                         |    96|
|160   |            I_SLAVE_ATTACHMENT                                                                              |slave_attachment__3                                                      |    96|
|161   |              I_DECODER                                                                                     |address_decoder__3                                                       |    17|
|162   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__4                                                             |     1|
|163   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0__4                                             |     1|
|164   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1__4                                             |     1|
|165   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2__4                                             |     1|
|166   |          gpio_core_1                                                                                       |GPIO_Core__2                                                             |   616|
|167   |            \Dual.INPUT_DOUBLE_REGS4                                                                        |cdc_sync__5                                                              |   128|
|168   |            \Dual.INPUT_DOUBLE_REGS5                                                                        |cdc_sync__4                                                              |   128|
|169   |      axi_gpio_7                                                                                            |mpsoc_axi_gpio_7_0                                                       |   750|
|170   |        U0                                                                                                  |axi_gpio__1                                                              |   750|
|171   |          AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__2                                                         |    96|
|172   |            I_SLAVE_ATTACHMENT                                                                              |slave_attachment__2                                                      |    96|
|173   |              I_DECODER                                                                                     |address_decoder__2                                                       |    17|
|174   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__3                                                             |     1|
|175   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0__3                                             |     1|
|176   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1__3                                             |     1|
|177   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2__3                                             |     1|
|178   |          gpio_core_1                                                                                       |GPIO_Core__1                                                             |   616|
|179   |            \Dual.INPUT_DOUBLE_REGS4                                                                        |cdc_sync__3                                                              |   128|
|180   |            \Dual.INPUT_DOUBLE_REGS5                                                                        |cdc_sync__2                                                              |   128|
|181   |      axi_gpio_dnn                                                                                          |mpsoc_axi_gpio_dnn_0                                                     |    99|
|182   |        U0                                                                                                  |axi_gpio__parameterized2                                                 |    99|
|183   |          AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__1                                                         |    66|
|184   |            I_SLAVE_ATTACHMENT                                                                              |slave_attachment__1                                                      |    66|
|185   |              I_DECODER                                                                                     |address_decoder__1                                                       |    17|
|186   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__2                                                             |     1|
|187   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0__2                                             |     1|
|188   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1__2                                             |     1|
|189   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2__2                                             |     1|
|190   |          gpio_core_1                                                                                       |GPIO_Core__parameterized0                                                |    25|
|191   |            \Dual.INPUT_DOUBLE_REGS5                                                                        |cdc_sync__parameterized0                                                 |     4|
|192   |      axi_uart                                                                                              |mpsoc_axi_uart_0                                                         |   246|
|193   |        U0                                                                                                  |axi_uartlite                                                             |   246|
|194   |          UARTLITE_CORE_I                                                                                   |uartlite_core                                                            |   190|
|195   |            BAUD_RATE_I                                                                                     |baudrate                                                                 |    14|
|196   |            UARTLITE_RX_I                                                                                   |uartlite_rx                                                              |    87|
|197   |              INPUT_DOUBLE_REGS3                                                                            |cdc_sync__parameterized1                                                 |     4|
|198   |              SRL_FIFO_I                                                                                    |srl_fifo_f                                                               |    21|
|199   |                I_SRL_FIFO_RBU_F                                                                            |srl_fifo_rbu_f                                                           |    21|
|200   |                  CNTR_INCR_DECR_ADDN_F_I                                                                   |cntr_incr_decr_addn_f                                                    |    11|
|201   |                  DYNSHREG_F_I                                                                              |dynshreg_f                                                               |     8|
|202   |            UARTLITE_TX_I                                                                                   |uartlite_tx                                                              |    61|
|203   |              SRL_FIFO_I                                                                                    |srl_fifo_f__1                                                            |    21|
|204   |                I_SRL_FIFO_RBU_F                                                                            |srl_fifo_rbu_f__1                                                        |    21|
|205   |                  CNTR_INCR_DECR_ADDN_F_I                                                                   |cntr_incr_decr_addn_f__1                                                 |    11|
|206   |                  DYNSHREG_F_I                                                                              |dynshreg_f__1                                                            |     8|
|207   |          AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__parameterized0                                            |    55|
|208   |            I_SLAVE_ATTACHMENT                                                                              |slave_attachment__parameterized0                                         |    55|
|209   |              I_DECODER                                                                                     |address_decoder__parameterized0                                          |    19|
|210   |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__1                                                             |     1|
|211   |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0__1                                             |     1|
|212   |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1__1                                             |     1|
|213   |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2__1                                             |     1|
|214   |      mips_axi_ic                                                                                           |mpsoc_mips_axi_ic_0                                                      | 10420|
|215   |        m01_couplers                                                                                        |m01_couplers_imp_8669UB                                                  |  2600|
|216   |          auto_ds                                                                                           |mpsoc_auto_ds_0                                                          |  1573|
|217   |            inst                                                                                            |axi_dwidth_converter_v2_1_18_top__xdcDup__1                              |  1573|
|218   |              \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                        |axi_dwidth_converter_v2_1_18_axi_downsizer__xdcDup__1                    |  1573|
|219   |                \USE_WRITE.USE_SPLIT.write_resp_inst                                                        |axi_dwidth_converter_v2_1_18_b_downsizer                                 |    38|
|220   |                \USE_WRITE.write_addr_inst                                                                  |axi_dwidth_converter_v2_1_18_a_downsizer__xdcDup__1                      |   676|
|221   |                  \USE_B_CHANNEL.cmd_b_queue                                                                |axi_data_fifo_v2_1_17_axic_fifo__xdcDup__1                               |    90|
|222   |                    inst                                                                                    |axi_data_fifo_v2_1_17_fifo_gen__xdcDup__1                                |    90|
|223   |                      fifo_gen_inst                                                                         |fifo_generator_v13_2_3__xdcDup__1                                        |    88|
|224   |                        inst_fifo_gen                                                                       |fifo_generator_v13_2_3_synth__xdcDup__1                                  |    88|
|225   |                          \gconvfifo.rf                                                                     |fifo_generator_top__xdcDup__1                                            |    88|
|226   |                            \grf.rf                                                                         |fifo_generator_ramfifo__xdcDup__1                                        |    88|
|227   |                              rstblk                                                                        |reset_blk_ramfifo__xdcDup__1                                             |     5|
|228   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |xpm_cdc_async_rst                                                        |     2|
|229   |                              \gntv_or_sync_fifo.mem                                                        |memory                                                                   |    21|
|230   |                                \gdm.dm_gen.dm                                                              |dmem                                                                     |    10|
|231   |                              \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic                                                                 |    37|
|232   |                                rpntr                                                                       |rd_bin_cntr                                                              |    15|
|233   |                                \grss.rsts                                                                  |rd_status_flags_ss                                                       |     7|
|234   |                                  c1                                                                        |compare__6                                                               |     2|
|235   |                                  c2                                                                        |compare                                                                  |     2|
|236   |                                \gr1.gr1_int.rfwft                                                          |rd_fwft                                                                  |    15|
|237   |                              \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic                                                                 |    25|
|238   |                                wpntr                                                                       |wr_bin_cntr                                                              |    15|
|239   |                                \gwss.wsts                                                                  |wr_status_flags_ss                                                       |     9|
|240   |                                  c0                                                                        |compare__4                                                               |     2|
|241   |                                  c1                                                                        |compare__5                                                               |     2|
|242   |                  cmd_queue                                                                                 |axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__1               |   123|
|243   |                    inst                                                                                    |axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__1                |   123|
|244   |                      fifo_gen_inst                                                                         |fifo_generator_v13_2_3__parameterized0__xdcDup__1                        |   121|
|245   |                        inst_fifo_gen                                                                       |fifo_generator_v13_2_3_synth__parameterized0__xdcDup__1                  |   121|
|246   |                          \gconvfifo.rf                                                                     |fifo_generator_top__parameterized0__xdcDup__1                            |   121|
|247   |                            \grf.rf                                                                         |fifo_generator_ramfifo__parameterized0__xdcDup__1                        |   121|
|248   |                              rstblk                                                                        |reset_blk_ramfifo__xdcDup__2                                             |     5|
|249   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |xpm_cdc_async_rst__10                                                    |     2|
|250   |                              \gntv_or_sync_fifo.mem                                                        |memory__parameterized0                                                   |    54|
|251   |                                \gdm.dm_gen.dm                                                              |dmem__parameterized0                                                     |    27|
|252   |                              \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic__8                                                              |    37|
|253   |                                rpntr                                                                       |rd_bin_cntr__8                                                           |    15|
|254   |                                \grss.rsts                                                                  |rd_status_flags_ss__8                                                    |     7|
|255   |                                  c1                                                                        |compare__26                                                              |     2|
|256   |                                  c2                                                                        |compare__25                                                              |     2|
|257   |                                \gr1.gr1_int.rfwft                                                          |rd_fwft__8                                                               |    15|
|258   |                              \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic__8                                                              |    25|
|259   |                                wpntr                                                                       |wr_bin_cntr__8                                                           |    15|
|260   |                                \gwss.wsts                                                                  |wr_status_flags_ss__8                                                    |     9|
|261   |                                  c0                                                                        |compare__16                                                              |     2|
|262   |                                  c1                                                                        |compare__15                                                              |     2|
|263   |                \USE_WRITE.write_data_inst                                                                  |axi_dwidth_converter_v2_1_18_w_downsizer                                 |    90|
|264   |                \USE_READ.read_addr_inst                                                                    |axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0__xdcDup__1      |   581|
|265   |                  cmd_queue                                                                                 |axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__2               |   125|
|266   |                    inst                                                                                    |axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__2                |   125|
|267   |                      fifo_gen_inst                                                                         |fifo_generator_v13_2_3__parameterized0__xdcDup__2                        |   123|
|268   |                        inst_fifo_gen                                                                       |fifo_generator_v13_2_3_synth__parameterized0__xdcDup__2                  |   123|
|269   |                          \gconvfifo.rf                                                                     |fifo_generator_top__parameterized0__xdcDup__2                            |   123|
|270   |                            \grf.rf                                                                         |fifo_generator_ramfifo__parameterized0__xdcDup__2                        |   123|
|271   |                              rstblk                                                                        |reset_blk_ramfifo__xdcDup__3                                             |     5|
|272   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |xpm_cdc_async_rst__9                                                     |     2|
|273   |                              \gntv_or_sync_fifo.mem                                                        |memory__parameterized0__6                                                |    56|
|274   |                                \gdm.dm_gen.dm                                                              |dmem__parameterized0__6                                                  |    28|
|275   |                              \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic__7                                                              |    37|
|276   |                                rpntr                                                                       |rd_bin_cntr__7                                                           |    15|
|277   |                                \grss.rsts                                                                  |rd_status_flags_ss__7                                                    |     7|
|278   |                                  c1                                                                        |compare__24                                                              |     2|
|279   |                                  c2                                                                        |compare__23                                                              |     2|
|280   |                                \gr1.gr1_int.rfwft                                                          |rd_fwft__7                                                               |    15|
|281   |                              \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic__7                                                              |    25|
|282   |                                wpntr                                                                       |wr_bin_cntr__7                                                           |    15|
|283   |                                \gwss.wsts                                                                  |wr_status_flags_ss__7                                                    |     9|
|284   |                                  c0                                                                        |compare__14                                                              |     2|
|285   |                                  c1                                                                        |compare__13                                                              |     2|
|286   |                \USE_READ.read_data_inst                                                                    |axi_dwidth_converter_v2_1_18_r_downsizer                                 |   187|
|287   |          auto_pc                                                                                           |mpsoc_auto_pc_1                                                          |  1027|
|288   |            inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0    |  1027|
|289   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s__parameterized0                       |  1027|
|290   |                \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0            |   242|
|291   |                  cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0        |   225|
|292   |                    incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0              |    88|
|293   |                    wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0              |   118|
|294   |                  aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__1                         |     8|
|295   |                \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel__parameterized0             |    55|
|296   |                  bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized3           |    15|
|297   |                  bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__1        |     8|
|298   |                \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0            |   236|
|299   |                  cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__1     |   225|
|300   |                    incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__1           |    88|
|301   |                    wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__1           |   118|
|302   |                  ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__1                         |     8|
|303   |                \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel__parameterized0             |    70|
|304   |                  rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__1        |    48|
|305   |                  transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized4           |    15|
|306   |                SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice__parameterized1            |   422|
|307   |                  \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized8__1        |   148|
|308   |                  \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized9           |    13|
|309   |                  \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized8           |   148|
|310   |                  \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized10          |   112|
|311   |        m02_couplers                                                                                        |m02_couplers_imp_3CF3FU                                                  |  2600|
|312   |          auto_ds                                                                                           |mpsoc_auto_ds_1                                                          |  1573|
|313   |            inst                                                                                            |axi_dwidth_converter_v2_1_18_top                                         |  1573|
|314   |              \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                        |axi_dwidth_converter_v2_1_18_axi_downsizer                               |  1573|
|315   |                \USE_WRITE.USE_SPLIT.write_resp_inst                                                        |axi_dwidth_converter_v2_1_18_b_downsizer__2                              |    38|
|316   |                \USE_WRITE.write_addr_inst                                                                  |axi_dwidth_converter_v2_1_18_a_downsizer                                 |   676|
|317   |                  \USE_B_CHANNEL.cmd_b_queue                                                                |axi_data_fifo_v2_1_17_axic_fifo                                          |    90|
|318   |                    inst                                                                                    |axi_data_fifo_v2_1_17_fifo_gen                                           |    90|
|319   |                      fifo_gen_inst                                                                         |fifo_generator_v13_2_3                                                   |    88|
|320   |                        inst_fifo_gen                                                                       |fifo_generator_v13_2_3_synth                                             |    88|
|321   |                          \gconvfifo.rf                                                                     |fifo_generator_top                                                       |    88|
|322   |                            \grf.rf                                                                         |fifo_generator_ramfifo                                                   |    88|
|323   |                              rstblk                                                                        |reset_blk_ramfifo__xdcDup__4                                             |     5|
|324   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |xpm_cdc_async_rst__8                                                     |     2|
|325   |                              \gntv_or_sync_fifo.mem                                                        |memory__2                                                                |    21|
|326   |                                \gdm.dm_gen.dm                                                              |dmem__2                                                                  |    10|
|327   |                              \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic__6                                                              |    37|
|328   |                                rpntr                                                                       |rd_bin_cntr__6                                                           |    15|
|329   |                                \grss.rsts                                                                  |rd_status_flags_ss__6                                                    |     7|
|330   |                                  c1                                                                        |compare__22                                                              |     2|
|331   |                                  c2                                                                        |compare__21                                                              |     2|
|332   |                                \gr1.gr1_int.rfwft                                                          |rd_fwft__6                                                               |    15|
|333   |                              \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic__6                                                              |    25|
|334   |                                wpntr                                                                       |wr_bin_cntr__6                                                           |    15|
|335   |                                \gwss.wsts                                                                  |wr_status_flags_ss__6                                                    |     9|
|336   |                                  c0                                                                        |compare__12                                                              |     2|
|337   |                                  c1                                                                        |compare__11                                                              |     2|
|338   |                  cmd_queue                                                                                 |axi_data_fifo_v2_1_17_axic_fifo__parameterized0__xdcDup__3               |   123|
|339   |                    inst                                                                                    |axi_data_fifo_v2_1_17_fifo_gen__parameterized0__xdcDup__3                |   123|
|340   |                      fifo_gen_inst                                                                         |fifo_generator_v13_2_3__parameterized0__xdcDup__3                        |   121|
|341   |                        inst_fifo_gen                                                                       |fifo_generator_v13_2_3_synth__parameterized0__xdcDup__3                  |   121|
|342   |                          \gconvfifo.rf                                                                     |fifo_generator_top__parameterized0__xdcDup__3                            |   121|
|343   |                            \grf.rf                                                                         |fifo_generator_ramfifo__parameterized0__xdcDup__3                        |   121|
|344   |                              rstblk                                                                        |reset_blk_ramfifo__xdcDup__5                                             |     5|
|345   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |xpm_cdc_async_rst__7                                                     |     2|
|346   |                              \gntv_or_sync_fifo.mem                                                        |memory__parameterized0__5                                                |    54|
|347   |                                \gdm.dm_gen.dm                                                              |dmem__parameterized0__5                                                  |    27|
|348   |                              \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic__5                                                              |    37|
|349   |                                rpntr                                                                       |rd_bin_cntr__5                                                           |    15|
|350   |                                \grss.rsts                                                                  |rd_status_flags_ss__5                                                    |     7|
|351   |                                  c1                                                                        |compare__20                                                              |     2|
|352   |                                  c2                                                                        |compare__19                                                              |     2|
|353   |                                \gr1.gr1_int.rfwft                                                          |rd_fwft__5                                                               |    15|
|354   |                              \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic__5                                                              |    25|
|355   |                                wpntr                                                                       |wr_bin_cntr__5                                                           |    15|
|356   |                                \gwss.wsts                                                                  |wr_status_flags_ss__5                                                    |     9|
|357   |                                  c0                                                                        |compare__10                                                              |     2|
|358   |                                  c1                                                                        |compare__9                                                               |     2|
|359   |                \USE_WRITE.write_data_inst                                                                  |axi_dwidth_converter_v2_1_18_w_downsizer__2                              |    90|
|360   |                \USE_READ.read_addr_inst                                                                    |axi_dwidth_converter_v2_1_18_a_downsizer__parameterized0                 |   581|
|361   |                  cmd_queue                                                                                 |axi_data_fifo_v2_1_17_axic_fifo__parameterized0                          |   125|
|362   |                    inst                                                                                    |axi_data_fifo_v2_1_17_fifo_gen__parameterized0                           |   125|
|363   |                      fifo_gen_inst                                                                         |fifo_generator_v13_2_3__parameterized0                                   |   123|
|364   |                        inst_fifo_gen                                                                       |fifo_generator_v13_2_3_synth__parameterized0                             |   123|
|365   |                          \gconvfifo.rf                                                                     |fifo_generator_top__parameterized0                                       |   123|
|366   |                            \grf.rf                                                                         |fifo_generator_ramfifo__parameterized0                                   |   123|
|367   |                              rstblk                                                                        |reset_blk_ramfifo                                                        |     5|
|368   |                                \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                        |xpm_cdc_async_rst__6                                                     |     2|
|369   |                              \gntv_or_sync_fifo.mem                                                        |memory__parameterized0__4                                                |    56|
|370   |                                \gdm.dm_gen.dm                                                              |dmem__parameterized0__4                                                  |    28|
|371   |                              \gntv_or_sync_fifo.gl0.rd                                                     |rd_logic__4                                                              |    37|
|372   |                                rpntr                                                                       |rd_bin_cntr__4                                                           |    15|
|373   |                                \grss.rsts                                                                  |rd_status_flags_ss__4                                                    |     7|
|374   |                                  c1                                                                        |compare__18                                                              |     2|
|375   |                                  c2                                                                        |compare__17                                                              |     2|
|376   |                                \gr1.gr1_int.rfwft                                                          |rd_fwft__4                                                               |    15|
|377   |                              \gntv_or_sync_fifo.gl0.wr                                                     |wr_logic__4                                                              |    25|
|378   |                                wpntr                                                                       |wr_bin_cntr__4                                                           |    15|
|379   |                                \gwss.wsts                                                                  |wr_status_flags_ss__4                                                    |     9|
|380   |                                  c0                                                                        |compare__8                                                               |     2|
|381   |                                  c1                                                                        |compare__7                                                               |     2|
|382   |                \USE_READ.read_data_inst                                                                    |axi_dwidth_converter_v2_1_18_r_downsizer__2                              |   187|
|383   |          auto_pc                                                                                           |mpsoc_auto_pc_2                                                          |  1027|
|384   |            inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0__1 |  1027|
|385   |              \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s__parameterized0__1                    |  1027|
|386   |                \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel__parameterized0__1         |   242|
|387   |                  cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__3     |   225|
|388   |                    incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__3           |    88|
|389   |                    wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__3           |   118|
|390   |                  aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__2                         |     8|
|391   |                \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel__parameterized0__1          |    55|
|392   |                  bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized3__1        |    15|
|393   |                  bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__2        |     8|
|394   |                \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel__parameterized0__1         |   236|
|395   |                  cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__parameterized0__2     |   225|
|396   |                    incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__parameterized0__2           |    88|
|397   |                    wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__parameterized0__2           |   118|
|398   |                  ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__2                         |     8|
|399   |                \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel__parameterized0__1          |    70|
|400   |                  rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__2        |    48|
|401   |                  transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized4__1        |    15|
|402   |                SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice__parameterized1__1         |   422|
|403   |                  \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized8__3        |   148|
|404   |                  \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized9__1        |    13|
|405   |                  \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized8__2        |   148|
|406   |                  \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized10__1       |   112|
|407   |        s00_couplers                                                                                        |s00_couplers_imp_1VF6DZK                                                 |  1970|
|408   |          auto_pc                                                                                           |mpsoc_auto_pc_3                                                          |     0|
|409   |          auto_rs                                                                                           |mpsoc_auto_rs_0                                                          |   382|
|410   |            inst                                                                                            |axi_register_slice_v2_1_18_axi_register_slice__parameterized3            |   382|
|411   |              \aw.aw_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized12__5       |    69|
|412   |              \w.w_pipe                                                                                     |axi_register_slice_v2_1_18_axic_register_slice__parameterized13          |   118|
|413   |              \b.b_pipe                                                                                     |axi_register_slice_v2_1_18_axic_register_slice__parameterized14          |    10|
|414   |              \ar.ar_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized12          |    69|
|415   |              \r.r_pipe                                                                                     |axi_register_slice_v2_1_18_axic_register_slice__parameterized15          |   115|
|416   |          auto_rs_w                                                                                         |mpsoc_auto_rs_w_0                                                        |   227|
|417   |            inst                                                                                            |axi_register_slice_v2_1_18_axi_register_slice__parameterized4            |   227|
|418   |              \w.w_pipe                                                                                     |axi_register_slice_v2_1_18_axic_register_slice__parameterized17          |   226|
|419   |          auto_us                                                                                           |mpsoc_auto_us_0                                                          |  1183|
|420   |            inst                                                                                            |axi_dwidth_converter_v2_1_18_top__parameterized0                         |  1183|
|421   |              \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                |axi_dwidth_converter_v2_1_18_axi_upsizer                                 |  1183|
|422   |                \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                           |axi_dwidth_converter_v2_1_18_w_upsizer                                   |   315|
|423   |                \USE_WRITE.write_addr_inst                                                                  |axi_dwidth_converter_v2_1_18_a_upsizer                                   |   168|
|424   |                  \GEN_CMD_QUEUE.cmd_queue                                                                  |generic_baseblocks_v2_1_0_command_fifo                                   |    78|
|425   |                \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                             |axi_dwidth_converter_v2_1_18_r_upsizer                                   |   162|
|426   |                \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                     |axi_register_slice_v2_1_18_axi_register_slice__parameterized5            |   209|
|427   |                  \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized20          |   208|
|428   |                \USE_READ.read_addr_inst                                                                    |axi_dwidth_converter_v2_1_18_a_upsizer__parameterized0                   |   191|
|429   |                  \GEN_CMD_QUEUE.cmd_queue                                                                  |generic_baseblocks_v2_1_0_command_fifo__1                                |    78|
|430   |                si_register_slice_inst                                                                      |axi_register_slice_v2_1_18_axi_register_slice__parameterized6            |   137|
|431   |                  \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized12__1       |    68|
|432   |                  \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__parameterized12__2       |    68|
|433   |          s00_regslice                                                                                      |mpsoc_s00_regslice_0                                                     |   178|
|434   |            inst                                                                                            |axi_register_slice_v2_1_18_axi_register_slice__parameterized7            |   178|
|435   |              \aw.aw_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized21__1       |    42|
|436   |              \w.w_pipe                                                                                     |axi_register_slice_v2_1_18_axic_register_slice__parameterized22          |    43|
|437   |              \b.b_pipe                                                                                     |axi_register_slice_v2_1_18_axic_register_slice__parameterized23          |     9|
|438   |              \ar.ar_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized21          |    42|
|439   |              \r.r_pipe                                                                                     |axi_register_slice_v2_1_18_axic_register_slice__parameterized24          |    41|
|440   |        s00_mmu                                                                                             |mpsoc_s00_mmu_0                                                          |   233|
|441   |          inst                                                                                              |axi_mmu_v2_1_16_top                                                      |   233|
|442   |            \gen_write.write_decoder                                                                        |axi_mmu_v2_1_16_addr_decoder__1                                          |     7|
|443   |            \gen_read.read_decoder                                                                          |axi_mmu_v2_1_16_addr_decoder                                             |     6|
|444   |            decerr_slave_inst                                                                               |axi_mmu_v2_1_16_decerr_slave                                             |     9|
|445   |            register_slice_inst                                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized8            |    87|
|446   |              \aw.aw_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized22__1       |    43|
|447   |              \ar.ar_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized22__2       |    43|
|448   |        s01_couplers                                                                                        |s01_couplers_imp_KTEB3S                                                  |   595|
|449   |          s01_regslice                                                                                      |mpsoc_s01_regslice_0                                                     |   595|
|450   |            inst                                                                                            |axi_register_slice_v2_1_18_axi_register_slice__parameterized9            |   595|
|451   |              \aw.aw_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized28__1       |    70|
|452   |              \w.w_pipe                                                                                     |axi_register_slice_v2_1_18_axic_register_slice__parameterized29          |   229|
|453   |              \b.b_pipe                                                                                     |axi_register_slice_v2_1_18_axic_register_slice__parameterized30          |    11|
|454   |              \ar.ar_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized28          |    70|
|455   |              \r.r_pipe                                                                                     |axi_register_slice_v2_1_18_axic_register_slice__parameterized31          |   214|
|456   |        s01_mmu                                                                                             |mpsoc_s01_mmu_0                                                          |   348|
|457   |          inst                                                                                              |axi_mmu_v2_1_16_top__parameterized0                                      |   348|
|458   |            \gen_write.write_decoder                                                                        |axi_mmu_v2_1_16_addr_decoder__parameterized0__1                          |     1|
|459   |            \gen_read.read_decoder                                                                          |axi_mmu_v2_1_16_addr_decoder__parameterized0                             |     1|
|460   |            decerr_slave_inst                                                                               |axi_mmu_v2_1_16_decerr_slave__parameterized0                             |    48|
|461   |            register_slice_inst                                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized10           |   135|
|462   |              \aw.aw_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized32__1       |    67|
|463   |              \ar.ar_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized32          |    67|
|464   |        xbar                                                                                                |mpsoc_xbar_0                                                             |  2074|
|465   |          inst                                                                                              |axi_crossbar_v2_1_19_axi_crossbar__parameterized0                        |  2074|
|466   |            \gen_samd.crossbar_samd                                                                         |axi_crossbar_v2_1_19_crossbar                                            |  2074|
|467   |              \gen_decerr_slave.decerr_slave_inst                                                           |axi_crossbar_v2_1_19_decerr_slave__parameterized0                        |    49|
|468   |              addr_arbiter_aw                                                                               |axi_crossbar_v2_1_19_addr_arbiter__1                                     |   167|
|469   |                \gen_arbiter.mux_mesg                                                                       |generic_baseblocks_v2_1_0_mux_enc__parameterized6__1                     |    63|
|470   |                \gen_arbiter.si_amesg_mux_inst                                                              |generic_baseblocks_v2_1_0_mux_enc__parameterized7__1                     |     4|
|471   |              addr_arbiter_ar                                                                               |axi_crossbar_v2_1_19_addr_arbiter                                        |   167|
|472   |                \gen_arbiter.mux_mesg                                                                       |generic_baseblocks_v2_1_0_mux_enc__parameterized6                        |    63|
|473   |                \gen_arbiter.si_amesg_mux_inst                                                              |generic_baseblocks_v2_1_0_mux_enc__parameterized7                        |     4|
|474   |              splitter_aw_mi                                                                                |axi_crossbar_v2_1_19_splitter__parameterized0__1                         |     8|
|475   |              \gen_slave_slots[0].gen_si_read.si_transactor_ar                                              |axi_crossbar_v2_1_19_si_transactor                                       |   173|
|476   |                \gen_addr_decoder.addr_decoder_inst                                                         |axi_crossbar_v2_1_19_addr_decoder__parameterized0                        |    80|
|477   |                  \gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized8              |     1|
|478   |                  \gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized9              |     7|
|479   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__53                                  |     1|
|480   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__54                                  |     1|
|481   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and                                      |     1|
|482   |                  \gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__1                           |     7|
|483   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__107                                 |     1|
|484   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__106                                 |     1|
|485   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__105                                 |     1|
|486   |                  \gen_target[2].gen_region[1].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized0__1           |     7|
|487   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__102                                 |     1|
|488   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__101                                 |     1|
|489   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__100                                 |     1|
|490   |                  \gen_target[2].gen_region[2].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized1__1           |     7|
|491   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__97                                  |     1|
|492   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__96                                  |     1|
|493   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__95                                  |     1|
|494   |                  \gen_target[2].gen_region[3].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized2__1           |     7|
|495   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__92                                  |     1|
|496   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__91                                  |     1|
|497   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__90                                  |     1|
|498   |                  \gen_target[2].gen_region[4].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized3__1           |     7|
|499   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__87                                  |     1|
|500   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__86                                  |     1|
|501   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__85                                  |     1|
|502   |                  \gen_target[2].gen_region[5].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized4__1           |     7|
|503   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__82                                  |     1|
|504   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__81                                  |     1|
|505   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__80                                  |     1|
|506   |                  \gen_target[2].gen_region[6].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized5__1           |     7|
|507   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__77                                  |     1|
|508   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__76                                  |     1|
|509   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__75                                  |     1|
|510   |                  \gen_target[2].gen_region[7].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized6__1           |     7|
|511   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__72                                  |     1|
|512   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__71                                  |     1|
|513   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__70                                  |     1|
|514   |                  \gen_target[2].gen_region[8].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized7__1           |     7|
|515   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__67                                  |     1|
|516   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__66                                  |     1|
|517   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__65                                  |     1|
|518   |                \gen_single_issue.mux_resp_single_issue                                                     |generic_baseblocks_v2_1_0_mux_enc__parameterized3                        |    67|
|519   |              \gen_slave_slots[0].gen_si_write.si_transactor_aw                                             |axi_crossbar_v2_1_19_si_transactor__parameterized0                       |   108|
|520   |                \gen_addr_decoder.addr_decoder_inst                                                         |axi_crossbar_v2_1_19_addr_decoder__parameterized0__1                     |    80|
|521   |                  \gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized8__3           |     1|
|522   |                  \gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized9__1           |     7|
|523   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__157                                 |     1|
|524   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__156                                 |     1|
|525   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__155                                 |     1|
|526   |                  \gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__2                           |     7|
|527   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__152                                 |     1|
|528   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__151                                 |     1|
|529   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__150                                 |     1|
|530   |                  \gen_target[2].gen_region[1].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized0__2           |     7|
|531   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__147                                 |     1|
|532   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__146                                 |     1|
|533   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__145                                 |     1|
|534   |                  \gen_target[2].gen_region[2].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized1__2           |     7|
|535   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__142                                 |     1|
|536   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__141                                 |     1|
|537   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__140                                 |     1|
|538   |                  \gen_target[2].gen_region[3].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized2__2           |     7|
|539   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__137                                 |     1|
|540   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__136                                 |     1|
|541   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__135                                 |     1|
|542   |                  \gen_target[2].gen_region[4].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized3__2           |     7|
|543   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__132                                 |     1|
|544   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__131                                 |     1|
|545   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__130                                 |     1|
|546   |                  \gen_target[2].gen_region[5].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized4__2           |     7|
|547   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__127                                 |     1|
|548   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__126                                 |     1|
|549   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__125                                 |     1|
|550   |                  \gen_target[2].gen_region[6].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized5__2           |     7|
|551   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__122                                 |     1|
|552   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__121                                 |     1|
|553   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__120                                 |     1|
|554   |                  \gen_target[2].gen_region[7].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized6__2           |     7|
|555   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__117                                 |     1|
|556   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__116                                 |     1|
|557   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__115                                 |     1|
|558   |                  \gen_target[2].gen_region[8].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized7__2           |     7|
|559   |                    \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__112                                 |     1|
|560   |                    \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__111                                 |     1|
|561   |                    \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__110                                 |     1|
|562   |                \gen_single_issue.mux_resp_single_issue                                                     |generic_baseblocks_v2_1_0_mux_enc__parameterized4                        |     2|
|563   |              \gen_slave_slots[0].gen_si_write.splitter_aw_si                                               |axi_crossbar_v2_1_19_splitter__parameterized0__2                         |     8|
|564   |              \gen_slave_slots[0].gen_si_write.wdata_router_w                                               |axi_crossbar_v2_1_19_wdata_router                                        |    34|
|565   |                wrouter_aw_fifo                                                                             |axi_data_fifo_v2_1_17_axic_reg_srl_fifo                                  |    27|
|566   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__19                                      |     1|
|567   |                  \gen_srls[0].gen_rep[1].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__20                                      |     1|
|568   |              \gen_slave_slots[1].gen_si_read.si_transactor_ar                                              |axi_crossbar_v2_1_19_si_transactor__parameterized1                       |   134|
|569   |                \gen_addr_decoder.addr_decoder_inst                                                         |axi_crossbar_v2_1_19_addr_decoder__parameterized1                        |     1|
|570   |                  \gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized8__1           |     1|
|571   |                \gen_multi_thread.arbiter_resp_inst                                                         |axi_crossbar_v2_1_19_arbiter_resp                                        |    12|
|572   |                \gen_multi_thread.mux_resp_multi_thread                                                     |generic_baseblocks_v2_1_0_mux_enc__parameterized3__1                     |    68|
|573   |              \gen_slave_slots[1].gen_si_write.si_transactor_aw                                             |axi_crossbar_v2_1_19_si_transactor__parameterized2                       |    69|
|574   |                \gen_addr_decoder.addr_decoder_inst                                                         |axi_crossbar_v2_1_19_addr_decoder__parameterized1__1                     |     1|
|575   |                  \gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized8__2           |     1|
|576   |                \gen_multi_thread.arbiter_resp_inst                                                         |axi_crossbar_v2_1_19_arbiter_resp__1                                     |    12|
|577   |                \gen_multi_thread.mux_resp_multi_thread                                                     |generic_baseblocks_v2_1_0_mux_enc__parameterized4__1                     |     3|
|578   |              \gen_slave_slots[1].gen_si_write.splitter_aw_si                                               |axi_crossbar_v2_1_19_splitter__parameterized0__3                         |     8|
|579   |              \gen_slave_slots[1].gen_si_write.wdata_router_w                                               |axi_crossbar_v2_1_19_wdata_router__parameterized0                        |    39|
|580   |                wrouter_aw_fifo                                                                             |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized0                  |    32|
|581   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__parameterized1__10                      |     1|
|582   |                  \gen_srls[0].gen_rep[1].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__parameterized1__11                      |     1|
|583   |              \gen_master_slots[0].gen_mi_read.gen_rid_decoder.rid_decoder_inst                             |axi_crossbar_v2_1_19_addr_decoder__parameterized2__1                     |     1|
|584   |              \gen_master_slots[0].gen_mi_write.gen_bid_decoder.bid_decoder_inst                            |axi_crossbar_v2_1_19_addr_decoder__parameterized2__2                     |     1|
|585   |              \gen_master_slots[0].gen_mi_write.wdata_mux_w                                                 |axi_crossbar_v2_1_19_wdata_mux                                           |   102|
|586   |                \gen_wmux.wmux_aw_fifo                                                                      |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized1                  |    25|
|587   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__parameterized1__1                       |     1|
|588   |                \gen_wmux.mux_w                                                                             |generic_baseblocks_v2_1_0_mux_enc__parameterized5                        |    72|
|589   |              \gen_master_slots[0].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized11__1        |   226|
|590   |                \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized38__1       |    11|
|591   |                \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized39__1       |   214|
|592   |              \gen_master_slots[1].gen_mi_write.wdata_mux_w                                                 |axi_crossbar_v2_1_19_wdata_mux__parameterized0__1                        |    98|
|593   |                \gen_wmux.wmux_aw_fifo                                                                      |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2__1               |    21|
|594   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__29                                      |     1|
|595   |                \gen_wmux.mux_w                                                                             |generic_baseblocks_v2_1_0_mux_enc__parameterized5__3                     |    72|
|596   |              \gen_master_slots[1].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized11__2        |   218|
|597   |                \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized38__2       |     9|
|598   |                \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized39__2       |   208|
|599   |              \gen_master_slots[2].gen_mi_write.wdata_mux_w                                                 |axi_crossbar_v2_1_19_wdata_mux__parameterized0                           |    98|
|600   |                \gen_wmux.wmux_aw_fifo                                                                      |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized2                  |    21|
|601   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__10                                      |     1|
|602   |                \gen_wmux.mux_w                                                                             |generic_baseblocks_v2_1_0_mux_enc__parameterized5__2                     |    72|
|603   |              \gen_master_slots[2].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized11__3        |   218|
|604   |                \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized38__3       |     9|
|605   |                \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized39__3       |   208|
|606   |              \gen_master_slots[3].gen_mi_read.gen_rid_decoder.rid_decoder_inst                             |axi_crossbar_v2_1_19_addr_decoder__parameterized2__3                     |     1|
|607   |              \gen_master_slots[3].gen_mi_write.gen_bid_decoder.bid_decoder_inst                            |axi_crossbar_v2_1_19_addr_decoder__parameterized2                        |     1|
|608   |              \gen_master_slots[3].gen_mi_write.wdata_mux_w                                                 |axi_crossbar_v2_1_19_wdata_mux__parameterized1                           |    26|
|609   |                \gen_wmux.wmux_aw_fifo                                                                      |axi_data_fifo_v2_1_17_axic_reg_srl_fifo__parameterized3                  |    21|
|610   |                  \gen_srls[0].gen_rep[0].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__1                                       |     1|
|611   |              \gen_master_slots[3].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized11           |    29|
|612   |                \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized38          |     9|
|613   |                \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized39          |    19|
|614   |      rst_zynq_mpsoc_99M                                                                                    |mpsoc_rst_zynq_mpsoc_99M_0                                               |    66|
|615   |        U0                                                                                                  |proc_sys_reset                                                           |    66|
|616   |          EXT_LPF                                                                                           |lpf                                                                      |    23|
|617   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                      |cdc_sync__parameterized2__1                                              |     4|
|618   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |cdc_sync__parameterized2                                                 |     4|
|619   |          SEQ                                                                                               |sequence_psr                                                             |    36|
|620   |            SEQ_COUNTER                                                                                     |upcnt_n                                                                  |    13|
|621   |      zynq_mpsoc                                                                                            |mpsoc_zynq_mpsoc_0                                                       |   299|
|622   |        inst                                                                                                |zynq_ultra_ps_e_v3_2_2_zynq_ultra_ps_e                                   |   299|
|623   |  u_mips_cpu_top                                                                                            |mips_cpu_top                                                             |  3898|
|624   |    u_mips_cpu                                                                                              |mips_cpu                                                                 |  3644|
|625   |      alu1                                                                                                  |alu__1                                                                   |    35|
|626   |      reg_file1                                                                                             |reg_file                                                                 |  1892|
|627   |      alu2                                                                                                  |alu                                                                      |   354|
|628   |      RF_wdata1                                                                                             |RF_wdata1_funnel                                                         |     8|
|629   |      RF_wdata1__0                                                                                          |RF_wdata1_funnel__1                                                      |     8|
|630   |      RF_wdata1__1                                                                                          |RF_wdata1_funnel__2                                                      |     8|
|631   |  u_axi_lite_slave                                                                                          |axi_lite_if                                                              |    38|
+------+------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:27 ; elapsed = 00:05:31 . Memory (MB): peak = 4220.629 ; gain = 2468.934 ; free physical = 204 ; free virtual = 4525
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2174 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:11 ; elapsed = 00:05:05 . Memory (MB): peak = 4220.629 ; gain = 1750.699 ; free physical = 244 ; free virtual = 4565
Synthesis Optimization Complete : Time (s): cpu = 00:04:27 ; elapsed = 00:05:31 . Memory (MB): peak = 4220.637 ; gain = 2468.934 ; free physical = 254 ; free virtual = 4576
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/dnn_acc/dnn_acc_top.dcp' for cell 'u_dnn_acc_top'
INFO: [Netlist 29-17] Analyzing 2776 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/gpio_acc_start_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_arready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_awready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[15]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[16]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[17]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[18]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[19]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[20]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[21]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[22]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[23]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[24]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[25]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[26]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[27]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[28]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[29]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[30]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[31]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[32]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[33]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[34]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[35]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[36]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[37]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[38]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[39]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[40]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[41]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[42]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[43]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[44]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[45]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[46]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[47]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[48]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[49]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[50]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[51]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[52]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[53]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[54]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[55]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[56]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[57]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[58]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[59]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[60]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[61]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[62]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[63]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[8]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rdata_IBUF[9]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_rvalid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_axi_wready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_clk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_dnn_acc_top/user_reset_n_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/acc_done_reg_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_wdata_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_araddr_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arburst_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arburst_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arcache_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arcache_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arcache_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arcache_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arid_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arlen_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arlen_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arlen_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arlen_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_wdata_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arsize_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arsize_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arsize_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_arvalid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awaddr_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awburst_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awburst_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awcache_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awcache_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awcache_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awcache_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awid_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awlen_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awlen_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awlen_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awlen_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awsize_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awsize_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awsize_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_awvalid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_bready_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_wvalid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. u_dnn_acc_top/user_axi_wstrb_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Common 17-14] Message 'Opt 31-33' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/mpsoc_zynq_mpsoc_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_mpsoc_0/mpsoc_zynq_mpsoc_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_zynq_mpsoc_99M_0/mpsoc_rst_zynq_mpsoc_99M_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/rst_zynq_mpsoc_99M/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_uart_0/mpsoc_axi_uart_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_uart/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_0_0/mpsoc_axi_gpio_0_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_0_0/mpsoc_axi_gpio_0_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_0_0/mpsoc_axi_gpio_0_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_0_0/mpsoc_axi_gpio_0_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_0/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_1_0/mpsoc_axi_gpio_1_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_1_0/mpsoc_axi_gpio_1_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_1_0/mpsoc_axi_gpio_1_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_1_0/mpsoc_axi_gpio_1_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_1/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_2_0/mpsoc_axi_gpio_2_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_2_0/mpsoc_axi_gpio_2_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_2_0/mpsoc_axi_gpio_2_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_2_0/mpsoc_axi_gpio_2_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_2/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_3_0/mpsoc_axi_gpio_3_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_3_0/mpsoc_axi_gpio_3_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_3_0/mpsoc_axi_gpio_3_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_3_0/mpsoc_axi_gpio_3_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_3/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_4_0/mpsoc_axi_gpio_4_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_4_0/mpsoc_axi_gpio_4_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_4_0/mpsoc_axi_gpio_4_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_4_0/mpsoc_axi_gpio_4_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_4/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_5_0/mpsoc_axi_gpio_5_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_5_0/mpsoc_axi_gpio_5_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_5_0/mpsoc_axi_gpio_5_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_5_0/mpsoc_axi_gpio_5_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_5/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_6_0/mpsoc_axi_gpio_6_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_6_0/mpsoc_axi_gpio_6_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_6_0/mpsoc_axi_gpio_6_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_6_0/mpsoc_axi_gpio_6_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_6/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_7_0/mpsoc_axi_gpio_7_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_7_0/mpsoc_axi_gpio_7_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_7_0/mpsoc_axi_gpio_7_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_7_0/mpsoc_axi_gpio_7_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_7/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_dnn_0/mpsoc_axi_gpio_dnn_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_dnn_0/mpsoc_axi_gpio_dnn_0_board.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_dnn_0/mpsoc_axi_gpio_dnn_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_dnn_0/mpsoc_axi_gpio_dnn_0.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/axi_gpio_dnn/U0'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/dnn_acc/dnn_acc_top/dnn_acc_top_early.xdc] for cell 'u_dnn_acc_top'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/sources/ip_catalog/dnn_acc/dnn_acc_top/dnn_acc_top_early.xdc] for cell 'u_dnn_acc_top'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_s00_regslice_0/mpsoc_s00_regslice_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_s00_regslice_0/mpsoc_s00_regslice_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_us_0/mpsoc_auto_us_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_us_0/mpsoc_auto_us_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_rs_0/mpsoc_auto_rs_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_rs_0/mpsoc_auto_rs_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs/inst'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_rs_w_0/mpsoc_auto_rs_w_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs_w/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_rs_w_0/mpsoc_auto_rs_w_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s00_couplers/auto_rs_w/inst'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_s01_regslice_0/mpsoc_s01_regslice_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_s01_regslice_0/mpsoc_s01_regslice_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/mpsoc_auto_ds_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/mpsoc_auto_ds_0_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_1/mpsoc_auto_ds_1_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_prj/prj_5/prj_5.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_1/mpsoc_auto_ds_1_clocks.xdc] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4367.660 ; gain = 0.000 ; free physical = 130 ; free virtual = 4436
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2095 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 11 instances
  FDR => FDRE: 2064 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
941 Infos, 676 Warnings, 20 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:41 ; elapsed = 00:05:45 . Memory (MB): peak = 4367.660 ; gain = 2616.023 ; free physical = 1253 ; free virtual = 5559
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4367.660 ; gain = 0.000 ; free physical = 1253 ; free virtual = 5559
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4383.652 ; gain = 0.000 ; free physical = 1236 ; free virtual = 5560
INFO: [Common 17-1381] The checkpoint '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_out/dcp/synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4383.652 ; gain = 15.992 ; free physical = 1250 ; free virtual = 5564
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 4384.656 ; gain = 1.004 ; free physical = 580 ; free virtual = 5031
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4384.656 ; gain = 0.000 ; free physical = 582 ; free virtual = 5032

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 14e646fa1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4384.656 ; gain = 0.000 ; free physical = 582 ; free virtual = 5032

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 55 inverter(s) to 7457 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7a270dfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4384.656 ; gain = 0.000 ; free physical = 585 ; free virtual = 5036
INFO: [Opt 31-389] Phase Retarget created 63 cells and removed 1025 cells
INFO: [Opt 31-1021] In phase Retarget, 38 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 29 inverter(s) to 34 load pin(s).
Phase 2 Constant propagation | Checksum: a1fd4864

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4384.656 ; gain = 0.000 ; free physical = 585 ; free virtual = 5036
INFO: [Opt 31-389] Phase Constant propagation created 867 cells and removed 2455 cells
INFO: [Opt 31-1021] In phase Constant propagation, 36 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5355822d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4384.656 ; gain = 0.000 ; free physical = 584 ; free virtual = 5035
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2790 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 5355822d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4384.656 ; gain = 0.000 ; free physical = 587 ; free virtual = 5038
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e9293e91

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4384.656 ; gain = 0.000 ; free physical = 586 ; free virtual = 5038
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e9293e91

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4384.656 ; gain = 0.000 ; free physical = 586 ; free virtual = 5038
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              63  |            1025  |                                             38  |
|  Constant propagation         |             867  |            2455  |                                             36  |
|  Sweep                        |               0  |            2790  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             31  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4384.656 ; gain = 0.000 ; free physical = 586 ; free virtual = 5038
Ending Logic Optimization Task | Checksum: e9293e91

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 4384.656 ; gain = 0.000 ; free physical = 586 ; free virtual = 5038

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.248 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 9 Total Ports: 54
Ending PowerOpt Patch Enables Task | Checksum: b49d7eae

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 542 ; free virtual = 4999
Ending Power Optimization Task | Checksum: b49d7eae

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4400.664 ; gain = 16.008 ; free physical = 562 ; free virtual = 5019

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b49d7eae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 562 ; free virtual = 5019

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 562 ; free virtual = 5019
Ending Netlist Obfuscation Task | Checksum: b357ccb6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 562 ; free virtual = 5019
INFO: [Common 17-83] Releasing license: Implementation
971 Infos, 676 Warnings, 20 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 4400.664 ; gain = 16.008 ; free physical = 562 ; free virtual = 5019
INFO: [Chipscope 16-244] No debug cores were found in this design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 562 ; free virtual = 5021
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e9d97fc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 562 ; free virtual = 5021
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 562 ; free virtual = 5021

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bcf3782b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 530 ; free virtual = 4990

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28aa5d970

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 493 ; free virtual = 4955

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28aa5d970

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 493 ; free virtual = 4955
Phase 1 Placer Initialization | Checksum: 28aa5d970

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 492 ; free virtual = 4955

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 258de9d9b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 458 ; free virtual = 4922

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 439 ; free virtual = 4905

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2729f038f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 439 ; free virtual = 4905
Phase 2 Global Placement | Checksum: 26c46e4a6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 444 ; free virtual = 4910

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26c46e4a6

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 444 ; free virtual = 4910

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22a287317

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 442 ; free virtual = 4908

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 263f33793

Time (s): cpu = 00:01:03 ; elapsed = 00:00:51 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 442 ; free virtual = 4908

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1cb7432a8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 425 ; free virtual = 4892

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1c1fecdf8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 425 ; free virtual = 4891

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 2377d88b3

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 414 ; free virtual = 4881

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 266c8df99

Time (s): cpu = 00:01:17 ; elapsed = 00:01:04 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 406 ; free virtual = 4873

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 281b7f436

Time (s): cpu = 00:01:18 ; elapsed = 00:01:06 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 405 ; free virtual = 4872

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1a3f14c98

Time (s): cpu = 00:01:19 ; elapsed = 00:01:06 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 418 ; free virtual = 4885
Phase 3 Detail Placement | Checksum: 1a3f14c98

Time (s): cpu = 00:01:19 ; elapsed = 00:01:07 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 418 ; free virtual = 4885

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c8274e4c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net u_zynq_soc_wrapper/mpsoc_i/zynq_mpsoc/inst/pl_resetn0, inserted BUFG to drive 5590 loads.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bfa603bf

Time (s): cpu = 00:01:33 ; elapsed = 00:01:16 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 426 ; free virtual = 4893
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.814. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 12efa804a

Time (s): cpu = 00:01:33 ; elapsed = 00:01:17 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 426 ; free virtual = 4893
Phase 4.1 Post Commit Optimization | Checksum: 12efa804a

Time (s): cpu = 00:01:33 ; elapsed = 00:01:17 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 426 ; free virtual = 4893

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12efa804a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:17 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 427 ; free virtual = 4894
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 423 ; free virtual = 4890

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 179193618

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 426 ; free virtual = 4893

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 426 ; free virtual = 4893
Phase 4.4 Final Placement Cleanup | Checksum: 1166a5194

Time (s): cpu = 00:01:36 ; elapsed = 00:01:20 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 426 ; free virtual = 4893
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1166a5194

Time (s): cpu = 00:01:37 ; elapsed = 00:01:20 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 426 ; free virtual = 4893
Ending Placer Task | Checksum: acfc801d

Time (s): cpu = 00:01:37 ; elapsed = 00:01:20 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 447 ; free virtual = 4914
INFO: [Common 17-83] Releasing license: Implementation
994 Infos, 676 Warnings, 20 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:23 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 447 ; free virtual = 4914
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
998 Infos, 676 Warnings, 20 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 416 ; free virtual = 4884
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 416 ; free virtual = 4884
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 380 ; free virtual = 4878
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 327 ; free virtual = 4876
INFO: [Common 17-1381] The checkpoint '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_out/dcp/place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4400.664 ; gain = 0.000 ; free physical = 400 ; free virtual = 4879
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 14c2d89f ConstDB: 0 ShapeSum: 4e1af1b0 RouteDB: 4a1eb5ce

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dd8fd44a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 232 ; free virtual = 4714
Post Restoration Checksum: NetGraph: 138b07b9 NumContArr: 912664a9 Constraints: 3256d4f2 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d7084154

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 233 ; free virtual = 4716

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d7084154

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 221 ; free virtual = 4704

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d7084154

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 221 ; free virtual = 4704

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1e6d6a009

Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 205 ; free virtual = 4688

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 234680466

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 204 ; free virtual = 4691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.067  | TNS=0.000  | WHS=-1.158 | THS=-406.064|

Phase 2 Router Initialization | Checksum: 248d1a3ff

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 196 ; free virtual = 4682

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20136fbcb

Time (s): cpu = 00:03:05 ; elapsed = 00:02:18 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 195 ; free virtual = 4661

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4901
 Number of Nodes with overlaps = 628
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.254  | TNS=0.000  | WHS=-0.256 | THS=-7.165 |

Phase 4.1 Global Iteration 0 | Checksum: 1f81d4b37

Time (s): cpu = 00:05:30 ; elapsed = 00:04:11 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 212 ; free virtual = 4667

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.884  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2a3b372fd

Time (s): cpu = 00:05:45 ; elapsed = 00:04:22 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 212 ; free virtual = 4645

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.884  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 34b0b78f2

Time (s): cpu = 00:06:13 ; elapsed = 00:04:44 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 216 ; free virtual = 4649
Phase 4 Rip-up And Reroute | Checksum: 34b0b78f2

Time (s): cpu = 00:06:14 ; elapsed = 00:04:45 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 216 ; free virtual = 4649

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 3437bde8c

Time (s): cpu = 00:06:14 ; elapsed = 00:04:45 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 218 ; free virtual = 4650

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3437bde8c

Time (s): cpu = 00:06:14 ; elapsed = 00:04:45 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 218 ; free virtual = 4650
Phase 5 Delay and Skew Optimization | Checksum: 3437bde8c

Time (s): cpu = 00:06:14 ; elapsed = 00:04:45 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 218 ; free virtual = 4650

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2bd83c6d1

Time (s): cpu = 00:06:20 ; elapsed = 00:04:49 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 221 ; free virtual = 4654
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.884  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 376a285d9

Time (s): cpu = 00:06:20 ; elapsed = 00:04:49 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 221 ; free virtual = 4654
Phase 6 Post Hold Fix | Checksum: 376a285d9

Time (s): cpu = 00:06:20 ; elapsed = 00:04:49 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 221 ; free virtual = 4654

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.61574 %
  Global Horizontal Routing Utilization  = 4.79298 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 36bd29964

Time (s): cpu = 00:06:21 ; elapsed = 00:04:50 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 222 ; free virtual = 4655

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 36bd29964

Time (s): cpu = 00:06:21 ; elapsed = 00:04:50 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 221 ; free virtual = 4654

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 36bd29964

Time (s): cpu = 00:06:23 ; elapsed = 00:04:51 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 222 ; free virtual = 4654

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.884  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 36bd29964

Time (s): cpu = 00:06:23 ; elapsed = 00:04:52 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 224 ; free virtual = 4656
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:23 ; elapsed = 00:04:52 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 276 ; free virtual = 4708

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1016 Infos, 676 Warnings, 20 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:27 ; elapsed = 00:04:55 . Memory (MB): peak = 4403.676 ; gain = 3.012 ; free physical = 276 ; free virtual = 4708
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4403.676 ; gain = 0.000 ; free physical = 276 ; free virtual = 4709
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4403.676 ; gain = 0.000 ; free physical = 244 ; free virtual = 4705
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4403.676 ; gain = 0.000 ; free physical = 178 ; free virtual = 4701
INFO: [Common 17-1381] The checkpoint '/home/ucas/prj5-dnn-XinyiYuan/hardware/vivado_out/dcp/route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4403.676 ; gain = 0.000 ; free physical = 257 ; free virtual = 4704
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4411.680 ; gain = 0.000 ; free physical = 250 ; free virtual = 4697
Command: write_bitstream -force /home/ucas/prj5-dnn-XinyiYuan/hw_plat/system.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1 input u_mips_cpu_top/u_mips_cpu/RF_wdata1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1 input u_mips_cpu_top/u_mips_cpu/RF_wdata1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1__0 input u_mips_cpu_top/u_mips_cpu/RF_wdata1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1__0 input u_mips_cpu_top/u_mips_cpu/RF_wdata1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1__1 input u_mips_cpu_top/u_mips_cpu/RF_wdata1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1__1 input u_mips_cpu_top/u_mips_cpu/RF_wdata1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/MACC_pe/product0 output u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/MACC_pe/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/product0 output u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/MACC_pe/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/MACC_pe/product0 output u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/MACC_pe/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/MACC_pe/product0 output u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/MACC_pe/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/MACC_pe/product0 output u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/MACC_pe/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/product0 output u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/MACC_pe/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/MACC_pe/product0 output u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/MACC_pe/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/product0 output u_dnn_acc_top/accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/MACC_pe/product0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1 output u_mips_cpu_top/u_mips_cpu/RF_wdata1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1__0 output u_mips_cpu_top/u_mips_cpu/RF_wdata1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1__1 output u_mips_cpu_top/u_mips_cpu/RF_wdata1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1 multiplier stage u_mips_cpu_top/u_mips_cpu/RF_wdata1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1__0 multiplier stage u_mips_cpu_top/u_mips_cpu/RF_wdata1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP u_mips_cpu_top/u_mips_cpu/RF_wdata1__1 multiplier stage u_mips_cpu_top/u_mips_cpu/RF_wdata1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, u_zynq_soc_wrapper/mpsoc_i/mips_axi_ic/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /home/ucas/prj5-dnn-XinyiYuan/hw_plat/system.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
1029 Infos, 697 Warnings, 20 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 4411.680 ; gain = 0.000 ; free physical = 240 ; free virtual = 4676
INFO: [Common 17-206] Exiting Vivado at Sun Jun 28 18:02:31 2020...
