<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_cpu_lab2_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_cpu_lab2" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="12809333fs"></ZoomStartTime>
      <ZoomEndTime time="12952934fs"></ZoomEndTime>
      <Cursor1Time time="12929000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="160"></NameColumnWidth>
      <ValueColumnWidth column_width="75"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="38" />
   <wvobject fp_name="/sim_cpu_lab2/CPU/clk_140M" type="logic">
      <obj_property name="ElementShortName">clk_140M</obj_property>
      <obj_property name="ObjectShortName">clk_140M</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/reset_140M" type="logic">
      <obj_property name="ElementShortName">reset_140M</obj_property>
      <obj_property name="ObjectShortName">reset_140M</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/icache/vaddr" type="array">
      <obj_property name="ElementShortName">vaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">vaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/PF_PC" type="array">
      <obj_property name="ElementShortName">PF_PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PF_PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/IF_IR" type="array">
      <obj_property name="ElementShortName">IF_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">IF_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/ID_IR" type="array">
      <obj_property name="ElementShortName">ID_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">ID_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/EX_IR" type="array">
      <obj_property name="ElementShortName">EX_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">EX_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/MEM_IR" type="array">
      <obj_property name="ElementShortName">MEM_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">MEM_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/WB_IR" type="array">
      <obj_property name="ElementShortName">WB_IR[31:0]</obj_property>
      <obj_property name="ObjectShortName">WB_IR[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/WB_RegWrite" type="logic">
      <obj_property name="ElementShortName">WB_RegWrite</obj_property>
      <obj_property name="ObjectShortName">WB_RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/WB_WA" type="array">
      <obj_property name="ElementShortName">WB_WA[4:0]</obj_property>
      <obj_property name="ObjectShortName">WB_WA[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/WB_WD" type="array">
      <obj_property name="ElementShortName">WB_WD[31:0]</obj_property>
      <obj_property name="ObjectShortName">WB_WD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/SPC/RE" type="logic">
      <obj_property name="ElementShortName">RE</obj_property>
      <obj_property name="ObjectShortName">RE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/SPC/WE" type="logic">
      <obj_property name="ElementShortName">WE</obj_property>
      <obj_property name="ObjectShortName">WE</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/SPC/WD" type="array">
      <obj_property name="ElementShortName">WD[31:0]</obj_property>
      <obj_property name="ObjectShortName">WD[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/SPC/ext_uart_buffer" type="array">
      <obj_property name="ElementShortName">ext_uart_buffer[7:0]</obj_property>
      <obj_property name="ObjectShortName">ext_uart_buffer[7:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/SPC/ext_uart_tx" type="array">
      <obj_property name="ElementShortName">ext_uart_tx[7:0]</obj_property>
      <obj_property name="ObjectShortName">ext_uart_tx[7:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/SPC/ext_uart_busy" type="logic">
      <obj_property name="ElementShortName">ext_uart_busy</obj_property>
      <obj_property name="ObjectShortName">ext_uart_busy</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/rxd" type="logic">
      <obj_property name="ElementShortName">rxd</obj_property>
      <obj_property name="ObjectShortName">rxd</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/GRF/DataReg[8]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[8][31:0]</obj_property>
      <obj_property name="ObjectShortName">[8][31:0]</obj_property>
      <obj_property name="label">t0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/GRF/DataReg[4]" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">[4][31:0]</obj_property>
      <obj_property name="ObjectShortName">[4][31:0]</obj_property>
      <obj_property name="label">a0</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/icache/hit" type="logic">
      <obj_property name="ElementShortName">hit</obj_property>
      <obj_property name="ObjectShortName">hit</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/base_ram_data" type="array">
      <obj_property name="ElementShortName">base_ram_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">base_ram_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/base_ram_addr" type="array">
      <obj_property name="ElementShortName">base_ram_addr[19:0]</obj_property>
      <obj_property name="ObjectShortName">base_ram_addr[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/base_ram_be_n" type="array">
      <obj_property name="ElementShortName">base_ram_be_n[3:0]</obj_property>
      <obj_property name="ObjectShortName">base_ram_be_n[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/base_ram_ce_n" type="logic">
      <obj_property name="ElementShortName">base_ram_ce_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/base_ram_oe_n" type="logic">
      <obj_property name="ElementShortName">base_ram_oe_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/base_ram_we_n" type="logic">
      <obj_property name="ElementShortName">base_ram_we_n</obj_property>
      <obj_property name="ObjectShortName">base_ram_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/ext_ram_data" type="array">
      <obj_property name="ElementShortName">ext_ram_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">ext_ram_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/ext_ram_addr" type="array">
      <obj_property name="ElementShortName">ext_ram_addr[19:0]</obj_property>
      <obj_property name="ObjectShortName">ext_ram_addr[19:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/ext_ram_be_n" type="array">
      <obj_property name="ElementShortName">ext_ram_be_n[3:0]</obj_property>
      <obj_property name="ObjectShortName">ext_ram_be_n[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/ext_ram_ce_n" type="logic">
      <obj_property name="ElementShortName">ext_ram_ce_n</obj_property>
      <obj_property name="ObjectShortName">ext_ram_ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/ext_ram_oe_n" type="logic">
      <obj_property name="ElementShortName">ext_ram_oe_n</obj_property>
      <obj_property name="ObjectShortName">ext_ram_oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/ext_ram_we_n" type="logic">
      <obj_property name="ElementShortName">ext_ram_we_n</obj_property>
      <obj_property name="ObjectShortName">ext_ram_we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/icache/send_req" type="logic">
      <obj_property name="ElementShortName">send_req</obj_property>
      <obj_property name="ObjectShortName">send_req</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/icache/ready_resp" type="logic">
      <obj_property name="ElementShortName">ready_resp</obj_property>
      <obj_property name="ObjectShortName">ready_resp</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/icache/state" type="logic">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/sim_cpu_lab2/CPU/icache/way_write_end" type="array">
      <obj_property name="ElementShortName">way_write_end[1:0]</obj_property>
      <obj_property name="ObjectShortName">way_write_end[1:0]</obj_property>
   </wvobject>
</wave_config>
