// Seed: 1932296066
module module_0 ();
  tri0 id_1 = -1, id_2;
  wire id_3;
  genvar id_4;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    input wand id_5,
    output supply1 id_6,
    input wor id_7,
    id_19,
    input wor id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input wire id_15,
    output logic id_16,
    input supply1 id_17
);
  wire id_20, id_21;
  module_0 modCall_1 ();
  initial id_16 <= -1;
  assign id_10 = -1;
endmodule
