
nemo2.space_tracker_p.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ddb0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f44  0800de70  0800de70  0001de70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fdb4  0800fdb4  000206d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800fdb4  0800fdb4  0001fdb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fdbc  0800fdbc  000206d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800fdbc  0800fdbc  0001fdbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fdc4  0800fdc4  0001fdc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d0  20000000  0800fdc8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000072c  200006d0  08010498  000206d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000dfc  08010498  00020dfc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000206d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000206f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016a0f  00000000  00000000  0002073b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033c6  00000000  00000000  0003714a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e8  00000000  00000000  0003a510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000106c  00000000  00000000  0003b9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ffa0  00000000  00000000  0003ca64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a317  00000000  00000000  0005ca04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5abc  00000000  00000000  00076d1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005f6c  00000000  00000000  0013c7d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00142744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200006d0 	.word	0x200006d0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800de54 	.word	0x0800de54

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200006d4 	.word	0x200006d4
 8000100:	0800de54 	.word	0x0800de54

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			; (mov r8, r8)

08000128 <__gnu_thumb1_case_uhi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5a09      	ldrh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	; 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	; 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	; 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			; (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 f9af 	bl	800179c <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f8ff 	bl	800164c <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 f9a1 	bl	800179c <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 f997 	bl	800179c <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f927 	bl	80016d0 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			; (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f91d 	bl	80016d0 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	; (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	; (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f834 	bl	8000540 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_lmul>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	46ce      	mov	lr, r9
 80004e8:	4699      	mov	r9, r3
 80004ea:	0c03      	lsrs	r3, r0, #16
 80004ec:	469c      	mov	ip, r3
 80004ee:	0413      	lsls	r3, r2, #16
 80004f0:	4647      	mov	r7, r8
 80004f2:	0c1b      	lsrs	r3, r3, #16
 80004f4:	001d      	movs	r5, r3
 80004f6:	000e      	movs	r6, r1
 80004f8:	4661      	mov	r1, ip
 80004fa:	0404      	lsls	r4, r0, #16
 80004fc:	0c24      	lsrs	r4, r4, #16
 80004fe:	b580      	push	{r7, lr}
 8000500:	0007      	movs	r7, r0
 8000502:	0c10      	lsrs	r0, r2, #16
 8000504:	434b      	muls	r3, r1
 8000506:	4365      	muls	r5, r4
 8000508:	4341      	muls	r1, r0
 800050a:	4360      	muls	r0, r4
 800050c:	0c2c      	lsrs	r4, r5, #16
 800050e:	18c0      	adds	r0, r0, r3
 8000510:	1820      	adds	r0, r4, r0
 8000512:	468c      	mov	ip, r1
 8000514:	4283      	cmp	r3, r0
 8000516:	d903      	bls.n	8000520 <__aeabi_lmul+0x3c>
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	025b      	lsls	r3, r3, #9
 800051c:	4698      	mov	r8, r3
 800051e:	44c4      	add	ip, r8
 8000520:	4649      	mov	r1, r9
 8000522:	4379      	muls	r1, r7
 8000524:	4356      	muls	r6, r2
 8000526:	0c03      	lsrs	r3, r0, #16
 8000528:	042d      	lsls	r5, r5, #16
 800052a:	0c2d      	lsrs	r5, r5, #16
 800052c:	1989      	adds	r1, r1, r6
 800052e:	4463      	add	r3, ip
 8000530:	0400      	lsls	r0, r0, #16
 8000532:	1940      	adds	r0, r0, r5
 8000534:	18c9      	adds	r1, r1, r3
 8000536:	bcc0      	pop	{r6, r7}
 8000538:	46b9      	mov	r9, r7
 800053a:	46b0      	mov	r8, r6
 800053c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800053e:	46c0      	nop			; (mov r8, r8)

08000540 <__udivmoddi4>:
 8000540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000542:	4657      	mov	r7, sl
 8000544:	464e      	mov	r6, r9
 8000546:	4645      	mov	r5, r8
 8000548:	46de      	mov	lr, fp
 800054a:	b5e0      	push	{r5, r6, r7, lr}
 800054c:	0004      	movs	r4, r0
 800054e:	000d      	movs	r5, r1
 8000550:	4692      	mov	sl, r2
 8000552:	4699      	mov	r9, r3
 8000554:	b083      	sub	sp, #12
 8000556:	428b      	cmp	r3, r1
 8000558:	d830      	bhi.n	80005bc <__udivmoddi4+0x7c>
 800055a:	d02d      	beq.n	80005b8 <__udivmoddi4+0x78>
 800055c:	4649      	mov	r1, r9
 800055e:	4650      	mov	r0, sl
 8000560:	f002 f95a 	bl	8002818 <__clzdi2>
 8000564:	0029      	movs	r1, r5
 8000566:	0006      	movs	r6, r0
 8000568:	0020      	movs	r0, r4
 800056a:	f002 f955 	bl	8002818 <__clzdi2>
 800056e:	1a33      	subs	r3, r6, r0
 8000570:	4698      	mov	r8, r3
 8000572:	3b20      	subs	r3, #32
 8000574:	d434      	bmi.n	80005e0 <__udivmoddi4+0xa0>
 8000576:	469b      	mov	fp, r3
 8000578:	4653      	mov	r3, sl
 800057a:	465a      	mov	r2, fp
 800057c:	4093      	lsls	r3, r2
 800057e:	4642      	mov	r2, r8
 8000580:	001f      	movs	r7, r3
 8000582:	4653      	mov	r3, sl
 8000584:	4093      	lsls	r3, r2
 8000586:	001e      	movs	r6, r3
 8000588:	42af      	cmp	r7, r5
 800058a:	d83b      	bhi.n	8000604 <__udivmoddi4+0xc4>
 800058c:	42af      	cmp	r7, r5
 800058e:	d100      	bne.n	8000592 <__udivmoddi4+0x52>
 8000590:	e079      	b.n	8000686 <__udivmoddi4+0x146>
 8000592:	465b      	mov	r3, fp
 8000594:	1ba4      	subs	r4, r4, r6
 8000596:	41bd      	sbcs	r5, r7
 8000598:	2b00      	cmp	r3, #0
 800059a:	da00      	bge.n	800059e <__udivmoddi4+0x5e>
 800059c:	e076      	b.n	800068c <__udivmoddi4+0x14c>
 800059e:	2200      	movs	r2, #0
 80005a0:	2300      	movs	r3, #0
 80005a2:	9200      	str	r2, [sp, #0]
 80005a4:	9301      	str	r3, [sp, #4]
 80005a6:	2301      	movs	r3, #1
 80005a8:	465a      	mov	r2, fp
 80005aa:	4093      	lsls	r3, r2
 80005ac:	9301      	str	r3, [sp, #4]
 80005ae:	2301      	movs	r3, #1
 80005b0:	4642      	mov	r2, r8
 80005b2:	4093      	lsls	r3, r2
 80005b4:	9300      	str	r3, [sp, #0]
 80005b6:	e029      	b.n	800060c <__udivmoddi4+0xcc>
 80005b8:	4282      	cmp	r2, r0
 80005ba:	d9cf      	bls.n	800055c <__udivmoddi4+0x1c>
 80005bc:	2200      	movs	r2, #0
 80005be:	2300      	movs	r3, #0
 80005c0:	9200      	str	r2, [sp, #0]
 80005c2:	9301      	str	r3, [sp, #4]
 80005c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <__udivmoddi4+0x8e>
 80005ca:	601c      	str	r4, [r3, #0]
 80005cc:	605d      	str	r5, [r3, #4]
 80005ce:	9800      	ldr	r0, [sp, #0]
 80005d0:	9901      	ldr	r1, [sp, #4]
 80005d2:	b003      	add	sp, #12
 80005d4:	bcf0      	pop	{r4, r5, r6, r7}
 80005d6:	46bb      	mov	fp, r7
 80005d8:	46b2      	mov	sl, r6
 80005da:	46a9      	mov	r9, r5
 80005dc:	46a0      	mov	r8, r4
 80005de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e0:	4642      	mov	r2, r8
 80005e2:	469b      	mov	fp, r3
 80005e4:	2320      	movs	r3, #32
 80005e6:	1a9b      	subs	r3, r3, r2
 80005e8:	4652      	mov	r2, sl
 80005ea:	40da      	lsrs	r2, r3
 80005ec:	4641      	mov	r1, r8
 80005ee:	0013      	movs	r3, r2
 80005f0:	464a      	mov	r2, r9
 80005f2:	408a      	lsls	r2, r1
 80005f4:	0017      	movs	r7, r2
 80005f6:	4642      	mov	r2, r8
 80005f8:	431f      	orrs	r7, r3
 80005fa:	4653      	mov	r3, sl
 80005fc:	4093      	lsls	r3, r2
 80005fe:	001e      	movs	r6, r3
 8000600:	42af      	cmp	r7, r5
 8000602:	d9c3      	bls.n	800058c <__udivmoddi4+0x4c>
 8000604:	2200      	movs	r2, #0
 8000606:	2300      	movs	r3, #0
 8000608:	9200      	str	r2, [sp, #0]
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	4643      	mov	r3, r8
 800060e:	2b00      	cmp	r3, #0
 8000610:	d0d8      	beq.n	80005c4 <__udivmoddi4+0x84>
 8000612:	07fb      	lsls	r3, r7, #31
 8000614:	0872      	lsrs	r2, r6, #1
 8000616:	431a      	orrs	r2, r3
 8000618:	4646      	mov	r6, r8
 800061a:	087b      	lsrs	r3, r7, #1
 800061c:	e00e      	b.n	800063c <__udivmoddi4+0xfc>
 800061e:	42ab      	cmp	r3, r5
 8000620:	d101      	bne.n	8000626 <__udivmoddi4+0xe6>
 8000622:	42a2      	cmp	r2, r4
 8000624:	d80c      	bhi.n	8000640 <__udivmoddi4+0x100>
 8000626:	1aa4      	subs	r4, r4, r2
 8000628:	419d      	sbcs	r5, r3
 800062a:	2001      	movs	r0, #1
 800062c:	1924      	adds	r4, r4, r4
 800062e:	416d      	adcs	r5, r5
 8000630:	2100      	movs	r1, #0
 8000632:	3e01      	subs	r6, #1
 8000634:	1824      	adds	r4, r4, r0
 8000636:	414d      	adcs	r5, r1
 8000638:	2e00      	cmp	r6, #0
 800063a:	d006      	beq.n	800064a <__udivmoddi4+0x10a>
 800063c:	42ab      	cmp	r3, r5
 800063e:	d9ee      	bls.n	800061e <__udivmoddi4+0xde>
 8000640:	3e01      	subs	r6, #1
 8000642:	1924      	adds	r4, r4, r4
 8000644:	416d      	adcs	r5, r5
 8000646:	2e00      	cmp	r6, #0
 8000648:	d1f8      	bne.n	800063c <__udivmoddi4+0xfc>
 800064a:	9800      	ldr	r0, [sp, #0]
 800064c:	9901      	ldr	r1, [sp, #4]
 800064e:	465b      	mov	r3, fp
 8000650:	1900      	adds	r0, r0, r4
 8000652:	4169      	adcs	r1, r5
 8000654:	2b00      	cmp	r3, #0
 8000656:	db24      	blt.n	80006a2 <__udivmoddi4+0x162>
 8000658:	002b      	movs	r3, r5
 800065a:	465a      	mov	r2, fp
 800065c:	4644      	mov	r4, r8
 800065e:	40d3      	lsrs	r3, r2
 8000660:	002a      	movs	r2, r5
 8000662:	40e2      	lsrs	r2, r4
 8000664:	001c      	movs	r4, r3
 8000666:	465b      	mov	r3, fp
 8000668:	0015      	movs	r5, r2
 800066a:	2b00      	cmp	r3, #0
 800066c:	db2a      	blt.n	80006c4 <__udivmoddi4+0x184>
 800066e:	0026      	movs	r6, r4
 8000670:	409e      	lsls	r6, r3
 8000672:	0033      	movs	r3, r6
 8000674:	0026      	movs	r6, r4
 8000676:	4647      	mov	r7, r8
 8000678:	40be      	lsls	r6, r7
 800067a:	0032      	movs	r2, r6
 800067c:	1a80      	subs	r0, r0, r2
 800067e:	4199      	sbcs	r1, r3
 8000680:	9000      	str	r0, [sp, #0]
 8000682:	9101      	str	r1, [sp, #4]
 8000684:	e79e      	b.n	80005c4 <__udivmoddi4+0x84>
 8000686:	42a3      	cmp	r3, r4
 8000688:	d8bc      	bhi.n	8000604 <__udivmoddi4+0xc4>
 800068a:	e782      	b.n	8000592 <__udivmoddi4+0x52>
 800068c:	4642      	mov	r2, r8
 800068e:	2320      	movs	r3, #32
 8000690:	2100      	movs	r1, #0
 8000692:	1a9b      	subs	r3, r3, r2
 8000694:	2200      	movs	r2, #0
 8000696:	9100      	str	r1, [sp, #0]
 8000698:	9201      	str	r2, [sp, #4]
 800069a:	2201      	movs	r2, #1
 800069c:	40da      	lsrs	r2, r3
 800069e:	9201      	str	r2, [sp, #4]
 80006a0:	e785      	b.n	80005ae <__udivmoddi4+0x6e>
 80006a2:	4642      	mov	r2, r8
 80006a4:	2320      	movs	r3, #32
 80006a6:	1a9b      	subs	r3, r3, r2
 80006a8:	002a      	movs	r2, r5
 80006aa:	4646      	mov	r6, r8
 80006ac:	409a      	lsls	r2, r3
 80006ae:	0023      	movs	r3, r4
 80006b0:	40f3      	lsrs	r3, r6
 80006b2:	4644      	mov	r4, r8
 80006b4:	4313      	orrs	r3, r2
 80006b6:	002a      	movs	r2, r5
 80006b8:	40e2      	lsrs	r2, r4
 80006ba:	001c      	movs	r4, r3
 80006bc:	465b      	mov	r3, fp
 80006be:	0015      	movs	r5, r2
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	dad4      	bge.n	800066e <__udivmoddi4+0x12e>
 80006c4:	4642      	mov	r2, r8
 80006c6:	002f      	movs	r7, r5
 80006c8:	2320      	movs	r3, #32
 80006ca:	0026      	movs	r6, r4
 80006cc:	4097      	lsls	r7, r2
 80006ce:	1a9b      	subs	r3, r3, r2
 80006d0:	40de      	lsrs	r6, r3
 80006d2:	003b      	movs	r3, r7
 80006d4:	4333      	orrs	r3, r6
 80006d6:	e7cd      	b.n	8000674 <__udivmoddi4+0x134>

080006d8 <__aeabi_fdiv>:
 80006d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006da:	464f      	mov	r7, r9
 80006dc:	4646      	mov	r6, r8
 80006de:	46d6      	mov	lr, sl
 80006e0:	0245      	lsls	r5, r0, #9
 80006e2:	b5c0      	push	{r6, r7, lr}
 80006e4:	0047      	lsls	r7, r0, #1
 80006e6:	1c0c      	adds	r4, r1, #0
 80006e8:	0a6d      	lsrs	r5, r5, #9
 80006ea:	0e3f      	lsrs	r7, r7, #24
 80006ec:	0fc6      	lsrs	r6, r0, #31
 80006ee:	2f00      	cmp	r7, #0
 80006f0:	d100      	bne.n	80006f4 <__aeabi_fdiv+0x1c>
 80006f2:	e06f      	b.n	80007d4 <__aeabi_fdiv+0xfc>
 80006f4:	2fff      	cmp	r7, #255	; 0xff
 80006f6:	d100      	bne.n	80006fa <__aeabi_fdiv+0x22>
 80006f8:	e074      	b.n	80007e4 <__aeabi_fdiv+0x10c>
 80006fa:	2300      	movs	r3, #0
 80006fc:	2280      	movs	r2, #128	; 0x80
 80006fe:	4699      	mov	r9, r3
 8000700:	469a      	mov	sl, r3
 8000702:	00ed      	lsls	r5, r5, #3
 8000704:	04d2      	lsls	r2, r2, #19
 8000706:	4315      	orrs	r5, r2
 8000708:	3f7f      	subs	r7, #127	; 0x7f
 800070a:	0263      	lsls	r3, r4, #9
 800070c:	0a5b      	lsrs	r3, r3, #9
 800070e:	4698      	mov	r8, r3
 8000710:	0063      	lsls	r3, r4, #1
 8000712:	0e1b      	lsrs	r3, r3, #24
 8000714:	0fe4      	lsrs	r4, r4, #31
 8000716:	2b00      	cmp	r3, #0
 8000718:	d04d      	beq.n	80007b6 <__aeabi_fdiv+0xde>
 800071a:	2bff      	cmp	r3, #255	; 0xff
 800071c:	d045      	beq.n	80007aa <__aeabi_fdiv+0xd2>
 800071e:	4642      	mov	r2, r8
 8000720:	2180      	movs	r1, #128	; 0x80
 8000722:	00d2      	lsls	r2, r2, #3
 8000724:	04c9      	lsls	r1, r1, #19
 8000726:	4311      	orrs	r1, r2
 8000728:	4688      	mov	r8, r1
 800072a:	2200      	movs	r2, #0
 800072c:	3b7f      	subs	r3, #127	; 0x7f
 800072e:	0031      	movs	r1, r6
 8000730:	1aff      	subs	r7, r7, r3
 8000732:	464b      	mov	r3, r9
 8000734:	4061      	eors	r1, r4
 8000736:	b2c9      	uxtb	r1, r1
 8000738:	2b0f      	cmp	r3, #15
 800073a:	d900      	bls.n	800073e <__aeabi_fdiv+0x66>
 800073c:	e0b8      	b.n	80008b0 <__aeabi_fdiv+0x1d8>
 800073e:	4870      	ldr	r0, [pc, #448]	; (8000900 <__aeabi_fdiv+0x228>)
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	58c3      	ldr	r3, [r0, r3]
 8000744:	469f      	mov	pc, r3
 8000746:	2300      	movs	r3, #0
 8000748:	4698      	mov	r8, r3
 800074a:	0026      	movs	r6, r4
 800074c:	4645      	mov	r5, r8
 800074e:	4692      	mov	sl, r2
 8000750:	4653      	mov	r3, sl
 8000752:	2b02      	cmp	r3, #2
 8000754:	d100      	bne.n	8000758 <__aeabi_fdiv+0x80>
 8000756:	e08d      	b.n	8000874 <__aeabi_fdiv+0x19c>
 8000758:	2b03      	cmp	r3, #3
 800075a:	d100      	bne.n	800075e <__aeabi_fdiv+0x86>
 800075c:	e0a1      	b.n	80008a2 <__aeabi_fdiv+0x1ca>
 800075e:	2b01      	cmp	r3, #1
 8000760:	d018      	beq.n	8000794 <__aeabi_fdiv+0xbc>
 8000762:	003b      	movs	r3, r7
 8000764:	337f      	adds	r3, #127	; 0x7f
 8000766:	2b00      	cmp	r3, #0
 8000768:	dd6d      	ble.n	8000846 <__aeabi_fdiv+0x16e>
 800076a:	076a      	lsls	r2, r5, #29
 800076c:	d004      	beq.n	8000778 <__aeabi_fdiv+0xa0>
 800076e:	220f      	movs	r2, #15
 8000770:	402a      	ands	r2, r5
 8000772:	2a04      	cmp	r2, #4
 8000774:	d000      	beq.n	8000778 <__aeabi_fdiv+0xa0>
 8000776:	3504      	adds	r5, #4
 8000778:	012a      	lsls	r2, r5, #4
 800077a:	d503      	bpl.n	8000784 <__aeabi_fdiv+0xac>
 800077c:	4b61      	ldr	r3, [pc, #388]	; (8000904 <__aeabi_fdiv+0x22c>)
 800077e:	401d      	ands	r5, r3
 8000780:	003b      	movs	r3, r7
 8000782:	3380      	adds	r3, #128	; 0x80
 8000784:	2bfe      	cmp	r3, #254	; 0xfe
 8000786:	dd00      	ble.n	800078a <__aeabi_fdiv+0xb2>
 8000788:	e074      	b.n	8000874 <__aeabi_fdiv+0x19c>
 800078a:	01aa      	lsls	r2, r5, #6
 800078c:	0a52      	lsrs	r2, r2, #9
 800078e:	b2d8      	uxtb	r0, r3
 8000790:	e002      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000792:	000e      	movs	r6, r1
 8000794:	2000      	movs	r0, #0
 8000796:	2200      	movs	r2, #0
 8000798:	05c0      	lsls	r0, r0, #23
 800079a:	07f6      	lsls	r6, r6, #31
 800079c:	4310      	orrs	r0, r2
 800079e:	4330      	orrs	r0, r6
 80007a0:	bce0      	pop	{r5, r6, r7}
 80007a2:	46ba      	mov	sl, r7
 80007a4:	46b1      	mov	r9, r6
 80007a6:	46a8      	mov	r8, r5
 80007a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007aa:	4643      	mov	r3, r8
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d13f      	bne.n	8000830 <__aeabi_fdiv+0x158>
 80007b0:	2202      	movs	r2, #2
 80007b2:	3fff      	subs	r7, #255	; 0xff
 80007b4:	e003      	b.n	80007be <__aeabi_fdiv+0xe6>
 80007b6:	4643      	mov	r3, r8
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d12d      	bne.n	8000818 <__aeabi_fdiv+0x140>
 80007bc:	2201      	movs	r2, #1
 80007be:	0031      	movs	r1, r6
 80007c0:	464b      	mov	r3, r9
 80007c2:	4061      	eors	r1, r4
 80007c4:	b2c9      	uxtb	r1, r1
 80007c6:	4313      	orrs	r3, r2
 80007c8:	2b0f      	cmp	r3, #15
 80007ca:	d838      	bhi.n	800083e <__aeabi_fdiv+0x166>
 80007cc:	484e      	ldr	r0, [pc, #312]	; (8000908 <__aeabi_fdiv+0x230>)
 80007ce:	009b      	lsls	r3, r3, #2
 80007d0:	58c3      	ldr	r3, [r0, r3]
 80007d2:	469f      	mov	pc, r3
 80007d4:	2d00      	cmp	r5, #0
 80007d6:	d113      	bne.n	8000800 <__aeabi_fdiv+0x128>
 80007d8:	2304      	movs	r3, #4
 80007da:	4699      	mov	r9, r3
 80007dc:	3b03      	subs	r3, #3
 80007de:	2700      	movs	r7, #0
 80007e0:	469a      	mov	sl, r3
 80007e2:	e792      	b.n	800070a <__aeabi_fdiv+0x32>
 80007e4:	2d00      	cmp	r5, #0
 80007e6:	d105      	bne.n	80007f4 <__aeabi_fdiv+0x11c>
 80007e8:	2308      	movs	r3, #8
 80007ea:	4699      	mov	r9, r3
 80007ec:	3b06      	subs	r3, #6
 80007ee:	27ff      	movs	r7, #255	; 0xff
 80007f0:	469a      	mov	sl, r3
 80007f2:	e78a      	b.n	800070a <__aeabi_fdiv+0x32>
 80007f4:	230c      	movs	r3, #12
 80007f6:	4699      	mov	r9, r3
 80007f8:	3b09      	subs	r3, #9
 80007fa:	27ff      	movs	r7, #255	; 0xff
 80007fc:	469a      	mov	sl, r3
 80007fe:	e784      	b.n	800070a <__aeabi_fdiv+0x32>
 8000800:	0028      	movs	r0, r5
 8000802:	f001 ffeb 	bl	80027dc <__clzsi2>
 8000806:	2776      	movs	r7, #118	; 0x76
 8000808:	1f43      	subs	r3, r0, #5
 800080a:	409d      	lsls	r5, r3
 800080c:	2300      	movs	r3, #0
 800080e:	427f      	negs	r7, r7
 8000810:	4699      	mov	r9, r3
 8000812:	469a      	mov	sl, r3
 8000814:	1a3f      	subs	r7, r7, r0
 8000816:	e778      	b.n	800070a <__aeabi_fdiv+0x32>
 8000818:	4640      	mov	r0, r8
 800081a:	f001 ffdf 	bl	80027dc <__clzsi2>
 800081e:	4642      	mov	r2, r8
 8000820:	1f43      	subs	r3, r0, #5
 8000822:	409a      	lsls	r2, r3
 8000824:	2376      	movs	r3, #118	; 0x76
 8000826:	425b      	negs	r3, r3
 8000828:	4690      	mov	r8, r2
 800082a:	1a1b      	subs	r3, r3, r0
 800082c:	2200      	movs	r2, #0
 800082e:	e77e      	b.n	800072e <__aeabi_fdiv+0x56>
 8000830:	2303      	movs	r3, #3
 8000832:	464a      	mov	r2, r9
 8000834:	431a      	orrs	r2, r3
 8000836:	4691      	mov	r9, r2
 8000838:	33fc      	adds	r3, #252	; 0xfc
 800083a:	2203      	movs	r2, #3
 800083c:	e777      	b.n	800072e <__aeabi_fdiv+0x56>
 800083e:	000e      	movs	r6, r1
 8000840:	20ff      	movs	r0, #255	; 0xff
 8000842:	2200      	movs	r2, #0
 8000844:	e7a8      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000846:	2201      	movs	r2, #1
 8000848:	1ad3      	subs	r3, r2, r3
 800084a:	2b1b      	cmp	r3, #27
 800084c:	dca2      	bgt.n	8000794 <__aeabi_fdiv+0xbc>
 800084e:	379e      	adds	r7, #158	; 0x9e
 8000850:	002a      	movs	r2, r5
 8000852:	40bd      	lsls	r5, r7
 8000854:	40da      	lsrs	r2, r3
 8000856:	1e6b      	subs	r3, r5, #1
 8000858:	419d      	sbcs	r5, r3
 800085a:	4315      	orrs	r5, r2
 800085c:	076a      	lsls	r2, r5, #29
 800085e:	d004      	beq.n	800086a <__aeabi_fdiv+0x192>
 8000860:	220f      	movs	r2, #15
 8000862:	402a      	ands	r2, r5
 8000864:	2a04      	cmp	r2, #4
 8000866:	d000      	beq.n	800086a <__aeabi_fdiv+0x192>
 8000868:	3504      	adds	r5, #4
 800086a:	016a      	lsls	r2, r5, #5
 800086c:	d544      	bpl.n	80008f8 <__aeabi_fdiv+0x220>
 800086e:	2001      	movs	r0, #1
 8000870:	2200      	movs	r2, #0
 8000872:	e791      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000874:	20ff      	movs	r0, #255	; 0xff
 8000876:	2200      	movs	r2, #0
 8000878:	e78e      	b.n	8000798 <__aeabi_fdiv+0xc0>
 800087a:	2280      	movs	r2, #128	; 0x80
 800087c:	2600      	movs	r6, #0
 800087e:	20ff      	movs	r0, #255	; 0xff
 8000880:	03d2      	lsls	r2, r2, #15
 8000882:	e789      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000884:	2300      	movs	r3, #0
 8000886:	4698      	mov	r8, r3
 8000888:	2280      	movs	r2, #128	; 0x80
 800088a:	03d2      	lsls	r2, r2, #15
 800088c:	4215      	tst	r5, r2
 800088e:	d008      	beq.n	80008a2 <__aeabi_fdiv+0x1ca>
 8000890:	4643      	mov	r3, r8
 8000892:	4213      	tst	r3, r2
 8000894:	d105      	bne.n	80008a2 <__aeabi_fdiv+0x1ca>
 8000896:	431a      	orrs	r2, r3
 8000898:	0252      	lsls	r2, r2, #9
 800089a:	0026      	movs	r6, r4
 800089c:	20ff      	movs	r0, #255	; 0xff
 800089e:	0a52      	lsrs	r2, r2, #9
 80008a0:	e77a      	b.n	8000798 <__aeabi_fdiv+0xc0>
 80008a2:	2280      	movs	r2, #128	; 0x80
 80008a4:	03d2      	lsls	r2, r2, #15
 80008a6:	432a      	orrs	r2, r5
 80008a8:	0252      	lsls	r2, r2, #9
 80008aa:	20ff      	movs	r0, #255	; 0xff
 80008ac:	0a52      	lsrs	r2, r2, #9
 80008ae:	e773      	b.n	8000798 <__aeabi_fdiv+0xc0>
 80008b0:	4642      	mov	r2, r8
 80008b2:	016b      	lsls	r3, r5, #5
 80008b4:	0155      	lsls	r5, r2, #5
 80008b6:	42ab      	cmp	r3, r5
 80008b8:	d21a      	bcs.n	80008f0 <__aeabi_fdiv+0x218>
 80008ba:	201b      	movs	r0, #27
 80008bc:	2200      	movs	r2, #0
 80008be:	3f01      	subs	r7, #1
 80008c0:	2601      	movs	r6, #1
 80008c2:	001c      	movs	r4, r3
 80008c4:	0052      	lsls	r2, r2, #1
 80008c6:	005b      	lsls	r3, r3, #1
 80008c8:	2c00      	cmp	r4, #0
 80008ca:	db01      	blt.n	80008d0 <__aeabi_fdiv+0x1f8>
 80008cc:	429d      	cmp	r5, r3
 80008ce:	d801      	bhi.n	80008d4 <__aeabi_fdiv+0x1fc>
 80008d0:	1b5b      	subs	r3, r3, r5
 80008d2:	4332      	orrs	r2, r6
 80008d4:	3801      	subs	r0, #1
 80008d6:	2800      	cmp	r0, #0
 80008d8:	d1f3      	bne.n	80008c2 <__aeabi_fdiv+0x1ea>
 80008da:	1e58      	subs	r0, r3, #1
 80008dc:	4183      	sbcs	r3, r0
 80008de:	4313      	orrs	r3, r2
 80008e0:	001d      	movs	r5, r3
 80008e2:	003b      	movs	r3, r7
 80008e4:	337f      	adds	r3, #127	; 0x7f
 80008e6:	000e      	movs	r6, r1
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	dd00      	ble.n	80008ee <__aeabi_fdiv+0x216>
 80008ec:	e73d      	b.n	800076a <__aeabi_fdiv+0x92>
 80008ee:	e7aa      	b.n	8000846 <__aeabi_fdiv+0x16e>
 80008f0:	201a      	movs	r0, #26
 80008f2:	2201      	movs	r2, #1
 80008f4:	1b5b      	subs	r3, r3, r5
 80008f6:	e7e3      	b.n	80008c0 <__aeabi_fdiv+0x1e8>
 80008f8:	01aa      	lsls	r2, r5, #6
 80008fa:	2000      	movs	r0, #0
 80008fc:	0a52      	lsrs	r2, r2, #9
 80008fe:	e74b      	b.n	8000798 <__aeabi_fdiv+0xc0>
 8000900:	0800f8a8 	.word	0x0800f8a8
 8000904:	f7ffffff 	.word	0xf7ffffff
 8000908:	0800f8e8 	.word	0x0800f8e8

0800090c <__aeabi_i2f>:
 800090c:	b570      	push	{r4, r5, r6, lr}
 800090e:	2800      	cmp	r0, #0
 8000910:	d013      	beq.n	800093a <__aeabi_i2f+0x2e>
 8000912:	17c3      	asrs	r3, r0, #31
 8000914:	18c5      	adds	r5, r0, r3
 8000916:	405d      	eors	r5, r3
 8000918:	0fc4      	lsrs	r4, r0, #31
 800091a:	0028      	movs	r0, r5
 800091c:	f001 ff5e 	bl	80027dc <__clzsi2>
 8000920:	239e      	movs	r3, #158	; 0x9e
 8000922:	0001      	movs	r1, r0
 8000924:	1a1b      	subs	r3, r3, r0
 8000926:	2b96      	cmp	r3, #150	; 0x96
 8000928:	dc0f      	bgt.n	800094a <__aeabi_i2f+0x3e>
 800092a:	2808      	cmp	r0, #8
 800092c:	d031      	beq.n	8000992 <__aeabi_i2f+0x86>
 800092e:	3908      	subs	r1, #8
 8000930:	408d      	lsls	r5, r1
 8000932:	026d      	lsls	r5, r5, #9
 8000934:	0a6d      	lsrs	r5, r5, #9
 8000936:	b2d8      	uxtb	r0, r3
 8000938:	e002      	b.n	8000940 <__aeabi_i2f+0x34>
 800093a:	2400      	movs	r4, #0
 800093c:	2000      	movs	r0, #0
 800093e:	2500      	movs	r5, #0
 8000940:	05c0      	lsls	r0, r0, #23
 8000942:	4328      	orrs	r0, r5
 8000944:	07e4      	lsls	r4, r4, #31
 8000946:	4320      	orrs	r0, r4
 8000948:	bd70      	pop	{r4, r5, r6, pc}
 800094a:	2b99      	cmp	r3, #153	; 0x99
 800094c:	dd0c      	ble.n	8000968 <__aeabi_i2f+0x5c>
 800094e:	2205      	movs	r2, #5
 8000950:	1a12      	subs	r2, r2, r0
 8000952:	0028      	movs	r0, r5
 8000954:	40d0      	lsrs	r0, r2
 8000956:	0002      	movs	r2, r0
 8000958:	0008      	movs	r0, r1
 800095a:	301b      	adds	r0, #27
 800095c:	4085      	lsls	r5, r0
 800095e:	0028      	movs	r0, r5
 8000960:	1e45      	subs	r5, r0, #1
 8000962:	41a8      	sbcs	r0, r5
 8000964:	4302      	orrs	r2, r0
 8000966:	0015      	movs	r5, r2
 8000968:	2905      	cmp	r1, #5
 800096a:	dc16      	bgt.n	800099a <__aeabi_i2f+0x8e>
 800096c:	002a      	movs	r2, r5
 800096e:	480f      	ldr	r0, [pc, #60]	; (80009ac <__aeabi_i2f+0xa0>)
 8000970:	4002      	ands	r2, r0
 8000972:	076e      	lsls	r6, r5, #29
 8000974:	d009      	beq.n	800098a <__aeabi_i2f+0x7e>
 8000976:	260f      	movs	r6, #15
 8000978:	4035      	ands	r5, r6
 800097a:	2d04      	cmp	r5, #4
 800097c:	d005      	beq.n	800098a <__aeabi_i2f+0x7e>
 800097e:	3204      	adds	r2, #4
 8000980:	0155      	lsls	r5, r2, #5
 8000982:	d502      	bpl.n	800098a <__aeabi_i2f+0x7e>
 8000984:	239f      	movs	r3, #159	; 0x9f
 8000986:	4002      	ands	r2, r0
 8000988:	1a5b      	subs	r3, r3, r1
 800098a:	0192      	lsls	r2, r2, #6
 800098c:	0a55      	lsrs	r5, r2, #9
 800098e:	b2d8      	uxtb	r0, r3
 8000990:	e7d6      	b.n	8000940 <__aeabi_i2f+0x34>
 8000992:	026d      	lsls	r5, r5, #9
 8000994:	2096      	movs	r0, #150	; 0x96
 8000996:	0a6d      	lsrs	r5, r5, #9
 8000998:	e7d2      	b.n	8000940 <__aeabi_i2f+0x34>
 800099a:	1f4a      	subs	r2, r1, #5
 800099c:	4095      	lsls	r5, r2
 800099e:	002a      	movs	r2, r5
 80009a0:	4802      	ldr	r0, [pc, #8]	; (80009ac <__aeabi_i2f+0xa0>)
 80009a2:	4002      	ands	r2, r0
 80009a4:	076e      	lsls	r6, r5, #29
 80009a6:	d0f0      	beq.n	800098a <__aeabi_i2f+0x7e>
 80009a8:	e7e5      	b.n	8000976 <__aeabi_i2f+0x6a>
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	fbffffff 	.word	0xfbffffff

080009b0 <__aeabi_dadd>:
 80009b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009b2:	464f      	mov	r7, r9
 80009b4:	4646      	mov	r6, r8
 80009b6:	46d6      	mov	lr, sl
 80009b8:	0004      	movs	r4, r0
 80009ba:	b5c0      	push	{r6, r7, lr}
 80009bc:	001f      	movs	r7, r3
 80009be:	030b      	lsls	r3, r1, #12
 80009c0:	0010      	movs	r0, r2
 80009c2:	004e      	lsls	r6, r1, #1
 80009c4:	0a5b      	lsrs	r3, r3, #9
 80009c6:	0fcd      	lsrs	r5, r1, #31
 80009c8:	0f61      	lsrs	r1, r4, #29
 80009ca:	007a      	lsls	r2, r7, #1
 80009cc:	4319      	orrs	r1, r3
 80009ce:	00e3      	lsls	r3, r4, #3
 80009d0:	033c      	lsls	r4, r7, #12
 80009d2:	0fff      	lsrs	r7, r7, #31
 80009d4:	46bc      	mov	ip, r7
 80009d6:	0a64      	lsrs	r4, r4, #9
 80009d8:	0f47      	lsrs	r7, r0, #29
 80009da:	4327      	orrs	r7, r4
 80009dc:	0d76      	lsrs	r6, r6, #21
 80009de:	0d52      	lsrs	r2, r2, #21
 80009e0:	00c0      	lsls	r0, r0, #3
 80009e2:	46b9      	mov	r9, r7
 80009e4:	4680      	mov	r8, r0
 80009e6:	1ab7      	subs	r7, r6, r2
 80009e8:	4565      	cmp	r5, ip
 80009ea:	d100      	bne.n	80009ee <__aeabi_dadd+0x3e>
 80009ec:	e09b      	b.n	8000b26 <__aeabi_dadd+0x176>
 80009ee:	2f00      	cmp	r7, #0
 80009f0:	dc00      	bgt.n	80009f4 <__aeabi_dadd+0x44>
 80009f2:	e084      	b.n	8000afe <__aeabi_dadd+0x14e>
 80009f4:	2a00      	cmp	r2, #0
 80009f6:	d100      	bne.n	80009fa <__aeabi_dadd+0x4a>
 80009f8:	e0be      	b.n	8000b78 <__aeabi_dadd+0x1c8>
 80009fa:	4ac8      	ldr	r2, [pc, #800]	; (8000d1c <__aeabi_dadd+0x36c>)
 80009fc:	4296      	cmp	r6, r2
 80009fe:	d100      	bne.n	8000a02 <__aeabi_dadd+0x52>
 8000a00:	e124      	b.n	8000c4c <__aeabi_dadd+0x29c>
 8000a02:	2280      	movs	r2, #128	; 0x80
 8000a04:	464c      	mov	r4, r9
 8000a06:	0412      	lsls	r2, r2, #16
 8000a08:	4314      	orrs	r4, r2
 8000a0a:	46a1      	mov	r9, r4
 8000a0c:	2f38      	cmp	r7, #56	; 0x38
 8000a0e:	dd00      	ble.n	8000a12 <__aeabi_dadd+0x62>
 8000a10:	e167      	b.n	8000ce2 <__aeabi_dadd+0x332>
 8000a12:	2f1f      	cmp	r7, #31
 8000a14:	dd00      	ble.n	8000a18 <__aeabi_dadd+0x68>
 8000a16:	e1d6      	b.n	8000dc6 <__aeabi_dadd+0x416>
 8000a18:	2220      	movs	r2, #32
 8000a1a:	464c      	mov	r4, r9
 8000a1c:	1bd2      	subs	r2, r2, r7
 8000a1e:	4094      	lsls	r4, r2
 8000a20:	46a2      	mov	sl, r4
 8000a22:	4644      	mov	r4, r8
 8000a24:	40fc      	lsrs	r4, r7
 8000a26:	0020      	movs	r0, r4
 8000a28:	4654      	mov	r4, sl
 8000a2a:	4304      	orrs	r4, r0
 8000a2c:	4640      	mov	r0, r8
 8000a2e:	4090      	lsls	r0, r2
 8000a30:	1e42      	subs	r2, r0, #1
 8000a32:	4190      	sbcs	r0, r2
 8000a34:	464a      	mov	r2, r9
 8000a36:	40fa      	lsrs	r2, r7
 8000a38:	4304      	orrs	r4, r0
 8000a3a:	1a89      	subs	r1, r1, r2
 8000a3c:	1b1c      	subs	r4, r3, r4
 8000a3e:	42a3      	cmp	r3, r4
 8000a40:	4192      	sbcs	r2, r2
 8000a42:	4252      	negs	r2, r2
 8000a44:	1a8b      	subs	r3, r1, r2
 8000a46:	469a      	mov	sl, r3
 8000a48:	4653      	mov	r3, sl
 8000a4a:	021b      	lsls	r3, r3, #8
 8000a4c:	d400      	bmi.n	8000a50 <__aeabi_dadd+0xa0>
 8000a4e:	e0d4      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000a50:	4653      	mov	r3, sl
 8000a52:	025a      	lsls	r2, r3, #9
 8000a54:	0a53      	lsrs	r3, r2, #9
 8000a56:	469a      	mov	sl, r3
 8000a58:	4653      	mov	r3, sl
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d100      	bne.n	8000a60 <__aeabi_dadd+0xb0>
 8000a5e:	e104      	b.n	8000c6a <__aeabi_dadd+0x2ba>
 8000a60:	4650      	mov	r0, sl
 8000a62:	f001 febb 	bl	80027dc <__clzsi2>
 8000a66:	0003      	movs	r3, r0
 8000a68:	3b08      	subs	r3, #8
 8000a6a:	2220      	movs	r2, #32
 8000a6c:	0020      	movs	r0, r4
 8000a6e:	1ad2      	subs	r2, r2, r3
 8000a70:	4651      	mov	r1, sl
 8000a72:	40d0      	lsrs	r0, r2
 8000a74:	4099      	lsls	r1, r3
 8000a76:	0002      	movs	r2, r0
 8000a78:	409c      	lsls	r4, r3
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	42b3      	cmp	r3, r6
 8000a7e:	da00      	bge.n	8000a82 <__aeabi_dadd+0xd2>
 8000a80:	e102      	b.n	8000c88 <__aeabi_dadd+0x2d8>
 8000a82:	1b9b      	subs	r3, r3, r6
 8000a84:	1c59      	adds	r1, r3, #1
 8000a86:	291f      	cmp	r1, #31
 8000a88:	dd00      	ble.n	8000a8c <__aeabi_dadd+0xdc>
 8000a8a:	e0a7      	b.n	8000bdc <__aeabi_dadd+0x22c>
 8000a8c:	2320      	movs	r3, #32
 8000a8e:	0010      	movs	r0, r2
 8000a90:	0026      	movs	r6, r4
 8000a92:	1a5b      	subs	r3, r3, r1
 8000a94:	409c      	lsls	r4, r3
 8000a96:	4098      	lsls	r0, r3
 8000a98:	40ce      	lsrs	r6, r1
 8000a9a:	40ca      	lsrs	r2, r1
 8000a9c:	1e63      	subs	r3, r4, #1
 8000a9e:	419c      	sbcs	r4, r3
 8000aa0:	4330      	orrs	r0, r6
 8000aa2:	4692      	mov	sl, r2
 8000aa4:	2600      	movs	r6, #0
 8000aa6:	4304      	orrs	r4, r0
 8000aa8:	0763      	lsls	r3, r4, #29
 8000aaa:	d009      	beq.n	8000ac0 <__aeabi_dadd+0x110>
 8000aac:	230f      	movs	r3, #15
 8000aae:	4023      	ands	r3, r4
 8000ab0:	2b04      	cmp	r3, #4
 8000ab2:	d005      	beq.n	8000ac0 <__aeabi_dadd+0x110>
 8000ab4:	1d23      	adds	r3, r4, #4
 8000ab6:	42a3      	cmp	r3, r4
 8000ab8:	41a4      	sbcs	r4, r4
 8000aba:	4264      	negs	r4, r4
 8000abc:	44a2      	add	sl, r4
 8000abe:	001c      	movs	r4, r3
 8000ac0:	4653      	mov	r3, sl
 8000ac2:	021b      	lsls	r3, r3, #8
 8000ac4:	d400      	bmi.n	8000ac8 <__aeabi_dadd+0x118>
 8000ac6:	e09b      	b.n	8000c00 <__aeabi_dadd+0x250>
 8000ac8:	4b94      	ldr	r3, [pc, #592]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000aca:	3601      	adds	r6, #1
 8000acc:	429e      	cmp	r6, r3
 8000ace:	d100      	bne.n	8000ad2 <__aeabi_dadd+0x122>
 8000ad0:	e0b8      	b.n	8000c44 <__aeabi_dadd+0x294>
 8000ad2:	4653      	mov	r3, sl
 8000ad4:	4992      	ldr	r1, [pc, #584]	; (8000d20 <__aeabi_dadd+0x370>)
 8000ad6:	08e4      	lsrs	r4, r4, #3
 8000ad8:	400b      	ands	r3, r1
 8000ada:	0019      	movs	r1, r3
 8000adc:	075b      	lsls	r3, r3, #29
 8000ade:	4323      	orrs	r3, r4
 8000ae0:	0572      	lsls	r2, r6, #21
 8000ae2:	024c      	lsls	r4, r1, #9
 8000ae4:	0b24      	lsrs	r4, r4, #12
 8000ae6:	0d52      	lsrs	r2, r2, #21
 8000ae8:	0512      	lsls	r2, r2, #20
 8000aea:	07ed      	lsls	r5, r5, #31
 8000aec:	4322      	orrs	r2, r4
 8000aee:	432a      	orrs	r2, r5
 8000af0:	0018      	movs	r0, r3
 8000af2:	0011      	movs	r1, r2
 8000af4:	bce0      	pop	{r5, r6, r7}
 8000af6:	46ba      	mov	sl, r7
 8000af8:	46b1      	mov	r9, r6
 8000afa:	46a8      	mov	r8, r5
 8000afc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000afe:	2f00      	cmp	r7, #0
 8000b00:	d048      	beq.n	8000b94 <__aeabi_dadd+0x1e4>
 8000b02:	1b97      	subs	r7, r2, r6
 8000b04:	2e00      	cmp	r6, #0
 8000b06:	d000      	beq.n	8000b0a <__aeabi_dadd+0x15a>
 8000b08:	e10e      	b.n	8000d28 <__aeabi_dadd+0x378>
 8000b0a:	000c      	movs	r4, r1
 8000b0c:	431c      	orrs	r4, r3
 8000b0e:	d100      	bne.n	8000b12 <__aeabi_dadd+0x162>
 8000b10:	e1b7      	b.n	8000e82 <__aeabi_dadd+0x4d2>
 8000b12:	1e7c      	subs	r4, r7, #1
 8000b14:	2f01      	cmp	r7, #1
 8000b16:	d100      	bne.n	8000b1a <__aeabi_dadd+0x16a>
 8000b18:	e226      	b.n	8000f68 <__aeabi_dadd+0x5b8>
 8000b1a:	4d80      	ldr	r5, [pc, #512]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000b1c:	42af      	cmp	r7, r5
 8000b1e:	d100      	bne.n	8000b22 <__aeabi_dadd+0x172>
 8000b20:	e1d5      	b.n	8000ece <__aeabi_dadd+0x51e>
 8000b22:	0027      	movs	r7, r4
 8000b24:	e107      	b.n	8000d36 <__aeabi_dadd+0x386>
 8000b26:	2f00      	cmp	r7, #0
 8000b28:	dc00      	bgt.n	8000b2c <__aeabi_dadd+0x17c>
 8000b2a:	e0b2      	b.n	8000c92 <__aeabi_dadd+0x2e2>
 8000b2c:	2a00      	cmp	r2, #0
 8000b2e:	d047      	beq.n	8000bc0 <__aeabi_dadd+0x210>
 8000b30:	4a7a      	ldr	r2, [pc, #488]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000b32:	4296      	cmp	r6, r2
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x188>
 8000b36:	e089      	b.n	8000c4c <__aeabi_dadd+0x29c>
 8000b38:	2280      	movs	r2, #128	; 0x80
 8000b3a:	464c      	mov	r4, r9
 8000b3c:	0412      	lsls	r2, r2, #16
 8000b3e:	4314      	orrs	r4, r2
 8000b40:	46a1      	mov	r9, r4
 8000b42:	2f38      	cmp	r7, #56	; 0x38
 8000b44:	dc6b      	bgt.n	8000c1e <__aeabi_dadd+0x26e>
 8000b46:	2f1f      	cmp	r7, #31
 8000b48:	dc00      	bgt.n	8000b4c <__aeabi_dadd+0x19c>
 8000b4a:	e16e      	b.n	8000e2a <__aeabi_dadd+0x47a>
 8000b4c:	003a      	movs	r2, r7
 8000b4e:	4648      	mov	r0, r9
 8000b50:	3a20      	subs	r2, #32
 8000b52:	40d0      	lsrs	r0, r2
 8000b54:	4684      	mov	ip, r0
 8000b56:	2f20      	cmp	r7, #32
 8000b58:	d007      	beq.n	8000b6a <__aeabi_dadd+0x1ba>
 8000b5a:	2240      	movs	r2, #64	; 0x40
 8000b5c:	4648      	mov	r0, r9
 8000b5e:	1bd2      	subs	r2, r2, r7
 8000b60:	4090      	lsls	r0, r2
 8000b62:	0002      	movs	r2, r0
 8000b64:	4640      	mov	r0, r8
 8000b66:	4310      	orrs	r0, r2
 8000b68:	4680      	mov	r8, r0
 8000b6a:	4640      	mov	r0, r8
 8000b6c:	1e42      	subs	r2, r0, #1
 8000b6e:	4190      	sbcs	r0, r2
 8000b70:	4662      	mov	r2, ip
 8000b72:	0004      	movs	r4, r0
 8000b74:	4314      	orrs	r4, r2
 8000b76:	e057      	b.n	8000c28 <__aeabi_dadd+0x278>
 8000b78:	464a      	mov	r2, r9
 8000b7a:	4302      	orrs	r2, r0
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_dadd+0x1d0>
 8000b7e:	e103      	b.n	8000d88 <__aeabi_dadd+0x3d8>
 8000b80:	1e7a      	subs	r2, r7, #1
 8000b82:	2f01      	cmp	r7, #1
 8000b84:	d100      	bne.n	8000b88 <__aeabi_dadd+0x1d8>
 8000b86:	e193      	b.n	8000eb0 <__aeabi_dadd+0x500>
 8000b88:	4c64      	ldr	r4, [pc, #400]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000b8a:	42a7      	cmp	r7, r4
 8000b8c:	d100      	bne.n	8000b90 <__aeabi_dadd+0x1e0>
 8000b8e:	e18a      	b.n	8000ea6 <__aeabi_dadd+0x4f6>
 8000b90:	0017      	movs	r7, r2
 8000b92:	e73b      	b.n	8000a0c <__aeabi_dadd+0x5c>
 8000b94:	4c63      	ldr	r4, [pc, #396]	; (8000d24 <__aeabi_dadd+0x374>)
 8000b96:	1c72      	adds	r2, r6, #1
 8000b98:	4222      	tst	r2, r4
 8000b9a:	d000      	beq.n	8000b9e <__aeabi_dadd+0x1ee>
 8000b9c:	e0e0      	b.n	8000d60 <__aeabi_dadd+0x3b0>
 8000b9e:	000a      	movs	r2, r1
 8000ba0:	431a      	orrs	r2, r3
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d000      	beq.n	8000ba8 <__aeabi_dadd+0x1f8>
 8000ba6:	e174      	b.n	8000e92 <__aeabi_dadd+0x4e2>
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	d100      	bne.n	8000bae <__aeabi_dadd+0x1fe>
 8000bac:	e1d0      	b.n	8000f50 <__aeabi_dadd+0x5a0>
 8000bae:	464a      	mov	r2, r9
 8000bb0:	4302      	orrs	r2, r0
 8000bb2:	d000      	beq.n	8000bb6 <__aeabi_dadd+0x206>
 8000bb4:	e1e3      	b.n	8000f7e <__aeabi_dadd+0x5ce>
 8000bb6:	074a      	lsls	r2, r1, #29
 8000bb8:	08db      	lsrs	r3, r3, #3
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	08c9      	lsrs	r1, r1, #3
 8000bbe:	e029      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000bc0:	464a      	mov	r2, r9
 8000bc2:	4302      	orrs	r2, r0
 8000bc4:	d100      	bne.n	8000bc8 <__aeabi_dadd+0x218>
 8000bc6:	e17d      	b.n	8000ec4 <__aeabi_dadd+0x514>
 8000bc8:	1e7a      	subs	r2, r7, #1
 8000bca:	2f01      	cmp	r7, #1
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_dadd+0x220>
 8000bce:	e0e0      	b.n	8000d92 <__aeabi_dadd+0x3e2>
 8000bd0:	4c52      	ldr	r4, [pc, #328]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000bd2:	42a7      	cmp	r7, r4
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_dadd+0x228>
 8000bd6:	e166      	b.n	8000ea6 <__aeabi_dadd+0x4f6>
 8000bd8:	0017      	movs	r7, r2
 8000bda:	e7b2      	b.n	8000b42 <__aeabi_dadd+0x192>
 8000bdc:	0010      	movs	r0, r2
 8000bde:	3b1f      	subs	r3, #31
 8000be0:	40d8      	lsrs	r0, r3
 8000be2:	2920      	cmp	r1, #32
 8000be4:	d003      	beq.n	8000bee <__aeabi_dadd+0x23e>
 8000be6:	2340      	movs	r3, #64	; 0x40
 8000be8:	1a5b      	subs	r3, r3, r1
 8000bea:	409a      	lsls	r2, r3
 8000bec:	4314      	orrs	r4, r2
 8000bee:	1e63      	subs	r3, r4, #1
 8000bf0:	419c      	sbcs	r4, r3
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	2600      	movs	r6, #0
 8000bf6:	469a      	mov	sl, r3
 8000bf8:	4304      	orrs	r4, r0
 8000bfa:	0763      	lsls	r3, r4, #29
 8000bfc:	d000      	beq.n	8000c00 <__aeabi_dadd+0x250>
 8000bfe:	e755      	b.n	8000aac <__aeabi_dadd+0xfc>
 8000c00:	4652      	mov	r2, sl
 8000c02:	08e3      	lsrs	r3, r4, #3
 8000c04:	0752      	lsls	r2, r2, #29
 8000c06:	4313      	orrs	r3, r2
 8000c08:	4652      	mov	r2, sl
 8000c0a:	0037      	movs	r7, r6
 8000c0c:	08d1      	lsrs	r1, r2, #3
 8000c0e:	4a43      	ldr	r2, [pc, #268]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000c10:	4297      	cmp	r7, r2
 8000c12:	d01f      	beq.n	8000c54 <__aeabi_dadd+0x2a4>
 8000c14:	0309      	lsls	r1, r1, #12
 8000c16:	057a      	lsls	r2, r7, #21
 8000c18:	0b0c      	lsrs	r4, r1, #12
 8000c1a:	0d52      	lsrs	r2, r2, #21
 8000c1c:	e764      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8000c1e:	4642      	mov	r2, r8
 8000c20:	464c      	mov	r4, r9
 8000c22:	4314      	orrs	r4, r2
 8000c24:	1e62      	subs	r2, r4, #1
 8000c26:	4194      	sbcs	r4, r2
 8000c28:	18e4      	adds	r4, r4, r3
 8000c2a:	429c      	cmp	r4, r3
 8000c2c:	4192      	sbcs	r2, r2
 8000c2e:	4252      	negs	r2, r2
 8000c30:	4692      	mov	sl, r2
 8000c32:	448a      	add	sl, r1
 8000c34:	4653      	mov	r3, sl
 8000c36:	021b      	lsls	r3, r3, #8
 8000c38:	d5df      	bpl.n	8000bfa <__aeabi_dadd+0x24a>
 8000c3a:	4b38      	ldr	r3, [pc, #224]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000c3c:	3601      	adds	r6, #1
 8000c3e:	429e      	cmp	r6, r3
 8000c40:	d000      	beq.n	8000c44 <__aeabi_dadd+0x294>
 8000c42:	e0b3      	b.n	8000dac <__aeabi_dadd+0x3fc>
 8000c44:	0032      	movs	r2, r6
 8000c46:	2400      	movs	r4, #0
 8000c48:	2300      	movs	r3, #0
 8000c4a:	e74d      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8000c4c:	074a      	lsls	r2, r1, #29
 8000c4e:	08db      	lsrs	r3, r3, #3
 8000c50:	4313      	orrs	r3, r2
 8000c52:	08c9      	lsrs	r1, r1, #3
 8000c54:	001a      	movs	r2, r3
 8000c56:	430a      	orrs	r2, r1
 8000c58:	d100      	bne.n	8000c5c <__aeabi_dadd+0x2ac>
 8000c5a:	e200      	b.n	800105e <__aeabi_dadd+0x6ae>
 8000c5c:	2480      	movs	r4, #128	; 0x80
 8000c5e:	0324      	lsls	r4, r4, #12
 8000c60:	430c      	orrs	r4, r1
 8000c62:	0324      	lsls	r4, r4, #12
 8000c64:	4a2d      	ldr	r2, [pc, #180]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000c66:	0b24      	lsrs	r4, r4, #12
 8000c68:	e73e      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8000c6a:	0020      	movs	r0, r4
 8000c6c:	f001 fdb6 	bl	80027dc <__clzsi2>
 8000c70:	0003      	movs	r3, r0
 8000c72:	3318      	adds	r3, #24
 8000c74:	2b1f      	cmp	r3, #31
 8000c76:	dc00      	bgt.n	8000c7a <__aeabi_dadd+0x2ca>
 8000c78:	e6f7      	b.n	8000a6a <__aeabi_dadd+0xba>
 8000c7a:	0022      	movs	r2, r4
 8000c7c:	3808      	subs	r0, #8
 8000c7e:	4082      	lsls	r2, r0
 8000c80:	2400      	movs	r4, #0
 8000c82:	42b3      	cmp	r3, r6
 8000c84:	db00      	blt.n	8000c88 <__aeabi_dadd+0x2d8>
 8000c86:	e6fc      	b.n	8000a82 <__aeabi_dadd+0xd2>
 8000c88:	1af6      	subs	r6, r6, r3
 8000c8a:	4b25      	ldr	r3, [pc, #148]	; (8000d20 <__aeabi_dadd+0x370>)
 8000c8c:	401a      	ands	r2, r3
 8000c8e:	4692      	mov	sl, r2
 8000c90:	e70a      	b.n	8000aa8 <__aeabi_dadd+0xf8>
 8000c92:	2f00      	cmp	r7, #0
 8000c94:	d02b      	beq.n	8000cee <__aeabi_dadd+0x33e>
 8000c96:	1b97      	subs	r7, r2, r6
 8000c98:	2e00      	cmp	r6, #0
 8000c9a:	d100      	bne.n	8000c9e <__aeabi_dadd+0x2ee>
 8000c9c:	e0b8      	b.n	8000e10 <__aeabi_dadd+0x460>
 8000c9e:	4c1f      	ldr	r4, [pc, #124]	; (8000d1c <__aeabi_dadd+0x36c>)
 8000ca0:	42a2      	cmp	r2, r4
 8000ca2:	d100      	bne.n	8000ca6 <__aeabi_dadd+0x2f6>
 8000ca4:	e11c      	b.n	8000ee0 <__aeabi_dadd+0x530>
 8000ca6:	2480      	movs	r4, #128	; 0x80
 8000ca8:	0424      	lsls	r4, r4, #16
 8000caa:	4321      	orrs	r1, r4
 8000cac:	2f38      	cmp	r7, #56	; 0x38
 8000cae:	dd00      	ble.n	8000cb2 <__aeabi_dadd+0x302>
 8000cb0:	e11e      	b.n	8000ef0 <__aeabi_dadd+0x540>
 8000cb2:	2f1f      	cmp	r7, #31
 8000cb4:	dd00      	ble.n	8000cb8 <__aeabi_dadd+0x308>
 8000cb6:	e19e      	b.n	8000ff6 <__aeabi_dadd+0x646>
 8000cb8:	2620      	movs	r6, #32
 8000cba:	000c      	movs	r4, r1
 8000cbc:	1bf6      	subs	r6, r6, r7
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	40b3      	lsls	r3, r6
 8000cc2:	40b4      	lsls	r4, r6
 8000cc4:	40f8      	lsrs	r0, r7
 8000cc6:	1e5e      	subs	r6, r3, #1
 8000cc8:	41b3      	sbcs	r3, r6
 8000cca:	40f9      	lsrs	r1, r7
 8000ccc:	4304      	orrs	r4, r0
 8000cce:	431c      	orrs	r4, r3
 8000cd0:	4489      	add	r9, r1
 8000cd2:	4444      	add	r4, r8
 8000cd4:	4544      	cmp	r4, r8
 8000cd6:	419b      	sbcs	r3, r3
 8000cd8:	425b      	negs	r3, r3
 8000cda:	444b      	add	r3, r9
 8000cdc:	469a      	mov	sl, r3
 8000cde:	0016      	movs	r6, r2
 8000ce0:	e7a8      	b.n	8000c34 <__aeabi_dadd+0x284>
 8000ce2:	4642      	mov	r2, r8
 8000ce4:	464c      	mov	r4, r9
 8000ce6:	4314      	orrs	r4, r2
 8000ce8:	1e62      	subs	r2, r4, #1
 8000cea:	4194      	sbcs	r4, r2
 8000cec:	e6a6      	b.n	8000a3c <__aeabi_dadd+0x8c>
 8000cee:	4c0d      	ldr	r4, [pc, #52]	; (8000d24 <__aeabi_dadd+0x374>)
 8000cf0:	1c72      	adds	r2, r6, #1
 8000cf2:	4222      	tst	r2, r4
 8000cf4:	d000      	beq.n	8000cf8 <__aeabi_dadd+0x348>
 8000cf6:	e0a8      	b.n	8000e4a <__aeabi_dadd+0x49a>
 8000cf8:	000a      	movs	r2, r1
 8000cfa:	431a      	orrs	r2, r3
 8000cfc:	2e00      	cmp	r6, #0
 8000cfe:	d000      	beq.n	8000d02 <__aeabi_dadd+0x352>
 8000d00:	e10a      	b.n	8000f18 <__aeabi_dadd+0x568>
 8000d02:	2a00      	cmp	r2, #0
 8000d04:	d100      	bne.n	8000d08 <__aeabi_dadd+0x358>
 8000d06:	e15e      	b.n	8000fc6 <__aeabi_dadd+0x616>
 8000d08:	464a      	mov	r2, r9
 8000d0a:	4302      	orrs	r2, r0
 8000d0c:	d000      	beq.n	8000d10 <__aeabi_dadd+0x360>
 8000d0e:	e161      	b.n	8000fd4 <__aeabi_dadd+0x624>
 8000d10:	074a      	lsls	r2, r1, #29
 8000d12:	08db      	lsrs	r3, r3, #3
 8000d14:	4313      	orrs	r3, r2
 8000d16:	08c9      	lsrs	r1, r1, #3
 8000d18:	e77c      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000d1a:	46c0      	nop			; (mov r8, r8)
 8000d1c:	000007ff 	.word	0x000007ff
 8000d20:	ff7fffff 	.word	0xff7fffff
 8000d24:	000007fe 	.word	0x000007fe
 8000d28:	4ccf      	ldr	r4, [pc, #828]	; (8001068 <__aeabi_dadd+0x6b8>)
 8000d2a:	42a2      	cmp	r2, r4
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_dadd+0x380>
 8000d2e:	e0ce      	b.n	8000ece <__aeabi_dadd+0x51e>
 8000d30:	2480      	movs	r4, #128	; 0x80
 8000d32:	0424      	lsls	r4, r4, #16
 8000d34:	4321      	orrs	r1, r4
 8000d36:	2f38      	cmp	r7, #56	; 0x38
 8000d38:	dc5b      	bgt.n	8000df2 <__aeabi_dadd+0x442>
 8000d3a:	2f1f      	cmp	r7, #31
 8000d3c:	dd00      	ble.n	8000d40 <__aeabi_dadd+0x390>
 8000d3e:	e0dc      	b.n	8000efa <__aeabi_dadd+0x54a>
 8000d40:	2520      	movs	r5, #32
 8000d42:	000c      	movs	r4, r1
 8000d44:	1bed      	subs	r5, r5, r7
 8000d46:	001e      	movs	r6, r3
 8000d48:	40ab      	lsls	r3, r5
 8000d4a:	40ac      	lsls	r4, r5
 8000d4c:	40fe      	lsrs	r6, r7
 8000d4e:	1e5d      	subs	r5, r3, #1
 8000d50:	41ab      	sbcs	r3, r5
 8000d52:	4334      	orrs	r4, r6
 8000d54:	40f9      	lsrs	r1, r7
 8000d56:	431c      	orrs	r4, r3
 8000d58:	464b      	mov	r3, r9
 8000d5a:	1a5b      	subs	r3, r3, r1
 8000d5c:	4699      	mov	r9, r3
 8000d5e:	e04c      	b.n	8000dfa <__aeabi_dadd+0x44a>
 8000d60:	464a      	mov	r2, r9
 8000d62:	1a1c      	subs	r4, r3, r0
 8000d64:	1a88      	subs	r0, r1, r2
 8000d66:	42a3      	cmp	r3, r4
 8000d68:	4192      	sbcs	r2, r2
 8000d6a:	4252      	negs	r2, r2
 8000d6c:	4692      	mov	sl, r2
 8000d6e:	0002      	movs	r2, r0
 8000d70:	4650      	mov	r0, sl
 8000d72:	1a12      	subs	r2, r2, r0
 8000d74:	4692      	mov	sl, r2
 8000d76:	0212      	lsls	r2, r2, #8
 8000d78:	d478      	bmi.n	8000e6c <__aeabi_dadd+0x4bc>
 8000d7a:	4653      	mov	r3, sl
 8000d7c:	4323      	orrs	r3, r4
 8000d7e:	d000      	beq.n	8000d82 <__aeabi_dadd+0x3d2>
 8000d80:	e66a      	b.n	8000a58 <__aeabi_dadd+0xa8>
 8000d82:	2100      	movs	r1, #0
 8000d84:	2500      	movs	r5, #0
 8000d86:	e745      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000d88:	074a      	lsls	r2, r1, #29
 8000d8a:	08db      	lsrs	r3, r3, #3
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	08c9      	lsrs	r1, r1, #3
 8000d90:	e73d      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000d92:	181c      	adds	r4, r3, r0
 8000d94:	429c      	cmp	r4, r3
 8000d96:	419b      	sbcs	r3, r3
 8000d98:	4449      	add	r1, r9
 8000d9a:	468a      	mov	sl, r1
 8000d9c:	425b      	negs	r3, r3
 8000d9e:	449a      	add	sl, r3
 8000da0:	4653      	mov	r3, sl
 8000da2:	2601      	movs	r6, #1
 8000da4:	021b      	lsls	r3, r3, #8
 8000da6:	d400      	bmi.n	8000daa <__aeabi_dadd+0x3fa>
 8000da8:	e727      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000daa:	2602      	movs	r6, #2
 8000dac:	4652      	mov	r2, sl
 8000dae:	4baf      	ldr	r3, [pc, #700]	; (800106c <__aeabi_dadd+0x6bc>)
 8000db0:	2101      	movs	r1, #1
 8000db2:	401a      	ands	r2, r3
 8000db4:	0013      	movs	r3, r2
 8000db6:	4021      	ands	r1, r4
 8000db8:	0862      	lsrs	r2, r4, #1
 8000dba:	430a      	orrs	r2, r1
 8000dbc:	07dc      	lsls	r4, r3, #31
 8000dbe:	085b      	lsrs	r3, r3, #1
 8000dc0:	469a      	mov	sl, r3
 8000dc2:	4314      	orrs	r4, r2
 8000dc4:	e670      	b.n	8000aa8 <__aeabi_dadd+0xf8>
 8000dc6:	003a      	movs	r2, r7
 8000dc8:	464c      	mov	r4, r9
 8000dca:	3a20      	subs	r2, #32
 8000dcc:	40d4      	lsrs	r4, r2
 8000dce:	46a4      	mov	ip, r4
 8000dd0:	2f20      	cmp	r7, #32
 8000dd2:	d007      	beq.n	8000de4 <__aeabi_dadd+0x434>
 8000dd4:	2240      	movs	r2, #64	; 0x40
 8000dd6:	4648      	mov	r0, r9
 8000dd8:	1bd2      	subs	r2, r2, r7
 8000dda:	4090      	lsls	r0, r2
 8000ddc:	0002      	movs	r2, r0
 8000dde:	4640      	mov	r0, r8
 8000de0:	4310      	orrs	r0, r2
 8000de2:	4680      	mov	r8, r0
 8000de4:	4640      	mov	r0, r8
 8000de6:	1e42      	subs	r2, r0, #1
 8000de8:	4190      	sbcs	r0, r2
 8000dea:	4662      	mov	r2, ip
 8000dec:	0004      	movs	r4, r0
 8000dee:	4314      	orrs	r4, r2
 8000df0:	e624      	b.n	8000a3c <__aeabi_dadd+0x8c>
 8000df2:	4319      	orrs	r1, r3
 8000df4:	000c      	movs	r4, r1
 8000df6:	1e63      	subs	r3, r4, #1
 8000df8:	419c      	sbcs	r4, r3
 8000dfa:	4643      	mov	r3, r8
 8000dfc:	1b1c      	subs	r4, r3, r4
 8000dfe:	45a0      	cmp	r8, r4
 8000e00:	419b      	sbcs	r3, r3
 8000e02:	4649      	mov	r1, r9
 8000e04:	425b      	negs	r3, r3
 8000e06:	1acb      	subs	r3, r1, r3
 8000e08:	469a      	mov	sl, r3
 8000e0a:	4665      	mov	r5, ip
 8000e0c:	0016      	movs	r6, r2
 8000e0e:	e61b      	b.n	8000a48 <__aeabi_dadd+0x98>
 8000e10:	000c      	movs	r4, r1
 8000e12:	431c      	orrs	r4, r3
 8000e14:	d100      	bne.n	8000e18 <__aeabi_dadd+0x468>
 8000e16:	e0c7      	b.n	8000fa8 <__aeabi_dadd+0x5f8>
 8000e18:	1e7c      	subs	r4, r7, #1
 8000e1a:	2f01      	cmp	r7, #1
 8000e1c:	d100      	bne.n	8000e20 <__aeabi_dadd+0x470>
 8000e1e:	e0f9      	b.n	8001014 <__aeabi_dadd+0x664>
 8000e20:	4e91      	ldr	r6, [pc, #580]	; (8001068 <__aeabi_dadd+0x6b8>)
 8000e22:	42b7      	cmp	r7, r6
 8000e24:	d05c      	beq.n	8000ee0 <__aeabi_dadd+0x530>
 8000e26:	0027      	movs	r7, r4
 8000e28:	e740      	b.n	8000cac <__aeabi_dadd+0x2fc>
 8000e2a:	2220      	movs	r2, #32
 8000e2c:	464c      	mov	r4, r9
 8000e2e:	4640      	mov	r0, r8
 8000e30:	1bd2      	subs	r2, r2, r7
 8000e32:	4094      	lsls	r4, r2
 8000e34:	40f8      	lsrs	r0, r7
 8000e36:	4304      	orrs	r4, r0
 8000e38:	4640      	mov	r0, r8
 8000e3a:	4090      	lsls	r0, r2
 8000e3c:	1e42      	subs	r2, r0, #1
 8000e3e:	4190      	sbcs	r0, r2
 8000e40:	464a      	mov	r2, r9
 8000e42:	40fa      	lsrs	r2, r7
 8000e44:	4304      	orrs	r4, r0
 8000e46:	1889      	adds	r1, r1, r2
 8000e48:	e6ee      	b.n	8000c28 <__aeabi_dadd+0x278>
 8000e4a:	4c87      	ldr	r4, [pc, #540]	; (8001068 <__aeabi_dadd+0x6b8>)
 8000e4c:	42a2      	cmp	r2, r4
 8000e4e:	d100      	bne.n	8000e52 <__aeabi_dadd+0x4a2>
 8000e50:	e6f9      	b.n	8000c46 <__aeabi_dadd+0x296>
 8000e52:	1818      	adds	r0, r3, r0
 8000e54:	4298      	cmp	r0, r3
 8000e56:	419b      	sbcs	r3, r3
 8000e58:	4449      	add	r1, r9
 8000e5a:	425b      	negs	r3, r3
 8000e5c:	18cb      	adds	r3, r1, r3
 8000e5e:	07dc      	lsls	r4, r3, #31
 8000e60:	0840      	lsrs	r0, r0, #1
 8000e62:	085b      	lsrs	r3, r3, #1
 8000e64:	469a      	mov	sl, r3
 8000e66:	0016      	movs	r6, r2
 8000e68:	4304      	orrs	r4, r0
 8000e6a:	e6c6      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000e6c:	4642      	mov	r2, r8
 8000e6e:	1ad4      	subs	r4, r2, r3
 8000e70:	45a0      	cmp	r8, r4
 8000e72:	4180      	sbcs	r0, r0
 8000e74:	464b      	mov	r3, r9
 8000e76:	4240      	negs	r0, r0
 8000e78:	1a59      	subs	r1, r3, r1
 8000e7a:	1a0b      	subs	r3, r1, r0
 8000e7c:	469a      	mov	sl, r3
 8000e7e:	4665      	mov	r5, ip
 8000e80:	e5ea      	b.n	8000a58 <__aeabi_dadd+0xa8>
 8000e82:	464b      	mov	r3, r9
 8000e84:	464a      	mov	r2, r9
 8000e86:	08c0      	lsrs	r0, r0, #3
 8000e88:	075b      	lsls	r3, r3, #29
 8000e8a:	4665      	mov	r5, ip
 8000e8c:	4303      	orrs	r3, r0
 8000e8e:	08d1      	lsrs	r1, r2, #3
 8000e90:	e6bd      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000e92:	2a00      	cmp	r2, #0
 8000e94:	d000      	beq.n	8000e98 <__aeabi_dadd+0x4e8>
 8000e96:	e08e      	b.n	8000fb6 <__aeabi_dadd+0x606>
 8000e98:	464b      	mov	r3, r9
 8000e9a:	4303      	orrs	r3, r0
 8000e9c:	d117      	bne.n	8000ece <__aeabi_dadd+0x51e>
 8000e9e:	2180      	movs	r1, #128	; 0x80
 8000ea0:	2500      	movs	r5, #0
 8000ea2:	0309      	lsls	r1, r1, #12
 8000ea4:	e6da      	b.n	8000c5c <__aeabi_dadd+0x2ac>
 8000ea6:	074a      	lsls	r2, r1, #29
 8000ea8:	08db      	lsrs	r3, r3, #3
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	08c9      	lsrs	r1, r1, #3
 8000eae:	e6d1      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000eb0:	1a1c      	subs	r4, r3, r0
 8000eb2:	464a      	mov	r2, r9
 8000eb4:	42a3      	cmp	r3, r4
 8000eb6:	419b      	sbcs	r3, r3
 8000eb8:	1a89      	subs	r1, r1, r2
 8000eba:	425b      	negs	r3, r3
 8000ebc:	1acb      	subs	r3, r1, r3
 8000ebe:	469a      	mov	sl, r3
 8000ec0:	2601      	movs	r6, #1
 8000ec2:	e5c1      	b.n	8000a48 <__aeabi_dadd+0x98>
 8000ec4:	074a      	lsls	r2, r1, #29
 8000ec6:	08db      	lsrs	r3, r3, #3
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	08c9      	lsrs	r1, r1, #3
 8000ecc:	e69f      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000ece:	4643      	mov	r3, r8
 8000ed0:	08d8      	lsrs	r0, r3, #3
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	464a      	mov	r2, r9
 8000ed6:	075b      	lsls	r3, r3, #29
 8000ed8:	4665      	mov	r5, ip
 8000eda:	4303      	orrs	r3, r0
 8000edc:	08d1      	lsrs	r1, r2, #3
 8000ede:	e6b9      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000ee0:	4643      	mov	r3, r8
 8000ee2:	08d8      	lsrs	r0, r3, #3
 8000ee4:	464b      	mov	r3, r9
 8000ee6:	464a      	mov	r2, r9
 8000ee8:	075b      	lsls	r3, r3, #29
 8000eea:	4303      	orrs	r3, r0
 8000eec:	08d1      	lsrs	r1, r2, #3
 8000eee:	e6b1      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000ef0:	4319      	orrs	r1, r3
 8000ef2:	000c      	movs	r4, r1
 8000ef4:	1e63      	subs	r3, r4, #1
 8000ef6:	419c      	sbcs	r4, r3
 8000ef8:	e6eb      	b.n	8000cd2 <__aeabi_dadd+0x322>
 8000efa:	003c      	movs	r4, r7
 8000efc:	000d      	movs	r5, r1
 8000efe:	3c20      	subs	r4, #32
 8000f00:	40e5      	lsrs	r5, r4
 8000f02:	2f20      	cmp	r7, #32
 8000f04:	d003      	beq.n	8000f0e <__aeabi_dadd+0x55e>
 8000f06:	2440      	movs	r4, #64	; 0x40
 8000f08:	1be4      	subs	r4, r4, r7
 8000f0a:	40a1      	lsls	r1, r4
 8000f0c:	430b      	orrs	r3, r1
 8000f0e:	001c      	movs	r4, r3
 8000f10:	1e63      	subs	r3, r4, #1
 8000f12:	419c      	sbcs	r4, r3
 8000f14:	432c      	orrs	r4, r5
 8000f16:	e770      	b.n	8000dfa <__aeabi_dadd+0x44a>
 8000f18:	2a00      	cmp	r2, #0
 8000f1a:	d0e1      	beq.n	8000ee0 <__aeabi_dadd+0x530>
 8000f1c:	464a      	mov	r2, r9
 8000f1e:	4302      	orrs	r2, r0
 8000f20:	d0c1      	beq.n	8000ea6 <__aeabi_dadd+0x4f6>
 8000f22:	074a      	lsls	r2, r1, #29
 8000f24:	08db      	lsrs	r3, r3, #3
 8000f26:	4313      	orrs	r3, r2
 8000f28:	2280      	movs	r2, #128	; 0x80
 8000f2a:	08c9      	lsrs	r1, r1, #3
 8000f2c:	0312      	lsls	r2, r2, #12
 8000f2e:	4211      	tst	r1, r2
 8000f30:	d008      	beq.n	8000f44 <__aeabi_dadd+0x594>
 8000f32:	4648      	mov	r0, r9
 8000f34:	08c4      	lsrs	r4, r0, #3
 8000f36:	4214      	tst	r4, r2
 8000f38:	d104      	bne.n	8000f44 <__aeabi_dadd+0x594>
 8000f3a:	4643      	mov	r3, r8
 8000f3c:	0021      	movs	r1, r4
 8000f3e:	08db      	lsrs	r3, r3, #3
 8000f40:	0742      	lsls	r2, r0, #29
 8000f42:	4313      	orrs	r3, r2
 8000f44:	0f5a      	lsrs	r2, r3, #29
 8000f46:	00db      	lsls	r3, r3, #3
 8000f48:	0752      	lsls	r2, r2, #29
 8000f4a:	08db      	lsrs	r3, r3, #3
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	e681      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000f50:	464b      	mov	r3, r9
 8000f52:	4303      	orrs	r3, r0
 8000f54:	d100      	bne.n	8000f58 <__aeabi_dadd+0x5a8>
 8000f56:	e714      	b.n	8000d82 <__aeabi_dadd+0x3d2>
 8000f58:	464b      	mov	r3, r9
 8000f5a:	464a      	mov	r2, r9
 8000f5c:	08c0      	lsrs	r0, r0, #3
 8000f5e:	075b      	lsls	r3, r3, #29
 8000f60:	4665      	mov	r5, ip
 8000f62:	4303      	orrs	r3, r0
 8000f64:	08d1      	lsrs	r1, r2, #3
 8000f66:	e655      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000f68:	1ac4      	subs	r4, r0, r3
 8000f6a:	45a0      	cmp	r8, r4
 8000f6c:	4180      	sbcs	r0, r0
 8000f6e:	464b      	mov	r3, r9
 8000f70:	4240      	negs	r0, r0
 8000f72:	1a59      	subs	r1, r3, r1
 8000f74:	1a0b      	subs	r3, r1, r0
 8000f76:	469a      	mov	sl, r3
 8000f78:	4665      	mov	r5, ip
 8000f7a:	2601      	movs	r6, #1
 8000f7c:	e564      	b.n	8000a48 <__aeabi_dadd+0x98>
 8000f7e:	1a1c      	subs	r4, r3, r0
 8000f80:	464a      	mov	r2, r9
 8000f82:	42a3      	cmp	r3, r4
 8000f84:	4180      	sbcs	r0, r0
 8000f86:	1a8a      	subs	r2, r1, r2
 8000f88:	4240      	negs	r0, r0
 8000f8a:	1a12      	subs	r2, r2, r0
 8000f8c:	4692      	mov	sl, r2
 8000f8e:	0212      	lsls	r2, r2, #8
 8000f90:	d549      	bpl.n	8001026 <__aeabi_dadd+0x676>
 8000f92:	4642      	mov	r2, r8
 8000f94:	1ad4      	subs	r4, r2, r3
 8000f96:	45a0      	cmp	r8, r4
 8000f98:	4180      	sbcs	r0, r0
 8000f9a:	464b      	mov	r3, r9
 8000f9c:	4240      	negs	r0, r0
 8000f9e:	1a59      	subs	r1, r3, r1
 8000fa0:	1a0b      	subs	r3, r1, r0
 8000fa2:	469a      	mov	sl, r3
 8000fa4:	4665      	mov	r5, ip
 8000fa6:	e57f      	b.n	8000aa8 <__aeabi_dadd+0xf8>
 8000fa8:	464b      	mov	r3, r9
 8000faa:	464a      	mov	r2, r9
 8000fac:	08c0      	lsrs	r0, r0, #3
 8000fae:	075b      	lsls	r3, r3, #29
 8000fb0:	4303      	orrs	r3, r0
 8000fb2:	08d1      	lsrs	r1, r2, #3
 8000fb4:	e62b      	b.n	8000c0e <__aeabi_dadd+0x25e>
 8000fb6:	464a      	mov	r2, r9
 8000fb8:	08db      	lsrs	r3, r3, #3
 8000fba:	4302      	orrs	r2, r0
 8000fbc:	d138      	bne.n	8001030 <__aeabi_dadd+0x680>
 8000fbe:	074a      	lsls	r2, r1, #29
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	08c9      	lsrs	r1, r1, #3
 8000fc4:	e646      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 8000fc6:	464b      	mov	r3, r9
 8000fc8:	464a      	mov	r2, r9
 8000fca:	08c0      	lsrs	r0, r0, #3
 8000fcc:	075b      	lsls	r3, r3, #29
 8000fce:	4303      	orrs	r3, r0
 8000fd0:	08d1      	lsrs	r1, r2, #3
 8000fd2:	e61f      	b.n	8000c14 <__aeabi_dadd+0x264>
 8000fd4:	181c      	adds	r4, r3, r0
 8000fd6:	429c      	cmp	r4, r3
 8000fd8:	419b      	sbcs	r3, r3
 8000fda:	4449      	add	r1, r9
 8000fdc:	468a      	mov	sl, r1
 8000fde:	425b      	negs	r3, r3
 8000fe0:	449a      	add	sl, r3
 8000fe2:	4653      	mov	r3, sl
 8000fe4:	021b      	lsls	r3, r3, #8
 8000fe6:	d400      	bmi.n	8000fea <__aeabi_dadd+0x63a>
 8000fe8:	e607      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000fea:	4652      	mov	r2, sl
 8000fec:	4b1f      	ldr	r3, [pc, #124]	; (800106c <__aeabi_dadd+0x6bc>)
 8000fee:	2601      	movs	r6, #1
 8000ff0:	401a      	ands	r2, r3
 8000ff2:	4692      	mov	sl, r2
 8000ff4:	e601      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8000ff6:	003c      	movs	r4, r7
 8000ff8:	000e      	movs	r6, r1
 8000ffa:	3c20      	subs	r4, #32
 8000ffc:	40e6      	lsrs	r6, r4
 8000ffe:	2f20      	cmp	r7, #32
 8001000:	d003      	beq.n	800100a <__aeabi_dadd+0x65a>
 8001002:	2440      	movs	r4, #64	; 0x40
 8001004:	1be4      	subs	r4, r4, r7
 8001006:	40a1      	lsls	r1, r4
 8001008:	430b      	orrs	r3, r1
 800100a:	001c      	movs	r4, r3
 800100c:	1e63      	subs	r3, r4, #1
 800100e:	419c      	sbcs	r4, r3
 8001010:	4334      	orrs	r4, r6
 8001012:	e65e      	b.n	8000cd2 <__aeabi_dadd+0x322>
 8001014:	4443      	add	r3, r8
 8001016:	4283      	cmp	r3, r0
 8001018:	4180      	sbcs	r0, r0
 800101a:	4449      	add	r1, r9
 800101c:	468a      	mov	sl, r1
 800101e:	4240      	negs	r0, r0
 8001020:	001c      	movs	r4, r3
 8001022:	4482      	add	sl, r0
 8001024:	e6bc      	b.n	8000da0 <__aeabi_dadd+0x3f0>
 8001026:	4653      	mov	r3, sl
 8001028:	4323      	orrs	r3, r4
 800102a:	d100      	bne.n	800102e <__aeabi_dadd+0x67e>
 800102c:	e6a9      	b.n	8000d82 <__aeabi_dadd+0x3d2>
 800102e:	e5e4      	b.n	8000bfa <__aeabi_dadd+0x24a>
 8001030:	074a      	lsls	r2, r1, #29
 8001032:	4313      	orrs	r3, r2
 8001034:	2280      	movs	r2, #128	; 0x80
 8001036:	08c9      	lsrs	r1, r1, #3
 8001038:	0312      	lsls	r2, r2, #12
 800103a:	4211      	tst	r1, r2
 800103c:	d009      	beq.n	8001052 <__aeabi_dadd+0x6a2>
 800103e:	4648      	mov	r0, r9
 8001040:	08c4      	lsrs	r4, r0, #3
 8001042:	4214      	tst	r4, r2
 8001044:	d105      	bne.n	8001052 <__aeabi_dadd+0x6a2>
 8001046:	4643      	mov	r3, r8
 8001048:	4665      	mov	r5, ip
 800104a:	0021      	movs	r1, r4
 800104c:	08db      	lsrs	r3, r3, #3
 800104e:	0742      	lsls	r2, r0, #29
 8001050:	4313      	orrs	r3, r2
 8001052:	0f5a      	lsrs	r2, r3, #29
 8001054:	00db      	lsls	r3, r3, #3
 8001056:	08db      	lsrs	r3, r3, #3
 8001058:	0752      	lsls	r2, r2, #29
 800105a:	4313      	orrs	r3, r2
 800105c:	e5fa      	b.n	8000c54 <__aeabi_dadd+0x2a4>
 800105e:	2300      	movs	r3, #0
 8001060:	4a01      	ldr	r2, [pc, #4]	; (8001068 <__aeabi_dadd+0x6b8>)
 8001062:	001c      	movs	r4, r3
 8001064:	e540      	b.n	8000ae8 <__aeabi_dadd+0x138>
 8001066:	46c0      	nop			; (mov r8, r8)
 8001068:	000007ff 	.word	0x000007ff
 800106c:	ff7fffff 	.word	0xff7fffff

08001070 <__aeabi_ddiv>:
 8001070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001072:	4657      	mov	r7, sl
 8001074:	464e      	mov	r6, r9
 8001076:	4645      	mov	r5, r8
 8001078:	46de      	mov	lr, fp
 800107a:	b5e0      	push	{r5, r6, r7, lr}
 800107c:	030c      	lsls	r4, r1, #12
 800107e:	001f      	movs	r7, r3
 8001080:	004b      	lsls	r3, r1, #1
 8001082:	4681      	mov	r9, r0
 8001084:	4692      	mov	sl, r2
 8001086:	0005      	movs	r5, r0
 8001088:	b085      	sub	sp, #20
 800108a:	0b24      	lsrs	r4, r4, #12
 800108c:	0d5b      	lsrs	r3, r3, #21
 800108e:	0fce      	lsrs	r6, r1, #31
 8001090:	2b00      	cmp	r3, #0
 8001092:	d100      	bne.n	8001096 <__aeabi_ddiv+0x26>
 8001094:	e152      	b.n	800133c <__aeabi_ddiv+0x2cc>
 8001096:	4ad2      	ldr	r2, [pc, #840]	; (80013e0 <__aeabi_ddiv+0x370>)
 8001098:	4293      	cmp	r3, r2
 800109a:	d100      	bne.n	800109e <__aeabi_ddiv+0x2e>
 800109c:	e16e      	b.n	800137c <__aeabi_ddiv+0x30c>
 800109e:	0f42      	lsrs	r2, r0, #29
 80010a0:	00e4      	lsls	r4, r4, #3
 80010a2:	4314      	orrs	r4, r2
 80010a4:	2280      	movs	r2, #128	; 0x80
 80010a6:	0412      	lsls	r2, r2, #16
 80010a8:	4322      	orrs	r2, r4
 80010aa:	4690      	mov	r8, r2
 80010ac:	4acd      	ldr	r2, [pc, #820]	; (80013e4 <__aeabi_ddiv+0x374>)
 80010ae:	00c5      	lsls	r5, r0, #3
 80010b0:	4693      	mov	fp, r2
 80010b2:	449b      	add	fp, r3
 80010b4:	2300      	movs	r3, #0
 80010b6:	4699      	mov	r9, r3
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	033c      	lsls	r4, r7, #12
 80010bc:	007b      	lsls	r3, r7, #1
 80010be:	4650      	mov	r0, sl
 80010c0:	0b24      	lsrs	r4, r4, #12
 80010c2:	0d5b      	lsrs	r3, r3, #21
 80010c4:	0fff      	lsrs	r7, r7, #31
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d100      	bne.n	80010cc <__aeabi_ddiv+0x5c>
 80010ca:	e11a      	b.n	8001302 <__aeabi_ddiv+0x292>
 80010cc:	4ac4      	ldr	r2, [pc, #784]	; (80013e0 <__aeabi_ddiv+0x370>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d100      	bne.n	80010d4 <__aeabi_ddiv+0x64>
 80010d2:	e15e      	b.n	8001392 <__aeabi_ddiv+0x322>
 80010d4:	0f42      	lsrs	r2, r0, #29
 80010d6:	00e4      	lsls	r4, r4, #3
 80010d8:	4322      	orrs	r2, r4
 80010da:	2480      	movs	r4, #128	; 0x80
 80010dc:	0424      	lsls	r4, r4, #16
 80010de:	4314      	orrs	r4, r2
 80010e0:	4ac0      	ldr	r2, [pc, #768]	; (80013e4 <__aeabi_ddiv+0x374>)
 80010e2:	00c1      	lsls	r1, r0, #3
 80010e4:	4694      	mov	ip, r2
 80010e6:	465a      	mov	r2, fp
 80010e8:	4463      	add	r3, ip
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	469b      	mov	fp, r3
 80010ee:	2000      	movs	r0, #0
 80010f0:	0033      	movs	r3, r6
 80010f2:	407b      	eors	r3, r7
 80010f4:	469a      	mov	sl, r3
 80010f6:	464b      	mov	r3, r9
 80010f8:	2b0f      	cmp	r3, #15
 80010fa:	d827      	bhi.n	800114c <__aeabi_ddiv+0xdc>
 80010fc:	4aba      	ldr	r2, [pc, #744]	; (80013e8 <__aeabi_ddiv+0x378>)
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	58d3      	ldr	r3, [r2, r3]
 8001102:	469f      	mov	pc, r3
 8001104:	46b2      	mov	sl, r6
 8001106:	9b00      	ldr	r3, [sp, #0]
 8001108:	2b02      	cmp	r3, #2
 800110a:	d016      	beq.n	800113a <__aeabi_ddiv+0xca>
 800110c:	2b03      	cmp	r3, #3
 800110e:	d100      	bne.n	8001112 <__aeabi_ddiv+0xa2>
 8001110:	e287      	b.n	8001622 <__aeabi_ddiv+0x5b2>
 8001112:	2b01      	cmp	r3, #1
 8001114:	d000      	beq.n	8001118 <__aeabi_ddiv+0xa8>
 8001116:	e0d5      	b.n	80012c4 <__aeabi_ddiv+0x254>
 8001118:	2300      	movs	r3, #0
 800111a:	2200      	movs	r2, #0
 800111c:	2500      	movs	r5, #0
 800111e:	051b      	lsls	r3, r3, #20
 8001120:	4313      	orrs	r3, r2
 8001122:	4652      	mov	r2, sl
 8001124:	07d2      	lsls	r2, r2, #31
 8001126:	4313      	orrs	r3, r2
 8001128:	0028      	movs	r0, r5
 800112a:	0019      	movs	r1, r3
 800112c:	b005      	add	sp, #20
 800112e:	bcf0      	pop	{r4, r5, r6, r7}
 8001130:	46bb      	mov	fp, r7
 8001132:	46b2      	mov	sl, r6
 8001134:	46a9      	mov	r9, r5
 8001136:	46a0      	mov	r8, r4
 8001138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800113a:	2200      	movs	r2, #0
 800113c:	2500      	movs	r5, #0
 800113e:	4ba8      	ldr	r3, [pc, #672]	; (80013e0 <__aeabi_ddiv+0x370>)
 8001140:	e7ed      	b.n	800111e <__aeabi_ddiv+0xae>
 8001142:	46ba      	mov	sl, r7
 8001144:	46a0      	mov	r8, r4
 8001146:	000d      	movs	r5, r1
 8001148:	9000      	str	r0, [sp, #0]
 800114a:	e7dc      	b.n	8001106 <__aeabi_ddiv+0x96>
 800114c:	4544      	cmp	r4, r8
 800114e:	d200      	bcs.n	8001152 <__aeabi_ddiv+0xe2>
 8001150:	e1c4      	b.n	80014dc <__aeabi_ddiv+0x46c>
 8001152:	d100      	bne.n	8001156 <__aeabi_ddiv+0xe6>
 8001154:	e1bf      	b.n	80014d6 <__aeabi_ddiv+0x466>
 8001156:	2301      	movs	r3, #1
 8001158:	425b      	negs	r3, r3
 800115a:	469c      	mov	ip, r3
 800115c:	002e      	movs	r6, r5
 800115e:	4640      	mov	r0, r8
 8001160:	2500      	movs	r5, #0
 8001162:	44e3      	add	fp, ip
 8001164:	0223      	lsls	r3, r4, #8
 8001166:	0e0c      	lsrs	r4, r1, #24
 8001168:	431c      	orrs	r4, r3
 800116a:	0c1b      	lsrs	r3, r3, #16
 800116c:	4699      	mov	r9, r3
 800116e:	0423      	lsls	r3, r4, #16
 8001170:	020a      	lsls	r2, r1, #8
 8001172:	0c1f      	lsrs	r7, r3, #16
 8001174:	4649      	mov	r1, r9
 8001176:	9200      	str	r2, [sp, #0]
 8001178:	9701      	str	r7, [sp, #4]
 800117a:	f7ff f865 	bl	8000248 <__aeabi_uidivmod>
 800117e:	0002      	movs	r2, r0
 8001180:	437a      	muls	r2, r7
 8001182:	040b      	lsls	r3, r1, #16
 8001184:	0c31      	lsrs	r1, r6, #16
 8001186:	4680      	mov	r8, r0
 8001188:	4319      	orrs	r1, r3
 800118a:	428a      	cmp	r2, r1
 800118c:	d907      	bls.n	800119e <__aeabi_ddiv+0x12e>
 800118e:	2301      	movs	r3, #1
 8001190:	425b      	negs	r3, r3
 8001192:	469c      	mov	ip, r3
 8001194:	1909      	adds	r1, r1, r4
 8001196:	44e0      	add	r8, ip
 8001198:	428c      	cmp	r4, r1
 800119a:	d800      	bhi.n	800119e <__aeabi_ddiv+0x12e>
 800119c:	e201      	b.n	80015a2 <__aeabi_ddiv+0x532>
 800119e:	1a88      	subs	r0, r1, r2
 80011a0:	4649      	mov	r1, r9
 80011a2:	f7ff f851 	bl	8000248 <__aeabi_uidivmod>
 80011a6:	9a01      	ldr	r2, [sp, #4]
 80011a8:	0436      	lsls	r6, r6, #16
 80011aa:	4342      	muls	r2, r0
 80011ac:	0409      	lsls	r1, r1, #16
 80011ae:	0c36      	lsrs	r6, r6, #16
 80011b0:	0003      	movs	r3, r0
 80011b2:	430e      	orrs	r6, r1
 80011b4:	42b2      	cmp	r2, r6
 80011b6:	d904      	bls.n	80011c2 <__aeabi_ddiv+0x152>
 80011b8:	1936      	adds	r6, r6, r4
 80011ba:	3b01      	subs	r3, #1
 80011bc:	42b4      	cmp	r4, r6
 80011be:	d800      	bhi.n	80011c2 <__aeabi_ddiv+0x152>
 80011c0:	e1e9      	b.n	8001596 <__aeabi_ddiv+0x526>
 80011c2:	1ab0      	subs	r0, r6, r2
 80011c4:	4642      	mov	r2, r8
 80011c6:	9e00      	ldr	r6, [sp, #0]
 80011c8:	0412      	lsls	r2, r2, #16
 80011ca:	431a      	orrs	r2, r3
 80011cc:	0c33      	lsrs	r3, r6, #16
 80011ce:	001f      	movs	r7, r3
 80011d0:	0c11      	lsrs	r1, r2, #16
 80011d2:	4690      	mov	r8, r2
 80011d4:	9302      	str	r3, [sp, #8]
 80011d6:	0413      	lsls	r3, r2, #16
 80011d8:	0432      	lsls	r2, r6, #16
 80011da:	0c16      	lsrs	r6, r2, #16
 80011dc:	0032      	movs	r2, r6
 80011de:	0c1b      	lsrs	r3, r3, #16
 80011e0:	435a      	muls	r2, r3
 80011e2:	9603      	str	r6, [sp, #12]
 80011e4:	437b      	muls	r3, r7
 80011e6:	434e      	muls	r6, r1
 80011e8:	4379      	muls	r1, r7
 80011ea:	0c17      	lsrs	r7, r2, #16
 80011ec:	46bc      	mov	ip, r7
 80011ee:	199b      	adds	r3, r3, r6
 80011f0:	4463      	add	r3, ip
 80011f2:	429e      	cmp	r6, r3
 80011f4:	d903      	bls.n	80011fe <__aeabi_ddiv+0x18e>
 80011f6:	2680      	movs	r6, #128	; 0x80
 80011f8:	0276      	lsls	r6, r6, #9
 80011fa:	46b4      	mov	ip, r6
 80011fc:	4461      	add	r1, ip
 80011fe:	0c1e      	lsrs	r6, r3, #16
 8001200:	1871      	adds	r1, r6, r1
 8001202:	0416      	lsls	r6, r2, #16
 8001204:	041b      	lsls	r3, r3, #16
 8001206:	0c36      	lsrs	r6, r6, #16
 8001208:	199e      	adds	r6, r3, r6
 800120a:	4288      	cmp	r0, r1
 800120c:	d302      	bcc.n	8001214 <__aeabi_ddiv+0x1a4>
 800120e:	d112      	bne.n	8001236 <__aeabi_ddiv+0x1c6>
 8001210:	42b5      	cmp	r5, r6
 8001212:	d210      	bcs.n	8001236 <__aeabi_ddiv+0x1c6>
 8001214:	4643      	mov	r3, r8
 8001216:	1e5a      	subs	r2, r3, #1
 8001218:	9b00      	ldr	r3, [sp, #0]
 800121a:	469c      	mov	ip, r3
 800121c:	4465      	add	r5, ip
 800121e:	001f      	movs	r7, r3
 8001220:	429d      	cmp	r5, r3
 8001222:	419b      	sbcs	r3, r3
 8001224:	425b      	negs	r3, r3
 8001226:	191b      	adds	r3, r3, r4
 8001228:	18c0      	adds	r0, r0, r3
 800122a:	4284      	cmp	r4, r0
 800122c:	d200      	bcs.n	8001230 <__aeabi_ddiv+0x1c0>
 800122e:	e19e      	b.n	800156e <__aeabi_ddiv+0x4fe>
 8001230:	d100      	bne.n	8001234 <__aeabi_ddiv+0x1c4>
 8001232:	e199      	b.n	8001568 <__aeabi_ddiv+0x4f8>
 8001234:	4690      	mov	r8, r2
 8001236:	1bae      	subs	r6, r5, r6
 8001238:	42b5      	cmp	r5, r6
 800123a:	41ad      	sbcs	r5, r5
 800123c:	1a40      	subs	r0, r0, r1
 800123e:	426d      	negs	r5, r5
 8001240:	1b40      	subs	r0, r0, r5
 8001242:	4284      	cmp	r4, r0
 8001244:	d100      	bne.n	8001248 <__aeabi_ddiv+0x1d8>
 8001246:	e1d2      	b.n	80015ee <__aeabi_ddiv+0x57e>
 8001248:	4649      	mov	r1, r9
 800124a:	f7fe fffd 	bl	8000248 <__aeabi_uidivmod>
 800124e:	9a01      	ldr	r2, [sp, #4]
 8001250:	040b      	lsls	r3, r1, #16
 8001252:	4342      	muls	r2, r0
 8001254:	0c31      	lsrs	r1, r6, #16
 8001256:	0005      	movs	r5, r0
 8001258:	4319      	orrs	r1, r3
 800125a:	428a      	cmp	r2, r1
 800125c:	d900      	bls.n	8001260 <__aeabi_ddiv+0x1f0>
 800125e:	e16c      	b.n	800153a <__aeabi_ddiv+0x4ca>
 8001260:	1a88      	subs	r0, r1, r2
 8001262:	4649      	mov	r1, r9
 8001264:	f7fe fff0 	bl	8000248 <__aeabi_uidivmod>
 8001268:	9a01      	ldr	r2, [sp, #4]
 800126a:	0436      	lsls	r6, r6, #16
 800126c:	4342      	muls	r2, r0
 800126e:	0409      	lsls	r1, r1, #16
 8001270:	0c36      	lsrs	r6, r6, #16
 8001272:	0003      	movs	r3, r0
 8001274:	430e      	orrs	r6, r1
 8001276:	42b2      	cmp	r2, r6
 8001278:	d900      	bls.n	800127c <__aeabi_ddiv+0x20c>
 800127a:	e153      	b.n	8001524 <__aeabi_ddiv+0x4b4>
 800127c:	9803      	ldr	r0, [sp, #12]
 800127e:	1ab6      	subs	r6, r6, r2
 8001280:	0002      	movs	r2, r0
 8001282:	042d      	lsls	r5, r5, #16
 8001284:	431d      	orrs	r5, r3
 8001286:	9f02      	ldr	r7, [sp, #8]
 8001288:	042b      	lsls	r3, r5, #16
 800128a:	0c1b      	lsrs	r3, r3, #16
 800128c:	435a      	muls	r2, r3
 800128e:	437b      	muls	r3, r7
 8001290:	469c      	mov	ip, r3
 8001292:	0c29      	lsrs	r1, r5, #16
 8001294:	4348      	muls	r0, r1
 8001296:	0c13      	lsrs	r3, r2, #16
 8001298:	4484      	add	ip, r0
 800129a:	4463      	add	r3, ip
 800129c:	4379      	muls	r1, r7
 800129e:	4298      	cmp	r0, r3
 80012a0:	d903      	bls.n	80012aa <__aeabi_ddiv+0x23a>
 80012a2:	2080      	movs	r0, #128	; 0x80
 80012a4:	0240      	lsls	r0, r0, #9
 80012a6:	4684      	mov	ip, r0
 80012a8:	4461      	add	r1, ip
 80012aa:	0c18      	lsrs	r0, r3, #16
 80012ac:	0412      	lsls	r2, r2, #16
 80012ae:	041b      	lsls	r3, r3, #16
 80012b0:	0c12      	lsrs	r2, r2, #16
 80012b2:	1840      	adds	r0, r0, r1
 80012b4:	189b      	adds	r3, r3, r2
 80012b6:	4286      	cmp	r6, r0
 80012b8:	d200      	bcs.n	80012bc <__aeabi_ddiv+0x24c>
 80012ba:	e100      	b.n	80014be <__aeabi_ddiv+0x44e>
 80012bc:	d100      	bne.n	80012c0 <__aeabi_ddiv+0x250>
 80012be:	e0fb      	b.n	80014b8 <__aeabi_ddiv+0x448>
 80012c0:	2301      	movs	r3, #1
 80012c2:	431d      	orrs	r5, r3
 80012c4:	4b49      	ldr	r3, [pc, #292]	; (80013ec <__aeabi_ddiv+0x37c>)
 80012c6:	445b      	add	r3, fp
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	dc00      	bgt.n	80012ce <__aeabi_ddiv+0x25e>
 80012cc:	e0aa      	b.n	8001424 <__aeabi_ddiv+0x3b4>
 80012ce:	076a      	lsls	r2, r5, #29
 80012d0:	d000      	beq.n	80012d4 <__aeabi_ddiv+0x264>
 80012d2:	e13d      	b.n	8001550 <__aeabi_ddiv+0x4e0>
 80012d4:	08e9      	lsrs	r1, r5, #3
 80012d6:	4642      	mov	r2, r8
 80012d8:	01d2      	lsls	r2, r2, #7
 80012da:	d506      	bpl.n	80012ea <__aeabi_ddiv+0x27a>
 80012dc:	4642      	mov	r2, r8
 80012de:	4b44      	ldr	r3, [pc, #272]	; (80013f0 <__aeabi_ddiv+0x380>)
 80012e0:	401a      	ands	r2, r3
 80012e2:	2380      	movs	r3, #128	; 0x80
 80012e4:	4690      	mov	r8, r2
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	445b      	add	r3, fp
 80012ea:	4a42      	ldr	r2, [pc, #264]	; (80013f4 <__aeabi_ddiv+0x384>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	dd00      	ble.n	80012f2 <__aeabi_ddiv+0x282>
 80012f0:	e723      	b.n	800113a <__aeabi_ddiv+0xca>
 80012f2:	4642      	mov	r2, r8
 80012f4:	055b      	lsls	r3, r3, #21
 80012f6:	0755      	lsls	r5, r2, #29
 80012f8:	0252      	lsls	r2, r2, #9
 80012fa:	430d      	orrs	r5, r1
 80012fc:	0b12      	lsrs	r2, r2, #12
 80012fe:	0d5b      	lsrs	r3, r3, #21
 8001300:	e70d      	b.n	800111e <__aeabi_ddiv+0xae>
 8001302:	4651      	mov	r1, sl
 8001304:	4321      	orrs	r1, r4
 8001306:	d100      	bne.n	800130a <__aeabi_ddiv+0x29a>
 8001308:	e07c      	b.n	8001404 <__aeabi_ddiv+0x394>
 800130a:	2c00      	cmp	r4, #0
 800130c:	d100      	bne.n	8001310 <__aeabi_ddiv+0x2a0>
 800130e:	e0fb      	b.n	8001508 <__aeabi_ddiv+0x498>
 8001310:	0020      	movs	r0, r4
 8001312:	f001 fa63 	bl	80027dc <__clzsi2>
 8001316:	0002      	movs	r2, r0
 8001318:	3a0b      	subs	r2, #11
 800131a:	231d      	movs	r3, #29
 800131c:	1a9b      	subs	r3, r3, r2
 800131e:	4652      	mov	r2, sl
 8001320:	0001      	movs	r1, r0
 8001322:	40da      	lsrs	r2, r3
 8001324:	4653      	mov	r3, sl
 8001326:	3908      	subs	r1, #8
 8001328:	408b      	lsls	r3, r1
 800132a:	408c      	lsls	r4, r1
 800132c:	0019      	movs	r1, r3
 800132e:	4314      	orrs	r4, r2
 8001330:	4b31      	ldr	r3, [pc, #196]	; (80013f8 <__aeabi_ddiv+0x388>)
 8001332:	4458      	add	r0, fp
 8001334:	469b      	mov	fp, r3
 8001336:	4483      	add	fp, r0
 8001338:	2000      	movs	r0, #0
 800133a:	e6d9      	b.n	80010f0 <__aeabi_ddiv+0x80>
 800133c:	0003      	movs	r3, r0
 800133e:	4323      	orrs	r3, r4
 8001340:	4698      	mov	r8, r3
 8001342:	d044      	beq.n	80013ce <__aeabi_ddiv+0x35e>
 8001344:	2c00      	cmp	r4, #0
 8001346:	d100      	bne.n	800134a <__aeabi_ddiv+0x2da>
 8001348:	e0cf      	b.n	80014ea <__aeabi_ddiv+0x47a>
 800134a:	0020      	movs	r0, r4
 800134c:	f001 fa46 	bl	80027dc <__clzsi2>
 8001350:	0001      	movs	r1, r0
 8001352:	0002      	movs	r2, r0
 8001354:	390b      	subs	r1, #11
 8001356:	231d      	movs	r3, #29
 8001358:	1a5b      	subs	r3, r3, r1
 800135a:	4649      	mov	r1, r9
 800135c:	0010      	movs	r0, r2
 800135e:	40d9      	lsrs	r1, r3
 8001360:	3808      	subs	r0, #8
 8001362:	4084      	lsls	r4, r0
 8001364:	000b      	movs	r3, r1
 8001366:	464d      	mov	r5, r9
 8001368:	4323      	orrs	r3, r4
 800136a:	4698      	mov	r8, r3
 800136c:	4085      	lsls	r5, r0
 800136e:	4b23      	ldr	r3, [pc, #140]	; (80013fc <__aeabi_ddiv+0x38c>)
 8001370:	1a9b      	subs	r3, r3, r2
 8001372:	469b      	mov	fp, r3
 8001374:	2300      	movs	r3, #0
 8001376:	4699      	mov	r9, r3
 8001378:	9300      	str	r3, [sp, #0]
 800137a:	e69e      	b.n	80010ba <__aeabi_ddiv+0x4a>
 800137c:	0002      	movs	r2, r0
 800137e:	4322      	orrs	r2, r4
 8001380:	4690      	mov	r8, r2
 8001382:	d11d      	bne.n	80013c0 <__aeabi_ddiv+0x350>
 8001384:	2208      	movs	r2, #8
 8001386:	469b      	mov	fp, r3
 8001388:	2302      	movs	r3, #2
 800138a:	2500      	movs	r5, #0
 800138c:	4691      	mov	r9, r2
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	e693      	b.n	80010ba <__aeabi_ddiv+0x4a>
 8001392:	4651      	mov	r1, sl
 8001394:	4321      	orrs	r1, r4
 8001396:	d109      	bne.n	80013ac <__aeabi_ddiv+0x33c>
 8001398:	2302      	movs	r3, #2
 800139a:	464a      	mov	r2, r9
 800139c:	431a      	orrs	r2, r3
 800139e:	4b18      	ldr	r3, [pc, #96]	; (8001400 <__aeabi_ddiv+0x390>)
 80013a0:	4691      	mov	r9, r2
 80013a2:	469c      	mov	ip, r3
 80013a4:	2400      	movs	r4, #0
 80013a6:	2002      	movs	r0, #2
 80013a8:	44e3      	add	fp, ip
 80013aa:	e6a1      	b.n	80010f0 <__aeabi_ddiv+0x80>
 80013ac:	2303      	movs	r3, #3
 80013ae:	464a      	mov	r2, r9
 80013b0:	431a      	orrs	r2, r3
 80013b2:	4b13      	ldr	r3, [pc, #76]	; (8001400 <__aeabi_ddiv+0x390>)
 80013b4:	4691      	mov	r9, r2
 80013b6:	469c      	mov	ip, r3
 80013b8:	4651      	mov	r1, sl
 80013ba:	2003      	movs	r0, #3
 80013bc:	44e3      	add	fp, ip
 80013be:	e697      	b.n	80010f0 <__aeabi_ddiv+0x80>
 80013c0:	220c      	movs	r2, #12
 80013c2:	469b      	mov	fp, r3
 80013c4:	2303      	movs	r3, #3
 80013c6:	46a0      	mov	r8, r4
 80013c8:	4691      	mov	r9, r2
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	e675      	b.n	80010ba <__aeabi_ddiv+0x4a>
 80013ce:	2304      	movs	r3, #4
 80013d0:	4699      	mov	r9, r3
 80013d2:	2300      	movs	r3, #0
 80013d4:	469b      	mov	fp, r3
 80013d6:	3301      	adds	r3, #1
 80013d8:	2500      	movs	r5, #0
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	e66d      	b.n	80010ba <__aeabi_ddiv+0x4a>
 80013de:	46c0      	nop			; (mov r8, r8)
 80013e0:	000007ff 	.word	0x000007ff
 80013e4:	fffffc01 	.word	0xfffffc01
 80013e8:	0800f928 	.word	0x0800f928
 80013ec:	000003ff 	.word	0x000003ff
 80013f0:	feffffff 	.word	0xfeffffff
 80013f4:	000007fe 	.word	0x000007fe
 80013f8:	000003f3 	.word	0x000003f3
 80013fc:	fffffc0d 	.word	0xfffffc0d
 8001400:	fffff801 	.word	0xfffff801
 8001404:	464a      	mov	r2, r9
 8001406:	2301      	movs	r3, #1
 8001408:	431a      	orrs	r2, r3
 800140a:	4691      	mov	r9, r2
 800140c:	2400      	movs	r4, #0
 800140e:	2001      	movs	r0, #1
 8001410:	e66e      	b.n	80010f0 <__aeabi_ddiv+0x80>
 8001412:	2300      	movs	r3, #0
 8001414:	2280      	movs	r2, #128	; 0x80
 8001416:	469a      	mov	sl, r3
 8001418:	2500      	movs	r5, #0
 800141a:	4b88      	ldr	r3, [pc, #544]	; (800163c <__aeabi_ddiv+0x5cc>)
 800141c:	0312      	lsls	r2, r2, #12
 800141e:	e67e      	b.n	800111e <__aeabi_ddiv+0xae>
 8001420:	2501      	movs	r5, #1
 8001422:	426d      	negs	r5, r5
 8001424:	2201      	movs	r2, #1
 8001426:	1ad2      	subs	r2, r2, r3
 8001428:	2a38      	cmp	r2, #56	; 0x38
 800142a:	dd00      	ble.n	800142e <__aeabi_ddiv+0x3be>
 800142c:	e674      	b.n	8001118 <__aeabi_ddiv+0xa8>
 800142e:	2a1f      	cmp	r2, #31
 8001430:	dc00      	bgt.n	8001434 <__aeabi_ddiv+0x3c4>
 8001432:	e0bd      	b.n	80015b0 <__aeabi_ddiv+0x540>
 8001434:	211f      	movs	r1, #31
 8001436:	4249      	negs	r1, r1
 8001438:	1acb      	subs	r3, r1, r3
 800143a:	4641      	mov	r1, r8
 800143c:	40d9      	lsrs	r1, r3
 800143e:	000b      	movs	r3, r1
 8001440:	2a20      	cmp	r2, #32
 8001442:	d004      	beq.n	800144e <__aeabi_ddiv+0x3de>
 8001444:	4641      	mov	r1, r8
 8001446:	4a7e      	ldr	r2, [pc, #504]	; (8001640 <__aeabi_ddiv+0x5d0>)
 8001448:	445a      	add	r2, fp
 800144a:	4091      	lsls	r1, r2
 800144c:	430d      	orrs	r5, r1
 800144e:	0029      	movs	r1, r5
 8001450:	1e4a      	subs	r2, r1, #1
 8001452:	4191      	sbcs	r1, r2
 8001454:	4319      	orrs	r1, r3
 8001456:	2307      	movs	r3, #7
 8001458:	001d      	movs	r5, r3
 800145a:	2200      	movs	r2, #0
 800145c:	400d      	ands	r5, r1
 800145e:	420b      	tst	r3, r1
 8001460:	d100      	bne.n	8001464 <__aeabi_ddiv+0x3f4>
 8001462:	e0d0      	b.n	8001606 <__aeabi_ddiv+0x596>
 8001464:	220f      	movs	r2, #15
 8001466:	2300      	movs	r3, #0
 8001468:	400a      	ands	r2, r1
 800146a:	2a04      	cmp	r2, #4
 800146c:	d100      	bne.n	8001470 <__aeabi_ddiv+0x400>
 800146e:	e0c7      	b.n	8001600 <__aeabi_ddiv+0x590>
 8001470:	1d0a      	adds	r2, r1, #4
 8001472:	428a      	cmp	r2, r1
 8001474:	4189      	sbcs	r1, r1
 8001476:	4249      	negs	r1, r1
 8001478:	185b      	adds	r3, r3, r1
 800147a:	0011      	movs	r1, r2
 800147c:	021a      	lsls	r2, r3, #8
 800147e:	d400      	bmi.n	8001482 <__aeabi_ddiv+0x412>
 8001480:	e0be      	b.n	8001600 <__aeabi_ddiv+0x590>
 8001482:	2301      	movs	r3, #1
 8001484:	2200      	movs	r2, #0
 8001486:	2500      	movs	r5, #0
 8001488:	e649      	b.n	800111e <__aeabi_ddiv+0xae>
 800148a:	2280      	movs	r2, #128	; 0x80
 800148c:	4643      	mov	r3, r8
 800148e:	0312      	lsls	r2, r2, #12
 8001490:	4213      	tst	r3, r2
 8001492:	d008      	beq.n	80014a6 <__aeabi_ddiv+0x436>
 8001494:	4214      	tst	r4, r2
 8001496:	d106      	bne.n	80014a6 <__aeabi_ddiv+0x436>
 8001498:	4322      	orrs	r2, r4
 800149a:	0312      	lsls	r2, r2, #12
 800149c:	46ba      	mov	sl, r7
 800149e:	000d      	movs	r5, r1
 80014a0:	4b66      	ldr	r3, [pc, #408]	; (800163c <__aeabi_ddiv+0x5cc>)
 80014a2:	0b12      	lsrs	r2, r2, #12
 80014a4:	e63b      	b.n	800111e <__aeabi_ddiv+0xae>
 80014a6:	2280      	movs	r2, #128	; 0x80
 80014a8:	4643      	mov	r3, r8
 80014aa:	0312      	lsls	r2, r2, #12
 80014ac:	431a      	orrs	r2, r3
 80014ae:	0312      	lsls	r2, r2, #12
 80014b0:	46b2      	mov	sl, r6
 80014b2:	4b62      	ldr	r3, [pc, #392]	; (800163c <__aeabi_ddiv+0x5cc>)
 80014b4:	0b12      	lsrs	r2, r2, #12
 80014b6:	e632      	b.n	800111e <__aeabi_ddiv+0xae>
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d100      	bne.n	80014be <__aeabi_ddiv+0x44e>
 80014bc:	e702      	b.n	80012c4 <__aeabi_ddiv+0x254>
 80014be:	19a6      	adds	r6, r4, r6
 80014c0:	1e6a      	subs	r2, r5, #1
 80014c2:	42a6      	cmp	r6, r4
 80014c4:	d200      	bcs.n	80014c8 <__aeabi_ddiv+0x458>
 80014c6:	e089      	b.n	80015dc <__aeabi_ddiv+0x56c>
 80014c8:	4286      	cmp	r6, r0
 80014ca:	d200      	bcs.n	80014ce <__aeabi_ddiv+0x45e>
 80014cc:	e09f      	b.n	800160e <__aeabi_ddiv+0x59e>
 80014ce:	d100      	bne.n	80014d2 <__aeabi_ddiv+0x462>
 80014d0:	e0af      	b.n	8001632 <__aeabi_ddiv+0x5c2>
 80014d2:	0015      	movs	r5, r2
 80014d4:	e6f4      	b.n	80012c0 <__aeabi_ddiv+0x250>
 80014d6:	42a9      	cmp	r1, r5
 80014d8:	d900      	bls.n	80014dc <__aeabi_ddiv+0x46c>
 80014da:	e63c      	b.n	8001156 <__aeabi_ddiv+0xe6>
 80014dc:	4643      	mov	r3, r8
 80014de:	07de      	lsls	r6, r3, #31
 80014e0:	0858      	lsrs	r0, r3, #1
 80014e2:	086b      	lsrs	r3, r5, #1
 80014e4:	431e      	orrs	r6, r3
 80014e6:	07ed      	lsls	r5, r5, #31
 80014e8:	e63c      	b.n	8001164 <__aeabi_ddiv+0xf4>
 80014ea:	f001 f977 	bl	80027dc <__clzsi2>
 80014ee:	0001      	movs	r1, r0
 80014f0:	0002      	movs	r2, r0
 80014f2:	3115      	adds	r1, #21
 80014f4:	3220      	adds	r2, #32
 80014f6:	291c      	cmp	r1, #28
 80014f8:	dc00      	bgt.n	80014fc <__aeabi_ddiv+0x48c>
 80014fa:	e72c      	b.n	8001356 <__aeabi_ddiv+0x2e6>
 80014fc:	464b      	mov	r3, r9
 80014fe:	3808      	subs	r0, #8
 8001500:	4083      	lsls	r3, r0
 8001502:	2500      	movs	r5, #0
 8001504:	4698      	mov	r8, r3
 8001506:	e732      	b.n	800136e <__aeabi_ddiv+0x2fe>
 8001508:	f001 f968 	bl	80027dc <__clzsi2>
 800150c:	0003      	movs	r3, r0
 800150e:	001a      	movs	r2, r3
 8001510:	3215      	adds	r2, #21
 8001512:	3020      	adds	r0, #32
 8001514:	2a1c      	cmp	r2, #28
 8001516:	dc00      	bgt.n	800151a <__aeabi_ddiv+0x4aa>
 8001518:	e6ff      	b.n	800131a <__aeabi_ddiv+0x2aa>
 800151a:	4654      	mov	r4, sl
 800151c:	3b08      	subs	r3, #8
 800151e:	2100      	movs	r1, #0
 8001520:	409c      	lsls	r4, r3
 8001522:	e705      	b.n	8001330 <__aeabi_ddiv+0x2c0>
 8001524:	1936      	adds	r6, r6, r4
 8001526:	3b01      	subs	r3, #1
 8001528:	42b4      	cmp	r4, r6
 800152a:	d900      	bls.n	800152e <__aeabi_ddiv+0x4be>
 800152c:	e6a6      	b.n	800127c <__aeabi_ddiv+0x20c>
 800152e:	42b2      	cmp	r2, r6
 8001530:	d800      	bhi.n	8001534 <__aeabi_ddiv+0x4c4>
 8001532:	e6a3      	b.n	800127c <__aeabi_ddiv+0x20c>
 8001534:	1e83      	subs	r3, r0, #2
 8001536:	1936      	adds	r6, r6, r4
 8001538:	e6a0      	b.n	800127c <__aeabi_ddiv+0x20c>
 800153a:	1909      	adds	r1, r1, r4
 800153c:	3d01      	subs	r5, #1
 800153e:	428c      	cmp	r4, r1
 8001540:	d900      	bls.n	8001544 <__aeabi_ddiv+0x4d4>
 8001542:	e68d      	b.n	8001260 <__aeabi_ddiv+0x1f0>
 8001544:	428a      	cmp	r2, r1
 8001546:	d800      	bhi.n	800154a <__aeabi_ddiv+0x4da>
 8001548:	e68a      	b.n	8001260 <__aeabi_ddiv+0x1f0>
 800154a:	1e85      	subs	r5, r0, #2
 800154c:	1909      	adds	r1, r1, r4
 800154e:	e687      	b.n	8001260 <__aeabi_ddiv+0x1f0>
 8001550:	220f      	movs	r2, #15
 8001552:	402a      	ands	r2, r5
 8001554:	2a04      	cmp	r2, #4
 8001556:	d100      	bne.n	800155a <__aeabi_ddiv+0x4ea>
 8001558:	e6bc      	b.n	80012d4 <__aeabi_ddiv+0x264>
 800155a:	1d29      	adds	r1, r5, #4
 800155c:	42a9      	cmp	r1, r5
 800155e:	41ad      	sbcs	r5, r5
 8001560:	426d      	negs	r5, r5
 8001562:	08c9      	lsrs	r1, r1, #3
 8001564:	44a8      	add	r8, r5
 8001566:	e6b6      	b.n	80012d6 <__aeabi_ddiv+0x266>
 8001568:	42af      	cmp	r7, r5
 800156a:	d900      	bls.n	800156e <__aeabi_ddiv+0x4fe>
 800156c:	e662      	b.n	8001234 <__aeabi_ddiv+0x1c4>
 800156e:	4281      	cmp	r1, r0
 8001570:	d804      	bhi.n	800157c <__aeabi_ddiv+0x50c>
 8001572:	d000      	beq.n	8001576 <__aeabi_ddiv+0x506>
 8001574:	e65e      	b.n	8001234 <__aeabi_ddiv+0x1c4>
 8001576:	42ae      	cmp	r6, r5
 8001578:	d800      	bhi.n	800157c <__aeabi_ddiv+0x50c>
 800157a:	e65b      	b.n	8001234 <__aeabi_ddiv+0x1c4>
 800157c:	2302      	movs	r3, #2
 800157e:	425b      	negs	r3, r3
 8001580:	469c      	mov	ip, r3
 8001582:	9b00      	ldr	r3, [sp, #0]
 8001584:	44e0      	add	r8, ip
 8001586:	469c      	mov	ip, r3
 8001588:	4465      	add	r5, ip
 800158a:	429d      	cmp	r5, r3
 800158c:	419b      	sbcs	r3, r3
 800158e:	425b      	negs	r3, r3
 8001590:	191b      	adds	r3, r3, r4
 8001592:	18c0      	adds	r0, r0, r3
 8001594:	e64f      	b.n	8001236 <__aeabi_ddiv+0x1c6>
 8001596:	42b2      	cmp	r2, r6
 8001598:	d800      	bhi.n	800159c <__aeabi_ddiv+0x52c>
 800159a:	e612      	b.n	80011c2 <__aeabi_ddiv+0x152>
 800159c:	1e83      	subs	r3, r0, #2
 800159e:	1936      	adds	r6, r6, r4
 80015a0:	e60f      	b.n	80011c2 <__aeabi_ddiv+0x152>
 80015a2:	428a      	cmp	r2, r1
 80015a4:	d800      	bhi.n	80015a8 <__aeabi_ddiv+0x538>
 80015a6:	e5fa      	b.n	800119e <__aeabi_ddiv+0x12e>
 80015a8:	1e83      	subs	r3, r0, #2
 80015aa:	4698      	mov	r8, r3
 80015ac:	1909      	adds	r1, r1, r4
 80015ae:	e5f6      	b.n	800119e <__aeabi_ddiv+0x12e>
 80015b0:	4b24      	ldr	r3, [pc, #144]	; (8001644 <__aeabi_ddiv+0x5d4>)
 80015b2:	0028      	movs	r0, r5
 80015b4:	445b      	add	r3, fp
 80015b6:	4641      	mov	r1, r8
 80015b8:	409d      	lsls	r5, r3
 80015ba:	4099      	lsls	r1, r3
 80015bc:	40d0      	lsrs	r0, r2
 80015be:	1e6b      	subs	r3, r5, #1
 80015c0:	419d      	sbcs	r5, r3
 80015c2:	4643      	mov	r3, r8
 80015c4:	4301      	orrs	r1, r0
 80015c6:	4329      	orrs	r1, r5
 80015c8:	40d3      	lsrs	r3, r2
 80015ca:	074a      	lsls	r2, r1, #29
 80015cc:	d100      	bne.n	80015d0 <__aeabi_ddiv+0x560>
 80015ce:	e755      	b.n	800147c <__aeabi_ddiv+0x40c>
 80015d0:	220f      	movs	r2, #15
 80015d2:	400a      	ands	r2, r1
 80015d4:	2a04      	cmp	r2, #4
 80015d6:	d000      	beq.n	80015da <__aeabi_ddiv+0x56a>
 80015d8:	e74a      	b.n	8001470 <__aeabi_ddiv+0x400>
 80015da:	e74f      	b.n	800147c <__aeabi_ddiv+0x40c>
 80015dc:	0015      	movs	r5, r2
 80015de:	4286      	cmp	r6, r0
 80015e0:	d000      	beq.n	80015e4 <__aeabi_ddiv+0x574>
 80015e2:	e66d      	b.n	80012c0 <__aeabi_ddiv+0x250>
 80015e4:	9a00      	ldr	r2, [sp, #0]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d000      	beq.n	80015ec <__aeabi_ddiv+0x57c>
 80015ea:	e669      	b.n	80012c0 <__aeabi_ddiv+0x250>
 80015ec:	e66a      	b.n	80012c4 <__aeabi_ddiv+0x254>
 80015ee:	4b16      	ldr	r3, [pc, #88]	; (8001648 <__aeabi_ddiv+0x5d8>)
 80015f0:	445b      	add	r3, fp
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	dc00      	bgt.n	80015f8 <__aeabi_ddiv+0x588>
 80015f6:	e713      	b.n	8001420 <__aeabi_ddiv+0x3b0>
 80015f8:	2501      	movs	r5, #1
 80015fa:	2100      	movs	r1, #0
 80015fc:	44a8      	add	r8, r5
 80015fe:	e66a      	b.n	80012d6 <__aeabi_ddiv+0x266>
 8001600:	075d      	lsls	r5, r3, #29
 8001602:	025b      	lsls	r3, r3, #9
 8001604:	0b1a      	lsrs	r2, r3, #12
 8001606:	08c9      	lsrs	r1, r1, #3
 8001608:	2300      	movs	r3, #0
 800160a:	430d      	orrs	r5, r1
 800160c:	e587      	b.n	800111e <__aeabi_ddiv+0xae>
 800160e:	9900      	ldr	r1, [sp, #0]
 8001610:	3d02      	subs	r5, #2
 8001612:	004a      	lsls	r2, r1, #1
 8001614:	428a      	cmp	r2, r1
 8001616:	41bf      	sbcs	r7, r7
 8001618:	427f      	negs	r7, r7
 800161a:	193f      	adds	r7, r7, r4
 800161c:	19f6      	adds	r6, r6, r7
 800161e:	9200      	str	r2, [sp, #0]
 8001620:	e7dd      	b.n	80015de <__aeabi_ddiv+0x56e>
 8001622:	2280      	movs	r2, #128	; 0x80
 8001624:	4643      	mov	r3, r8
 8001626:	0312      	lsls	r2, r2, #12
 8001628:	431a      	orrs	r2, r3
 800162a:	0312      	lsls	r2, r2, #12
 800162c:	4b03      	ldr	r3, [pc, #12]	; (800163c <__aeabi_ddiv+0x5cc>)
 800162e:	0b12      	lsrs	r2, r2, #12
 8001630:	e575      	b.n	800111e <__aeabi_ddiv+0xae>
 8001632:	9900      	ldr	r1, [sp, #0]
 8001634:	4299      	cmp	r1, r3
 8001636:	d3ea      	bcc.n	800160e <__aeabi_ddiv+0x59e>
 8001638:	0015      	movs	r5, r2
 800163a:	e7d3      	b.n	80015e4 <__aeabi_ddiv+0x574>
 800163c:	000007ff 	.word	0x000007ff
 8001640:	0000043e 	.word	0x0000043e
 8001644:	0000041e 	.word	0x0000041e
 8001648:	000003ff 	.word	0x000003ff

0800164c <__eqdf2>:
 800164c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800164e:	464e      	mov	r6, r9
 8001650:	4645      	mov	r5, r8
 8001652:	46de      	mov	lr, fp
 8001654:	4657      	mov	r7, sl
 8001656:	4690      	mov	r8, r2
 8001658:	b5e0      	push	{r5, r6, r7, lr}
 800165a:	0017      	movs	r7, r2
 800165c:	031a      	lsls	r2, r3, #12
 800165e:	0b12      	lsrs	r2, r2, #12
 8001660:	0005      	movs	r5, r0
 8001662:	4684      	mov	ip, r0
 8001664:	4819      	ldr	r0, [pc, #100]	; (80016cc <__eqdf2+0x80>)
 8001666:	030e      	lsls	r6, r1, #12
 8001668:	004c      	lsls	r4, r1, #1
 800166a:	4691      	mov	r9, r2
 800166c:	005a      	lsls	r2, r3, #1
 800166e:	0fdb      	lsrs	r3, r3, #31
 8001670:	469b      	mov	fp, r3
 8001672:	0b36      	lsrs	r6, r6, #12
 8001674:	0d64      	lsrs	r4, r4, #21
 8001676:	0fc9      	lsrs	r1, r1, #31
 8001678:	0d52      	lsrs	r2, r2, #21
 800167a:	4284      	cmp	r4, r0
 800167c:	d019      	beq.n	80016b2 <__eqdf2+0x66>
 800167e:	4282      	cmp	r2, r0
 8001680:	d010      	beq.n	80016a4 <__eqdf2+0x58>
 8001682:	2001      	movs	r0, #1
 8001684:	4294      	cmp	r4, r2
 8001686:	d10e      	bne.n	80016a6 <__eqdf2+0x5a>
 8001688:	454e      	cmp	r6, r9
 800168a:	d10c      	bne.n	80016a6 <__eqdf2+0x5a>
 800168c:	2001      	movs	r0, #1
 800168e:	45c4      	cmp	ip, r8
 8001690:	d109      	bne.n	80016a6 <__eqdf2+0x5a>
 8001692:	4559      	cmp	r1, fp
 8001694:	d017      	beq.n	80016c6 <__eqdf2+0x7a>
 8001696:	2c00      	cmp	r4, #0
 8001698:	d105      	bne.n	80016a6 <__eqdf2+0x5a>
 800169a:	0030      	movs	r0, r6
 800169c:	4328      	orrs	r0, r5
 800169e:	1e43      	subs	r3, r0, #1
 80016a0:	4198      	sbcs	r0, r3
 80016a2:	e000      	b.n	80016a6 <__eqdf2+0x5a>
 80016a4:	2001      	movs	r0, #1
 80016a6:	bcf0      	pop	{r4, r5, r6, r7}
 80016a8:	46bb      	mov	fp, r7
 80016aa:	46b2      	mov	sl, r6
 80016ac:	46a9      	mov	r9, r5
 80016ae:	46a0      	mov	r8, r4
 80016b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016b2:	0033      	movs	r3, r6
 80016b4:	2001      	movs	r0, #1
 80016b6:	432b      	orrs	r3, r5
 80016b8:	d1f5      	bne.n	80016a6 <__eqdf2+0x5a>
 80016ba:	42a2      	cmp	r2, r4
 80016bc:	d1f3      	bne.n	80016a6 <__eqdf2+0x5a>
 80016be:	464b      	mov	r3, r9
 80016c0:	433b      	orrs	r3, r7
 80016c2:	d1f0      	bne.n	80016a6 <__eqdf2+0x5a>
 80016c4:	e7e2      	b.n	800168c <__eqdf2+0x40>
 80016c6:	2000      	movs	r0, #0
 80016c8:	e7ed      	b.n	80016a6 <__eqdf2+0x5a>
 80016ca:	46c0      	nop			; (mov r8, r8)
 80016cc:	000007ff 	.word	0x000007ff

080016d0 <__gedf2>:
 80016d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016d2:	4647      	mov	r7, r8
 80016d4:	46ce      	mov	lr, r9
 80016d6:	0004      	movs	r4, r0
 80016d8:	0018      	movs	r0, r3
 80016da:	0016      	movs	r6, r2
 80016dc:	031b      	lsls	r3, r3, #12
 80016de:	0b1b      	lsrs	r3, r3, #12
 80016e0:	4d2d      	ldr	r5, [pc, #180]	; (8001798 <__gedf2+0xc8>)
 80016e2:	004a      	lsls	r2, r1, #1
 80016e4:	4699      	mov	r9, r3
 80016e6:	b580      	push	{r7, lr}
 80016e8:	0043      	lsls	r3, r0, #1
 80016ea:	030f      	lsls	r7, r1, #12
 80016ec:	46a4      	mov	ip, r4
 80016ee:	46b0      	mov	r8, r6
 80016f0:	0b3f      	lsrs	r7, r7, #12
 80016f2:	0d52      	lsrs	r2, r2, #21
 80016f4:	0fc9      	lsrs	r1, r1, #31
 80016f6:	0d5b      	lsrs	r3, r3, #21
 80016f8:	0fc0      	lsrs	r0, r0, #31
 80016fa:	42aa      	cmp	r2, r5
 80016fc:	d021      	beq.n	8001742 <__gedf2+0x72>
 80016fe:	42ab      	cmp	r3, r5
 8001700:	d013      	beq.n	800172a <__gedf2+0x5a>
 8001702:	2a00      	cmp	r2, #0
 8001704:	d122      	bne.n	800174c <__gedf2+0x7c>
 8001706:	433c      	orrs	r4, r7
 8001708:	2b00      	cmp	r3, #0
 800170a:	d102      	bne.n	8001712 <__gedf2+0x42>
 800170c:	464d      	mov	r5, r9
 800170e:	432e      	orrs	r6, r5
 8001710:	d022      	beq.n	8001758 <__gedf2+0x88>
 8001712:	2c00      	cmp	r4, #0
 8001714:	d010      	beq.n	8001738 <__gedf2+0x68>
 8001716:	4281      	cmp	r1, r0
 8001718:	d022      	beq.n	8001760 <__gedf2+0x90>
 800171a:	2002      	movs	r0, #2
 800171c:	3901      	subs	r1, #1
 800171e:	4008      	ands	r0, r1
 8001720:	3801      	subs	r0, #1
 8001722:	bcc0      	pop	{r6, r7}
 8001724:	46b9      	mov	r9, r7
 8001726:	46b0      	mov	r8, r6
 8001728:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800172a:	464d      	mov	r5, r9
 800172c:	432e      	orrs	r6, r5
 800172e:	d129      	bne.n	8001784 <__gedf2+0xb4>
 8001730:	2a00      	cmp	r2, #0
 8001732:	d1f0      	bne.n	8001716 <__gedf2+0x46>
 8001734:	433c      	orrs	r4, r7
 8001736:	d1ee      	bne.n	8001716 <__gedf2+0x46>
 8001738:	2800      	cmp	r0, #0
 800173a:	d1f2      	bne.n	8001722 <__gedf2+0x52>
 800173c:	2001      	movs	r0, #1
 800173e:	4240      	negs	r0, r0
 8001740:	e7ef      	b.n	8001722 <__gedf2+0x52>
 8001742:	003d      	movs	r5, r7
 8001744:	4325      	orrs	r5, r4
 8001746:	d11d      	bne.n	8001784 <__gedf2+0xb4>
 8001748:	4293      	cmp	r3, r2
 800174a:	d0ee      	beq.n	800172a <__gedf2+0x5a>
 800174c:	2b00      	cmp	r3, #0
 800174e:	d1e2      	bne.n	8001716 <__gedf2+0x46>
 8001750:	464c      	mov	r4, r9
 8001752:	4326      	orrs	r6, r4
 8001754:	d1df      	bne.n	8001716 <__gedf2+0x46>
 8001756:	e7e0      	b.n	800171a <__gedf2+0x4a>
 8001758:	2000      	movs	r0, #0
 800175a:	2c00      	cmp	r4, #0
 800175c:	d0e1      	beq.n	8001722 <__gedf2+0x52>
 800175e:	e7dc      	b.n	800171a <__gedf2+0x4a>
 8001760:	429a      	cmp	r2, r3
 8001762:	dc0a      	bgt.n	800177a <__gedf2+0xaa>
 8001764:	dbe8      	blt.n	8001738 <__gedf2+0x68>
 8001766:	454f      	cmp	r7, r9
 8001768:	d8d7      	bhi.n	800171a <__gedf2+0x4a>
 800176a:	d00e      	beq.n	800178a <__gedf2+0xba>
 800176c:	2000      	movs	r0, #0
 800176e:	454f      	cmp	r7, r9
 8001770:	d2d7      	bcs.n	8001722 <__gedf2+0x52>
 8001772:	2900      	cmp	r1, #0
 8001774:	d0e2      	beq.n	800173c <__gedf2+0x6c>
 8001776:	0008      	movs	r0, r1
 8001778:	e7d3      	b.n	8001722 <__gedf2+0x52>
 800177a:	4243      	negs	r3, r0
 800177c:	4158      	adcs	r0, r3
 800177e:	0040      	lsls	r0, r0, #1
 8001780:	3801      	subs	r0, #1
 8001782:	e7ce      	b.n	8001722 <__gedf2+0x52>
 8001784:	2002      	movs	r0, #2
 8001786:	4240      	negs	r0, r0
 8001788:	e7cb      	b.n	8001722 <__gedf2+0x52>
 800178a:	45c4      	cmp	ip, r8
 800178c:	d8c5      	bhi.n	800171a <__gedf2+0x4a>
 800178e:	2000      	movs	r0, #0
 8001790:	45c4      	cmp	ip, r8
 8001792:	d2c6      	bcs.n	8001722 <__gedf2+0x52>
 8001794:	e7ed      	b.n	8001772 <__gedf2+0xa2>
 8001796:	46c0      	nop			; (mov r8, r8)
 8001798:	000007ff 	.word	0x000007ff

0800179c <__ledf2>:
 800179c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800179e:	4647      	mov	r7, r8
 80017a0:	46ce      	mov	lr, r9
 80017a2:	0004      	movs	r4, r0
 80017a4:	0018      	movs	r0, r3
 80017a6:	0016      	movs	r6, r2
 80017a8:	031b      	lsls	r3, r3, #12
 80017aa:	0b1b      	lsrs	r3, r3, #12
 80017ac:	4d2c      	ldr	r5, [pc, #176]	; (8001860 <__ledf2+0xc4>)
 80017ae:	004a      	lsls	r2, r1, #1
 80017b0:	4699      	mov	r9, r3
 80017b2:	b580      	push	{r7, lr}
 80017b4:	0043      	lsls	r3, r0, #1
 80017b6:	030f      	lsls	r7, r1, #12
 80017b8:	46a4      	mov	ip, r4
 80017ba:	46b0      	mov	r8, r6
 80017bc:	0b3f      	lsrs	r7, r7, #12
 80017be:	0d52      	lsrs	r2, r2, #21
 80017c0:	0fc9      	lsrs	r1, r1, #31
 80017c2:	0d5b      	lsrs	r3, r3, #21
 80017c4:	0fc0      	lsrs	r0, r0, #31
 80017c6:	42aa      	cmp	r2, r5
 80017c8:	d00d      	beq.n	80017e6 <__ledf2+0x4a>
 80017ca:	42ab      	cmp	r3, r5
 80017cc:	d010      	beq.n	80017f0 <__ledf2+0x54>
 80017ce:	2a00      	cmp	r2, #0
 80017d0:	d127      	bne.n	8001822 <__ledf2+0x86>
 80017d2:	433c      	orrs	r4, r7
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d111      	bne.n	80017fc <__ledf2+0x60>
 80017d8:	464d      	mov	r5, r9
 80017da:	432e      	orrs	r6, r5
 80017dc:	d10e      	bne.n	80017fc <__ledf2+0x60>
 80017de:	2000      	movs	r0, #0
 80017e0:	2c00      	cmp	r4, #0
 80017e2:	d015      	beq.n	8001810 <__ledf2+0x74>
 80017e4:	e00e      	b.n	8001804 <__ledf2+0x68>
 80017e6:	003d      	movs	r5, r7
 80017e8:	4325      	orrs	r5, r4
 80017ea:	d110      	bne.n	800180e <__ledf2+0x72>
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d118      	bne.n	8001822 <__ledf2+0x86>
 80017f0:	464d      	mov	r5, r9
 80017f2:	432e      	orrs	r6, r5
 80017f4:	d10b      	bne.n	800180e <__ledf2+0x72>
 80017f6:	2a00      	cmp	r2, #0
 80017f8:	d102      	bne.n	8001800 <__ledf2+0x64>
 80017fa:	433c      	orrs	r4, r7
 80017fc:	2c00      	cmp	r4, #0
 80017fe:	d00b      	beq.n	8001818 <__ledf2+0x7c>
 8001800:	4281      	cmp	r1, r0
 8001802:	d014      	beq.n	800182e <__ledf2+0x92>
 8001804:	2002      	movs	r0, #2
 8001806:	3901      	subs	r1, #1
 8001808:	4008      	ands	r0, r1
 800180a:	3801      	subs	r0, #1
 800180c:	e000      	b.n	8001810 <__ledf2+0x74>
 800180e:	2002      	movs	r0, #2
 8001810:	bcc0      	pop	{r6, r7}
 8001812:	46b9      	mov	r9, r7
 8001814:	46b0      	mov	r8, r6
 8001816:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001818:	2800      	cmp	r0, #0
 800181a:	d1f9      	bne.n	8001810 <__ledf2+0x74>
 800181c:	2001      	movs	r0, #1
 800181e:	4240      	negs	r0, r0
 8001820:	e7f6      	b.n	8001810 <__ledf2+0x74>
 8001822:	2b00      	cmp	r3, #0
 8001824:	d1ec      	bne.n	8001800 <__ledf2+0x64>
 8001826:	464c      	mov	r4, r9
 8001828:	4326      	orrs	r6, r4
 800182a:	d1e9      	bne.n	8001800 <__ledf2+0x64>
 800182c:	e7ea      	b.n	8001804 <__ledf2+0x68>
 800182e:	429a      	cmp	r2, r3
 8001830:	dd04      	ble.n	800183c <__ledf2+0xa0>
 8001832:	4243      	negs	r3, r0
 8001834:	4158      	adcs	r0, r3
 8001836:	0040      	lsls	r0, r0, #1
 8001838:	3801      	subs	r0, #1
 800183a:	e7e9      	b.n	8001810 <__ledf2+0x74>
 800183c:	429a      	cmp	r2, r3
 800183e:	dbeb      	blt.n	8001818 <__ledf2+0x7c>
 8001840:	454f      	cmp	r7, r9
 8001842:	d8df      	bhi.n	8001804 <__ledf2+0x68>
 8001844:	d006      	beq.n	8001854 <__ledf2+0xb8>
 8001846:	2000      	movs	r0, #0
 8001848:	454f      	cmp	r7, r9
 800184a:	d2e1      	bcs.n	8001810 <__ledf2+0x74>
 800184c:	2900      	cmp	r1, #0
 800184e:	d0e5      	beq.n	800181c <__ledf2+0x80>
 8001850:	0008      	movs	r0, r1
 8001852:	e7dd      	b.n	8001810 <__ledf2+0x74>
 8001854:	45c4      	cmp	ip, r8
 8001856:	d8d5      	bhi.n	8001804 <__ledf2+0x68>
 8001858:	2000      	movs	r0, #0
 800185a:	45c4      	cmp	ip, r8
 800185c:	d2d8      	bcs.n	8001810 <__ledf2+0x74>
 800185e:	e7f5      	b.n	800184c <__ledf2+0xb0>
 8001860:	000007ff 	.word	0x000007ff

08001864 <__aeabi_dmul>:
 8001864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001866:	4645      	mov	r5, r8
 8001868:	46de      	mov	lr, fp
 800186a:	4657      	mov	r7, sl
 800186c:	464e      	mov	r6, r9
 800186e:	b5e0      	push	{r5, r6, r7, lr}
 8001870:	001f      	movs	r7, r3
 8001872:	030b      	lsls	r3, r1, #12
 8001874:	0b1b      	lsrs	r3, r3, #12
 8001876:	469b      	mov	fp, r3
 8001878:	004d      	lsls	r5, r1, #1
 800187a:	0fcb      	lsrs	r3, r1, #31
 800187c:	0004      	movs	r4, r0
 800187e:	4691      	mov	r9, r2
 8001880:	4698      	mov	r8, r3
 8001882:	b087      	sub	sp, #28
 8001884:	0d6d      	lsrs	r5, r5, #21
 8001886:	d100      	bne.n	800188a <__aeabi_dmul+0x26>
 8001888:	e1cd      	b.n	8001c26 <__aeabi_dmul+0x3c2>
 800188a:	4bce      	ldr	r3, [pc, #824]	; (8001bc4 <__aeabi_dmul+0x360>)
 800188c:	429d      	cmp	r5, r3
 800188e:	d100      	bne.n	8001892 <__aeabi_dmul+0x2e>
 8001890:	e1e9      	b.n	8001c66 <__aeabi_dmul+0x402>
 8001892:	465a      	mov	r2, fp
 8001894:	0f43      	lsrs	r3, r0, #29
 8001896:	00d2      	lsls	r2, r2, #3
 8001898:	4313      	orrs	r3, r2
 800189a:	2280      	movs	r2, #128	; 0x80
 800189c:	0412      	lsls	r2, r2, #16
 800189e:	431a      	orrs	r2, r3
 80018a0:	00c3      	lsls	r3, r0, #3
 80018a2:	469a      	mov	sl, r3
 80018a4:	4bc8      	ldr	r3, [pc, #800]	; (8001bc8 <__aeabi_dmul+0x364>)
 80018a6:	4693      	mov	fp, r2
 80018a8:	469c      	mov	ip, r3
 80018aa:	2300      	movs	r3, #0
 80018ac:	2600      	movs	r6, #0
 80018ae:	4465      	add	r5, ip
 80018b0:	9300      	str	r3, [sp, #0]
 80018b2:	033c      	lsls	r4, r7, #12
 80018b4:	007b      	lsls	r3, r7, #1
 80018b6:	4648      	mov	r0, r9
 80018b8:	0b24      	lsrs	r4, r4, #12
 80018ba:	0d5b      	lsrs	r3, r3, #21
 80018bc:	0fff      	lsrs	r7, r7, #31
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d100      	bne.n	80018c4 <__aeabi_dmul+0x60>
 80018c2:	e189      	b.n	8001bd8 <__aeabi_dmul+0x374>
 80018c4:	4abf      	ldr	r2, [pc, #764]	; (8001bc4 <__aeabi_dmul+0x360>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d019      	beq.n	80018fe <__aeabi_dmul+0x9a>
 80018ca:	0f42      	lsrs	r2, r0, #29
 80018cc:	00e4      	lsls	r4, r4, #3
 80018ce:	4322      	orrs	r2, r4
 80018d0:	2480      	movs	r4, #128	; 0x80
 80018d2:	0424      	lsls	r4, r4, #16
 80018d4:	4314      	orrs	r4, r2
 80018d6:	4abc      	ldr	r2, [pc, #752]	; (8001bc8 <__aeabi_dmul+0x364>)
 80018d8:	2100      	movs	r1, #0
 80018da:	4694      	mov	ip, r2
 80018dc:	4642      	mov	r2, r8
 80018de:	4463      	add	r3, ip
 80018e0:	195b      	adds	r3, r3, r5
 80018e2:	9301      	str	r3, [sp, #4]
 80018e4:	9b01      	ldr	r3, [sp, #4]
 80018e6:	407a      	eors	r2, r7
 80018e8:	3301      	adds	r3, #1
 80018ea:	00c0      	lsls	r0, r0, #3
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	9302      	str	r3, [sp, #8]
 80018f0:	2e0a      	cmp	r6, #10
 80018f2:	dd1c      	ble.n	800192e <__aeabi_dmul+0xca>
 80018f4:	003a      	movs	r2, r7
 80018f6:	2e0b      	cmp	r6, #11
 80018f8:	d05e      	beq.n	80019b8 <__aeabi_dmul+0x154>
 80018fa:	4647      	mov	r7, r8
 80018fc:	e056      	b.n	80019ac <__aeabi_dmul+0x148>
 80018fe:	4649      	mov	r1, r9
 8001900:	4bb0      	ldr	r3, [pc, #704]	; (8001bc4 <__aeabi_dmul+0x360>)
 8001902:	4321      	orrs	r1, r4
 8001904:	18eb      	adds	r3, r5, r3
 8001906:	9301      	str	r3, [sp, #4]
 8001908:	2900      	cmp	r1, #0
 800190a:	d12a      	bne.n	8001962 <__aeabi_dmul+0xfe>
 800190c:	2080      	movs	r0, #128	; 0x80
 800190e:	2202      	movs	r2, #2
 8001910:	0100      	lsls	r0, r0, #4
 8001912:	002b      	movs	r3, r5
 8001914:	4684      	mov	ip, r0
 8001916:	4316      	orrs	r6, r2
 8001918:	4642      	mov	r2, r8
 800191a:	4463      	add	r3, ip
 800191c:	407a      	eors	r2, r7
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	9302      	str	r3, [sp, #8]
 8001922:	2e0a      	cmp	r6, #10
 8001924:	dd00      	ble.n	8001928 <__aeabi_dmul+0xc4>
 8001926:	e231      	b.n	8001d8c <__aeabi_dmul+0x528>
 8001928:	2000      	movs	r0, #0
 800192a:	2400      	movs	r4, #0
 800192c:	2102      	movs	r1, #2
 800192e:	2e02      	cmp	r6, #2
 8001930:	dc26      	bgt.n	8001980 <__aeabi_dmul+0x11c>
 8001932:	3e01      	subs	r6, #1
 8001934:	2e01      	cmp	r6, #1
 8001936:	d852      	bhi.n	80019de <__aeabi_dmul+0x17a>
 8001938:	2902      	cmp	r1, #2
 800193a:	d04c      	beq.n	80019d6 <__aeabi_dmul+0x172>
 800193c:	2901      	cmp	r1, #1
 800193e:	d000      	beq.n	8001942 <__aeabi_dmul+0xde>
 8001940:	e118      	b.n	8001b74 <__aeabi_dmul+0x310>
 8001942:	2300      	movs	r3, #0
 8001944:	2400      	movs	r4, #0
 8001946:	2500      	movs	r5, #0
 8001948:	051b      	lsls	r3, r3, #20
 800194a:	4323      	orrs	r3, r4
 800194c:	07d2      	lsls	r2, r2, #31
 800194e:	4313      	orrs	r3, r2
 8001950:	0028      	movs	r0, r5
 8001952:	0019      	movs	r1, r3
 8001954:	b007      	add	sp, #28
 8001956:	bcf0      	pop	{r4, r5, r6, r7}
 8001958:	46bb      	mov	fp, r7
 800195a:	46b2      	mov	sl, r6
 800195c:	46a9      	mov	r9, r5
 800195e:	46a0      	mov	r8, r4
 8001960:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001962:	2180      	movs	r1, #128	; 0x80
 8001964:	2203      	movs	r2, #3
 8001966:	0109      	lsls	r1, r1, #4
 8001968:	002b      	movs	r3, r5
 800196a:	468c      	mov	ip, r1
 800196c:	4316      	orrs	r6, r2
 800196e:	4642      	mov	r2, r8
 8001970:	4463      	add	r3, ip
 8001972:	407a      	eors	r2, r7
 8001974:	b2d2      	uxtb	r2, r2
 8001976:	9302      	str	r3, [sp, #8]
 8001978:	2e0a      	cmp	r6, #10
 800197a:	dd00      	ble.n	800197e <__aeabi_dmul+0x11a>
 800197c:	e228      	b.n	8001dd0 <__aeabi_dmul+0x56c>
 800197e:	2103      	movs	r1, #3
 8001980:	2501      	movs	r5, #1
 8001982:	40b5      	lsls	r5, r6
 8001984:	46ac      	mov	ip, r5
 8001986:	26a6      	movs	r6, #166	; 0xa6
 8001988:	4663      	mov	r3, ip
 800198a:	00f6      	lsls	r6, r6, #3
 800198c:	4035      	ands	r5, r6
 800198e:	4233      	tst	r3, r6
 8001990:	d10b      	bne.n	80019aa <__aeabi_dmul+0x146>
 8001992:	2690      	movs	r6, #144	; 0x90
 8001994:	00b6      	lsls	r6, r6, #2
 8001996:	4233      	tst	r3, r6
 8001998:	d118      	bne.n	80019cc <__aeabi_dmul+0x168>
 800199a:	3eb9      	subs	r6, #185	; 0xb9
 800199c:	3eff      	subs	r6, #255	; 0xff
 800199e:	421e      	tst	r6, r3
 80019a0:	d01d      	beq.n	80019de <__aeabi_dmul+0x17a>
 80019a2:	46a3      	mov	fp, r4
 80019a4:	4682      	mov	sl, r0
 80019a6:	9100      	str	r1, [sp, #0]
 80019a8:	e000      	b.n	80019ac <__aeabi_dmul+0x148>
 80019aa:	0017      	movs	r7, r2
 80019ac:	9900      	ldr	r1, [sp, #0]
 80019ae:	003a      	movs	r2, r7
 80019b0:	2902      	cmp	r1, #2
 80019b2:	d010      	beq.n	80019d6 <__aeabi_dmul+0x172>
 80019b4:	465c      	mov	r4, fp
 80019b6:	4650      	mov	r0, sl
 80019b8:	2903      	cmp	r1, #3
 80019ba:	d1bf      	bne.n	800193c <__aeabi_dmul+0xd8>
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	031b      	lsls	r3, r3, #12
 80019c0:	431c      	orrs	r4, r3
 80019c2:	0324      	lsls	r4, r4, #12
 80019c4:	0005      	movs	r5, r0
 80019c6:	4b7f      	ldr	r3, [pc, #508]	; (8001bc4 <__aeabi_dmul+0x360>)
 80019c8:	0b24      	lsrs	r4, r4, #12
 80019ca:	e7bd      	b.n	8001948 <__aeabi_dmul+0xe4>
 80019cc:	2480      	movs	r4, #128	; 0x80
 80019ce:	2200      	movs	r2, #0
 80019d0:	4b7c      	ldr	r3, [pc, #496]	; (8001bc4 <__aeabi_dmul+0x360>)
 80019d2:	0324      	lsls	r4, r4, #12
 80019d4:	e7b8      	b.n	8001948 <__aeabi_dmul+0xe4>
 80019d6:	2400      	movs	r4, #0
 80019d8:	2500      	movs	r5, #0
 80019da:	4b7a      	ldr	r3, [pc, #488]	; (8001bc4 <__aeabi_dmul+0x360>)
 80019dc:	e7b4      	b.n	8001948 <__aeabi_dmul+0xe4>
 80019de:	4653      	mov	r3, sl
 80019e0:	041e      	lsls	r6, r3, #16
 80019e2:	0c36      	lsrs	r6, r6, #16
 80019e4:	0c1f      	lsrs	r7, r3, #16
 80019e6:	0033      	movs	r3, r6
 80019e8:	0c01      	lsrs	r1, r0, #16
 80019ea:	0400      	lsls	r0, r0, #16
 80019ec:	0c00      	lsrs	r0, r0, #16
 80019ee:	4343      	muls	r3, r0
 80019f0:	4698      	mov	r8, r3
 80019f2:	0003      	movs	r3, r0
 80019f4:	437b      	muls	r3, r7
 80019f6:	4699      	mov	r9, r3
 80019f8:	0033      	movs	r3, r6
 80019fa:	434b      	muls	r3, r1
 80019fc:	469c      	mov	ip, r3
 80019fe:	4643      	mov	r3, r8
 8001a00:	000d      	movs	r5, r1
 8001a02:	0c1b      	lsrs	r3, r3, #16
 8001a04:	469a      	mov	sl, r3
 8001a06:	437d      	muls	r5, r7
 8001a08:	44cc      	add	ip, r9
 8001a0a:	44d4      	add	ip, sl
 8001a0c:	9500      	str	r5, [sp, #0]
 8001a0e:	45e1      	cmp	r9, ip
 8001a10:	d904      	bls.n	8001a1c <__aeabi_dmul+0x1b8>
 8001a12:	2380      	movs	r3, #128	; 0x80
 8001a14:	025b      	lsls	r3, r3, #9
 8001a16:	4699      	mov	r9, r3
 8001a18:	444d      	add	r5, r9
 8001a1a:	9500      	str	r5, [sp, #0]
 8001a1c:	4663      	mov	r3, ip
 8001a1e:	0c1b      	lsrs	r3, r3, #16
 8001a20:	001d      	movs	r5, r3
 8001a22:	4663      	mov	r3, ip
 8001a24:	041b      	lsls	r3, r3, #16
 8001a26:	469c      	mov	ip, r3
 8001a28:	4643      	mov	r3, r8
 8001a2a:	041b      	lsls	r3, r3, #16
 8001a2c:	0c1b      	lsrs	r3, r3, #16
 8001a2e:	4698      	mov	r8, r3
 8001a30:	4663      	mov	r3, ip
 8001a32:	4443      	add	r3, r8
 8001a34:	9303      	str	r3, [sp, #12]
 8001a36:	0c23      	lsrs	r3, r4, #16
 8001a38:	4698      	mov	r8, r3
 8001a3a:	0033      	movs	r3, r6
 8001a3c:	0424      	lsls	r4, r4, #16
 8001a3e:	0c24      	lsrs	r4, r4, #16
 8001a40:	4363      	muls	r3, r4
 8001a42:	469c      	mov	ip, r3
 8001a44:	0023      	movs	r3, r4
 8001a46:	437b      	muls	r3, r7
 8001a48:	4699      	mov	r9, r3
 8001a4a:	4643      	mov	r3, r8
 8001a4c:	435e      	muls	r6, r3
 8001a4e:	435f      	muls	r7, r3
 8001a50:	444e      	add	r6, r9
 8001a52:	4663      	mov	r3, ip
 8001a54:	46b2      	mov	sl, r6
 8001a56:	0c1e      	lsrs	r6, r3, #16
 8001a58:	4456      	add	r6, sl
 8001a5a:	45b1      	cmp	r9, r6
 8001a5c:	d903      	bls.n	8001a66 <__aeabi_dmul+0x202>
 8001a5e:	2380      	movs	r3, #128	; 0x80
 8001a60:	025b      	lsls	r3, r3, #9
 8001a62:	4699      	mov	r9, r3
 8001a64:	444f      	add	r7, r9
 8001a66:	0c33      	lsrs	r3, r6, #16
 8001a68:	4699      	mov	r9, r3
 8001a6a:	003b      	movs	r3, r7
 8001a6c:	444b      	add	r3, r9
 8001a6e:	9305      	str	r3, [sp, #20]
 8001a70:	4663      	mov	r3, ip
 8001a72:	46ac      	mov	ip, r5
 8001a74:	041f      	lsls	r7, r3, #16
 8001a76:	0c3f      	lsrs	r7, r7, #16
 8001a78:	0436      	lsls	r6, r6, #16
 8001a7a:	19f6      	adds	r6, r6, r7
 8001a7c:	44b4      	add	ip, r6
 8001a7e:	4663      	mov	r3, ip
 8001a80:	9304      	str	r3, [sp, #16]
 8001a82:	465b      	mov	r3, fp
 8001a84:	0c1b      	lsrs	r3, r3, #16
 8001a86:	469c      	mov	ip, r3
 8001a88:	465b      	mov	r3, fp
 8001a8a:	041f      	lsls	r7, r3, #16
 8001a8c:	0c3f      	lsrs	r7, r7, #16
 8001a8e:	003b      	movs	r3, r7
 8001a90:	4343      	muls	r3, r0
 8001a92:	4699      	mov	r9, r3
 8001a94:	4663      	mov	r3, ip
 8001a96:	4343      	muls	r3, r0
 8001a98:	469a      	mov	sl, r3
 8001a9a:	464b      	mov	r3, r9
 8001a9c:	4660      	mov	r0, ip
 8001a9e:	0c1b      	lsrs	r3, r3, #16
 8001aa0:	469b      	mov	fp, r3
 8001aa2:	4348      	muls	r0, r1
 8001aa4:	4379      	muls	r1, r7
 8001aa6:	4451      	add	r1, sl
 8001aa8:	4459      	add	r1, fp
 8001aaa:	458a      	cmp	sl, r1
 8001aac:	d903      	bls.n	8001ab6 <__aeabi_dmul+0x252>
 8001aae:	2380      	movs	r3, #128	; 0x80
 8001ab0:	025b      	lsls	r3, r3, #9
 8001ab2:	469a      	mov	sl, r3
 8001ab4:	4450      	add	r0, sl
 8001ab6:	0c0b      	lsrs	r3, r1, #16
 8001ab8:	469a      	mov	sl, r3
 8001aba:	464b      	mov	r3, r9
 8001abc:	041b      	lsls	r3, r3, #16
 8001abe:	0c1b      	lsrs	r3, r3, #16
 8001ac0:	4699      	mov	r9, r3
 8001ac2:	003b      	movs	r3, r7
 8001ac4:	4363      	muls	r3, r4
 8001ac6:	0409      	lsls	r1, r1, #16
 8001ac8:	4645      	mov	r5, r8
 8001aca:	4449      	add	r1, r9
 8001acc:	4699      	mov	r9, r3
 8001ace:	4663      	mov	r3, ip
 8001ad0:	435c      	muls	r4, r3
 8001ad2:	436b      	muls	r3, r5
 8001ad4:	469c      	mov	ip, r3
 8001ad6:	464b      	mov	r3, r9
 8001ad8:	0c1b      	lsrs	r3, r3, #16
 8001ada:	4698      	mov	r8, r3
 8001adc:	436f      	muls	r7, r5
 8001ade:	193f      	adds	r7, r7, r4
 8001ae0:	4447      	add	r7, r8
 8001ae2:	4450      	add	r0, sl
 8001ae4:	42bc      	cmp	r4, r7
 8001ae6:	d903      	bls.n	8001af0 <__aeabi_dmul+0x28c>
 8001ae8:	2380      	movs	r3, #128	; 0x80
 8001aea:	025b      	lsls	r3, r3, #9
 8001aec:	4698      	mov	r8, r3
 8001aee:	44c4      	add	ip, r8
 8001af0:	9b04      	ldr	r3, [sp, #16]
 8001af2:	9d00      	ldr	r5, [sp, #0]
 8001af4:	4698      	mov	r8, r3
 8001af6:	4445      	add	r5, r8
 8001af8:	42b5      	cmp	r5, r6
 8001afa:	41b6      	sbcs	r6, r6
 8001afc:	4273      	negs	r3, r6
 8001afe:	4698      	mov	r8, r3
 8001b00:	464b      	mov	r3, r9
 8001b02:	041e      	lsls	r6, r3, #16
 8001b04:	9b05      	ldr	r3, [sp, #20]
 8001b06:	043c      	lsls	r4, r7, #16
 8001b08:	4699      	mov	r9, r3
 8001b0a:	0c36      	lsrs	r6, r6, #16
 8001b0c:	19a4      	adds	r4, r4, r6
 8001b0e:	444c      	add	r4, r9
 8001b10:	46a1      	mov	r9, r4
 8001b12:	4683      	mov	fp, r0
 8001b14:	186e      	adds	r6, r5, r1
 8001b16:	44c1      	add	r9, r8
 8001b18:	428e      	cmp	r6, r1
 8001b1a:	4189      	sbcs	r1, r1
 8001b1c:	44cb      	add	fp, r9
 8001b1e:	465d      	mov	r5, fp
 8001b20:	4249      	negs	r1, r1
 8001b22:	186d      	adds	r5, r5, r1
 8001b24:	429c      	cmp	r4, r3
 8001b26:	41a4      	sbcs	r4, r4
 8001b28:	45c1      	cmp	r9, r8
 8001b2a:	419b      	sbcs	r3, r3
 8001b2c:	4583      	cmp	fp, r0
 8001b2e:	4180      	sbcs	r0, r0
 8001b30:	428d      	cmp	r5, r1
 8001b32:	4189      	sbcs	r1, r1
 8001b34:	425b      	negs	r3, r3
 8001b36:	4264      	negs	r4, r4
 8001b38:	431c      	orrs	r4, r3
 8001b3a:	4240      	negs	r0, r0
 8001b3c:	9b03      	ldr	r3, [sp, #12]
 8001b3e:	4249      	negs	r1, r1
 8001b40:	4301      	orrs	r1, r0
 8001b42:	0270      	lsls	r0, r6, #9
 8001b44:	0c3f      	lsrs	r7, r7, #16
 8001b46:	4318      	orrs	r0, r3
 8001b48:	19e4      	adds	r4, r4, r7
 8001b4a:	1e47      	subs	r7, r0, #1
 8001b4c:	41b8      	sbcs	r0, r7
 8001b4e:	1864      	adds	r4, r4, r1
 8001b50:	4464      	add	r4, ip
 8001b52:	0df6      	lsrs	r6, r6, #23
 8001b54:	0261      	lsls	r1, r4, #9
 8001b56:	4330      	orrs	r0, r6
 8001b58:	0dec      	lsrs	r4, r5, #23
 8001b5a:	026e      	lsls	r6, r5, #9
 8001b5c:	430c      	orrs	r4, r1
 8001b5e:	4330      	orrs	r0, r6
 8001b60:	01c9      	lsls	r1, r1, #7
 8001b62:	d400      	bmi.n	8001b66 <__aeabi_dmul+0x302>
 8001b64:	e0f1      	b.n	8001d4a <__aeabi_dmul+0x4e6>
 8001b66:	2101      	movs	r1, #1
 8001b68:	0843      	lsrs	r3, r0, #1
 8001b6a:	4001      	ands	r1, r0
 8001b6c:	430b      	orrs	r3, r1
 8001b6e:	07e0      	lsls	r0, r4, #31
 8001b70:	4318      	orrs	r0, r3
 8001b72:	0864      	lsrs	r4, r4, #1
 8001b74:	4915      	ldr	r1, [pc, #84]	; (8001bcc <__aeabi_dmul+0x368>)
 8001b76:	9b02      	ldr	r3, [sp, #8]
 8001b78:	468c      	mov	ip, r1
 8001b7a:	4463      	add	r3, ip
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	dc00      	bgt.n	8001b82 <__aeabi_dmul+0x31e>
 8001b80:	e097      	b.n	8001cb2 <__aeabi_dmul+0x44e>
 8001b82:	0741      	lsls	r1, r0, #29
 8001b84:	d009      	beq.n	8001b9a <__aeabi_dmul+0x336>
 8001b86:	210f      	movs	r1, #15
 8001b88:	4001      	ands	r1, r0
 8001b8a:	2904      	cmp	r1, #4
 8001b8c:	d005      	beq.n	8001b9a <__aeabi_dmul+0x336>
 8001b8e:	1d01      	adds	r1, r0, #4
 8001b90:	4281      	cmp	r1, r0
 8001b92:	4180      	sbcs	r0, r0
 8001b94:	4240      	negs	r0, r0
 8001b96:	1824      	adds	r4, r4, r0
 8001b98:	0008      	movs	r0, r1
 8001b9a:	01e1      	lsls	r1, r4, #7
 8001b9c:	d506      	bpl.n	8001bac <__aeabi_dmul+0x348>
 8001b9e:	2180      	movs	r1, #128	; 0x80
 8001ba0:	00c9      	lsls	r1, r1, #3
 8001ba2:	468c      	mov	ip, r1
 8001ba4:	4b0a      	ldr	r3, [pc, #40]	; (8001bd0 <__aeabi_dmul+0x36c>)
 8001ba6:	401c      	ands	r4, r3
 8001ba8:	9b02      	ldr	r3, [sp, #8]
 8001baa:	4463      	add	r3, ip
 8001bac:	4909      	ldr	r1, [pc, #36]	; (8001bd4 <__aeabi_dmul+0x370>)
 8001bae:	428b      	cmp	r3, r1
 8001bb0:	dd00      	ble.n	8001bb4 <__aeabi_dmul+0x350>
 8001bb2:	e710      	b.n	80019d6 <__aeabi_dmul+0x172>
 8001bb4:	0761      	lsls	r1, r4, #29
 8001bb6:	08c5      	lsrs	r5, r0, #3
 8001bb8:	0264      	lsls	r4, r4, #9
 8001bba:	055b      	lsls	r3, r3, #21
 8001bbc:	430d      	orrs	r5, r1
 8001bbe:	0b24      	lsrs	r4, r4, #12
 8001bc0:	0d5b      	lsrs	r3, r3, #21
 8001bc2:	e6c1      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001bc4:	000007ff 	.word	0x000007ff
 8001bc8:	fffffc01 	.word	0xfffffc01
 8001bcc:	000003ff 	.word	0x000003ff
 8001bd0:	feffffff 	.word	0xfeffffff
 8001bd4:	000007fe 	.word	0x000007fe
 8001bd8:	464b      	mov	r3, r9
 8001bda:	4323      	orrs	r3, r4
 8001bdc:	d059      	beq.n	8001c92 <__aeabi_dmul+0x42e>
 8001bde:	2c00      	cmp	r4, #0
 8001be0:	d100      	bne.n	8001be4 <__aeabi_dmul+0x380>
 8001be2:	e0a3      	b.n	8001d2c <__aeabi_dmul+0x4c8>
 8001be4:	0020      	movs	r0, r4
 8001be6:	f000 fdf9 	bl	80027dc <__clzsi2>
 8001bea:	0001      	movs	r1, r0
 8001bec:	0003      	movs	r3, r0
 8001bee:	390b      	subs	r1, #11
 8001bf0:	221d      	movs	r2, #29
 8001bf2:	1a52      	subs	r2, r2, r1
 8001bf4:	4649      	mov	r1, r9
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	40d1      	lsrs	r1, r2
 8001bfa:	464a      	mov	r2, r9
 8001bfc:	3808      	subs	r0, #8
 8001bfe:	4082      	lsls	r2, r0
 8001c00:	4084      	lsls	r4, r0
 8001c02:	0010      	movs	r0, r2
 8001c04:	430c      	orrs	r4, r1
 8001c06:	4a74      	ldr	r2, [pc, #464]	; (8001dd8 <__aeabi_dmul+0x574>)
 8001c08:	1aeb      	subs	r3, r5, r3
 8001c0a:	4694      	mov	ip, r2
 8001c0c:	4642      	mov	r2, r8
 8001c0e:	4463      	add	r3, ip
 8001c10:	9301      	str	r3, [sp, #4]
 8001c12:	9b01      	ldr	r3, [sp, #4]
 8001c14:	407a      	eors	r2, r7
 8001c16:	3301      	adds	r3, #1
 8001c18:	2100      	movs	r1, #0
 8001c1a:	b2d2      	uxtb	r2, r2
 8001c1c:	9302      	str	r3, [sp, #8]
 8001c1e:	2e0a      	cmp	r6, #10
 8001c20:	dd00      	ble.n	8001c24 <__aeabi_dmul+0x3c0>
 8001c22:	e667      	b.n	80018f4 <__aeabi_dmul+0x90>
 8001c24:	e683      	b.n	800192e <__aeabi_dmul+0xca>
 8001c26:	465b      	mov	r3, fp
 8001c28:	4303      	orrs	r3, r0
 8001c2a:	469a      	mov	sl, r3
 8001c2c:	d02a      	beq.n	8001c84 <__aeabi_dmul+0x420>
 8001c2e:	465b      	mov	r3, fp
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d06d      	beq.n	8001d10 <__aeabi_dmul+0x4ac>
 8001c34:	4658      	mov	r0, fp
 8001c36:	f000 fdd1 	bl	80027dc <__clzsi2>
 8001c3a:	0001      	movs	r1, r0
 8001c3c:	0003      	movs	r3, r0
 8001c3e:	390b      	subs	r1, #11
 8001c40:	221d      	movs	r2, #29
 8001c42:	1a52      	subs	r2, r2, r1
 8001c44:	0021      	movs	r1, r4
 8001c46:	0018      	movs	r0, r3
 8001c48:	465d      	mov	r5, fp
 8001c4a:	40d1      	lsrs	r1, r2
 8001c4c:	3808      	subs	r0, #8
 8001c4e:	4085      	lsls	r5, r0
 8001c50:	000a      	movs	r2, r1
 8001c52:	4084      	lsls	r4, r0
 8001c54:	432a      	orrs	r2, r5
 8001c56:	4693      	mov	fp, r2
 8001c58:	46a2      	mov	sl, r4
 8001c5a:	4d5f      	ldr	r5, [pc, #380]	; (8001dd8 <__aeabi_dmul+0x574>)
 8001c5c:	2600      	movs	r6, #0
 8001c5e:	1aed      	subs	r5, r5, r3
 8001c60:	2300      	movs	r3, #0
 8001c62:	9300      	str	r3, [sp, #0]
 8001c64:	e625      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c66:	465b      	mov	r3, fp
 8001c68:	4303      	orrs	r3, r0
 8001c6a:	469a      	mov	sl, r3
 8001c6c:	d105      	bne.n	8001c7a <__aeabi_dmul+0x416>
 8001c6e:	2300      	movs	r3, #0
 8001c70:	469b      	mov	fp, r3
 8001c72:	3302      	adds	r3, #2
 8001c74:	2608      	movs	r6, #8
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	e61b      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	4682      	mov	sl, r0
 8001c7e:	260c      	movs	r6, #12
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	e616      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c84:	2300      	movs	r3, #0
 8001c86:	469b      	mov	fp, r3
 8001c88:	3301      	adds	r3, #1
 8001c8a:	2604      	movs	r6, #4
 8001c8c:	2500      	movs	r5, #0
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	e60f      	b.n	80018b2 <__aeabi_dmul+0x4e>
 8001c92:	4642      	mov	r2, r8
 8001c94:	3301      	adds	r3, #1
 8001c96:	9501      	str	r5, [sp, #4]
 8001c98:	431e      	orrs	r6, r3
 8001c9a:	9b01      	ldr	r3, [sp, #4]
 8001c9c:	407a      	eors	r2, r7
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	2400      	movs	r4, #0
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	b2d2      	uxtb	r2, r2
 8001ca8:	9302      	str	r3, [sp, #8]
 8001caa:	2e0a      	cmp	r6, #10
 8001cac:	dd00      	ble.n	8001cb0 <__aeabi_dmul+0x44c>
 8001cae:	e621      	b.n	80018f4 <__aeabi_dmul+0x90>
 8001cb0:	e63d      	b.n	800192e <__aeabi_dmul+0xca>
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	1ac9      	subs	r1, r1, r3
 8001cb6:	2938      	cmp	r1, #56	; 0x38
 8001cb8:	dd00      	ble.n	8001cbc <__aeabi_dmul+0x458>
 8001cba:	e642      	b.n	8001942 <__aeabi_dmul+0xde>
 8001cbc:	291f      	cmp	r1, #31
 8001cbe:	dd47      	ble.n	8001d50 <__aeabi_dmul+0x4ec>
 8001cc0:	261f      	movs	r6, #31
 8001cc2:	0025      	movs	r5, r4
 8001cc4:	4276      	negs	r6, r6
 8001cc6:	1af3      	subs	r3, r6, r3
 8001cc8:	40dd      	lsrs	r5, r3
 8001cca:	002b      	movs	r3, r5
 8001ccc:	2920      	cmp	r1, #32
 8001cce:	d005      	beq.n	8001cdc <__aeabi_dmul+0x478>
 8001cd0:	4942      	ldr	r1, [pc, #264]	; (8001ddc <__aeabi_dmul+0x578>)
 8001cd2:	9d02      	ldr	r5, [sp, #8]
 8001cd4:	468c      	mov	ip, r1
 8001cd6:	4465      	add	r5, ip
 8001cd8:	40ac      	lsls	r4, r5
 8001cda:	4320      	orrs	r0, r4
 8001cdc:	1e41      	subs	r1, r0, #1
 8001cde:	4188      	sbcs	r0, r1
 8001ce0:	4318      	orrs	r0, r3
 8001ce2:	2307      	movs	r3, #7
 8001ce4:	001d      	movs	r5, r3
 8001ce6:	2400      	movs	r4, #0
 8001ce8:	4005      	ands	r5, r0
 8001cea:	4203      	tst	r3, r0
 8001cec:	d04a      	beq.n	8001d84 <__aeabi_dmul+0x520>
 8001cee:	230f      	movs	r3, #15
 8001cf0:	2400      	movs	r4, #0
 8001cf2:	4003      	ands	r3, r0
 8001cf4:	2b04      	cmp	r3, #4
 8001cf6:	d042      	beq.n	8001d7e <__aeabi_dmul+0x51a>
 8001cf8:	1d03      	adds	r3, r0, #4
 8001cfa:	4283      	cmp	r3, r0
 8001cfc:	4180      	sbcs	r0, r0
 8001cfe:	4240      	negs	r0, r0
 8001d00:	1824      	adds	r4, r4, r0
 8001d02:	0018      	movs	r0, r3
 8001d04:	0223      	lsls	r3, r4, #8
 8001d06:	d53a      	bpl.n	8001d7e <__aeabi_dmul+0x51a>
 8001d08:	2301      	movs	r3, #1
 8001d0a:	2400      	movs	r4, #0
 8001d0c:	2500      	movs	r5, #0
 8001d0e:	e61b      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001d10:	f000 fd64 	bl	80027dc <__clzsi2>
 8001d14:	0001      	movs	r1, r0
 8001d16:	0003      	movs	r3, r0
 8001d18:	3115      	adds	r1, #21
 8001d1a:	3320      	adds	r3, #32
 8001d1c:	291c      	cmp	r1, #28
 8001d1e:	dd8f      	ble.n	8001c40 <__aeabi_dmul+0x3dc>
 8001d20:	3808      	subs	r0, #8
 8001d22:	2200      	movs	r2, #0
 8001d24:	4084      	lsls	r4, r0
 8001d26:	4692      	mov	sl, r2
 8001d28:	46a3      	mov	fp, r4
 8001d2a:	e796      	b.n	8001c5a <__aeabi_dmul+0x3f6>
 8001d2c:	f000 fd56 	bl	80027dc <__clzsi2>
 8001d30:	0001      	movs	r1, r0
 8001d32:	0003      	movs	r3, r0
 8001d34:	3115      	adds	r1, #21
 8001d36:	3320      	adds	r3, #32
 8001d38:	291c      	cmp	r1, #28
 8001d3a:	dc00      	bgt.n	8001d3e <__aeabi_dmul+0x4da>
 8001d3c:	e758      	b.n	8001bf0 <__aeabi_dmul+0x38c>
 8001d3e:	0002      	movs	r2, r0
 8001d40:	464c      	mov	r4, r9
 8001d42:	3a08      	subs	r2, #8
 8001d44:	2000      	movs	r0, #0
 8001d46:	4094      	lsls	r4, r2
 8001d48:	e75d      	b.n	8001c06 <__aeabi_dmul+0x3a2>
 8001d4a:	9b01      	ldr	r3, [sp, #4]
 8001d4c:	9302      	str	r3, [sp, #8]
 8001d4e:	e711      	b.n	8001b74 <__aeabi_dmul+0x310>
 8001d50:	4b23      	ldr	r3, [pc, #140]	; (8001de0 <__aeabi_dmul+0x57c>)
 8001d52:	0026      	movs	r6, r4
 8001d54:	469c      	mov	ip, r3
 8001d56:	0003      	movs	r3, r0
 8001d58:	9d02      	ldr	r5, [sp, #8]
 8001d5a:	40cb      	lsrs	r3, r1
 8001d5c:	4465      	add	r5, ip
 8001d5e:	40ae      	lsls	r6, r5
 8001d60:	431e      	orrs	r6, r3
 8001d62:	0003      	movs	r3, r0
 8001d64:	40ab      	lsls	r3, r5
 8001d66:	1e58      	subs	r0, r3, #1
 8001d68:	4183      	sbcs	r3, r0
 8001d6a:	0030      	movs	r0, r6
 8001d6c:	4318      	orrs	r0, r3
 8001d6e:	40cc      	lsrs	r4, r1
 8001d70:	0743      	lsls	r3, r0, #29
 8001d72:	d0c7      	beq.n	8001d04 <__aeabi_dmul+0x4a0>
 8001d74:	230f      	movs	r3, #15
 8001d76:	4003      	ands	r3, r0
 8001d78:	2b04      	cmp	r3, #4
 8001d7a:	d1bd      	bne.n	8001cf8 <__aeabi_dmul+0x494>
 8001d7c:	e7c2      	b.n	8001d04 <__aeabi_dmul+0x4a0>
 8001d7e:	0765      	lsls	r5, r4, #29
 8001d80:	0264      	lsls	r4, r4, #9
 8001d82:	0b24      	lsrs	r4, r4, #12
 8001d84:	08c0      	lsrs	r0, r0, #3
 8001d86:	2300      	movs	r3, #0
 8001d88:	4305      	orrs	r5, r0
 8001d8a:	e5dd      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001d8c:	2500      	movs	r5, #0
 8001d8e:	2302      	movs	r3, #2
 8001d90:	2e0f      	cmp	r6, #15
 8001d92:	d10c      	bne.n	8001dae <__aeabi_dmul+0x54a>
 8001d94:	2480      	movs	r4, #128	; 0x80
 8001d96:	465b      	mov	r3, fp
 8001d98:	0324      	lsls	r4, r4, #12
 8001d9a:	4223      	tst	r3, r4
 8001d9c:	d00e      	beq.n	8001dbc <__aeabi_dmul+0x558>
 8001d9e:	4221      	tst	r1, r4
 8001da0:	d10c      	bne.n	8001dbc <__aeabi_dmul+0x558>
 8001da2:	430c      	orrs	r4, r1
 8001da4:	0324      	lsls	r4, r4, #12
 8001da6:	003a      	movs	r2, r7
 8001da8:	4b0e      	ldr	r3, [pc, #56]	; (8001de4 <__aeabi_dmul+0x580>)
 8001daa:	0b24      	lsrs	r4, r4, #12
 8001dac:	e5cc      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001dae:	2e0b      	cmp	r6, #11
 8001db0:	d000      	beq.n	8001db4 <__aeabi_dmul+0x550>
 8001db2:	e5a2      	b.n	80018fa <__aeabi_dmul+0x96>
 8001db4:	468b      	mov	fp, r1
 8001db6:	46aa      	mov	sl, r5
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	e5f7      	b.n	80019ac <__aeabi_dmul+0x148>
 8001dbc:	2480      	movs	r4, #128	; 0x80
 8001dbe:	465b      	mov	r3, fp
 8001dc0:	0324      	lsls	r4, r4, #12
 8001dc2:	431c      	orrs	r4, r3
 8001dc4:	0324      	lsls	r4, r4, #12
 8001dc6:	4642      	mov	r2, r8
 8001dc8:	4655      	mov	r5, sl
 8001dca:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <__aeabi_dmul+0x580>)
 8001dcc:	0b24      	lsrs	r4, r4, #12
 8001dce:	e5bb      	b.n	8001948 <__aeabi_dmul+0xe4>
 8001dd0:	464d      	mov	r5, r9
 8001dd2:	0021      	movs	r1, r4
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e7db      	b.n	8001d90 <__aeabi_dmul+0x52c>
 8001dd8:	fffffc0d 	.word	0xfffffc0d
 8001ddc:	0000043e 	.word	0x0000043e
 8001de0:	0000041e 	.word	0x0000041e
 8001de4:	000007ff 	.word	0x000007ff

08001de8 <__aeabi_dsub>:
 8001de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dea:	4657      	mov	r7, sl
 8001dec:	464e      	mov	r6, r9
 8001dee:	4645      	mov	r5, r8
 8001df0:	46de      	mov	lr, fp
 8001df2:	b5e0      	push	{r5, r6, r7, lr}
 8001df4:	000d      	movs	r5, r1
 8001df6:	0004      	movs	r4, r0
 8001df8:	0019      	movs	r1, r3
 8001dfa:	0010      	movs	r0, r2
 8001dfc:	032b      	lsls	r3, r5, #12
 8001dfe:	0a5b      	lsrs	r3, r3, #9
 8001e00:	0f62      	lsrs	r2, r4, #29
 8001e02:	431a      	orrs	r2, r3
 8001e04:	00e3      	lsls	r3, r4, #3
 8001e06:	030c      	lsls	r4, r1, #12
 8001e08:	0a64      	lsrs	r4, r4, #9
 8001e0a:	0f47      	lsrs	r7, r0, #29
 8001e0c:	4327      	orrs	r7, r4
 8001e0e:	4cd0      	ldr	r4, [pc, #832]	; (8002150 <__aeabi_dsub+0x368>)
 8001e10:	006e      	lsls	r6, r5, #1
 8001e12:	4691      	mov	r9, r2
 8001e14:	b083      	sub	sp, #12
 8001e16:	004a      	lsls	r2, r1, #1
 8001e18:	00c0      	lsls	r0, r0, #3
 8001e1a:	4698      	mov	r8, r3
 8001e1c:	46a2      	mov	sl, r4
 8001e1e:	0d76      	lsrs	r6, r6, #21
 8001e20:	0fed      	lsrs	r5, r5, #31
 8001e22:	0d52      	lsrs	r2, r2, #21
 8001e24:	0fc9      	lsrs	r1, r1, #31
 8001e26:	9001      	str	r0, [sp, #4]
 8001e28:	42a2      	cmp	r2, r4
 8001e2a:	d100      	bne.n	8001e2e <__aeabi_dsub+0x46>
 8001e2c:	e0b9      	b.n	8001fa2 <__aeabi_dsub+0x1ba>
 8001e2e:	2401      	movs	r4, #1
 8001e30:	4061      	eors	r1, r4
 8001e32:	468b      	mov	fp, r1
 8001e34:	428d      	cmp	r5, r1
 8001e36:	d100      	bne.n	8001e3a <__aeabi_dsub+0x52>
 8001e38:	e08d      	b.n	8001f56 <__aeabi_dsub+0x16e>
 8001e3a:	1ab4      	subs	r4, r6, r2
 8001e3c:	46a4      	mov	ip, r4
 8001e3e:	2c00      	cmp	r4, #0
 8001e40:	dc00      	bgt.n	8001e44 <__aeabi_dsub+0x5c>
 8001e42:	e0b7      	b.n	8001fb4 <__aeabi_dsub+0x1cc>
 8001e44:	2a00      	cmp	r2, #0
 8001e46:	d100      	bne.n	8001e4a <__aeabi_dsub+0x62>
 8001e48:	e0cb      	b.n	8001fe2 <__aeabi_dsub+0x1fa>
 8001e4a:	4ac1      	ldr	r2, [pc, #772]	; (8002150 <__aeabi_dsub+0x368>)
 8001e4c:	4296      	cmp	r6, r2
 8001e4e:	d100      	bne.n	8001e52 <__aeabi_dsub+0x6a>
 8001e50:	e186      	b.n	8002160 <__aeabi_dsub+0x378>
 8001e52:	2280      	movs	r2, #128	; 0x80
 8001e54:	0412      	lsls	r2, r2, #16
 8001e56:	4317      	orrs	r7, r2
 8001e58:	4662      	mov	r2, ip
 8001e5a:	2a38      	cmp	r2, #56	; 0x38
 8001e5c:	dd00      	ble.n	8001e60 <__aeabi_dsub+0x78>
 8001e5e:	e1a4      	b.n	80021aa <__aeabi_dsub+0x3c2>
 8001e60:	2a1f      	cmp	r2, #31
 8001e62:	dd00      	ble.n	8001e66 <__aeabi_dsub+0x7e>
 8001e64:	e21d      	b.n	80022a2 <__aeabi_dsub+0x4ba>
 8001e66:	4661      	mov	r1, ip
 8001e68:	2220      	movs	r2, #32
 8001e6a:	003c      	movs	r4, r7
 8001e6c:	1a52      	subs	r2, r2, r1
 8001e6e:	0001      	movs	r1, r0
 8001e70:	4090      	lsls	r0, r2
 8001e72:	4094      	lsls	r4, r2
 8001e74:	1e42      	subs	r2, r0, #1
 8001e76:	4190      	sbcs	r0, r2
 8001e78:	4662      	mov	r2, ip
 8001e7a:	46a0      	mov	r8, r4
 8001e7c:	4664      	mov	r4, ip
 8001e7e:	40d7      	lsrs	r7, r2
 8001e80:	464a      	mov	r2, r9
 8001e82:	40e1      	lsrs	r1, r4
 8001e84:	4644      	mov	r4, r8
 8001e86:	1bd2      	subs	r2, r2, r7
 8001e88:	4691      	mov	r9, r2
 8001e8a:	430c      	orrs	r4, r1
 8001e8c:	4304      	orrs	r4, r0
 8001e8e:	1b1c      	subs	r4, r3, r4
 8001e90:	42a3      	cmp	r3, r4
 8001e92:	4192      	sbcs	r2, r2
 8001e94:	464b      	mov	r3, r9
 8001e96:	4252      	negs	r2, r2
 8001e98:	1a9b      	subs	r3, r3, r2
 8001e9a:	469a      	mov	sl, r3
 8001e9c:	4653      	mov	r3, sl
 8001e9e:	021b      	lsls	r3, r3, #8
 8001ea0:	d400      	bmi.n	8001ea4 <__aeabi_dsub+0xbc>
 8001ea2:	e12b      	b.n	80020fc <__aeabi_dsub+0x314>
 8001ea4:	4653      	mov	r3, sl
 8001ea6:	025a      	lsls	r2, r3, #9
 8001ea8:	0a53      	lsrs	r3, r2, #9
 8001eaa:	469a      	mov	sl, r3
 8001eac:	4653      	mov	r3, sl
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d100      	bne.n	8001eb4 <__aeabi_dsub+0xcc>
 8001eb2:	e166      	b.n	8002182 <__aeabi_dsub+0x39a>
 8001eb4:	4650      	mov	r0, sl
 8001eb6:	f000 fc91 	bl	80027dc <__clzsi2>
 8001eba:	0003      	movs	r3, r0
 8001ebc:	3b08      	subs	r3, #8
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	0020      	movs	r0, r4
 8001ec2:	1ad2      	subs	r2, r2, r3
 8001ec4:	4651      	mov	r1, sl
 8001ec6:	40d0      	lsrs	r0, r2
 8001ec8:	4099      	lsls	r1, r3
 8001eca:	0002      	movs	r2, r0
 8001ecc:	409c      	lsls	r4, r3
 8001ece:	430a      	orrs	r2, r1
 8001ed0:	429e      	cmp	r6, r3
 8001ed2:	dd00      	ble.n	8001ed6 <__aeabi_dsub+0xee>
 8001ed4:	e164      	b.n	80021a0 <__aeabi_dsub+0x3b8>
 8001ed6:	1b9b      	subs	r3, r3, r6
 8001ed8:	1c59      	adds	r1, r3, #1
 8001eda:	291f      	cmp	r1, #31
 8001edc:	dd00      	ble.n	8001ee0 <__aeabi_dsub+0xf8>
 8001ede:	e0fe      	b.n	80020de <__aeabi_dsub+0x2f6>
 8001ee0:	2320      	movs	r3, #32
 8001ee2:	0010      	movs	r0, r2
 8001ee4:	0026      	movs	r6, r4
 8001ee6:	1a5b      	subs	r3, r3, r1
 8001ee8:	409c      	lsls	r4, r3
 8001eea:	4098      	lsls	r0, r3
 8001eec:	40ce      	lsrs	r6, r1
 8001eee:	40ca      	lsrs	r2, r1
 8001ef0:	1e63      	subs	r3, r4, #1
 8001ef2:	419c      	sbcs	r4, r3
 8001ef4:	4330      	orrs	r0, r6
 8001ef6:	4692      	mov	sl, r2
 8001ef8:	2600      	movs	r6, #0
 8001efa:	4304      	orrs	r4, r0
 8001efc:	0763      	lsls	r3, r4, #29
 8001efe:	d009      	beq.n	8001f14 <__aeabi_dsub+0x12c>
 8001f00:	230f      	movs	r3, #15
 8001f02:	4023      	ands	r3, r4
 8001f04:	2b04      	cmp	r3, #4
 8001f06:	d005      	beq.n	8001f14 <__aeabi_dsub+0x12c>
 8001f08:	1d23      	adds	r3, r4, #4
 8001f0a:	42a3      	cmp	r3, r4
 8001f0c:	41a4      	sbcs	r4, r4
 8001f0e:	4264      	negs	r4, r4
 8001f10:	44a2      	add	sl, r4
 8001f12:	001c      	movs	r4, r3
 8001f14:	4653      	mov	r3, sl
 8001f16:	021b      	lsls	r3, r3, #8
 8001f18:	d400      	bmi.n	8001f1c <__aeabi_dsub+0x134>
 8001f1a:	e0f2      	b.n	8002102 <__aeabi_dsub+0x31a>
 8001f1c:	4b8c      	ldr	r3, [pc, #560]	; (8002150 <__aeabi_dsub+0x368>)
 8001f1e:	3601      	adds	r6, #1
 8001f20:	429e      	cmp	r6, r3
 8001f22:	d100      	bne.n	8001f26 <__aeabi_dsub+0x13e>
 8001f24:	e10f      	b.n	8002146 <__aeabi_dsub+0x35e>
 8001f26:	4653      	mov	r3, sl
 8001f28:	498a      	ldr	r1, [pc, #552]	; (8002154 <__aeabi_dsub+0x36c>)
 8001f2a:	08e4      	lsrs	r4, r4, #3
 8001f2c:	400b      	ands	r3, r1
 8001f2e:	0019      	movs	r1, r3
 8001f30:	075b      	lsls	r3, r3, #29
 8001f32:	4323      	orrs	r3, r4
 8001f34:	0572      	lsls	r2, r6, #21
 8001f36:	024c      	lsls	r4, r1, #9
 8001f38:	0b24      	lsrs	r4, r4, #12
 8001f3a:	0d52      	lsrs	r2, r2, #21
 8001f3c:	0512      	lsls	r2, r2, #20
 8001f3e:	4322      	orrs	r2, r4
 8001f40:	07ed      	lsls	r5, r5, #31
 8001f42:	432a      	orrs	r2, r5
 8001f44:	0018      	movs	r0, r3
 8001f46:	0011      	movs	r1, r2
 8001f48:	b003      	add	sp, #12
 8001f4a:	bcf0      	pop	{r4, r5, r6, r7}
 8001f4c:	46bb      	mov	fp, r7
 8001f4e:	46b2      	mov	sl, r6
 8001f50:	46a9      	mov	r9, r5
 8001f52:	46a0      	mov	r8, r4
 8001f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f56:	1ab4      	subs	r4, r6, r2
 8001f58:	46a4      	mov	ip, r4
 8001f5a:	2c00      	cmp	r4, #0
 8001f5c:	dd59      	ble.n	8002012 <__aeabi_dsub+0x22a>
 8001f5e:	2a00      	cmp	r2, #0
 8001f60:	d100      	bne.n	8001f64 <__aeabi_dsub+0x17c>
 8001f62:	e0b0      	b.n	80020c6 <__aeabi_dsub+0x2de>
 8001f64:	4556      	cmp	r6, sl
 8001f66:	d100      	bne.n	8001f6a <__aeabi_dsub+0x182>
 8001f68:	e0fa      	b.n	8002160 <__aeabi_dsub+0x378>
 8001f6a:	2280      	movs	r2, #128	; 0x80
 8001f6c:	0412      	lsls	r2, r2, #16
 8001f6e:	4317      	orrs	r7, r2
 8001f70:	4662      	mov	r2, ip
 8001f72:	2a38      	cmp	r2, #56	; 0x38
 8001f74:	dd00      	ble.n	8001f78 <__aeabi_dsub+0x190>
 8001f76:	e0d4      	b.n	8002122 <__aeabi_dsub+0x33a>
 8001f78:	2a1f      	cmp	r2, #31
 8001f7a:	dc00      	bgt.n	8001f7e <__aeabi_dsub+0x196>
 8001f7c:	e1c0      	b.n	8002300 <__aeabi_dsub+0x518>
 8001f7e:	0039      	movs	r1, r7
 8001f80:	3a20      	subs	r2, #32
 8001f82:	40d1      	lsrs	r1, r2
 8001f84:	4662      	mov	r2, ip
 8001f86:	2a20      	cmp	r2, #32
 8001f88:	d006      	beq.n	8001f98 <__aeabi_dsub+0x1b0>
 8001f8a:	4664      	mov	r4, ip
 8001f8c:	2240      	movs	r2, #64	; 0x40
 8001f8e:	1b12      	subs	r2, r2, r4
 8001f90:	003c      	movs	r4, r7
 8001f92:	4094      	lsls	r4, r2
 8001f94:	4304      	orrs	r4, r0
 8001f96:	9401      	str	r4, [sp, #4]
 8001f98:	9c01      	ldr	r4, [sp, #4]
 8001f9a:	1e62      	subs	r2, r4, #1
 8001f9c:	4194      	sbcs	r4, r2
 8001f9e:	430c      	orrs	r4, r1
 8001fa0:	e0c3      	b.n	800212a <__aeabi_dsub+0x342>
 8001fa2:	003c      	movs	r4, r7
 8001fa4:	4304      	orrs	r4, r0
 8001fa6:	d02b      	beq.n	8002000 <__aeabi_dsub+0x218>
 8001fa8:	468b      	mov	fp, r1
 8001faa:	428d      	cmp	r5, r1
 8001fac:	d02e      	beq.n	800200c <__aeabi_dsub+0x224>
 8001fae:	4c6a      	ldr	r4, [pc, #424]	; (8002158 <__aeabi_dsub+0x370>)
 8001fb0:	46a4      	mov	ip, r4
 8001fb2:	44b4      	add	ip, r6
 8001fb4:	4664      	mov	r4, ip
 8001fb6:	2c00      	cmp	r4, #0
 8001fb8:	d05f      	beq.n	800207a <__aeabi_dsub+0x292>
 8001fba:	1b94      	subs	r4, r2, r6
 8001fbc:	46a4      	mov	ip, r4
 8001fbe:	2e00      	cmp	r6, #0
 8001fc0:	d000      	beq.n	8001fc4 <__aeabi_dsub+0x1dc>
 8001fc2:	e120      	b.n	8002206 <__aeabi_dsub+0x41e>
 8001fc4:	464c      	mov	r4, r9
 8001fc6:	431c      	orrs	r4, r3
 8001fc8:	d100      	bne.n	8001fcc <__aeabi_dsub+0x1e4>
 8001fca:	e1c7      	b.n	800235c <__aeabi_dsub+0x574>
 8001fcc:	4661      	mov	r1, ip
 8001fce:	1e4c      	subs	r4, r1, #1
 8001fd0:	2901      	cmp	r1, #1
 8001fd2:	d100      	bne.n	8001fd6 <__aeabi_dsub+0x1ee>
 8001fd4:	e223      	b.n	800241e <__aeabi_dsub+0x636>
 8001fd6:	4d5e      	ldr	r5, [pc, #376]	; (8002150 <__aeabi_dsub+0x368>)
 8001fd8:	45ac      	cmp	ip, r5
 8001fda:	d100      	bne.n	8001fde <__aeabi_dsub+0x1f6>
 8001fdc:	e1d8      	b.n	8002390 <__aeabi_dsub+0x5a8>
 8001fde:	46a4      	mov	ip, r4
 8001fe0:	e11a      	b.n	8002218 <__aeabi_dsub+0x430>
 8001fe2:	003a      	movs	r2, r7
 8001fe4:	4302      	orrs	r2, r0
 8001fe6:	d100      	bne.n	8001fea <__aeabi_dsub+0x202>
 8001fe8:	e0e4      	b.n	80021b4 <__aeabi_dsub+0x3cc>
 8001fea:	0022      	movs	r2, r4
 8001fec:	3a01      	subs	r2, #1
 8001fee:	2c01      	cmp	r4, #1
 8001ff0:	d100      	bne.n	8001ff4 <__aeabi_dsub+0x20c>
 8001ff2:	e1c3      	b.n	800237c <__aeabi_dsub+0x594>
 8001ff4:	4956      	ldr	r1, [pc, #344]	; (8002150 <__aeabi_dsub+0x368>)
 8001ff6:	428c      	cmp	r4, r1
 8001ff8:	d100      	bne.n	8001ffc <__aeabi_dsub+0x214>
 8001ffa:	e0b1      	b.n	8002160 <__aeabi_dsub+0x378>
 8001ffc:	4694      	mov	ip, r2
 8001ffe:	e72b      	b.n	8001e58 <__aeabi_dsub+0x70>
 8002000:	2401      	movs	r4, #1
 8002002:	4061      	eors	r1, r4
 8002004:	468b      	mov	fp, r1
 8002006:	428d      	cmp	r5, r1
 8002008:	d000      	beq.n	800200c <__aeabi_dsub+0x224>
 800200a:	e716      	b.n	8001e3a <__aeabi_dsub+0x52>
 800200c:	4952      	ldr	r1, [pc, #328]	; (8002158 <__aeabi_dsub+0x370>)
 800200e:	468c      	mov	ip, r1
 8002010:	44b4      	add	ip, r6
 8002012:	4664      	mov	r4, ip
 8002014:	2c00      	cmp	r4, #0
 8002016:	d100      	bne.n	800201a <__aeabi_dsub+0x232>
 8002018:	e0d3      	b.n	80021c2 <__aeabi_dsub+0x3da>
 800201a:	1b91      	subs	r1, r2, r6
 800201c:	468c      	mov	ip, r1
 800201e:	2e00      	cmp	r6, #0
 8002020:	d100      	bne.n	8002024 <__aeabi_dsub+0x23c>
 8002022:	e15e      	b.n	80022e2 <__aeabi_dsub+0x4fa>
 8002024:	494a      	ldr	r1, [pc, #296]	; (8002150 <__aeabi_dsub+0x368>)
 8002026:	428a      	cmp	r2, r1
 8002028:	d100      	bne.n	800202c <__aeabi_dsub+0x244>
 800202a:	e1be      	b.n	80023aa <__aeabi_dsub+0x5c2>
 800202c:	2180      	movs	r1, #128	; 0x80
 800202e:	464c      	mov	r4, r9
 8002030:	0409      	lsls	r1, r1, #16
 8002032:	430c      	orrs	r4, r1
 8002034:	46a1      	mov	r9, r4
 8002036:	4661      	mov	r1, ip
 8002038:	2938      	cmp	r1, #56	; 0x38
 800203a:	dd00      	ble.n	800203e <__aeabi_dsub+0x256>
 800203c:	e1ba      	b.n	80023b4 <__aeabi_dsub+0x5cc>
 800203e:	291f      	cmp	r1, #31
 8002040:	dd00      	ble.n	8002044 <__aeabi_dsub+0x25c>
 8002042:	e227      	b.n	8002494 <__aeabi_dsub+0x6ac>
 8002044:	2420      	movs	r4, #32
 8002046:	1a64      	subs	r4, r4, r1
 8002048:	4649      	mov	r1, r9
 800204a:	40a1      	lsls	r1, r4
 800204c:	001e      	movs	r6, r3
 800204e:	4688      	mov	r8, r1
 8002050:	4661      	mov	r1, ip
 8002052:	40a3      	lsls	r3, r4
 8002054:	40ce      	lsrs	r6, r1
 8002056:	4641      	mov	r1, r8
 8002058:	1e5c      	subs	r4, r3, #1
 800205a:	41a3      	sbcs	r3, r4
 800205c:	4331      	orrs	r1, r6
 800205e:	4319      	orrs	r1, r3
 8002060:	000c      	movs	r4, r1
 8002062:	4663      	mov	r3, ip
 8002064:	4649      	mov	r1, r9
 8002066:	40d9      	lsrs	r1, r3
 8002068:	187f      	adds	r7, r7, r1
 800206a:	1824      	adds	r4, r4, r0
 800206c:	4284      	cmp	r4, r0
 800206e:	419b      	sbcs	r3, r3
 8002070:	425b      	negs	r3, r3
 8002072:	469a      	mov	sl, r3
 8002074:	0016      	movs	r6, r2
 8002076:	44ba      	add	sl, r7
 8002078:	e05d      	b.n	8002136 <__aeabi_dsub+0x34e>
 800207a:	4c38      	ldr	r4, [pc, #224]	; (800215c <__aeabi_dsub+0x374>)
 800207c:	1c72      	adds	r2, r6, #1
 800207e:	4222      	tst	r2, r4
 8002080:	d000      	beq.n	8002084 <__aeabi_dsub+0x29c>
 8002082:	e0df      	b.n	8002244 <__aeabi_dsub+0x45c>
 8002084:	464a      	mov	r2, r9
 8002086:	431a      	orrs	r2, r3
 8002088:	2e00      	cmp	r6, #0
 800208a:	d000      	beq.n	800208e <__aeabi_dsub+0x2a6>
 800208c:	e15c      	b.n	8002348 <__aeabi_dsub+0x560>
 800208e:	2a00      	cmp	r2, #0
 8002090:	d100      	bne.n	8002094 <__aeabi_dsub+0x2ac>
 8002092:	e1cf      	b.n	8002434 <__aeabi_dsub+0x64c>
 8002094:	003a      	movs	r2, r7
 8002096:	4302      	orrs	r2, r0
 8002098:	d100      	bne.n	800209c <__aeabi_dsub+0x2b4>
 800209a:	e17f      	b.n	800239c <__aeabi_dsub+0x5b4>
 800209c:	1a1c      	subs	r4, r3, r0
 800209e:	464a      	mov	r2, r9
 80020a0:	42a3      	cmp	r3, r4
 80020a2:	4189      	sbcs	r1, r1
 80020a4:	1bd2      	subs	r2, r2, r7
 80020a6:	4249      	negs	r1, r1
 80020a8:	1a52      	subs	r2, r2, r1
 80020aa:	4692      	mov	sl, r2
 80020ac:	0212      	lsls	r2, r2, #8
 80020ae:	d400      	bmi.n	80020b2 <__aeabi_dsub+0x2ca>
 80020b0:	e20a      	b.n	80024c8 <__aeabi_dsub+0x6e0>
 80020b2:	1ac4      	subs	r4, r0, r3
 80020b4:	42a0      	cmp	r0, r4
 80020b6:	4180      	sbcs	r0, r0
 80020b8:	464b      	mov	r3, r9
 80020ba:	4240      	negs	r0, r0
 80020bc:	1aff      	subs	r7, r7, r3
 80020be:	1a3b      	subs	r3, r7, r0
 80020c0:	469a      	mov	sl, r3
 80020c2:	465d      	mov	r5, fp
 80020c4:	e71a      	b.n	8001efc <__aeabi_dsub+0x114>
 80020c6:	003a      	movs	r2, r7
 80020c8:	4302      	orrs	r2, r0
 80020ca:	d073      	beq.n	80021b4 <__aeabi_dsub+0x3cc>
 80020cc:	0022      	movs	r2, r4
 80020ce:	3a01      	subs	r2, #1
 80020d0:	2c01      	cmp	r4, #1
 80020d2:	d100      	bne.n	80020d6 <__aeabi_dsub+0x2ee>
 80020d4:	e0cb      	b.n	800226e <__aeabi_dsub+0x486>
 80020d6:	4554      	cmp	r4, sl
 80020d8:	d042      	beq.n	8002160 <__aeabi_dsub+0x378>
 80020da:	4694      	mov	ip, r2
 80020dc:	e748      	b.n	8001f70 <__aeabi_dsub+0x188>
 80020de:	0010      	movs	r0, r2
 80020e0:	3b1f      	subs	r3, #31
 80020e2:	40d8      	lsrs	r0, r3
 80020e4:	2920      	cmp	r1, #32
 80020e6:	d003      	beq.n	80020f0 <__aeabi_dsub+0x308>
 80020e8:	2340      	movs	r3, #64	; 0x40
 80020ea:	1a5b      	subs	r3, r3, r1
 80020ec:	409a      	lsls	r2, r3
 80020ee:	4314      	orrs	r4, r2
 80020f0:	1e63      	subs	r3, r4, #1
 80020f2:	419c      	sbcs	r4, r3
 80020f4:	2300      	movs	r3, #0
 80020f6:	2600      	movs	r6, #0
 80020f8:	469a      	mov	sl, r3
 80020fa:	4304      	orrs	r4, r0
 80020fc:	0763      	lsls	r3, r4, #29
 80020fe:	d000      	beq.n	8002102 <__aeabi_dsub+0x31a>
 8002100:	e6fe      	b.n	8001f00 <__aeabi_dsub+0x118>
 8002102:	4652      	mov	r2, sl
 8002104:	08e3      	lsrs	r3, r4, #3
 8002106:	0752      	lsls	r2, r2, #29
 8002108:	4313      	orrs	r3, r2
 800210a:	4652      	mov	r2, sl
 800210c:	46b4      	mov	ip, r6
 800210e:	08d2      	lsrs	r2, r2, #3
 8002110:	490f      	ldr	r1, [pc, #60]	; (8002150 <__aeabi_dsub+0x368>)
 8002112:	458c      	cmp	ip, r1
 8002114:	d02a      	beq.n	800216c <__aeabi_dsub+0x384>
 8002116:	0312      	lsls	r2, r2, #12
 8002118:	0b14      	lsrs	r4, r2, #12
 800211a:	4662      	mov	r2, ip
 800211c:	0552      	lsls	r2, r2, #21
 800211e:	0d52      	lsrs	r2, r2, #21
 8002120:	e70c      	b.n	8001f3c <__aeabi_dsub+0x154>
 8002122:	003c      	movs	r4, r7
 8002124:	4304      	orrs	r4, r0
 8002126:	1e62      	subs	r2, r4, #1
 8002128:	4194      	sbcs	r4, r2
 800212a:	18e4      	adds	r4, r4, r3
 800212c:	429c      	cmp	r4, r3
 800212e:	4192      	sbcs	r2, r2
 8002130:	4252      	negs	r2, r2
 8002132:	444a      	add	r2, r9
 8002134:	4692      	mov	sl, r2
 8002136:	4653      	mov	r3, sl
 8002138:	021b      	lsls	r3, r3, #8
 800213a:	d5df      	bpl.n	80020fc <__aeabi_dsub+0x314>
 800213c:	4b04      	ldr	r3, [pc, #16]	; (8002150 <__aeabi_dsub+0x368>)
 800213e:	3601      	adds	r6, #1
 8002140:	429e      	cmp	r6, r3
 8002142:	d000      	beq.n	8002146 <__aeabi_dsub+0x35e>
 8002144:	e0a0      	b.n	8002288 <__aeabi_dsub+0x4a0>
 8002146:	0032      	movs	r2, r6
 8002148:	2400      	movs	r4, #0
 800214a:	2300      	movs	r3, #0
 800214c:	e6f6      	b.n	8001f3c <__aeabi_dsub+0x154>
 800214e:	46c0      	nop			; (mov r8, r8)
 8002150:	000007ff 	.word	0x000007ff
 8002154:	ff7fffff 	.word	0xff7fffff
 8002158:	fffff801 	.word	0xfffff801
 800215c:	000007fe 	.word	0x000007fe
 8002160:	08db      	lsrs	r3, r3, #3
 8002162:	464a      	mov	r2, r9
 8002164:	0752      	lsls	r2, r2, #29
 8002166:	4313      	orrs	r3, r2
 8002168:	464a      	mov	r2, r9
 800216a:	08d2      	lsrs	r2, r2, #3
 800216c:	0019      	movs	r1, r3
 800216e:	4311      	orrs	r1, r2
 8002170:	d100      	bne.n	8002174 <__aeabi_dsub+0x38c>
 8002172:	e1b5      	b.n	80024e0 <__aeabi_dsub+0x6f8>
 8002174:	2480      	movs	r4, #128	; 0x80
 8002176:	0324      	lsls	r4, r4, #12
 8002178:	4314      	orrs	r4, r2
 800217a:	0324      	lsls	r4, r4, #12
 800217c:	4ad5      	ldr	r2, [pc, #852]	; (80024d4 <__aeabi_dsub+0x6ec>)
 800217e:	0b24      	lsrs	r4, r4, #12
 8002180:	e6dc      	b.n	8001f3c <__aeabi_dsub+0x154>
 8002182:	0020      	movs	r0, r4
 8002184:	f000 fb2a 	bl	80027dc <__clzsi2>
 8002188:	0003      	movs	r3, r0
 800218a:	3318      	adds	r3, #24
 800218c:	2b1f      	cmp	r3, #31
 800218e:	dc00      	bgt.n	8002192 <__aeabi_dsub+0x3aa>
 8002190:	e695      	b.n	8001ebe <__aeabi_dsub+0xd6>
 8002192:	0022      	movs	r2, r4
 8002194:	3808      	subs	r0, #8
 8002196:	4082      	lsls	r2, r0
 8002198:	2400      	movs	r4, #0
 800219a:	429e      	cmp	r6, r3
 800219c:	dc00      	bgt.n	80021a0 <__aeabi_dsub+0x3b8>
 800219e:	e69a      	b.n	8001ed6 <__aeabi_dsub+0xee>
 80021a0:	1af6      	subs	r6, r6, r3
 80021a2:	4bcd      	ldr	r3, [pc, #820]	; (80024d8 <__aeabi_dsub+0x6f0>)
 80021a4:	401a      	ands	r2, r3
 80021a6:	4692      	mov	sl, r2
 80021a8:	e6a8      	b.n	8001efc <__aeabi_dsub+0x114>
 80021aa:	003c      	movs	r4, r7
 80021ac:	4304      	orrs	r4, r0
 80021ae:	1e62      	subs	r2, r4, #1
 80021b0:	4194      	sbcs	r4, r2
 80021b2:	e66c      	b.n	8001e8e <__aeabi_dsub+0xa6>
 80021b4:	464a      	mov	r2, r9
 80021b6:	08db      	lsrs	r3, r3, #3
 80021b8:	0752      	lsls	r2, r2, #29
 80021ba:	4313      	orrs	r3, r2
 80021bc:	464a      	mov	r2, r9
 80021be:	08d2      	lsrs	r2, r2, #3
 80021c0:	e7a6      	b.n	8002110 <__aeabi_dsub+0x328>
 80021c2:	4cc6      	ldr	r4, [pc, #792]	; (80024dc <__aeabi_dsub+0x6f4>)
 80021c4:	1c72      	adds	r2, r6, #1
 80021c6:	4222      	tst	r2, r4
 80021c8:	d000      	beq.n	80021cc <__aeabi_dsub+0x3e4>
 80021ca:	e0ac      	b.n	8002326 <__aeabi_dsub+0x53e>
 80021cc:	464a      	mov	r2, r9
 80021ce:	431a      	orrs	r2, r3
 80021d0:	2e00      	cmp	r6, #0
 80021d2:	d000      	beq.n	80021d6 <__aeabi_dsub+0x3ee>
 80021d4:	e105      	b.n	80023e2 <__aeabi_dsub+0x5fa>
 80021d6:	2a00      	cmp	r2, #0
 80021d8:	d100      	bne.n	80021dc <__aeabi_dsub+0x3f4>
 80021da:	e156      	b.n	800248a <__aeabi_dsub+0x6a2>
 80021dc:	003a      	movs	r2, r7
 80021de:	4302      	orrs	r2, r0
 80021e0:	d100      	bne.n	80021e4 <__aeabi_dsub+0x3fc>
 80021e2:	e0db      	b.n	800239c <__aeabi_dsub+0x5b4>
 80021e4:	181c      	adds	r4, r3, r0
 80021e6:	429c      	cmp	r4, r3
 80021e8:	419b      	sbcs	r3, r3
 80021ea:	444f      	add	r7, r9
 80021ec:	46ba      	mov	sl, r7
 80021ee:	425b      	negs	r3, r3
 80021f0:	449a      	add	sl, r3
 80021f2:	4653      	mov	r3, sl
 80021f4:	021b      	lsls	r3, r3, #8
 80021f6:	d400      	bmi.n	80021fa <__aeabi_dsub+0x412>
 80021f8:	e780      	b.n	80020fc <__aeabi_dsub+0x314>
 80021fa:	4652      	mov	r2, sl
 80021fc:	4bb6      	ldr	r3, [pc, #728]	; (80024d8 <__aeabi_dsub+0x6f0>)
 80021fe:	2601      	movs	r6, #1
 8002200:	401a      	ands	r2, r3
 8002202:	4692      	mov	sl, r2
 8002204:	e77a      	b.n	80020fc <__aeabi_dsub+0x314>
 8002206:	4cb3      	ldr	r4, [pc, #716]	; (80024d4 <__aeabi_dsub+0x6ec>)
 8002208:	42a2      	cmp	r2, r4
 800220a:	d100      	bne.n	800220e <__aeabi_dsub+0x426>
 800220c:	e0c0      	b.n	8002390 <__aeabi_dsub+0x5a8>
 800220e:	2480      	movs	r4, #128	; 0x80
 8002210:	464d      	mov	r5, r9
 8002212:	0424      	lsls	r4, r4, #16
 8002214:	4325      	orrs	r5, r4
 8002216:	46a9      	mov	r9, r5
 8002218:	4664      	mov	r4, ip
 800221a:	2c38      	cmp	r4, #56	; 0x38
 800221c:	dc53      	bgt.n	80022c6 <__aeabi_dsub+0x4de>
 800221e:	4661      	mov	r1, ip
 8002220:	2c1f      	cmp	r4, #31
 8002222:	dd00      	ble.n	8002226 <__aeabi_dsub+0x43e>
 8002224:	e0cd      	b.n	80023c2 <__aeabi_dsub+0x5da>
 8002226:	2520      	movs	r5, #32
 8002228:	001e      	movs	r6, r3
 800222a:	1b2d      	subs	r5, r5, r4
 800222c:	464c      	mov	r4, r9
 800222e:	40ab      	lsls	r3, r5
 8002230:	40ac      	lsls	r4, r5
 8002232:	40ce      	lsrs	r6, r1
 8002234:	1e5d      	subs	r5, r3, #1
 8002236:	41ab      	sbcs	r3, r5
 8002238:	4334      	orrs	r4, r6
 800223a:	4323      	orrs	r3, r4
 800223c:	464c      	mov	r4, r9
 800223e:	40cc      	lsrs	r4, r1
 8002240:	1b3f      	subs	r7, r7, r4
 8002242:	e045      	b.n	80022d0 <__aeabi_dsub+0x4e8>
 8002244:	464a      	mov	r2, r9
 8002246:	1a1c      	subs	r4, r3, r0
 8002248:	1bd1      	subs	r1, r2, r7
 800224a:	42a3      	cmp	r3, r4
 800224c:	4192      	sbcs	r2, r2
 800224e:	4252      	negs	r2, r2
 8002250:	4692      	mov	sl, r2
 8002252:	000a      	movs	r2, r1
 8002254:	4651      	mov	r1, sl
 8002256:	1a52      	subs	r2, r2, r1
 8002258:	4692      	mov	sl, r2
 800225a:	0212      	lsls	r2, r2, #8
 800225c:	d500      	bpl.n	8002260 <__aeabi_dsub+0x478>
 800225e:	e083      	b.n	8002368 <__aeabi_dsub+0x580>
 8002260:	4653      	mov	r3, sl
 8002262:	4323      	orrs	r3, r4
 8002264:	d000      	beq.n	8002268 <__aeabi_dsub+0x480>
 8002266:	e621      	b.n	8001eac <__aeabi_dsub+0xc4>
 8002268:	2200      	movs	r2, #0
 800226a:	2500      	movs	r5, #0
 800226c:	e753      	b.n	8002116 <__aeabi_dsub+0x32e>
 800226e:	181c      	adds	r4, r3, r0
 8002270:	429c      	cmp	r4, r3
 8002272:	419b      	sbcs	r3, r3
 8002274:	444f      	add	r7, r9
 8002276:	46ba      	mov	sl, r7
 8002278:	425b      	negs	r3, r3
 800227a:	449a      	add	sl, r3
 800227c:	4653      	mov	r3, sl
 800227e:	2601      	movs	r6, #1
 8002280:	021b      	lsls	r3, r3, #8
 8002282:	d400      	bmi.n	8002286 <__aeabi_dsub+0x49e>
 8002284:	e73a      	b.n	80020fc <__aeabi_dsub+0x314>
 8002286:	2602      	movs	r6, #2
 8002288:	4652      	mov	r2, sl
 800228a:	4b93      	ldr	r3, [pc, #588]	; (80024d8 <__aeabi_dsub+0x6f0>)
 800228c:	2101      	movs	r1, #1
 800228e:	401a      	ands	r2, r3
 8002290:	0013      	movs	r3, r2
 8002292:	4021      	ands	r1, r4
 8002294:	0862      	lsrs	r2, r4, #1
 8002296:	430a      	orrs	r2, r1
 8002298:	07dc      	lsls	r4, r3, #31
 800229a:	085b      	lsrs	r3, r3, #1
 800229c:	469a      	mov	sl, r3
 800229e:	4314      	orrs	r4, r2
 80022a0:	e62c      	b.n	8001efc <__aeabi_dsub+0x114>
 80022a2:	0039      	movs	r1, r7
 80022a4:	3a20      	subs	r2, #32
 80022a6:	40d1      	lsrs	r1, r2
 80022a8:	4662      	mov	r2, ip
 80022aa:	2a20      	cmp	r2, #32
 80022ac:	d006      	beq.n	80022bc <__aeabi_dsub+0x4d4>
 80022ae:	4664      	mov	r4, ip
 80022b0:	2240      	movs	r2, #64	; 0x40
 80022b2:	1b12      	subs	r2, r2, r4
 80022b4:	003c      	movs	r4, r7
 80022b6:	4094      	lsls	r4, r2
 80022b8:	4304      	orrs	r4, r0
 80022ba:	9401      	str	r4, [sp, #4]
 80022bc:	9c01      	ldr	r4, [sp, #4]
 80022be:	1e62      	subs	r2, r4, #1
 80022c0:	4194      	sbcs	r4, r2
 80022c2:	430c      	orrs	r4, r1
 80022c4:	e5e3      	b.n	8001e8e <__aeabi_dsub+0xa6>
 80022c6:	4649      	mov	r1, r9
 80022c8:	4319      	orrs	r1, r3
 80022ca:	000b      	movs	r3, r1
 80022cc:	1e5c      	subs	r4, r3, #1
 80022ce:	41a3      	sbcs	r3, r4
 80022d0:	1ac4      	subs	r4, r0, r3
 80022d2:	42a0      	cmp	r0, r4
 80022d4:	419b      	sbcs	r3, r3
 80022d6:	425b      	negs	r3, r3
 80022d8:	1afb      	subs	r3, r7, r3
 80022da:	469a      	mov	sl, r3
 80022dc:	465d      	mov	r5, fp
 80022de:	0016      	movs	r6, r2
 80022e0:	e5dc      	b.n	8001e9c <__aeabi_dsub+0xb4>
 80022e2:	4649      	mov	r1, r9
 80022e4:	4319      	orrs	r1, r3
 80022e6:	d100      	bne.n	80022ea <__aeabi_dsub+0x502>
 80022e8:	e0ae      	b.n	8002448 <__aeabi_dsub+0x660>
 80022ea:	4661      	mov	r1, ip
 80022ec:	4664      	mov	r4, ip
 80022ee:	3901      	subs	r1, #1
 80022f0:	2c01      	cmp	r4, #1
 80022f2:	d100      	bne.n	80022f6 <__aeabi_dsub+0x50e>
 80022f4:	e0e0      	b.n	80024b8 <__aeabi_dsub+0x6d0>
 80022f6:	4c77      	ldr	r4, [pc, #476]	; (80024d4 <__aeabi_dsub+0x6ec>)
 80022f8:	45a4      	cmp	ip, r4
 80022fa:	d056      	beq.n	80023aa <__aeabi_dsub+0x5c2>
 80022fc:	468c      	mov	ip, r1
 80022fe:	e69a      	b.n	8002036 <__aeabi_dsub+0x24e>
 8002300:	4661      	mov	r1, ip
 8002302:	2220      	movs	r2, #32
 8002304:	003c      	movs	r4, r7
 8002306:	1a52      	subs	r2, r2, r1
 8002308:	4094      	lsls	r4, r2
 800230a:	0001      	movs	r1, r0
 800230c:	4090      	lsls	r0, r2
 800230e:	46a0      	mov	r8, r4
 8002310:	4664      	mov	r4, ip
 8002312:	1e42      	subs	r2, r0, #1
 8002314:	4190      	sbcs	r0, r2
 8002316:	4662      	mov	r2, ip
 8002318:	40e1      	lsrs	r1, r4
 800231a:	4644      	mov	r4, r8
 800231c:	40d7      	lsrs	r7, r2
 800231e:	430c      	orrs	r4, r1
 8002320:	4304      	orrs	r4, r0
 8002322:	44b9      	add	r9, r7
 8002324:	e701      	b.n	800212a <__aeabi_dsub+0x342>
 8002326:	496b      	ldr	r1, [pc, #428]	; (80024d4 <__aeabi_dsub+0x6ec>)
 8002328:	428a      	cmp	r2, r1
 800232a:	d100      	bne.n	800232e <__aeabi_dsub+0x546>
 800232c:	e70c      	b.n	8002148 <__aeabi_dsub+0x360>
 800232e:	1818      	adds	r0, r3, r0
 8002330:	4298      	cmp	r0, r3
 8002332:	419b      	sbcs	r3, r3
 8002334:	444f      	add	r7, r9
 8002336:	425b      	negs	r3, r3
 8002338:	18fb      	adds	r3, r7, r3
 800233a:	07dc      	lsls	r4, r3, #31
 800233c:	0840      	lsrs	r0, r0, #1
 800233e:	085b      	lsrs	r3, r3, #1
 8002340:	469a      	mov	sl, r3
 8002342:	0016      	movs	r6, r2
 8002344:	4304      	orrs	r4, r0
 8002346:	e6d9      	b.n	80020fc <__aeabi_dsub+0x314>
 8002348:	2a00      	cmp	r2, #0
 800234a:	d000      	beq.n	800234e <__aeabi_dsub+0x566>
 800234c:	e081      	b.n	8002452 <__aeabi_dsub+0x66a>
 800234e:	003b      	movs	r3, r7
 8002350:	4303      	orrs	r3, r0
 8002352:	d11d      	bne.n	8002390 <__aeabi_dsub+0x5a8>
 8002354:	2280      	movs	r2, #128	; 0x80
 8002356:	2500      	movs	r5, #0
 8002358:	0312      	lsls	r2, r2, #12
 800235a:	e70b      	b.n	8002174 <__aeabi_dsub+0x38c>
 800235c:	08c0      	lsrs	r0, r0, #3
 800235e:	077b      	lsls	r3, r7, #29
 8002360:	465d      	mov	r5, fp
 8002362:	4303      	orrs	r3, r0
 8002364:	08fa      	lsrs	r2, r7, #3
 8002366:	e6d3      	b.n	8002110 <__aeabi_dsub+0x328>
 8002368:	1ac4      	subs	r4, r0, r3
 800236a:	42a0      	cmp	r0, r4
 800236c:	4180      	sbcs	r0, r0
 800236e:	464b      	mov	r3, r9
 8002370:	4240      	negs	r0, r0
 8002372:	1aff      	subs	r7, r7, r3
 8002374:	1a3b      	subs	r3, r7, r0
 8002376:	469a      	mov	sl, r3
 8002378:	465d      	mov	r5, fp
 800237a:	e597      	b.n	8001eac <__aeabi_dsub+0xc4>
 800237c:	1a1c      	subs	r4, r3, r0
 800237e:	464a      	mov	r2, r9
 8002380:	42a3      	cmp	r3, r4
 8002382:	419b      	sbcs	r3, r3
 8002384:	1bd7      	subs	r7, r2, r7
 8002386:	425b      	negs	r3, r3
 8002388:	1afb      	subs	r3, r7, r3
 800238a:	469a      	mov	sl, r3
 800238c:	2601      	movs	r6, #1
 800238e:	e585      	b.n	8001e9c <__aeabi_dsub+0xb4>
 8002390:	08c0      	lsrs	r0, r0, #3
 8002392:	077b      	lsls	r3, r7, #29
 8002394:	465d      	mov	r5, fp
 8002396:	4303      	orrs	r3, r0
 8002398:	08fa      	lsrs	r2, r7, #3
 800239a:	e6e7      	b.n	800216c <__aeabi_dsub+0x384>
 800239c:	464a      	mov	r2, r9
 800239e:	08db      	lsrs	r3, r3, #3
 80023a0:	0752      	lsls	r2, r2, #29
 80023a2:	4313      	orrs	r3, r2
 80023a4:	464a      	mov	r2, r9
 80023a6:	08d2      	lsrs	r2, r2, #3
 80023a8:	e6b5      	b.n	8002116 <__aeabi_dsub+0x32e>
 80023aa:	08c0      	lsrs	r0, r0, #3
 80023ac:	077b      	lsls	r3, r7, #29
 80023ae:	4303      	orrs	r3, r0
 80023b0:	08fa      	lsrs	r2, r7, #3
 80023b2:	e6db      	b.n	800216c <__aeabi_dsub+0x384>
 80023b4:	4649      	mov	r1, r9
 80023b6:	4319      	orrs	r1, r3
 80023b8:	000b      	movs	r3, r1
 80023ba:	1e59      	subs	r1, r3, #1
 80023bc:	418b      	sbcs	r3, r1
 80023be:	001c      	movs	r4, r3
 80023c0:	e653      	b.n	800206a <__aeabi_dsub+0x282>
 80023c2:	464d      	mov	r5, r9
 80023c4:	3c20      	subs	r4, #32
 80023c6:	40e5      	lsrs	r5, r4
 80023c8:	2920      	cmp	r1, #32
 80023ca:	d005      	beq.n	80023d8 <__aeabi_dsub+0x5f0>
 80023cc:	2440      	movs	r4, #64	; 0x40
 80023ce:	1a64      	subs	r4, r4, r1
 80023d0:	4649      	mov	r1, r9
 80023d2:	40a1      	lsls	r1, r4
 80023d4:	430b      	orrs	r3, r1
 80023d6:	4698      	mov	r8, r3
 80023d8:	4643      	mov	r3, r8
 80023da:	1e5c      	subs	r4, r3, #1
 80023dc:	41a3      	sbcs	r3, r4
 80023de:	432b      	orrs	r3, r5
 80023e0:	e776      	b.n	80022d0 <__aeabi_dsub+0x4e8>
 80023e2:	2a00      	cmp	r2, #0
 80023e4:	d0e1      	beq.n	80023aa <__aeabi_dsub+0x5c2>
 80023e6:	003a      	movs	r2, r7
 80023e8:	08db      	lsrs	r3, r3, #3
 80023ea:	4302      	orrs	r2, r0
 80023ec:	d100      	bne.n	80023f0 <__aeabi_dsub+0x608>
 80023ee:	e6b8      	b.n	8002162 <__aeabi_dsub+0x37a>
 80023f0:	464a      	mov	r2, r9
 80023f2:	0752      	lsls	r2, r2, #29
 80023f4:	2480      	movs	r4, #128	; 0x80
 80023f6:	4313      	orrs	r3, r2
 80023f8:	464a      	mov	r2, r9
 80023fa:	0324      	lsls	r4, r4, #12
 80023fc:	08d2      	lsrs	r2, r2, #3
 80023fe:	4222      	tst	r2, r4
 8002400:	d007      	beq.n	8002412 <__aeabi_dsub+0x62a>
 8002402:	08fe      	lsrs	r6, r7, #3
 8002404:	4226      	tst	r6, r4
 8002406:	d104      	bne.n	8002412 <__aeabi_dsub+0x62a>
 8002408:	465d      	mov	r5, fp
 800240a:	0032      	movs	r2, r6
 800240c:	08c3      	lsrs	r3, r0, #3
 800240e:	077f      	lsls	r7, r7, #29
 8002410:	433b      	orrs	r3, r7
 8002412:	0f59      	lsrs	r1, r3, #29
 8002414:	00db      	lsls	r3, r3, #3
 8002416:	0749      	lsls	r1, r1, #29
 8002418:	08db      	lsrs	r3, r3, #3
 800241a:	430b      	orrs	r3, r1
 800241c:	e6a6      	b.n	800216c <__aeabi_dsub+0x384>
 800241e:	1ac4      	subs	r4, r0, r3
 8002420:	42a0      	cmp	r0, r4
 8002422:	4180      	sbcs	r0, r0
 8002424:	464b      	mov	r3, r9
 8002426:	4240      	negs	r0, r0
 8002428:	1aff      	subs	r7, r7, r3
 800242a:	1a3b      	subs	r3, r7, r0
 800242c:	469a      	mov	sl, r3
 800242e:	465d      	mov	r5, fp
 8002430:	2601      	movs	r6, #1
 8002432:	e533      	b.n	8001e9c <__aeabi_dsub+0xb4>
 8002434:	003b      	movs	r3, r7
 8002436:	4303      	orrs	r3, r0
 8002438:	d100      	bne.n	800243c <__aeabi_dsub+0x654>
 800243a:	e715      	b.n	8002268 <__aeabi_dsub+0x480>
 800243c:	08c0      	lsrs	r0, r0, #3
 800243e:	077b      	lsls	r3, r7, #29
 8002440:	465d      	mov	r5, fp
 8002442:	4303      	orrs	r3, r0
 8002444:	08fa      	lsrs	r2, r7, #3
 8002446:	e666      	b.n	8002116 <__aeabi_dsub+0x32e>
 8002448:	08c0      	lsrs	r0, r0, #3
 800244a:	077b      	lsls	r3, r7, #29
 800244c:	4303      	orrs	r3, r0
 800244e:	08fa      	lsrs	r2, r7, #3
 8002450:	e65e      	b.n	8002110 <__aeabi_dsub+0x328>
 8002452:	003a      	movs	r2, r7
 8002454:	08db      	lsrs	r3, r3, #3
 8002456:	4302      	orrs	r2, r0
 8002458:	d100      	bne.n	800245c <__aeabi_dsub+0x674>
 800245a:	e682      	b.n	8002162 <__aeabi_dsub+0x37a>
 800245c:	464a      	mov	r2, r9
 800245e:	0752      	lsls	r2, r2, #29
 8002460:	2480      	movs	r4, #128	; 0x80
 8002462:	4313      	orrs	r3, r2
 8002464:	464a      	mov	r2, r9
 8002466:	0324      	lsls	r4, r4, #12
 8002468:	08d2      	lsrs	r2, r2, #3
 800246a:	4222      	tst	r2, r4
 800246c:	d007      	beq.n	800247e <__aeabi_dsub+0x696>
 800246e:	08fe      	lsrs	r6, r7, #3
 8002470:	4226      	tst	r6, r4
 8002472:	d104      	bne.n	800247e <__aeabi_dsub+0x696>
 8002474:	465d      	mov	r5, fp
 8002476:	0032      	movs	r2, r6
 8002478:	08c3      	lsrs	r3, r0, #3
 800247a:	077f      	lsls	r7, r7, #29
 800247c:	433b      	orrs	r3, r7
 800247e:	0f59      	lsrs	r1, r3, #29
 8002480:	00db      	lsls	r3, r3, #3
 8002482:	08db      	lsrs	r3, r3, #3
 8002484:	0749      	lsls	r1, r1, #29
 8002486:	430b      	orrs	r3, r1
 8002488:	e670      	b.n	800216c <__aeabi_dsub+0x384>
 800248a:	08c0      	lsrs	r0, r0, #3
 800248c:	077b      	lsls	r3, r7, #29
 800248e:	4303      	orrs	r3, r0
 8002490:	08fa      	lsrs	r2, r7, #3
 8002492:	e640      	b.n	8002116 <__aeabi_dsub+0x32e>
 8002494:	464c      	mov	r4, r9
 8002496:	3920      	subs	r1, #32
 8002498:	40cc      	lsrs	r4, r1
 800249a:	4661      	mov	r1, ip
 800249c:	2920      	cmp	r1, #32
 800249e:	d006      	beq.n	80024ae <__aeabi_dsub+0x6c6>
 80024a0:	4666      	mov	r6, ip
 80024a2:	2140      	movs	r1, #64	; 0x40
 80024a4:	1b89      	subs	r1, r1, r6
 80024a6:	464e      	mov	r6, r9
 80024a8:	408e      	lsls	r6, r1
 80024aa:	4333      	orrs	r3, r6
 80024ac:	4698      	mov	r8, r3
 80024ae:	4643      	mov	r3, r8
 80024b0:	1e59      	subs	r1, r3, #1
 80024b2:	418b      	sbcs	r3, r1
 80024b4:	431c      	orrs	r4, r3
 80024b6:	e5d8      	b.n	800206a <__aeabi_dsub+0x282>
 80024b8:	181c      	adds	r4, r3, r0
 80024ba:	4284      	cmp	r4, r0
 80024bc:	4180      	sbcs	r0, r0
 80024be:	444f      	add	r7, r9
 80024c0:	46ba      	mov	sl, r7
 80024c2:	4240      	negs	r0, r0
 80024c4:	4482      	add	sl, r0
 80024c6:	e6d9      	b.n	800227c <__aeabi_dsub+0x494>
 80024c8:	4653      	mov	r3, sl
 80024ca:	4323      	orrs	r3, r4
 80024cc:	d100      	bne.n	80024d0 <__aeabi_dsub+0x6e8>
 80024ce:	e6cb      	b.n	8002268 <__aeabi_dsub+0x480>
 80024d0:	e614      	b.n	80020fc <__aeabi_dsub+0x314>
 80024d2:	46c0      	nop			; (mov r8, r8)
 80024d4:	000007ff 	.word	0x000007ff
 80024d8:	ff7fffff 	.word	0xff7fffff
 80024dc:	000007fe 	.word	0x000007fe
 80024e0:	2300      	movs	r3, #0
 80024e2:	4a01      	ldr	r2, [pc, #4]	; (80024e8 <__aeabi_dsub+0x700>)
 80024e4:	001c      	movs	r4, r3
 80024e6:	e529      	b.n	8001f3c <__aeabi_dsub+0x154>
 80024e8:	000007ff 	.word	0x000007ff

080024ec <__aeabi_dcmpun>:
 80024ec:	b570      	push	{r4, r5, r6, lr}
 80024ee:	0005      	movs	r5, r0
 80024f0:	480c      	ldr	r0, [pc, #48]	; (8002524 <__aeabi_dcmpun+0x38>)
 80024f2:	031c      	lsls	r4, r3, #12
 80024f4:	0016      	movs	r6, r2
 80024f6:	005b      	lsls	r3, r3, #1
 80024f8:	030a      	lsls	r2, r1, #12
 80024fa:	0049      	lsls	r1, r1, #1
 80024fc:	0b12      	lsrs	r2, r2, #12
 80024fe:	0d49      	lsrs	r1, r1, #21
 8002500:	0b24      	lsrs	r4, r4, #12
 8002502:	0d5b      	lsrs	r3, r3, #21
 8002504:	4281      	cmp	r1, r0
 8002506:	d008      	beq.n	800251a <__aeabi_dcmpun+0x2e>
 8002508:	4a06      	ldr	r2, [pc, #24]	; (8002524 <__aeabi_dcmpun+0x38>)
 800250a:	2000      	movs	r0, #0
 800250c:	4293      	cmp	r3, r2
 800250e:	d103      	bne.n	8002518 <__aeabi_dcmpun+0x2c>
 8002510:	0020      	movs	r0, r4
 8002512:	4330      	orrs	r0, r6
 8002514:	1e43      	subs	r3, r0, #1
 8002516:	4198      	sbcs	r0, r3
 8002518:	bd70      	pop	{r4, r5, r6, pc}
 800251a:	2001      	movs	r0, #1
 800251c:	432a      	orrs	r2, r5
 800251e:	d1fb      	bne.n	8002518 <__aeabi_dcmpun+0x2c>
 8002520:	e7f2      	b.n	8002508 <__aeabi_dcmpun+0x1c>
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	000007ff 	.word	0x000007ff

08002528 <__aeabi_d2iz>:
 8002528:	000a      	movs	r2, r1
 800252a:	b530      	push	{r4, r5, lr}
 800252c:	4c13      	ldr	r4, [pc, #76]	; (800257c <__aeabi_d2iz+0x54>)
 800252e:	0053      	lsls	r3, r2, #1
 8002530:	0309      	lsls	r1, r1, #12
 8002532:	0005      	movs	r5, r0
 8002534:	0b09      	lsrs	r1, r1, #12
 8002536:	2000      	movs	r0, #0
 8002538:	0d5b      	lsrs	r3, r3, #21
 800253a:	0fd2      	lsrs	r2, r2, #31
 800253c:	42a3      	cmp	r3, r4
 800253e:	dd04      	ble.n	800254a <__aeabi_d2iz+0x22>
 8002540:	480f      	ldr	r0, [pc, #60]	; (8002580 <__aeabi_d2iz+0x58>)
 8002542:	4283      	cmp	r3, r0
 8002544:	dd02      	ble.n	800254c <__aeabi_d2iz+0x24>
 8002546:	4b0f      	ldr	r3, [pc, #60]	; (8002584 <__aeabi_d2iz+0x5c>)
 8002548:	18d0      	adds	r0, r2, r3
 800254a:	bd30      	pop	{r4, r5, pc}
 800254c:	2080      	movs	r0, #128	; 0x80
 800254e:	0340      	lsls	r0, r0, #13
 8002550:	4301      	orrs	r1, r0
 8002552:	480d      	ldr	r0, [pc, #52]	; (8002588 <__aeabi_d2iz+0x60>)
 8002554:	1ac0      	subs	r0, r0, r3
 8002556:	281f      	cmp	r0, #31
 8002558:	dd08      	ble.n	800256c <__aeabi_d2iz+0x44>
 800255a:	480c      	ldr	r0, [pc, #48]	; (800258c <__aeabi_d2iz+0x64>)
 800255c:	1ac3      	subs	r3, r0, r3
 800255e:	40d9      	lsrs	r1, r3
 8002560:	000b      	movs	r3, r1
 8002562:	4258      	negs	r0, r3
 8002564:	2a00      	cmp	r2, #0
 8002566:	d1f0      	bne.n	800254a <__aeabi_d2iz+0x22>
 8002568:	0018      	movs	r0, r3
 800256a:	e7ee      	b.n	800254a <__aeabi_d2iz+0x22>
 800256c:	4c08      	ldr	r4, [pc, #32]	; (8002590 <__aeabi_d2iz+0x68>)
 800256e:	40c5      	lsrs	r5, r0
 8002570:	46a4      	mov	ip, r4
 8002572:	4463      	add	r3, ip
 8002574:	4099      	lsls	r1, r3
 8002576:	000b      	movs	r3, r1
 8002578:	432b      	orrs	r3, r5
 800257a:	e7f2      	b.n	8002562 <__aeabi_d2iz+0x3a>
 800257c:	000003fe 	.word	0x000003fe
 8002580:	0000041d 	.word	0x0000041d
 8002584:	7fffffff 	.word	0x7fffffff
 8002588:	00000433 	.word	0x00000433
 800258c:	00000413 	.word	0x00000413
 8002590:	fffffbed 	.word	0xfffffbed

08002594 <__aeabi_i2d>:
 8002594:	b570      	push	{r4, r5, r6, lr}
 8002596:	2800      	cmp	r0, #0
 8002598:	d016      	beq.n	80025c8 <__aeabi_i2d+0x34>
 800259a:	17c3      	asrs	r3, r0, #31
 800259c:	18c5      	adds	r5, r0, r3
 800259e:	405d      	eors	r5, r3
 80025a0:	0fc4      	lsrs	r4, r0, #31
 80025a2:	0028      	movs	r0, r5
 80025a4:	f000 f91a 	bl	80027dc <__clzsi2>
 80025a8:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <__aeabi_i2d+0x5c>)
 80025aa:	1a1b      	subs	r3, r3, r0
 80025ac:	280a      	cmp	r0, #10
 80025ae:	dc16      	bgt.n	80025de <__aeabi_i2d+0x4a>
 80025b0:	0002      	movs	r2, r0
 80025b2:	002e      	movs	r6, r5
 80025b4:	3215      	adds	r2, #21
 80025b6:	4096      	lsls	r6, r2
 80025b8:	220b      	movs	r2, #11
 80025ba:	1a12      	subs	r2, r2, r0
 80025bc:	40d5      	lsrs	r5, r2
 80025be:	055b      	lsls	r3, r3, #21
 80025c0:	032d      	lsls	r5, r5, #12
 80025c2:	0b2d      	lsrs	r5, r5, #12
 80025c4:	0d5b      	lsrs	r3, r3, #21
 80025c6:	e003      	b.n	80025d0 <__aeabi_i2d+0x3c>
 80025c8:	2400      	movs	r4, #0
 80025ca:	2300      	movs	r3, #0
 80025cc:	2500      	movs	r5, #0
 80025ce:	2600      	movs	r6, #0
 80025d0:	051b      	lsls	r3, r3, #20
 80025d2:	432b      	orrs	r3, r5
 80025d4:	07e4      	lsls	r4, r4, #31
 80025d6:	4323      	orrs	r3, r4
 80025d8:	0030      	movs	r0, r6
 80025da:	0019      	movs	r1, r3
 80025dc:	bd70      	pop	{r4, r5, r6, pc}
 80025de:	380b      	subs	r0, #11
 80025e0:	4085      	lsls	r5, r0
 80025e2:	055b      	lsls	r3, r3, #21
 80025e4:	032d      	lsls	r5, r5, #12
 80025e6:	2600      	movs	r6, #0
 80025e8:	0b2d      	lsrs	r5, r5, #12
 80025ea:	0d5b      	lsrs	r3, r3, #21
 80025ec:	e7f0      	b.n	80025d0 <__aeabi_i2d+0x3c>
 80025ee:	46c0      	nop			; (mov r8, r8)
 80025f0:	0000041e 	.word	0x0000041e

080025f4 <__aeabi_ui2d>:
 80025f4:	b510      	push	{r4, lr}
 80025f6:	1e04      	subs	r4, r0, #0
 80025f8:	d010      	beq.n	800261c <__aeabi_ui2d+0x28>
 80025fa:	f000 f8ef 	bl	80027dc <__clzsi2>
 80025fe:	4b0f      	ldr	r3, [pc, #60]	; (800263c <__aeabi_ui2d+0x48>)
 8002600:	1a1b      	subs	r3, r3, r0
 8002602:	280a      	cmp	r0, #10
 8002604:	dc11      	bgt.n	800262a <__aeabi_ui2d+0x36>
 8002606:	220b      	movs	r2, #11
 8002608:	0021      	movs	r1, r4
 800260a:	1a12      	subs	r2, r2, r0
 800260c:	40d1      	lsrs	r1, r2
 800260e:	3015      	adds	r0, #21
 8002610:	030a      	lsls	r2, r1, #12
 8002612:	055b      	lsls	r3, r3, #21
 8002614:	4084      	lsls	r4, r0
 8002616:	0b12      	lsrs	r2, r2, #12
 8002618:	0d5b      	lsrs	r3, r3, #21
 800261a:	e001      	b.n	8002620 <__aeabi_ui2d+0x2c>
 800261c:	2300      	movs	r3, #0
 800261e:	2200      	movs	r2, #0
 8002620:	051b      	lsls	r3, r3, #20
 8002622:	4313      	orrs	r3, r2
 8002624:	0020      	movs	r0, r4
 8002626:	0019      	movs	r1, r3
 8002628:	bd10      	pop	{r4, pc}
 800262a:	0022      	movs	r2, r4
 800262c:	380b      	subs	r0, #11
 800262e:	4082      	lsls	r2, r0
 8002630:	055b      	lsls	r3, r3, #21
 8002632:	0312      	lsls	r2, r2, #12
 8002634:	2400      	movs	r4, #0
 8002636:	0b12      	lsrs	r2, r2, #12
 8002638:	0d5b      	lsrs	r3, r3, #21
 800263a:	e7f1      	b.n	8002620 <__aeabi_ui2d+0x2c>
 800263c:	0000041e 	.word	0x0000041e

08002640 <__aeabi_f2d>:
 8002640:	b570      	push	{r4, r5, r6, lr}
 8002642:	0242      	lsls	r2, r0, #9
 8002644:	0043      	lsls	r3, r0, #1
 8002646:	0fc4      	lsrs	r4, r0, #31
 8002648:	20fe      	movs	r0, #254	; 0xfe
 800264a:	0e1b      	lsrs	r3, r3, #24
 800264c:	1c59      	adds	r1, r3, #1
 800264e:	0a55      	lsrs	r5, r2, #9
 8002650:	4208      	tst	r0, r1
 8002652:	d00c      	beq.n	800266e <__aeabi_f2d+0x2e>
 8002654:	21e0      	movs	r1, #224	; 0xe0
 8002656:	0089      	lsls	r1, r1, #2
 8002658:	468c      	mov	ip, r1
 800265a:	076d      	lsls	r5, r5, #29
 800265c:	0b12      	lsrs	r2, r2, #12
 800265e:	4463      	add	r3, ip
 8002660:	051b      	lsls	r3, r3, #20
 8002662:	4313      	orrs	r3, r2
 8002664:	07e4      	lsls	r4, r4, #31
 8002666:	4323      	orrs	r3, r4
 8002668:	0028      	movs	r0, r5
 800266a:	0019      	movs	r1, r3
 800266c:	bd70      	pop	{r4, r5, r6, pc}
 800266e:	2b00      	cmp	r3, #0
 8002670:	d114      	bne.n	800269c <__aeabi_f2d+0x5c>
 8002672:	2d00      	cmp	r5, #0
 8002674:	d01b      	beq.n	80026ae <__aeabi_f2d+0x6e>
 8002676:	0028      	movs	r0, r5
 8002678:	f000 f8b0 	bl	80027dc <__clzsi2>
 800267c:	280a      	cmp	r0, #10
 800267e:	dc1c      	bgt.n	80026ba <__aeabi_f2d+0x7a>
 8002680:	230b      	movs	r3, #11
 8002682:	002a      	movs	r2, r5
 8002684:	1a1b      	subs	r3, r3, r0
 8002686:	40da      	lsrs	r2, r3
 8002688:	0003      	movs	r3, r0
 800268a:	3315      	adds	r3, #21
 800268c:	409d      	lsls	r5, r3
 800268e:	4b0e      	ldr	r3, [pc, #56]	; (80026c8 <__aeabi_f2d+0x88>)
 8002690:	0312      	lsls	r2, r2, #12
 8002692:	1a1b      	subs	r3, r3, r0
 8002694:	055b      	lsls	r3, r3, #21
 8002696:	0b12      	lsrs	r2, r2, #12
 8002698:	0d5b      	lsrs	r3, r3, #21
 800269a:	e7e1      	b.n	8002660 <__aeabi_f2d+0x20>
 800269c:	2d00      	cmp	r5, #0
 800269e:	d009      	beq.n	80026b4 <__aeabi_f2d+0x74>
 80026a0:	0b13      	lsrs	r3, r2, #12
 80026a2:	2280      	movs	r2, #128	; 0x80
 80026a4:	0312      	lsls	r2, r2, #12
 80026a6:	431a      	orrs	r2, r3
 80026a8:	076d      	lsls	r5, r5, #29
 80026aa:	4b08      	ldr	r3, [pc, #32]	; (80026cc <__aeabi_f2d+0x8c>)
 80026ac:	e7d8      	b.n	8002660 <__aeabi_f2d+0x20>
 80026ae:	2300      	movs	r3, #0
 80026b0:	2200      	movs	r2, #0
 80026b2:	e7d5      	b.n	8002660 <__aeabi_f2d+0x20>
 80026b4:	2200      	movs	r2, #0
 80026b6:	4b05      	ldr	r3, [pc, #20]	; (80026cc <__aeabi_f2d+0x8c>)
 80026b8:	e7d2      	b.n	8002660 <__aeabi_f2d+0x20>
 80026ba:	0003      	movs	r3, r0
 80026bc:	002a      	movs	r2, r5
 80026be:	3b0b      	subs	r3, #11
 80026c0:	409a      	lsls	r2, r3
 80026c2:	2500      	movs	r5, #0
 80026c4:	e7e3      	b.n	800268e <__aeabi_f2d+0x4e>
 80026c6:	46c0      	nop			; (mov r8, r8)
 80026c8:	00000389 	.word	0x00000389
 80026cc:	000007ff 	.word	0x000007ff

080026d0 <__aeabi_d2f>:
 80026d0:	0002      	movs	r2, r0
 80026d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026d4:	004b      	lsls	r3, r1, #1
 80026d6:	030d      	lsls	r5, r1, #12
 80026d8:	0f40      	lsrs	r0, r0, #29
 80026da:	0d5b      	lsrs	r3, r3, #21
 80026dc:	0fcc      	lsrs	r4, r1, #31
 80026de:	0a6d      	lsrs	r5, r5, #9
 80026e0:	493a      	ldr	r1, [pc, #232]	; (80027cc <__aeabi_d2f+0xfc>)
 80026e2:	4305      	orrs	r5, r0
 80026e4:	1c58      	adds	r0, r3, #1
 80026e6:	00d7      	lsls	r7, r2, #3
 80026e8:	4208      	tst	r0, r1
 80026ea:	d00a      	beq.n	8002702 <__aeabi_d2f+0x32>
 80026ec:	4938      	ldr	r1, [pc, #224]	; (80027d0 <__aeabi_d2f+0x100>)
 80026ee:	1859      	adds	r1, r3, r1
 80026f0:	29fe      	cmp	r1, #254	; 0xfe
 80026f2:	dd16      	ble.n	8002722 <__aeabi_d2f+0x52>
 80026f4:	20ff      	movs	r0, #255	; 0xff
 80026f6:	2200      	movs	r2, #0
 80026f8:	05c0      	lsls	r0, r0, #23
 80026fa:	4310      	orrs	r0, r2
 80026fc:	07e4      	lsls	r4, r4, #31
 80026fe:	4320      	orrs	r0, r4
 8002700:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002702:	2b00      	cmp	r3, #0
 8002704:	d106      	bne.n	8002714 <__aeabi_d2f+0x44>
 8002706:	433d      	orrs	r5, r7
 8002708:	d026      	beq.n	8002758 <__aeabi_d2f+0x88>
 800270a:	2205      	movs	r2, #5
 800270c:	0192      	lsls	r2, r2, #6
 800270e:	0a52      	lsrs	r2, r2, #9
 8002710:	b2d8      	uxtb	r0, r3
 8002712:	e7f1      	b.n	80026f8 <__aeabi_d2f+0x28>
 8002714:	432f      	orrs	r7, r5
 8002716:	d0ed      	beq.n	80026f4 <__aeabi_d2f+0x24>
 8002718:	2280      	movs	r2, #128	; 0x80
 800271a:	03d2      	lsls	r2, r2, #15
 800271c:	20ff      	movs	r0, #255	; 0xff
 800271e:	432a      	orrs	r2, r5
 8002720:	e7ea      	b.n	80026f8 <__aeabi_d2f+0x28>
 8002722:	2900      	cmp	r1, #0
 8002724:	dd1b      	ble.n	800275e <__aeabi_d2f+0x8e>
 8002726:	0192      	lsls	r2, r2, #6
 8002728:	1e50      	subs	r0, r2, #1
 800272a:	4182      	sbcs	r2, r0
 800272c:	00ed      	lsls	r5, r5, #3
 800272e:	0f7f      	lsrs	r7, r7, #29
 8002730:	432a      	orrs	r2, r5
 8002732:	433a      	orrs	r2, r7
 8002734:	0753      	lsls	r3, r2, #29
 8002736:	d047      	beq.n	80027c8 <__aeabi_d2f+0xf8>
 8002738:	230f      	movs	r3, #15
 800273a:	4013      	ands	r3, r2
 800273c:	2b04      	cmp	r3, #4
 800273e:	d000      	beq.n	8002742 <__aeabi_d2f+0x72>
 8002740:	3204      	adds	r2, #4
 8002742:	2380      	movs	r3, #128	; 0x80
 8002744:	04db      	lsls	r3, r3, #19
 8002746:	4013      	ands	r3, r2
 8002748:	d03e      	beq.n	80027c8 <__aeabi_d2f+0xf8>
 800274a:	1c48      	adds	r0, r1, #1
 800274c:	29fe      	cmp	r1, #254	; 0xfe
 800274e:	d0d1      	beq.n	80026f4 <__aeabi_d2f+0x24>
 8002750:	0192      	lsls	r2, r2, #6
 8002752:	0a52      	lsrs	r2, r2, #9
 8002754:	b2c0      	uxtb	r0, r0
 8002756:	e7cf      	b.n	80026f8 <__aeabi_d2f+0x28>
 8002758:	2000      	movs	r0, #0
 800275a:	2200      	movs	r2, #0
 800275c:	e7cc      	b.n	80026f8 <__aeabi_d2f+0x28>
 800275e:	000a      	movs	r2, r1
 8002760:	3217      	adds	r2, #23
 8002762:	db2f      	blt.n	80027c4 <__aeabi_d2f+0xf4>
 8002764:	2680      	movs	r6, #128	; 0x80
 8002766:	0436      	lsls	r6, r6, #16
 8002768:	432e      	orrs	r6, r5
 800276a:	251e      	movs	r5, #30
 800276c:	1a6d      	subs	r5, r5, r1
 800276e:	2d1f      	cmp	r5, #31
 8002770:	dd11      	ble.n	8002796 <__aeabi_d2f+0xc6>
 8002772:	2202      	movs	r2, #2
 8002774:	4252      	negs	r2, r2
 8002776:	1a52      	subs	r2, r2, r1
 8002778:	0031      	movs	r1, r6
 800277a:	40d1      	lsrs	r1, r2
 800277c:	2d20      	cmp	r5, #32
 800277e:	d004      	beq.n	800278a <__aeabi_d2f+0xba>
 8002780:	4a14      	ldr	r2, [pc, #80]	; (80027d4 <__aeabi_d2f+0x104>)
 8002782:	4694      	mov	ip, r2
 8002784:	4463      	add	r3, ip
 8002786:	409e      	lsls	r6, r3
 8002788:	4337      	orrs	r7, r6
 800278a:	003a      	movs	r2, r7
 800278c:	1e53      	subs	r3, r2, #1
 800278e:	419a      	sbcs	r2, r3
 8002790:	430a      	orrs	r2, r1
 8002792:	2100      	movs	r1, #0
 8002794:	e7ce      	b.n	8002734 <__aeabi_d2f+0x64>
 8002796:	4a10      	ldr	r2, [pc, #64]	; (80027d8 <__aeabi_d2f+0x108>)
 8002798:	0038      	movs	r0, r7
 800279a:	4694      	mov	ip, r2
 800279c:	4463      	add	r3, ip
 800279e:	4098      	lsls	r0, r3
 80027a0:	003a      	movs	r2, r7
 80027a2:	1e41      	subs	r1, r0, #1
 80027a4:	4188      	sbcs	r0, r1
 80027a6:	409e      	lsls	r6, r3
 80027a8:	40ea      	lsrs	r2, r5
 80027aa:	4330      	orrs	r0, r6
 80027ac:	4302      	orrs	r2, r0
 80027ae:	2100      	movs	r1, #0
 80027b0:	0753      	lsls	r3, r2, #29
 80027b2:	d1c1      	bne.n	8002738 <__aeabi_d2f+0x68>
 80027b4:	2180      	movs	r1, #128	; 0x80
 80027b6:	0013      	movs	r3, r2
 80027b8:	04c9      	lsls	r1, r1, #19
 80027ba:	2001      	movs	r0, #1
 80027bc:	400b      	ands	r3, r1
 80027be:	420a      	tst	r2, r1
 80027c0:	d1c6      	bne.n	8002750 <__aeabi_d2f+0x80>
 80027c2:	e7a3      	b.n	800270c <__aeabi_d2f+0x3c>
 80027c4:	2300      	movs	r3, #0
 80027c6:	e7a0      	b.n	800270a <__aeabi_d2f+0x3a>
 80027c8:	000b      	movs	r3, r1
 80027ca:	e79f      	b.n	800270c <__aeabi_d2f+0x3c>
 80027cc:	000007fe 	.word	0x000007fe
 80027d0:	fffffc80 	.word	0xfffffc80
 80027d4:	fffffca2 	.word	0xfffffca2
 80027d8:	fffffc82 	.word	0xfffffc82

080027dc <__clzsi2>:
 80027dc:	211c      	movs	r1, #28
 80027de:	2301      	movs	r3, #1
 80027e0:	041b      	lsls	r3, r3, #16
 80027e2:	4298      	cmp	r0, r3
 80027e4:	d301      	bcc.n	80027ea <__clzsi2+0xe>
 80027e6:	0c00      	lsrs	r0, r0, #16
 80027e8:	3910      	subs	r1, #16
 80027ea:	0a1b      	lsrs	r3, r3, #8
 80027ec:	4298      	cmp	r0, r3
 80027ee:	d301      	bcc.n	80027f4 <__clzsi2+0x18>
 80027f0:	0a00      	lsrs	r0, r0, #8
 80027f2:	3908      	subs	r1, #8
 80027f4:	091b      	lsrs	r3, r3, #4
 80027f6:	4298      	cmp	r0, r3
 80027f8:	d301      	bcc.n	80027fe <__clzsi2+0x22>
 80027fa:	0900      	lsrs	r0, r0, #4
 80027fc:	3904      	subs	r1, #4
 80027fe:	a202      	add	r2, pc, #8	; (adr r2, 8002808 <__clzsi2+0x2c>)
 8002800:	5c10      	ldrb	r0, [r2, r0]
 8002802:	1840      	adds	r0, r0, r1
 8002804:	4770      	bx	lr
 8002806:	46c0      	nop			; (mov r8, r8)
 8002808:	02020304 	.word	0x02020304
 800280c:	01010101 	.word	0x01010101
	...

08002818 <__clzdi2>:
 8002818:	b510      	push	{r4, lr}
 800281a:	2900      	cmp	r1, #0
 800281c:	d103      	bne.n	8002826 <__clzdi2+0xe>
 800281e:	f7ff ffdd 	bl	80027dc <__clzsi2>
 8002822:	3020      	adds	r0, #32
 8002824:	e002      	b.n	800282c <__clzdi2+0x14>
 8002826:	0008      	movs	r0, r1
 8002828:	f7ff ffd8 	bl	80027dc <__clzsi2>
 800282c:	bd10      	pop	{r4, pc}
 800282e:	46c0      	nop			; (mov r8, r8)

08002830 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002830:	b590      	push	{r4, r7, lr}
 8002832:	b091      	sub	sp, #68	; 0x44
 8002834:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002836:	f001 f875 	bl	8003924 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800283a:	f000 f945 	bl	8002ac8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800283e:	f000 fb4b 	bl	8002ed8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002842:	f000 fa79 	bl	8002d38 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8002846:	f000 f995 	bl	8002b74 <MX_RTC_Init>
  MX_TIM6_Init();
 800284a:	f000 fa37 	bl	8002cbc <MX_TIM6_Init>
  MX_USART3_UART_Init();
 800284e:	f000 fac1 	bl	8002dd4 <MX_USART3_UART_Init>
  MX_USART4_UART_Init();
 8002852:	f000 fb0d 	bl	8002e70 <MX_USART4_UART_Init>
  /* USER CODE BEGIN 2 */

  // System hello
  HAL_UART_Transmit ( HUART_DBG , (uint8_t*) hello , strlen (hello) , UART_TIMEOUT ) ;
 8002856:	4b84      	ldr	r3, [pc, #528]	; (8002a68 <main+0x238>)
 8002858:	681c      	ldr	r4, [r3, #0]
 800285a:	4b83      	ldr	r3, [pc, #524]	; (8002a68 <main+0x238>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	0018      	movs	r0, r3
 8002860:	f7fd fc50 	bl	8000104 <strlen>
 8002864:	0003      	movs	r3, r0
 8002866:	b29a      	uxth	r2, r3
 8002868:	23fa      	movs	r3, #250	; 0xfa
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	487f      	ldr	r0, [pc, #508]	; (8002a6c <main+0x23c>)
 800286e:	0021      	movs	r1, r4
 8002870:	f003 fc82 	bl	8006178 <HAL_UART_Transmit>

  // System Init
  my_tim_init ( HTIM ) ;
 8002874:	4c7e      	ldr	r4, [pc, #504]	; (8002a70 <main+0x240>)
 8002876:	466b      	mov	r3, sp
 8002878:	0018      	movs	r0, r3
 800287a:	0023      	movs	r3, r4
 800287c:	3310      	adds	r3, #16
 800287e:	223c      	movs	r2, #60	; 0x3c
 8002880:	0019      	movs	r1, r3
 8002882:	f006 fe17 	bl	80094b4 <memcpy>
 8002886:	6820      	ldr	r0, [r4, #0]
 8002888:	6861      	ldr	r1, [r4, #4]
 800288a:	68a2      	ldr	r2, [r4, #8]
 800288c:	68e3      	ldr	r3, [r4, #12]
 800288e:	f000 fc5d 	bl	800314c <my_tim_init>

  if ( !is_system_initialized () )
 8002892:	f000 fd0d 	bl	80032b0 <is_system_initialized>
 8002896:	0003      	movs	r3, r0
 8002898:	001a      	movs	r2, r3
 800289a:	2301      	movs	r3, #1
 800289c:	4053      	eors	r3, r2
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d048      	beq.n	8002936 <main+0x106>
  {
	  if ( !my_astro_init ( htim6 ) )
 80028a4:	4c72      	ldr	r4, [pc, #456]	; (8002a70 <main+0x240>)
 80028a6:	466b      	mov	r3, sp
 80028a8:	0018      	movs	r0, r3
 80028aa:	0023      	movs	r3, r4
 80028ac:	3310      	adds	r3, #16
 80028ae:	223c      	movs	r2, #60	; 0x3c
 80028b0:	0019      	movs	r1, r3
 80028b2:	f006 fdff 	bl	80094b4 <memcpy>
 80028b6:	6820      	ldr	r0, [r4, #0]
 80028b8:	6861      	ldr	r1, [r4, #4]
 80028ba:	68a2      	ldr	r2, [r4, #8]
 80028bc:	68e3      	ldr	r3, [r4, #12]
 80028be:	f000 fc87 	bl	80031d0 <my_astro_init>
 80028c2:	0003      	movs	r3, r0
 80028c4:	001a      	movs	r2, r3
 80028c6:	2301      	movs	r3, #1
 80028c8:	4053      	eors	r3, r2
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d008      	beq.n	80028e2 <main+0xb2>
	  {
		  HAL_NVIC_SystemReset () ;
 80028d0:	f001 f9e7 	bl	8003ca2 <HAL_NVIC_SystemReset>
 80028d4:	e02f      	b.n	8002936 <main+0x106>
	  }
	  else
	  {
		  while ( is_evt_pin_high() )
		  {
			  send_debug_logs ( "main.c,ucb2,is_evt_pin_high" ) ;
 80028d6:	4b67      	ldr	r3, [pc, #412]	; (8002a74 <main+0x244>)
 80028d8:	0018      	movs	r0, r3
 80028da:	f000 fb8b 	bl	8002ff4 <send_debug_logs>
			  my_astro_read_evt_reg () ;
 80028de:	f006 f8ad 	bl	8008a3c <my_astro_read_evt_reg>
		  while ( is_evt_pin_high() )
 80028e2:	f000 fc03 	bl	80030ec <is_evt_pin_high>
 80028e6:	1e03      	subs	r3, r0, #0
 80028e8:	d1f5      	bne.n	80028d6 <main+0xa6>
		  }
		  sprintf ( payload , "fv=%s" , fv ) ;
 80028ea:	4b63      	ldr	r3, [pc, #396]	; (8002a78 <main+0x248>)
 80028ec:	681a      	ldr	r2, [r3, #0]
 80028ee:	4963      	ldr	r1, [pc, #396]	; (8002a7c <main+0x24c>)
 80028f0:	4b63      	ldr	r3, [pc, #396]	; (8002a80 <main+0x250>)
 80028f2:	0018      	movs	r0, r3
 80028f4:	f006 fce6 	bl	80092c4 <sprintf>
		  sprintf ( dbg_m , "main.c,ucb2,payload,%u %s" , astro_payload_id , payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 80028f8:	4b62      	ldr	r3, [pc, #392]	; (8002a84 <main+0x254>)
 80028fa:	881b      	ldrh	r3, [r3, #0]
 80028fc:	001a      	movs	r2, r3
 80028fe:	4b60      	ldr	r3, [pc, #384]	; (8002a80 <main+0x250>)
 8002900:	4961      	ldr	r1, [pc, #388]	; (8002a88 <main+0x258>)
 8002902:	4862      	ldr	r0, [pc, #392]	; (8002a8c <main+0x25c>)
 8002904:	f006 fcde 	bl	80092c4 <sprintf>
		  my_astro_write_coordinates ( last_latitude_astro_geo_wr , last_longitude_astro_geo_wr ) ;
 8002908:	4b61      	ldr	r3, [pc, #388]	; (8002a90 <main+0x260>)
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	4b61      	ldr	r3, [pc, #388]	; (8002a94 <main+0x264>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	0019      	movs	r1, r3
 8002912:	0010      	movs	r0, r2
 8002914:	f006 f8c8 	bl	8008aa8 <my_astro_write_coordinates>
		  my_astro_add_payload_2_queue ( astro_payload_id++ , payload ) ;
 8002918:	4b5a      	ldr	r3, [pc, #360]	; (8002a84 <main+0x254>)
 800291a:	881b      	ldrh	r3, [r3, #0]
 800291c:	1c5a      	adds	r2, r3, #1
 800291e:	b291      	uxth	r1, r2
 8002920:	4a58      	ldr	r2, [pc, #352]	; (8002a84 <main+0x254>)
 8002922:	8011      	strh	r1, [r2, #0]
 8002924:	4a56      	ldr	r2, [pc, #344]	; (8002a80 <main+0x250>)
 8002926:	0011      	movs	r1, r2
 8002928:	0018      	movs	r0, r3
 800292a:	f006 f85f 	bl	80089ec <my_astro_add_payload_2_queue>
		  send_debug_logs ( dbg_m ) ;
 800292e:	4b57      	ldr	r3, [pc, #348]	; (8002a8c <main+0x25c>)
 8002930:	0018      	movs	r0, r3
 8002932:	f000 fb5f 	bl	8002ff4 <send_debug_logs>
	  }
  }
  if ( my_rtc_set_alarm ( rtc_alarm_time ) )
 8002936:	4b58      	ldr	r3, [pc, #352]	; (8002a98 <main+0x268>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	0018      	movs	r0, r3
 800293c:	f006 f91e 	bl	8008b7c <my_rtc_set_alarm>
 8002940:	1e03      	subs	r3, r0, #0
 8002942:	d018      	beq.n	8002976 <main+0x146>
  {
	  HAL_SuspendTick () ; // Jak nie wyłączę to mnie przerwanie SysTick od razu wybudzi!!!
 8002944:	f001 f898 	bl	8003a78 <HAL_SuspendTick>
	  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8002948:	2380      	movs	r3, #128	; 0x80
 800294a:	01db      	lsls	r3, r3, #7
 800294c:	2102      	movs	r1, #2
 800294e:	0018      	movs	r0, r3
 8002950:	f001 fba0 	bl	8004094 <HAL_PWR_EnterSTOPMode>
	  HAL_ResumeTick () ;
 8002954:	f001 f89e 	bl	8003a94 <HAL_ResumeTick>
	  my_rtc_get_dt_s ( rtc_dt_s ) ;
 8002958:	4b50      	ldr	r3, [pc, #320]	; (8002a9c <main+0x26c>)
 800295a:	0018      	movs	r0, r3
 800295c:	f006 f8cc 	bl	8008af8 <my_rtc_get_dt_s>
	  send_debug_logs ( rtc_dt_s ) ;
 8002960:	4b4e      	ldr	r3, [pc, #312]	; (8002a9c <main+0x26c>)
 8002962:	0018      	movs	r0, r3
 8002964:	f000 fb46 	bl	8002ff4 <send_debug_logs>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while ( is_evt_pin_high() )
 8002968:	e005      	b.n	8002976 <main+0x146>
	  {
		  send_debug_logs ( "main.c,ucbw,is_evt_pin_high" ) ;
 800296a:	4b4d      	ldr	r3, [pc, #308]	; (8002aa0 <main+0x270>)
 800296c:	0018      	movs	r0, r3
 800296e:	f000 fb41 	bl	8002ff4 <send_debug_logs>
		  my_astro_read_evt_reg () ;
 8002972:	f006 f863 	bl	8008a3c <my_astro_read_evt_reg>
	  while ( is_evt_pin_high() )
 8002976:	f000 fbb9 	bl	80030ec <is_evt_pin_high>
 800297a:	1e03      	subs	r3, r0, #0
 800297c:	d1f5      	bne.n	800296a <main+0x13a>
	  }

	  // Prepare payload to Astronode
	  if ( is_rtc_alarma_flag )
 800297e:	4b49      	ldr	r3, [pc, #292]	; (8002aa4 <main+0x274>)
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d056      	beq.n	8002a34 <main+0x204>
	  {
		  is_rtc_alarma_flag = false ;
 8002986:	4b47      	ldr	r3, [pc, #284]	; (8002aa4 <main+0x274>)
 8002988:	2200      	movs	r2, #0
 800298a:	701a      	strb	r2, [r3, #0]
		  my_rand_get_coordinates ( &last_latitude_astro_geo_wr , &last_longitude_astro_geo_wr , &latitude_astro_geo_wr , &longitude_astro_geo_wr ) ;
 800298c:	4b46      	ldr	r3, [pc, #280]	; (8002aa8 <main+0x278>)
 800298e:	4a47      	ldr	r2, [pc, #284]	; (8002aac <main+0x27c>)
 8002990:	4940      	ldr	r1, [pc, #256]	; (8002a94 <main+0x264>)
 8002992:	483f      	ldr	r0, [pc, #252]	; (8002a90 <main+0x260>)
 8002994:	f006 faf4 	bl	8008f80 <my_rand_get_coordinates>
		  my_astro_write_coordinates ( latitude_astro_geo_wr , longitude_astro_geo_wr ) ;
 8002998:	4b44      	ldr	r3, [pc, #272]	; (8002aac <main+0x27c>)
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	4b42      	ldr	r3, [pc, #264]	; (8002aa8 <main+0x278>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	0019      	movs	r1, r3
 80029a2:	0010      	movs	r0, r2
 80029a4:	f006 f880 	bl	8008aa8 <my_astro_write_coordinates>
		  pdop = ((float) rand () / RAND_MAX) * 99.9 ;
 80029a8:	f006 fb7a 	bl	80090a0 <rand>
 80029ac:	0003      	movs	r3, r0
 80029ae:	0018      	movs	r0, r3
 80029b0:	f7fd ffac 	bl	800090c <__aeabi_i2f>
 80029b4:	1c03      	adds	r3, r0, #0
 80029b6:	219e      	movs	r1, #158	; 0x9e
 80029b8:	05c9      	lsls	r1, r1, #23
 80029ba:	1c18      	adds	r0, r3, #0
 80029bc:	f7fd fe8c 	bl	80006d8 <__aeabi_fdiv>
 80029c0:	1c03      	adds	r3, r0, #0
 80029c2:	1c18      	adds	r0, r3, #0
 80029c4:	f7ff fe3c 	bl	8002640 <__aeabi_f2d>
 80029c8:	4a39      	ldr	r2, [pc, #228]	; (8002ab0 <main+0x280>)
 80029ca:	4b3a      	ldr	r3, [pc, #232]	; (8002ab4 <main+0x284>)
 80029cc:	f7fe ff4a 	bl	8001864 <__aeabi_dmul>
 80029d0:	0002      	movs	r2, r0
 80029d2:	000b      	movs	r3, r1
 80029d4:	0010      	movs	r0, r2
 80029d6:	0019      	movs	r1, r3
 80029d8:	f7ff fe7a 	bl	80026d0 <__aeabi_d2f>
 80029dc:	1c02      	adds	r2, r0, #0
 80029de:	4b36      	ldr	r3, [pc, #216]	; (8002ab8 <main+0x288>)
 80029e0:	601a      	str	r2, [r3, #0]
		  sprintf ( payload , "%.1f" , pdop ) ;
 80029e2:	4b35      	ldr	r3, [pc, #212]	; (8002ab8 <main+0x288>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	1c18      	adds	r0, r3, #0
 80029e8:	f7ff fe2a 	bl	8002640 <__aeabi_f2d>
 80029ec:	0002      	movs	r2, r0
 80029ee:	000b      	movs	r3, r1
 80029f0:	4932      	ldr	r1, [pc, #200]	; (8002abc <main+0x28c>)
 80029f2:	4823      	ldr	r0, [pc, #140]	; (8002a80 <main+0x250>)
 80029f4:	f006 fc66 	bl	80092c4 <sprintf>
		  sprintf ( dbg_m , "main.c,ucnw,payload,%u %s" , astro_payload_id , payload ) ; // Żeby astro_payload_id był taki jak wysłany, bo po wysłaniu będzie zwiększony
 80029f8:	4b22      	ldr	r3, [pc, #136]	; (8002a84 <main+0x254>)
 80029fa:	881b      	ldrh	r3, [r3, #0]
 80029fc:	001a      	movs	r2, r3
 80029fe:	4b20      	ldr	r3, [pc, #128]	; (8002a80 <main+0x250>)
 8002a00:	492f      	ldr	r1, [pc, #188]	; (8002ac0 <main+0x290>)
 8002a02:	4822      	ldr	r0, [pc, #136]	; (8002a8c <main+0x25c>)
 8002a04:	f006 fc5e 	bl	80092c4 <sprintf>
		  my_astro_add_payload_2_queue ( astro_payload_id++ , payload ) ;
 8002a08:	4b1e      	ldr	r3, [pc, #120]	; (8002a84 <main+0x254>)
 8002a0a:	881b      	ldrh	r3, [r3, #0]
 8002a0c:	1c5a      	adds	r2, r3, #1
 8002a0e:	b291      	uxth	r1, r2
 8002a10:	4a1c      	ldr	r2, [pc, #112]	; (8002a84 <main+0x254>)
 8002a12:	8011      	strh	r1, [r2, #0]
 8002a14:	4a1a      	ldr	r2, [pc, #104]	; (8002a80 <main+0x250>)
 8002a16:	0011      	movs	r1, r2
 8002a18:	0018      	movs	r0, r3
 8002a1a:	f005 ffe7 	bl	80089ec <my_astro_add_payload_2_queue>
		  send_debug_logs ( dbg_m ) ;
 8002a1e:	4b1b      	ldr	r3, [pc, #108]	; (8002a8c <main+0x25c>)
 8002a20:	0018      	movs	r0, r3
 8002a22:	f000 fae7 	bl	8002ff4 <send_debug_logs>
	  }
	  while ( is_evt_pin_high() )
 8002a26:	e005      	b.n	8002a34 <main+0x204>
	  {
		  send_debug_logs ( "main.c,ucbw,is_evt_pin_high" ) ;
 8002a28:	4b1d      	ldr	r3, [pc, #116]	; (8002aa0 <main+0x270>)
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	f000 fae2 	bl	8002ff4 <send_debug_logs>
		  my_astro_read_evt_reg () ;
 8002a30:	f006 f804 	bl	8008a3c <my_astro_read_evt_reg>
	  while ( is_evt_pin_high() )
 8002a34:	f000 fb5a 	bl	80030ec <is_evt_pin_high>
 8002a38:	1e03      	subs	r3, r0, #0
 8002a3a:	d1f5      	bne.n	8002a28 <main+0x1f8>
	  }
	  send_debug_logs ( "main.c,ucbw,nothing to do! Going to stop for 10 s" ) ;
 8002a3c:	4b21      	ldr	r3, [pc, #132]	; (8002ac4 <main+0x294>)
 8002a3e:	0018      	movs	r0, r3
 8002a40:	f000 fad8 	bl	8002ff4 <send_debug_logs>
	  if ( my_rtc_set_alarm ( rtc_alarm_time ) )
 8002a44:	4b14      	ldr	r3, [pc, #80]	; (8002a98 <main+0x268>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	0018      	movs	r0, r3
 8002a4a:	f006 f897 	bl	8008b7c <my_rtc_set_alarm>
 8002a4e:	1e03      	subs	r3, r0, #0
 8002a50:	d091      	beq.n	8002976 <main+0x146>
	  {
		  HAL_SuspendTick () ; // Jak nie wyłączę to mnie przerwanie SysTick od razu wybudzi!!!
 8002a52:	f001 f811 	bl	8003a78 <HAL_SuspendTick>
		  HAL_PWR_EnterSTOPMode ( PWR_LOWPOWERREGULATOR_ON , PWR_STOPENTRY_WFE ) ;
 8002a56:	2380      	movs	r3, #128	; 0x80
 8002a58:	01db      	lsls	r3, r3, #7
 8002a5a:	2102      	movs	r1, #2
 8002a5c:	0018      	movs	r0, r3
 8002a5e:	f001 fb19 	bl	8004094 <HAL_PWR_EnterSTOPMode>
		  HAL_ResumeTick () ;
 8002a62:	f001 f817 	bl	8003a94 <HAL_ResumeTick>
	  while ( is_evt_pin_high() )
 8002a66:	e786      	b.n	8002976 <main+0x146>
 8002a68:	20000000 	.word	0x20000000
 8002a6c:	2000088c 	.word	0x2000088c
 8002a70:	20000718 	.word	0x20000718
 8002a74:	0800de98 	.word	0x0800de98
 8002a78:	20000004 	.word	0x20000004
 8002a7c:	0800deb4 	.word	0x0800deb4
 8002a80:	20000938 	.word	0x20000938
 8002a84:	20000936 	.word	0x20000936
 8002a88:	0800debc 	.word	0x0800debc
 8002a8c:	200009e8 	.word	0x200009e8
 8002a90:	2000000c 	.word	0x2000000c
 8002a94:	20000010 	.word	0x20000010
 8002a98:	20000008 	.word	0x20000008
 8002a9c:	20000920 	.word	0x20000920
 8002aa0:	0800ded8 	.word	0x0800ded8
 8002aa4:	200009d8 	.word	0x200009d8
 8002aa8:	200009e0 	.word	0x200009e0
 8002aac:	200009dc 	.word	0x200009dc
 8002ab0:	9999999a 	.word	0x9999999a
 8002ab4:	4058f999 	.word	0x4058f999
 8002ab8:	200009e4 	.word	0x200009e4
 8002abc:	0800def4 	.word	0x0800def4
 8002ac0:	0800defc 	.word	0x0800defc
 8002ac4:	0800df18 	.word	0x0800df18

08002ac8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ac8:	b590      	push	{r4, r7, lr}
 8002aca:	b095      	sub	sp, #84	; 0x54
 8002acc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ace:	2414      	movs	r4, #20
 8002ad0:	193b      	adds	r3, r7, r4
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	233c      	movs	r3, #60	; 0x3c
 8002ad6:	001a      	movs	r2, r3
 8002ad8:	2100      	movs	r1, #0
 8002ada:	f006 fc5f 	bl	800939c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ade:	1d3b      	adds	r3, r7, #4
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	2310      	movs	r3, #16
 8002ae4:	001a      	movs	r2, r3
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	f006 fc58 	bl	800939c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002aec:	2380      	movs	r3, #128	; 0x80
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	0018      	movs	r0, r3
 8002af2:	f001 fb07 	bl	8004104 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002af6:	f001 fabf 	bl	8004078 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002afa:	4b1d      	ldr	r3, [pc, #116]	; (8002b70 <SystemClock_Config+0xa8>)
 8002afc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002afe:	4b1c      	ldr	r3, [pc, #112]	; (8002b70 <SystemClock_Config+0xa8>)
 8002b00:	2118      	movs	r1, #24
 8002b02:	438a      	bics	r2, r1
 8002b04:	65da      	str	r2, [r3, #92]	; 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002b06:	193b      	adds	r3, r7, r4
 8002b08:	2206      	movs	r2, #6
 8002b0a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002b0c:	193b      	adds	r3, r7, r4
 8002b0e:	2201      	movs	r2, #1
 8002b10:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b12:	193b      	adds	r3, r7, r4
 8002b14:	2280      	movs	r2, #128	; 0x80
 8002b16:	0052      	lsls	r2, r2, #1
 8002b18:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002b1a:	193b      	adds	r3, r7, r4
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b20:	193b      	adds	r3, r7, r4
 8002b22:	2240      	movs	r2, #64	; 0x40
 8002b24:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002b26:	193b      	adds	r3, r7, r4
 8002b28:	2200      	movs	r2, #0
 8002b2a:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b2c:	193b      	adds	r3, r7, r4
 8002b2e:	0018      	movs	r0, r3
 8002b30:	f001 fb34 	bl	800419c <HAL_RCC_OscConfig>
 8002b34:	1e03      	subs	r3, r0, #0
 8002b36:	d001      	beq.n	8002b3c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002b38:	f000 fc2a 	bl	8003390 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b3c:	1d3b      	adds	r3, r7, #4
 8002b3e:	2207      	movs	r2, #7
 8002b40:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002b42:	1d3b      	adds	r3, r7, #4
 8002b44:	2200      	movs	r2, #0
 8002b46:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b48:	1d3b      	adds	r3, r7, #4
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b4e:	1d3b      	adds	r3, r7, #4
 8002b50:	2200      	movs	r2, #0
 8002b52:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002b54:	1d3b      	adds	r3, r7, #4
 8002b56:	2100      	movs	r1, #0
 8002b58:	0018      	movs	r0, r3
 8002b5a:	f001 fe7f 	bl	800485c <HAL_RCC_ClockConfig>
 8002b5e:	1e03      	subs	r3, r0, #0
 8002b60:	d001      	beq.n	8002b66 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002b62:	f000 fc15 	bl	8003390 <Error_Handler>
  }
}
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	b015      	add	sp, #84	; 0x54
 8002b6c:	bd90      	pop	{r4, r7, pc}
 8002b6e:	46c0      	nop			; (mov r8, r8)
 8002b70:	40021000 	.word	0x40021000

08002b74 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b090      	sub	sp, #64	; 0x40
 8002b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002b7a:	232c      	movs	r3, #44	; 0x2c
 8002b7c:	18fb      	adds	r3, r7, r3
 8002b7e:	0018      	movs	r0, r3
 8002b80:	2314      	movs	r3, #20
 8002b82:	001a      	movs	r2, r3
 8002b84:	2100      	movs	r1, #0
 8002b86:	f006 fc09 	bl	800939c <memset>
  RTC_DateTypeDef sDate = {0};
 8002b8a:	2328      	movs	r3, #40	; 0x28
 8002b8c:	18fb      	adds	r3, r7, r3
 8002b8e:	2200      	movs	r2, #0
 8002b90:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8002b92:	003b      	movs	r3, r7
 8002b94:	0018      	movs	r0, r3
 8002b96:	2328      	movs	r3, #40	; 0x28
 8002b98:	001a      	movs	r2, r3
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	f006 fbfe 	bl	800939c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002ba0:	4b44      	ldr	r3, [pc, #272]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002ba2:	4a45      	ldr	r2, [pc, #276]	; (8002cb8 <MX_RTC_Init+0x144>)
 8002ba4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002ba6:	4b43      	ldr	r3, [pc, #268]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002bac:	4b41      	ldr	r3, [pc, #260]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002bae:	227f      	movs	r2, #127	; 0x7f
 8002bb0:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8002bb2:	4b40      	ldr	r3, [pc, #256]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002bb4:	22ff      	movs	r2, #255	; 0xff
 8002bb6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002bb8:	4b3e      	ldr	r3, [pc, #248]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002bbe:	4b3d      	ldr	r3, [pc, #244]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002bc4:	4b3b      	ldr	r3, [pc, #236]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002bca:	4b3a      	ldr	r3, [pc, #232]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002bcc:	2280      	movs	r2, #128	; 0x80
 8002bce:	05d2      	lsls	r2, r2, #23
 8002bd0:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8002bd2:	4b38      	ldr	r3, [pc, #224]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002bd8:	4b36      	ldr	r3, [pc, #216]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002bda:	0018      	movs	r0, r3
 8002bdc:	f002 fa24 	bl	8005028 <HAL_RTC_Init>
 8002be0:	1e03      	subs	r3, r0, #0
 8002be2:	d001      	beq.n	8002be8 <MX_RTC_Init+0x74>
  {
    Error_Handler();
 8002be4:	f000 fbd4 	bl	8003390 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8002be8:	212c      	movs	r1, #44	; 0x2c
 8002bea:	187b      	adds	r3, r7, r1
 8002bec:	2200      	movs	r2, #0
 8002bee:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0;
 8002bf0:	187b      	adds	r3, r7, r1
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0;
 8002bf6:	187b      	adds	r3, r7, r1
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0;
 8002bfc:	187b      	adds	r3, r7, r1
 8002bfe:	2200      	movs	r2, #0
 8002c00:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002c02:	187b      	adds	r3, r7, r1
 8002c04:	2200      	movs	r2, #0
 8002c06:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002c08:	187b      	adds	r3, r7, r1
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002c0e:	1879      	adds	r1, r7, r1
 8002c10:	4b28      	ldr	r3, [pc, #160]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	0018      	movs	r0, r3
 8002c16:	f002 faa9 	bl	800516c <HAL_RTC_SetTime>
 8002c1a:	1e03      	subs	r3, r0, #0
 8002c1c:	d001      	beq.n	8002c22 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002c1e:	f000 fbb7 	bl	8003390 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8002c22:	2128      	movs	r1, #40	; 0x28
 8002c24:	187b      	adds	r3, r7, r1
 8002c26:	2206      	movs	r2, #6
 8002c28:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002c2a:	187b      	adds	r3, r7, r1
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	705a      	strb	r2, [r3, #1]
  sDate.Date = 1;
 8002c30:	187b      	adds	r3, r7, r1
 8002c32:	2201      	movs	r2, #1
 8002c34:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0;
 8002c36:	187b      	adds	r3, r7, r1
 8002c38:	2200      	movs	r2, #0
 8002c3a:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002c3c:	1879      	adds	r1, r7, r1
 8002c3e:	4b1d      	ldr	r3, [pc, #116]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	0018      	movs	r0, r3
 8002c44:	f002 fb96 	bl	8005374 <HAL_RTC_SetDate>
 8002c48:	1e03      	subs	r3, r0, #0
 8002c4a:	d001      	beq.n	8002c50 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8002c4c:	f000 fba0 	bl	8003390 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0;
 8002c50:	003b      	movs	r3, r7
 8002c52:	2200      	movs	r2, #0
 8002c54:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 8002c56:	003b      	movs	r3, r7
 8002c58:	2200      	movs	r2, #0
 8002c5a:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0;
 8002c5c:	003b      	movs	r3, r7
 8002c5e:	2200      	movs	r2, #0
 8002c60:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 8002c62:	003b      	movs	r3, r7
 8002c64:	2200      	movs	r2, #0
 8002c66:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002c68:	003b      	movs	r3, r7
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002c6e:	003b      	movs	r3, r7
 8002c70:	2200      	movs	r2, #0
 8002c72:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002c74:	003b      	movs	r3, r7
 8002c76:	2200      	movs	r2, #0
 8002c78:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002c7a:	003b      	movs	r3, r7
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002c80:	003b      	movs	r3, r7
 8002c82:	2200      	movs	r2, #0
 8002c84:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 1;
 8002c86:	003b      	movs	r3, r7
 8002c88:	2220      	movs	r2, #32
 8002c8a:	2101      	movs	r1, #1
 8002c8c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8002c8e:	003b      	movs	r3, r7
 8002c90:	2280      	movs	r2, #128	; 0x80
 8002c92:	0052      	lsls	r2, r2, #1
 8002c94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 8002c96:	0039      	movs	r1, r7
 8002c98:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <MX_RTC_Init+0x140>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	0018      	movs	r0, r3
 8002c9e:	f002 fc49 	bl	8005534 <HAL_RTC_SetAlarm_IT>
 8002ca2:	1e03      	subs	r3, r0, #0
 8002ca4:	d001      	beq.n	8002caa <MX_RTC_Init+0x136>
  {
    Error_Handler();
 8002ca6:	f000 fb73 	bl	8003390 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	46bd      	mov	sp, r7
 8002cae:	b010      	add	sp, #64	; 0x40
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	46c0      	nop			; (mov r8, r8)
 8002cb4:	200006ec 	.word	0x200006ec
 8002cb8:	40002800 	.word	0x40002800

08002cbc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cc2:	1d3b      	adds	r3, r7, #4
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	230c      	movs	r3, #12
 8002cc8:	001a      	movs	r2, r3
 8002cca:	2100      	movs	r1, #0
 8002ccc:	f006 fb66 	bl	800939c <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002cd0:	4b15      	ldr	r3, [pc, #84]	; (8002d28 <MX_TIM6_Init+0x6c>)
 8002cd2:	4a16      	ldr	r2, [pc, #88]	; (8002d2c <MX_TIM6_Init+0x70>)
 8002cd4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16000-1;
 8002cd6:	4b14      	ldr	r3, [pc, #80]	; (8002d28 <MX_TIM6_Init+0x6c>)
 8002cd8:	4a15      	ldr	r2, [pc, #84]	; (8002d30 <MX_TIM6_Init+0x74>)
 8002cda:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cdc:	4b12      	ldr	r3, [pc, #72]	; (8002d28 <MX_TIM6_Init+0x6c>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8002ce2:	4b11      	ldr	r3, [pc, #68]	; (8002d28 <MX_TIM6_Init+0x6c>)
 8002ce4:	4a13      	ldr	r2, [pc, #76]	; (8002d34 <MX_TIM6_Init+0x78>)
 8002ce6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ce8:	4b0f      	ldr	r3, [pc, #60]	; (8002d28 <MX_TIM6_Init+0x6c>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002cee:	4b0e      	ldr	r3, [pc, #56]	; (8002d28 <MX_TIM6_Init+0x6c>)
 8002cf0:	0018      	movs	r0, r3
 8002cf2:	f002 fe98 	bl	8005a26 <HAL_TIM_Base_Init>
 8002cf6:	1e03      	subs	r3, r0, #0
 8002cf8:	d001      	beq.n	8002cfe <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002cfa:	f000 fb49 	bl	8003390 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cfe:	1d3b      	adds	r3, r7, #4
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d04:	1d3b      	adds	r3, r7, #4
 8002d06:	2200      	movs	r2, #0
 8002d08:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002d0a:	1d3a      	adds	r2, r7, #4
 8002d0c:	4b06      	ldr	r3, [pc, #24]	; (8002d28 <MX_TIM6_Init+0x6c>)
 8002d0e:	0011      	movs	r1, r2
 8002d10:	0018      	movs	r0, r3
 8002d12:	f003 f94d 	bl	8005fb0 <HAL_TIMEx_MasterConfigSynchronization>
 8002d16:	1e03      	subs	r3, r0, #0
 8002d18:	d001      	beq.n	8002d1e <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8002d1a:	f000 fb39 	bl	8003390 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002d1e:	46c0      	nop			; (mov r8, r8)
 8002d20:	46bd      	mov	sp, r7
 8002d22:	b004      	add	sp, #16
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	46c0      	nop			; (mov r8, r8)
 8002d28:	20000718 	.word	0x20000718
 8002d2c:	40001000 	.word	0x40001000
 8002d30:	00003e7f 	.word	0x00003e7f
 8002d34:	000003e7 	.word	0x000003e7

08002d38 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d3c:	4b23      	ldr	r3, [pc, #140]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d3e:	4a24      	ldr	r2, [pc, #144]	; (8002dd0 <MX_USART2_UART_Init+0x98>)
 8002d40:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d42:	4b22      	ldr	r3, [pc, #136]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d44:	22e1      	movs	r2, #225	; 0xe1
 8002d46:	0252      	lsls	r2, r2, #9
 8002d48:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d4a:	4b20      	ldr	r3, [pc, #128]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d50:	4b1e      	ldr	r3, [pc, #120]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d56:	4b1d      	ldr	r3, [pc, #116]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d5c:	4b1b      	ldr	r3, [pc, #108]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d5e:	220c      	movs	r2, #12
 8002d60:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d62:	4b1a      	ldr	r3, [pc, #104]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d64:	2200      	movs	r2, #0
 8002d66:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d68:	4b18      	ldr	r3, [pc, #96]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d6e:	4b17      	ldr	r3, [pc, #92]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d74:	4b15      	ldr	r3, [pc, #84]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d7a:	4b14      	ldr	r3, [pc, #80]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d80:	4b12      	ldr	r3, [pc, #72]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d82:	0018      	movs	r0, r3
 8002d84:	f003 f9a2 	bl	80060cc <HAL_UART_Init>
 8002d88:	1e03      	subs	r3, r0, #0
 8002d8a:	d001      	beq.n	8002d90 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002d8c:	f000 fb00 	bl	8003390 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d90:	4b0e      	ldr	r3, [pc, #56]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002d92:	2100      	movs	r1, #0
 8002d94:	0018      	movs	r0, r3
 8002d96:	f004 f8c7 	bl	8006f28 <HAL_UARTEx_SetTxFifoThreshold>
 8002d9a:	1e03      	subs	r3, r0, #0
 8002d9c:	d001      	beq.n	8002da2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002d9e:	f000 faf7 	bl	8003390 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002da2:	4b0a      	ldr	r3, [pc, #40]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002da4:	2100      	movs	r1, #0
 8002da6:	0018      	movs	r0, r3
 8002da8:	f004 f8fe 	bl	8006fa8 <HAL_UARTEx_SetRxFifoThreshold>
 8002dac:	1e03      	subs	r3, r0, #0
 8002dae:	d001      	beq.n	8002db4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002db0:	f000 faee 	bl	8003390 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002db4:	4b05      	ldr	r3, [pc, #20]	; (8002dcc <MX_USART2_UART_Init+0x94>)
 8002db6:	0018      	movs	r0, r3
 8002db8:	f004 f87c 	bl	8006eb4 <HAL_UARTEx_DisableFifoMode>
 8002dbc:	1e03      	subs	r3, r0, #0
 8002dbe:	d001      	beq.n	8002dc4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002dc0:	f000 fae6 	bl	8003390 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002dc4:	46c0      	nop			; (mov r8, r8)
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	46c0      	nop			; (mov r8, r8)
 8002dcc:	20000764 	.word	0x20000764
 8002dd0:	40004400 	.word	0x40004400

08002dd4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002dd8:	4b23      	ldr	r3, [pc, #140]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002dda:	4a24      	ldr	r2, [pc, #144]	; (8002e6c <MX_USART3_UART_Init+0x98>)
 8002ddc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002dde:	4b22      	ldr	r3, [pc, #136]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002de0:	2296      	movs	r2, #150	; 0x96
 8002de2:	0192      	lsls	r2, r2, #6
 8002de4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002de6:	4b20      	ldr	r3, [pc, #128]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002dec:	4b1e      	ldr	r3, [pc, #120]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002df2:	4b1d      	ldr	r3, [pc, #116]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002df8:	4b1b      	ldr	r3, [pc, #108]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002dfa:	220c      	movs	r2, #12
 8002dfc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dfe:	4b1a      	ldr	r3, [pc, #104]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e04:	4b18      	ldr	r3, [pc, #96]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e0a:	4b17      	ldr	r3, [pc, #92]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002e10:	4b15      	ldr	r3, [pc, #84]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e16:	4b14      	ldr	r3, [pc, #80]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e1c:	4b12      	ldr	r3, [pc, #72]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f003 f954 	bl	80060cc <HAL_UART_Init>
 8002e24:	1e03      	subs	r3, r0, #0
 8002e26:	d001      	beq.n	8002e2c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002e28:	f000 fab2 	bl	8003390 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e2c:	4b0e      	ldr	r3, [pc, #56]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002e2e:	2100      	movs	r1, #0
 8002e30:	0018      	movs	r0, r3
 8002e32:	f004 f879 	bl	8006f28 <HAL_UARTEx_SetTxFifoThreshold>
 8002e36:	1e03      	subs	r3, r0, #0
 8002e38:	d001      	beq.n	8002e3e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002e3a:	f000 faa9 	bl	8003390 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e3e:	4b0a      	ldr	r3, [pc, #40]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002e40:	2100      	movs	r1, #0
 8002e42:	0018      	movs	r0, r3
 8002e44:	f004 f8b0 	bl	8006fa8 <HAL_UARTEx_SetRxFifoThreshold>
 8002e48:	1e03      	subs	r3, r0, #0
 8002e4a:	d001      	beq.n	8002e50 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002e4c:	f000 faa0 	bl	8003390 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002e50:	4b05      	ldr	r3, [pc, #20]	; (8002e68 <MX_USART3_UART_Init+0x94>)
 8002e52:	0018      	movs	r0, r3
 8002e54:	f004 f82e 	bl	8006eb4 <HAL_UARTEx_DisableFifoMode>
 8002e58:	1e03      	subs	r3, r0, #0
 8002e5a:	d001      	beq.n	8002e60 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002e5c:	f000 fa98 	bl	8003390 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002e60:	46c0      	nop			; (mov r8, r8)
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	46c0      	nop			; (mov r8, r8)
 8002e68:	200007f8 	.word	0x200007f8
 8002e6c:	40004800 	.word	0x40004800

08002e70 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8002e74:	4b16      	ldr	r3, [pc, #88]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002e76:	4a17      	ldr	r2, [pc, #92]	; (8002ed4 <MX_USART4_UART_Init+0x64>)
 8002e78:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002e7a:	4b15      	ldr	r3, [pc, #84]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002e7c:	22e1      	movs	r2, #225	; 0xe1
 8002e7e:	0252      	lsls	r2, r2, #9
 8002e80:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002e82:	4b13      	ldr	r3, [pc, #76]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002e88:	4b11      	ldr	r3, [pc, #68]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002e8e:	4b10      	ldr	r3, [pc, #64]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002e94:	4b0e      	ldr	r3, [pc, #56]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002e96:	220c      	movs	r2, #12
 8002e98:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS;
 8002e9a:	4b0d      	ldr	r3, [pc, #52]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002e9c:	2280      	movs	r2, #128	; 0x80
 8002e9e:	0052      	lsls	r2, r2, #1
 8002ea0:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ea2:	4b0b      	ldr	r3, [pc, #44]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ea8:	4b09      	ldr	r3, [pc, #36]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002eae:	4b08      	ldr	r3, [pc, #32]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002eb4:	4b06      	ldr	r3, [pc, #24]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002eba:	4b05      	ldr	r3, [pc, #20]	; (8002ed0 <MX_USART4_UART_Init+0x60>)
 8002ebc:	0018      	movs	r0, r3
 8002ebe:	f003 f905 	bl	80060cc <HAL_UART_Init>
 8002ec2:	1e03      	subs	r3, r0, #0
 8002ec4:	d001      	beq.n	8002eca <MX_USART4_UART_Init+0x5a>
  {
    Error_Handler();
 8002ec6:	f000 fa63 	bl	8003390 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8002eca:	46c0      	nop			; (mov r8, r8)
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	2000088c 	.word	0x2000088c
 8002ed4:	40004c00 	.word	0x40004c00

08002ed8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ed8:	b590      	push	{r4, r7, lr}
 8002eda:	b08b      	sub	sp, #44	; 0x2c
 8002edc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ede:	2414      	movs	r4, #20
 8002ee0:	193b      	adds	r3, r7, r4
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	2314      	movs	r3, #20
 8002ee6:	001a      	movs	r2, r3
 8002ee8:	2100      	movs	r1, #0
 8002eea:	f006 fa57 	bl	800939c <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eee:	4b3f      	ldr	r3, [pc, #252]	; (8002fec <MX_GPIO_Init+0x114>)
 8002ef0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ef2:	4b3e      	ldr	r3, [pc, #248]	; (8002fec <MX_GPIO_Init+0x114>)
 8002ef4:	2104      	movs	r1, #4
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	635a      	str	r2, [r3, #52]	; 0x34
 8002efa:	4b3c      	ldr	r3, [pc, #240]	; (8002fec <MX_GPIO_Init+0x114>)
 8002efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002efe:	2204      	movs	r2, #4
 8002f00:	4013      	ands	r3, r2
 8002f02:	613b      	str	r3, [r7, #16]
 8002f04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002f06:	4b39      	ldr	r3, [pc, #228]	; (8002fec <MX_GPIO_Init+0x114>)
 8002f08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f0a:	4b38      	ldr	r3, [pc, #224]	; (8002fec <MX_GPIO_Init+0x114>)
 8002f0c:	2120      	movs	r1, #32
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	635a      	str	r2, [r3, #52]	; 0x34
 8002f12:	4b36      	ldr	r3, [pc, #216]	; (8002fec <MX_GPIO_Init+0x114>)
 8002f14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f16:	2220      	movs	r2, #32
 8002f18:	4013      	ands	r3, r2
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f1e:	4b33      	ldr	r3, [pc, #204]	; (8002fec <MX_GPIO_Init+0x114>)
 8002f20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f22:	4b32      	ldr	r3, [pc, #200]	; (8002fec <MX_GPIO_Init+0x114>)
 8002f24:	2101      	movs	r1, #1
 8002f26:	430a      	orrs	r2, r1
 8002f28:	635a      	str	r2, [r3, #52]	; 0x34
 8002f2a:	4b30      	ldr	r3, [pc, #192]	; (8002fec <MX_GPIO_Init+0x114>)
 8002f2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f2e:	2201      	movs	r2, #1
 8002f30:	4013      	ands	r3, r2
 8002f32:	60bb      	str	r3, [r7, #8]
 8002f34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f36:	4b2d      	ldr	r3, [pc, #180]	; (8002fec <MX_GPIO_Init+0x114>)
 8002f38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f3a:	4b2c      	ldr	r3, [pc, #176]	; (8002fec <MX_GPIO_Init+0x114>)
 8002f3c:	2102      	movs	r1, #2
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	635a      	str	r2, [r3, #52]	; 0x34
 8002f42:	4b2a      	ldr	r3, [pc, #168]	; (8002fec <MX_GPIO_Init+0x114>)
 8002f44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f46:	2202      	movs	r2, #2
 8002f48:	4013      	ands	r3, r2
 8002f4a:	607b      	str	r3, [r7, #4]
 8002f4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDG_GPIO_Port, LDG_Pin, GPIO_PIN_RESET);
 8002f4e:	23a0      	movs	r3, #160	; 0xa0
 8002f50:	05db      	lsls	r3, r3, #23
 8002f52:	2200      	movs	r2, #0
 8002f54:	2120      	movs	r1, #32
 8002f56:	0018      	movs	r0, r3
 8002f58:	f001 f83d 	bl	8003fd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ASTRO_WKUP_Pin|ASTRO_RST_Pin, GPIO_PIN_RESET);
 8002f5c:	4b24      	ldr	r3, [pc, #144]	; (8002ff0 <MX_GPIO_Init+0x118>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2103      	movs	r1, #3
 8002f62:	0018      	movs	r0, r3
 8002f64:	f001 f837 	bl	8003fd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LDG_Pin */
  GPIO_InitStruct.Pin = LDG_Pin;
 8002f68:	193b      	adds	r3, r7, r4
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f6e:	193b      	adds	r3, r7, r4
 8002f70:	2201      	movs	r2, #1
 8002f72:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f74:	193b      	adds	r3, r7, r4
 8002f76:	2200      	movs	r2, #0
 8002f78:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f7a:	193b      	adds	r3, r7, r4
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LDG_GPIO_Port, &GPIO_InitStruct);
 8002f80:	193a      	adds	r2, r7, r4
 8002f82:	23a0      	movs	r3, #160	; 0xa0
 8002f84:	05db      	lsls	r3, r3, #23
 8002f86:	0011      	movs	r1, r2
 8002f88:	0018      	movs	r0, r3
 8002f8a:	f000 fe9b 	bl	8003cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ASTRO_WKUP_Pin ASTRO_RST_Pin */
  GPIO_InitStruct.Pin = ASTRO_WKUP_Pin|ASTRO_RST_Pin;
 8002f8e:	193b      	adds	r3, r7, r4
 8002f90:	2203      	movs	r2, #3
 8002f92:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f94:	193b      	adds	r3, r7, r4
 8002f96:	2201      	movs	r2, #1
 8002f98:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9a:	193b      	adds	r3, r7, r4
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa0:	193b      	adds	r3, r7, r4
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fa6:	193b      	adds	r3, r7, r4
 8002fa8:	4a11      	ldr	r2, [pc, #68]	; (8002ff0 <MX_GPIO_Init+0x118>)
 8002faa:	0019      	movs	r1, r3
 8002fac:	0010      	movs	r0, r2
 8002fae:	f000 fe89 	bl	8003cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ASTRO_EVT_IT2_Pin */
  GPIO_InitStruct.Pin = ASTRO_EVT_IT2_Pin;
 8002fb2:	0021      	movs	r1, r4
 8002fb4:	187b      	adds	r3, r7, r1
 8002fb6:	2204      	movs	r2, #4
 8002fb8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002fba:	187b      	adds	r3, r7, r1
 8002fbc:	2288      	movs	r2, #136	; 0x88
 8002fbe:	0352      	lsls	r2, r2, #13
 8002fc0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc2:	187b      	adds	r3, r7, r1
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ASTRO_EVT_IT2_GPIO_Port, &GPIO_InitStruct);
 8002fc8:	187b      	adds	r3, r7, r1
 8002fca:	4a09      	ldr	r2, [pc, #36]	; (8002ff0 <MX_GPIO_Init+0x118>)
 8002fcc:	0019      	movs	r1, r3
 8002fce:	0010      	movs	r0, r2
 8002fd0:	f000 fe78 	bl	8003cc4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 3, 0);
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	2103      	movs	r1, #3
 8002fd8:	2006      	movs	r0, #6
 8002fda:	f000 fe3d 	bl	8003c58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002fde:	2006      	movs	r0, #6
 8002fe0:	f000 fe4f 	bl	8003c82 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002fe4:	46c0      	nop			; (mov r8, r8)
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b00b      	add	sp, #44	; 0x2c
 8002fea:	bd90      	pop	{r4, r7, pc}
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	50000400 	.word	0x50000400

08002ff4 <send_debug_logs>:

/* USER CODE BEGIN 4 */
void send_debug_logs ( char* p_tx_buffer )
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
    uint32_t length = strlen ( p_tx_buffer ) ;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	0018      	movs	r0, r3
 8003000:	f7fd f880 	bl	8000104 <strlen>
 8003004:	0003      	movs	r3, r0
 8003006:	60fb      	str	r3, [r7, #12]

    if ( length > UART_TX_MAX_BUFF_SIZE )
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	2bfa      	cmp	r3, #250	; 0xfa
 800300c:	d908      	bls.n	8003020 <send_debug_logs+0x2c>
    {
        HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "[ERROR] UART buffer reached max length.\n" , 42 , 1000 ) ;
 800300e:	23fa      	movs	r3, #250	; 0xfa
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	490d      	ldr	r1, [pc, #52]	; (8003048 <send_debug_logs+0x54>)
 8003014:	480d      	ldr	r0, [pc, #52]	; (800304c <send_debug_logs+0x58>)
 8003016:	222a      	movs	r2, #42	; 0x2a
 8003018:	f003 f8ae 	bl	8006178 <HAL_UART_Transmit>
        length = UART_TX_MAX_BUFF_SIZE;
 800301c:	23fa      	movs	r3, #250	; 0xfa
 800301e:	60fb      	str	r3, [r7, #12]
    }

    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) p_tx_buffer , length , 1000 ) ;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	b29a      	uxth	r2, r3
 8003024:	23fa      	movs	r3, #250	; 0xfa
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	6879      	ldr	r1, [r7, #4]
 800302a:	4808      	ldr	r0, [pc, #32]	; (800304c <send_debug_logs+0x58>)
 800302c:	f003 f8a4 	bl	8006178 <HAL_UART_Transmit>
    HAL_UART_Transmit ( HUART_DBG , ( uint8_t* ) "\n" , 1 , 1000 ) ;
 8003030:	23fa      	movs	r3, #250	; 0xfa
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4906      	ldr	r1, [pc, #24]	; (8003050 <send_debug_logs+0x5c>)
 8003036:	4805      	ldr	r0, [pc, #20]	; (800304c <send_debug_logs+0x58>)
 8003038:	2201      	movs	r2, #1
 800303a:	f003 f89d 	bl	8006178 <HAL_UART_Transmit>
}
 800303e:	46c0      	nop			; (mov r8, r8)
 8003040:	46bd      	mov	sp, r7
 8003042:	b004      	add	sp, #16
 8003044:	bd80      	pop	{r7, pc}
 8003046:	46c0      	nop			; (mov r8, r8)
 8003048:	0800df4c 	.word	0x0800df4c
 800304c:	2000088c 	.word	0x2000088c
 8003050:	0800df78 	.word	0x0800df78

08003054 <reset_astronode>:
void reset_astronode ( void )
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_SET ) ;
 8003058:	4b0a      	ldr	r3, [pc, #40]	; (8003084 <reset_astronode+0x30>)
 800305a:	2201      	movs	r2, #1
 800305c:	2102      	movs	r1, #2
 800305e:	0018      	movs	r0, r3
 8003060:	f000 ffb9 	bl	8003fd6 <HAL_GPIO_WritePin>
    HAL_Delay ( 1 ) ;
 8003064:	2001      	movs	r0, #1
 8003066:	f000 fce3 	bl	8003a30 <HAL_Delay>
    HAL_GPIO_WritePin ( ASTRO_RST_GPIO_Port , ASTRO_RST_Pin , GPIO_PIN_RESET ) ;
 800306a:	4b06      	ldr	r3, [pc, #24]	; (8003084 <reset_astronode+0x30>)
 800306c:	2200      	movs	r2, #0
 800306e:	2102      	movs	r1, #2
 8003070:	0018      	movs	r0, r3
 8003072:	f000 ffb0 	bl	8003fd6 <HAL_GPIO_WritePin>
    HAL_Delay ( 250 ) ;
 8003076:	20fa      	movs	r0, #250	; 0xfa
 8003078:	f000 fcda 	bl	8003a30 <HAL_Delay>
}
 800307c:	46c0      	nop			; (mov r8, r8)
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	46c0      	nop			; (mov r8, r8)
 8003084:	50000400 	.word	0x50000400

08003088 <send_astronode_request>:
void send_astronode_request ( uint8_t* p_tx_buffer , uint32_t length )
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
    send_debug_logs ( "Message sent to the Astronode --> " ) ;
 8003092:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <send_astronode_request+0x34>)
 8003094:	0018      	movs	r0, r3
 8003096:	f7ff ffad 	bl	8002ff4 <send_debug_logs>
    send_debug_logs ( ( char* ) p_tx_buffer ) ;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	0018      	movs	r0, r3
 800309e:	f7ff ffa9 	bl	8002ff4 <send_debug_logs>

    HAL_UART_Transmit ( HUART_ASTRO , p_tx_buffer , length , 1000 ) ;
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	b29a      	uxth	r2, r3
 80030a6:	23fa      	movs	r3, #250	; 0xfa
 80030a8:	009b      	lsls	r3, r3, #2
 80030aa:	6879      	ldr	r1, [r7, #4]
 80030ac:	4804      	ldr	r0, [pc, #16]	; (80030c0 <send_astronode_request+0x38>)
 80030ae:	f003 f863 	bl	8006178 <HAL_UART_Transmit>
}
 80030b2:	46c0      	nop			; (mov r8, r8)
 80030b4:	46bd      	mov	sp, r7
 80030b6:	b002      	add	sp, #8
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	46c0      	nop			; (mov r8, r8)
 80030bc:	0800df7c 	.word	0x0800df7c
 80030c0:	200007f8 	.word	0x200007f8

080030c4 <is_astronode_character_received>:
bool is_astronode_character_received ( uint8_t* p_rx_char )
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
    return ( HAL_UART_Receive ( HUART_ASTRO , p_rx_char , 1 , 100 ) == HAL_OK ? true : false ) ;
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	4806      	ldr	r0, [pc, #24]	; (80030e8 <is_astronode_character_received+0x24>)
 80030d0:	2364      	movs	r3, #100	; 0x64
 80030d2:	2201      	movs	r2, #1
 80030d4:	f003 f8ec 	bl	80062b0 <HAL_UART_Receive>
 80030d8:	0003      	movs	r3, r0
 80030da:	425a      	negs	r2, r3
 80030dc:	4153      	adcs	r3, r2
 80030de:	b2db      	uxtb	r3, r3
}
 80030e0:	0018      	movs	r0, r3
 80030e2:	46bd      	mov	sp, r7
 80030e4:	b002      	add	sp, #8
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	200007f8 	.word	0x200007f8

080030ec <is_evt_pin_high>:
bool is_evt_pin_high ( void )
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
	return ( HAL_GPIO_ReadPin ( /*GPIOA*/ ASTRO_EVT_IT2_GPIO_Port , ASTRO_EVT_IT2_Pin ) == GPIO_PIN_SET ? true : false);
 80030f0:	4b06      	ldr	r3, [pc, #24]	; (800310c <is_evt_pin_high+0x20>)
 80030f2:	2104      	movs	r1, #4
 80030f4:	0018      	movs	r0, r3
 80030f6:	f000 ff51 	bl	8003f9c <HAL_GPIO_ReadPin>
 80030fa:	0003      	movs	r3, r0
 80030fc:	3b01      	subs	r3, #1
 80030fe:	425a      	negs	r2, r3
 8003100:	4153      	adcs	r3, r2
 8003102:	b2db      	uxtb	r3, r3
}
 8003104:	0018      	movs	r0, r3
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	46c0      	nop			; (mov r8, r8)
 800310c:	50000400 	.word	0x50000400

08003110 <get_systick>:
uint32_t get_systick ( void )
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
    return HAL_GetTick() ;
 8003114:	f000 fc82 	bl	8003a1c <HAL_GetTick>
 8003118:	0003      	movs	r3, r0
}
 800311a:	0018      	movs	r0, r3
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}

08003120 <is_systick_timeout_over>:
bool is_systick_timeout_over ( uint32_t starting_value , uint16_t duration )
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
 8003128:	000a      	movs	r2, r1
 800312a:	1cbb      	adds	r3, r7, #2
 800312c:	801a      	strh	r2, [r3, #0]
    return ( get_systick () - starting_value > duration ) ? true : false ;
 800312e:	f7ff ffef 	bl	8003110 <get_systick>
 8003132:	0002      	movs	r2, r0
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	1ad3      	subs	r3, r2, r3
 8003138:	1cba      	adds	r2, r7, #2
 800313a:	8812      	ldrh	r2, [r2, #0]
 800313c:	429a      	cmp	r2, r3
 800313e:	419b      	sbcs	r3, r3
 8003140:	425b      	negs	r3, r3
 8003142:	b2db      	uxtb	r3, r3
}
 8003144:	0018      	movs	r0, r3
 8003146:	46bd      	mov	sp, r7
 8003148:	b002      	add	sp, #8
 800314a:	bd80      	pop	{r7, pc}

0800314c <my_tim_init>:

// TIM functions
void my_tim_init ( TIM_HandleTypeDef htim )
{
 800314c:	b084      	sub	sp, #16
 800314e:	b5b0      	push	{r4, r5, r7, lr}
 8003150:	af00      	add	r7, sp, #0
 8003152:	250c      	movs	r5, #12
 8003154:	1d2c      	adds	r4, r5, #4
 8003156:	19e4      	adds	r4, r4, r7
 8003158:	6020      	str	r0, [r4, #0]
 800315a:	6061      	str	r1, [r4, #4]
 800315c:	60a2      	str	r2, [r4, #8]
 800315e:	60e3      	str	r3, [r4, #12]
	__HAL_TIM_CLEAR_IT ( &htim , TIM_IT_UPDATE ) ;
 8003160:	1d2b      	adds	r3, r5, #4
 8003162:	19db      	adds	r3, r3, r7
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	2202      	movs	r2, #2
 8003168:	4252      	negs	r2, r2
 800316a:	611a      	str	r2, [r3, #16]
}
 800316c:	46c0      	nop			; (mov r8, r8)
 800316e:	46bd      	mov	sp, r7
 8003170:	bcb0      	pop	{r4, r5, r7}
 8003172:	bc08      	pop	{r3}
 8003174:	b004      	add	sp, #16
 8003176:	4718      	bx	r3

08003178 <my_tim_start>:

void my_tim_start ( TIM_HandleTypeDef htim )
{
 8003178:	b084      	sub	sp, #16
 800317a:	b5b0      	push	{r4, r5, r7, lr}
 800317c:	af00      	add	r7, sp, #0
 800317e:	2510      	movs	r5, #16
 8003180:	197c      	adds	r4, r7, r5
 8003182:	6020      	str	r0, [r4, #0]
 8003184:	6061      	str	r1, [r4, #4]
 8003186:	60a2      	str	r2, [r4, #8]
 8003188:	60e3      	str	r3, [r4, #12]
	tim_seconds = 0 ;
 800318a:	4b06      	ldr	r3, [pc, #24]	; (80031a4 <my_tim_start+0x2c>)
 800318c:	2200      	movs	r2, #0
 800318e:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT ( &htim ) ;
 8003190:	197b      	adds	r3, r7, r5
 8003192:	0018      	movs	r0, r3
 8003194:	f002 fca0 	bl	8005ad8 <HAL_TIM_Base_Start_IT>
}
 8003198:	46c0      	nop			; (mov r8, r8)
 800319a:	46bd      	mov	sp, r7
 800319c:	bcb0      	pop	{r4, r5, r7}
 800319e:	bc08      	pop	{r3}
 80031a0:	b004      	add	sp, #16
 80031a2:	4718      	bx	r3
 80031a4:	20000934 	.word	0x20000934

080031a8 <my_tim_stop>:

void my_tim_stop ( TIM_HandleTypeDef htim )
{
 80031a8:	b084      	sub	sp, #16
 80031aa:	b5b0      	push	{r4, r5, r7, lr}
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	2510      	movs	r5, #16
 80031b0:	197c      	adds	r4, r7, r5
 80031b2:	6020      	str	r0, [r4, #0]
 80031b4:	6061      	str	r1, [r4, #4]
 80031b6:	60a2      	str	r2, [r4, #8]
 80031b8:	60e3      	str	r3, [r4, #12]
	HAL_TIM_Base_Stop_IT ( &htim ) ;
 80031ba:	197b      	adds	r3, r7, r5
 80031bc:	0018      	movs	r0, r3
 80031be:	f002 fced 	bl	8005b9c <HAL_TIM_Base_Stop_IT>
}
 80031c2:	46c0      	nop			; (mov r8, r8)
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bcb0      	pop	{r4, r5, r7}
 80031c8:	bc08      	pop	{r3}
 80031ca:	b004      	add	sp, #16
 80031cc:	4718      	bx	r3
	...

080031d0 <my_astro_init>:

// Astronode functions
bool my_astro_init ( TIM_HandleTypeDef htim )
{
 80031d0:	b084      	sub	sp, #16
 80031d2:	b5b0      	push	{r4, r5, r7, lr}
 80031d4:	b092      	sub	sp, #72	; 0x48
 80031d6:	af10      	add	r7, sp, #64	; 0x40
 80031d8:	2518      	movs	r5, #24
 80031da:	197c      	adds	r4, r7, r5
 80031dc:	6020      	str	r0, [r4, #0]
 80031de:	6061      	str	r1, [r4, #4]
 80031e0:	60a2      	str	r2, [r4, #8]
 80031e2:	60e3      	str	r3, [r4, #12]
	bool cfg_wr = false ;
 80031e4:	1dfb      	adds	r3, r7, #7
 80031e6:	2200      	movs	r2, #0
 80031e8:	701a      	strb	r2, [r3, #0]
	tim_seconds = 0 ;
 80031ea:	4b30      	ldr	r3, [pc, #192]	; (80032ac <my_astro_init+0xdc>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	801a      	strh	r2, [r3, #0]

	my_tim_start ( htim ) ;
 80031f0:	197c      	adds	r4, r7, r5
 80031f2:	466b      	mov	r3, sp
 80031f4:	0018      	movs	r0, r3
 80031f6:	0023      	movs	r3, r4
 80031f8:	3310      	adds	r3, #16
 80031fa:	223c      	movs	r2, #60	; 0x3c
 80031fc:	0019      	movs	r1, r3
 80031fe:	f006 f959 	bl	80094b4 <memcpy>
 8003202:	6820      	ldr	r0, [r4, #0]
 8003204:	6861      	ldr	r1, [r4, #4]
 8003206:	68a2      	ldr	r2, [r4, #8]
 8003208:	68e3      	ldr	r3, [r4, #12]
 800320a:	f7ff ffb5 	bl	8003178 <my_tim_start>
	while ( tim_seconds < MY_ASTRO_INIT_TIME && !cfg_wr )
 800320e:	e015      	b.n	800323c <my_astro_init+0x6c>
	{
		reset_astronode () ;
 8003210:	f7ff ff20 	bl	8003054 <reset_astronode>
		HAL_Delay ( 100 ) ;
 8003214:	2064      	movs	r0, #100	; 0x64
 8003216:	f000 fc0b 	bl	8003a30 <HAL_Delay>
		// Deep Sleep Mode (false) NOT used
		// Satellite Ack Event Pin Mask (true): EVT pin shows EVT register Payload Ack bit state
		// Reset Notification Event Pin Mask (true):  EVT pin shows EVT register Reset Event Notification bit state
		// Command Available Event Pin Mask (true): EVT pin shows EVT register Command Available bit state
		// Message Transmission (Tx) Pending Event Pin Mask (false):  EVT pin does not show EVT register Msg Tx Pending bit state
		cfg_wr = astronode_send_cfg_wr ( true , true , true , false , true , true , true , false  ) ;
 800321a:	1dfc      	adds	r4, r7, #7
 800321c:	2300      	movs	r3, #0
 800321e:	9303      	str	r3, [sp, #12]
 8003220:	2301      	movs	r3, #1
 8003222:	9302      	str	r3, [sp, #8]
 8003224:	2301      	movs	r3, #1
 8003226:	9301      	str	r3, [sp, #4]
 8003228:	2301      	movs	r3, #1
 800322a:	9300      	str	r3, [sp, #0]
 800322c:	2300      	movs	r3, #0
 800322e:	2201      	movs	r2, #1
 8003230:	2101      	movs	r1, #1
 8003232:	2001      	movs	r0, #1
 8003234:	f003 ff90 	bl	8007158 <astronode_send_cfg_wr>
 8003238:	0003      	movs	r3, r0
 800323a:	7023      	strb	r3, [r4, #0]
	while ( tim_seconds < MY_ASTRO_INIT_TIME && !cfg_wr )
 800323c:	4b1b      	ldr	r3, [pc, #108]	; (80032ac <my_astro_init+0xdc>)
 800323e:	881b      	ldrh	r3, [r3, #0]
 8003240:	2b09      	cmp	r3, #9
 8003242:	d806      	bhi.n	8003252 <my_astro_init+0x82>
 8003244:	1dfb      	adds	r3, r7, #7
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	2201      	movs	r2, #1
 800324a:	4053      	eors	r3, r2
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b00      	cmp	r3, #0
 8003250:	d1de      	bne.n	8003210 <my_astro_init+0x40>
	}
	tim_seconds = 0 ;
 8003252:	4b16      	ldr	r3, [pc, #88]	; (80032ac <my_astro_init+0xdc>)
 8003254:	2200      	movs	r2, #0
 8003256:	801a      	strh	r2, [r3, #0]
	my_tim_stop ( htim ) ;
 8003258:	2318      	movs	r3, #24
 800325a:	18fc      	adds	r4, r7, r3
 800325c:	466b      	mov	r3, sp
 800325e:	0018      	movs	r0, r3
 8003260:	0023      	movs	r3, r4
 8003262:	3310      	adds	r3, #16
 8003264:	223c      	movs	r2, #60	; 0x3c
 8003266:	0019      	movs	r1, r3
 8003268:	f006 f924 	bl	80094b4 <memcpy>
 800326c:	6820      	ldr	r0, [r4, #0]
 800326e:	6861      	ldr	r1, [r4, #4]
 8003270:	68a2      	ldr	r2, [r4, #8]
 8003272:	68e3      	ldr	r3, [r4, #12]
 8003274:	f7ff ff98 	bl	80031a8 <my_tim_stop>
	if ( cfg_wr )
 8003278:	1dfb      	adds	r3, r7, #7
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00d      	beq.n	800329c <my_astro_init+0xcc>
	{
		astronode_send_rtc_rr () ;
 8003280:	f004 fbca 	bl	8007a18 <astronode_send_rtc_rr>
		astronode_send_cfg_sr () ;
 8003284:	f003 ff30 	bl	80070e8 <astronode_send_cfg_sr>
		astronode_send_mpn_rr () ;
 8003288:	f004 fcc0 	bl	8007c0c <astronode_send_mpn_rr>
		astronode_send_msn_rr () ;
 800328c:	f004 f8ba 	bl	8007404 <astronode_send_msn_rr>
		astronode_send_mgi_rr () ;
 8003290:	f004 f80e 	bl	80072b0 <astronode_send_mgi_rr>
		astronode_send_pld_fr () ;
 8003294:	f004 fb44 	bl	8007920 <astronode_send_pld_fr>
		return true ;
 8003298:	2301      	movs	r3, #1
 800329a:	e000      	b.n	800329e <my_astro_init+0xce>
	}
	else
	{
		return false ;
 800329c:	2300      	movs	r3, #0
	}
}
 800329e:	0018      	movs	r0, r3
 80032a0:	46bd      	mov	sp, r7
 80032a2:	b002      	add	sp, #8
 80032a4:	bcb0      	pop	{r4, r5, r7}
 80032a6:	bc08      	pop	{r3}
 80032a8:	b004      	add	sp, #16
 80032aa:	4718      	bx	r3
 80032ac:	20000934 	.word	0x20000934

080032b0 <is_system_initialized>:


// System functions
bool is_system_initialized ( void )
{
 80032b0:	b590      	push	{r4, r7, lr}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
	// Nie próbuj robić nic z Astronode, bo nie wiesz czy nie trzeba go zainicjować restartem. Ogranicz się do samego systemu.
	uint16_t yyyy = my_rtc_get_dt_s ( rtc_dt_s ) ;
 80032b6:	1dbc      	adds	r4, r7, #6
 80032b8:	4b0a      	ldr	r3, [pc, #40]	; (80032e4 <is_system_initialized+0x34>)
 80032ba:	0018      	movs	r0, r3
 80032bc:	f005 fc1c 	bl	8008af8 <my_rtc_get_dt_s>
 80032c0:	0003      	movs	r3, r0
 80032c2:	8023      	strh	r3, [r4, #0]
	send_debug_logs ( rtc_dt_s ) ;
 80032c4:	4b07      	ldr	r3, [pc, #28]	; (80032e4 <is_system_initialized+0x34>)
 80032c6:	0018      	movs	r0, r3
 80032c8:	f7ff fe94 	bl	8002ff4 <send_debug_logs>
	return ( yyyy >= FIRMWARE_RELEASE_YEAR ) ? true : false ;
 80032cc:	1dbb      	adds	r3, r7, #6
 80032ce:	881b      	ldrh	r3, [r3, #0]
 80032d0:	4a05      	ldr	r2, [pc, #20]	; (80032e8 <is_system_initialized+0x38>)
 80032d2:	429a      	cmp	r2, r3
 80032d4:	419b      	sbcs	r3, r3
 80032d6:	425b      	negs	r3, r3
 80032d8:	b2db      	uxtb	r3, r3
}
 80032da:	0018      	movs	r0, r3
 80032dc:	46bd      	mov	sp, r7
 80032de:	b003      	add	sp, #12
 80032e0:	bd90      	pop	{r4, r7, pc}
 80032e2:	46c0      	nop			; (mov r8, r8)
 80032e4:	20000920 	.word	0x20000920
 80032e8:	000007e6 	.word	0x000007e6

080032ec <HAL_RTC_AlarmAEventCallback>:

// RTC Callbacks
void HAL_RTC_AlarmAEventCallback ( RTC_HandleTypeDef* hrtc )
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
	// is_rtc_alarm_a_flag = true ;
	//__HAL_RTC_ALARM_CLEAR_FLAG ( hrtc , RTC_FLAG_ALRAF ) ;  // Wyczyść flagę alarmu
	is_rtc_alarma_flag = true ;
 80032f4:	4b05      	ldr	r3, [pc, #20]	; (800330c <HAL_RTC_AlarmAEventCallback+0x20>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	701a      	strb	r2, [r3, #0]
	send_debug_logs ( "main.c,HAL_RTC_AlarmAEventCallback," ) ;
 80032fa:	4b05      	ldr	r3, [pc, #20]	; (8003310 <HAL_RTC_AlarmAEventCallback+0x24>)
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7ff fe79 	bl	8002ff4 <send_debug_logs>
}
 8003302:	46c0      	nop			; (mov r8, r8)
 8003304:	46bd      	mov	sp, r7
 8003306:	b002      	add	sp, #8
 8003308:	bd80      	pop	{r7, pc}
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	200009d8 	.word	0x200009d8
 8003310:	0800dfa0 	.word	0x0800dfa0

08003314 <HAL_TIM_PeriodElapsedCallback>:

// TIM Callbacks

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef *htim )
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
	if ( htim->Instance == TIM6 )
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a0c      	ldr	r2, [pc, #48]	; (8003354 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d111      	bne.n	800334a <HAL_TIM_PeriodElapsedCallback+0x36>
	{
		tim_seconds++ ;
 8003326:	4b0c      	ldr	r3, [pc, #48]	; (8003358 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003328:	881b      	ldrh	r3, [r3, #0]
 800332a:	3301      	adds	r3, #1
 800332c:	b29a      	uxth	r2, r3
 800332e:	4b0a      	ldr	r3, [pc, #40]	; (8003358 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003330:	801a      	strh	r2, [r3, #0]
		if ( tim_seconds > TIM_SECONDS_THS_SYSTEM_RESET )
 8003332:	4b09      	ldr	r3, [pc, #36]	; (8003358 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003334:	881a      	ldrh	r2, [r3, #0]
 8003336:	2396      	movs	r3, #150	; 0x96
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	429a      	cmp	r2, r3
 800333c:	d905      	bls.n	800334a <HAL_TIM_PeriodElapsedCallback+0x36>
		{
			send_debug_logs ( "main.c,HAL_TIM_PeriodElapsedCallback,HAL_NVIC_SystemReset" ) ;
 800333e:	4b07      	ldr	r3, [pc, #28]	; (800335c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8003340:	0018      	movs	r0, r3
 8003342:	f7ff fe57 	bl	8002ff4 <send_debug_logs>
			HAL_NVIC_SystemReset () ;
 8003346:	f000 fcac 	bl	8003ca2 <HAL_NVIC_SystemReset>
		}
	}
}
 800334a:	46c0      	nop			; (mov r8, r8)
 800334c:	46bd      	mov	sp, r7
 800334e:	b002      	add	sp, #8
 8003350:	bd80      	pop	{r7, pc}
 8003352:	46c0      	nop			; (mov r8, r8)
 8003354:	40001000 	.word	0x40001000
 8003358:	20000934 	.word	0x20000934
 800335c:	0800dfc4 	.word	0x0800dfc4

08003360 <HAL_GPIO_EXTI_Rising_Callback>:

// EXTI Callbacks
void HAL_GPIO_EXTI_Rising_Callback ( uint16_t GPIO_Pin )
{
 8003360:	b590      	push	{r4, r7, lr}
 8003362:	b095      	sub	sp, #84	; 0x54
 8003364:	af00      	add	r7, sp, #0
 8003366:	0002      	movs	r2, r0
 8003368:	1dbb      	adds	r3, r7, #6
 800336a:	801a      	strh	r2, [r3, #0]
	{
		is_astro_evt_flag = true ;
	}
	*/
	char m[70];
	sprintf ( m , "main.c,HAL_GPIO_EXTI_Rising_Callback,%d" , GPIO_Pin ) ;
 800336c:	1dbb      	adds	r3, r7, #6
 800336e:	881a      	ldrh	r2, [r3, #0]
 8003370:	4906      	ldr	r1, [pc, #24]	; (800338c <HAL_GPIO_EXTI_Rising_Callback+0x2c>)
 8003372:	2408      	movs	r4, #8
 8003374:	193b      	adds	r3, r7, r4
 8003376:	0018      	movs	r0, r3
 8003378:	f005 ffa4 	bl	80092c4 <sprintf>
	send_debug_logs ( m ) ;
 800337c:	193b      	adds	r3, r7, r4
 800337e:	0018      	movs	r0, r3
 8003380:	f7ff fe38 	bl	8002ff4 <send_debug_logs>
}
 8003384:	46c0      	nop			; (mov r8, r8)
 8003386:	46bd      	mov	sp, r7
 8003388:	b015      	add	sp, #84	; 0x54
 800338a:	bd90      	pop	{r4, r7, pc}
 800338c:	0800e000 	.word	0x0800e000

08003390 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003394:	b672      	cpsid	i
}
 8003396:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003398:	e7fe      	b.n	8003398 <Error_Handler+0x8>
	...

0800339c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033a2:	4b11      	ldr	r3, [pc, #68]	; (80033e8 <HAL_MspInit+0x4c>)
 80033a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033a6:	4b10      	ldr	r3, [pc, #64]	; (80033e8 <HAL_MspInit+0x4c>)
 80033a8:	2101      	movs	r1, #1
 80033aa:	430a      	orrs	r2, r1
 80033ac:	641a      	str	r2, [r3, #64]	; 0x40
 80033ae:	4b0e      	ldr	r3, [pc, #56]	; (80033e8 <HAL_MspInit+0x4c>)
 80033b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b2:	2201      	movs	r2, #1
 80033b4:	4013      	ands	r3, r2
 80033b6:	607b      	str	r3, [r7, #4]
 80033b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80033ba:	4b0b      	ldr	r3, [pc, #44]	; (80033e8 <HAL_MspInit+0x4c>)
 80033bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033be:	4b0a      	ldr	r3, [pc, #40]	; (80033e8 <HAL_MspInit+0x4c>)
 80033c0:	2180      	movs	r1, #128	; 0x80
 80033c2:	0549      	lsls	r1, r1, #21
 80033c4:	430a      	orrs	r2, r1
 80033c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80033c8:	4b07      	ldr	r3, [pc, #28]	; (80033e8 <HAL_MspInit+0x4c>)
 80033ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033cc:	2380      	movs	r3, #128	; 0x80
 80033ce:	055b      	lsls	r3, r3, #21
 80033d0:	4013      	ands	r3, r2
 80033d2:	603b      	str	r3, [r7, #0]
 80033d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80033d6:	23c0      	movs	r3, #192	; 0xc0
 80033d8:	00db      	lsls	r3, r3, #3
 80033da:	0018      	movs	r0, r3
 80033dc:	f000 fb68 	bl	8003ab0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033e0:	46c0      	nop			; (mov r8, r8)
 80033e2:	46bd      	mov	sp, r7
 80033e4:	b002      	add	sp, #8
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40021000 	.word	0x40021000

080033ec <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80033ec:	b590      	push	{r4, r7, lr}
 80033ee:	b097      	sub	sp, #92	; 0x5c
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033f4:	240c      	movs	r4, #12
 80033f6:	193b      	adds	r3, r7, r4
 80033f8:	0018      	movs	r0, r3
 80033fa:	234c      	movs	r3, #76	; 0x4c
 80033fc:	001a      	movs	r2, r3
 80033fe:	2100      	movs	r1, #0
 8003400:	f005 ffcc 	bl	800939c <memset>
  if(hrtc->Instance==RTC)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a19      	ldr	r2, [pc, #100]	; (8003470 <HAL_RTC_MspInit+0x84>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d12c      	bne.n	8003468 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800340e:	193b      	adds	r3, r7, r4
 8003410:	2280      	movs	r2, #128	; 0x80
 8003412:	0292      	lsls	r2, r2, #10
 8003414:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003416:	193b      	adds	r3, r7, r4
 8003418:	2280      	movs	r2, #128	; 0x80
 800341a:	0052      	lsls	r2, r2, #1
 800341c:	641a      	str	r2, [r3, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800341e:	193b      	adds	r3, r7, r4
 8003420:	0018      	movs	r0, r3
 8003422:	f001 fbc5 	bl	8004bb0 <HAL_RCCEx_PeriphCLKConfig>
 8003426:	1e03      	subs	r3, r0, #0
 8003428:	d001      	beq.n	800342e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 800342a:	f7ff ffb1 	bl	8003390 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800342e:	4b11      	ldr	r3, [pc, #68]	; (8003474 <HAL_RTC_MspInit+0x88>)
 8003430:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003432:	4b10      	ldr	r3, [pc, #64]	; (8003474 <HAL_RTC_MspInit+0x88>)
 8003434:	2180      	movs	r1, #128	; 0x80
 8003436:	0209      	lsls	r1, r1, #8
 8003438:	430a      	orrs	r2, r1
 800343a:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800343c:	4b0d      	ldr	r3, [pc, #52]	; (8003474 <HAL_RTC_MspInit+0x88>)
 800343e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003440:	4b0c      	ldr	r3, [pc, #48]	; (8003474 <HAL_RTC_MspInit+0x88>)
 8003442:	2180      	movs	r1, #128	; 0x80
 8003444:	00c9      	lsls	r1, r1, #3
 8003446:	430a      	orrs	r2, r1
 8003448:	63da      	str	r2, [r3, #60]	; 0x3c
 800344a:	4b0a      	ldr	r3, [pc, #40]	; (8003474 <HAL_RTC_MspInit+0x88>)
 800344c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800344e:	2380      	movs	r3, #128	; 0x80
 8003450:	00db      	lsls	r3, r3, #3
 8003452:	4013      	ands	r3, r2
 8003454:	60bb      	str	r3, [r7, #8]
 8003456:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 3, 0);
 8003458:	2200      	movs	r2, #0
 800345a:	2103      	movs	r1, #3
 800345c:	2002      	movs	r0, #2
 800345e:	f000 fbfb 	bl	8003c58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8003462:	2002      	movs	r0, #2
 8003464:	f000 fc0d 	bl	8003c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003468:	46c0      	nop			; (mov r8, r8)
 800346a:	46bd      	mov	sp, r7
 800346c:	b017      	add	sp, #92	; 0x5c
 800346e:	bd90      	pop	{r4, r7, pc}
 8003470:	40002800 	.word	0x40002800
 8003474:	40021000 	.word	0x40021000

08003478 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a0d      	ldr	r2, [pc, #52]	; (80034bc <HAL_TIM_Base_MspInit+0x44>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d113      	bne.n	80034b2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800348a:	4b0d      	ldr	r3, [pc, #52]	; (80034c0 <HAL_TIM_Base_MspInit+0x48>)
 800348c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800348e:	4b0c      	ldr	r3, [pc, #48]	; (80034c0 <HAL_TIM_Base_MspInit+0x48>)
 8003490:	2110      	movs	r1, #16
 8003492:	430a      	orrs	r2, r1
 8003494:	63da      	str	r2, [r3, #60]	; 0x3c
 8003496:	4b0a      	ldr	r3, [pc, #40]	; (80034c0 <HAL_TIM_Base_MspInit+0x48>)
 8003498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800349a:	2210      	movs	r2, #16
 800349c:	4013      	ands	r3, r2
 800349e:	60fb      	str	r3, [r7, #12]
 80034a0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 2, 0);
 80034a2:	2200      	movs	r2, #0
 80034a4:	2102      	movs	r1, #2
 80034a6:	2011      	movs	r0, #17
 80034a8:	f000 fbd6 	bl	8003c58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 80034ac:	2011      	movs	r0, #17
 80034ae:	f000 fbe8 	bl	8003c82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80034b2:	46c0      	nop			; (mov r8, r8)
 80034b4:	46bd      	mov	sp, r7
 80034b6:	b004      	add	sp, #16
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	46c0      	nop			; (mov r8, r8)
 80034bc:	40001000 	.word	0x40001000
 80034c0:	40021000 	.word	0x40021000

080034c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034c4:	b590      	push	{r4, r7, lr}
 80034c6:	b0a3      	sub	sp, #140	; 0x8c
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034cc:	2374      	movs	r3, #116	; 0x74
 80034ce:	18fb      	adds	r3, r7, r3
 80034d0:	0018      	movs	r0, r3
 80034d2:	2314      	movs	r3, #20
 80034d4:	001a      	movs	r2, r3
 80034d6:	2100      	movs	r1, #0
 80034d8:	f005 ff60 	bl	800939c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80034dc:	2428      	movs	r4, #40	; 0x28
 80034de:	193b      	adds	r3, r7, r4
 80034e0:	0018      	movs	r0, r3
 80034e2:	234c      	movs	r3, #76	; 0x4c
 80034e4:	001a      	movs	r2, r3
 80034e6:	2100      	movs	r1, #0
 80034e8:	f005 ff58 	bl	800939c <memset>
  if(huart->Instance==USART2)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a73      	ldr	r2, [pc, #460]	; (80036c0 <HAL_UART_MspInit+0x1fc>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d13f      	bne.n	8003576 <HAL_UART_MspInit+0xb2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80034f6:	193b      	adds	r3, r7, r4
 80034f8:	2202      	movs	r2, #2
 80034fa:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80034fc:	193b      	adds	r3, r7, r4
 80034fe:	2200      	movs	r2, #0
 8003500:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003502:	193b      	adds	r3, r7, r4
 8003504:	0018      	movs	r0, r3
 8003506:	f001 fb53 	bl	8004bb0 <HAL_RCCEx_PeriphCLKConfig>
 800350a:	1e03      	subs	r3, r0, #0
 800350c:	d001      	beq.n	8003512 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800350e:	f7ff ff3f 	bl	8003390 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003512:	4b6c      	ldr	r3, [pc, #432]	; (80036c4 <HAL_UART_MspInit+0x200>)
 8003514:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003516:	4b6b      	ldr	r3, [pc, #428]	; (80036c4 <HAL_UART_MspInit+0x200>)
 8003518:	2180      	movs	r1, #128	; 0x80
 800351a:	0289      	lsls	r1, r1, #10
 800351c:	430a      	orrs	r2, r1
 800351e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003520:	4b68      	ldr	r3, [pc, #416]	; (80036c4 <HAL_UART_MspInit+0x200>)
 8003522:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003524:	2380      	movs	r3, #128	; 0x80
 8003526:	029b      	lsls	r3, r3, #10
 8003528:	4013      	ands	r3, r2
 800352a:	627b      	str	r3, [r7, #36]	; 0x24
 800352c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800352e:	4b65      	ldr	r3, [pc, #404]	; (80036c4 <HAL_UART_MspInit+0x200>)
 8003530:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003532:	4b64      	ldr	r3, [pc, #400]	; (80036c4 <HAL_UART_MspInit+0x200>)
 8003534:	2101      	movs	r1, #1
 8003536:	430a      	orrs	r2, r1
 8003538:	635a      	str	r2, [r3, #52]	; 0x34
 800353a:	4b62      	ldr	r3, [pc, #392]	; (80036c4 <HAL_UART_MspInit+0x200>)
 800353c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800353e:	2201      	movs	r2, #1
 8003540:	4013      	ands	r3, r2
 8003542:	623b      	str	r3, [r7, #32]
 8003544:	6a3b      	ldr	r3, [r7, #32]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DBG_TX_Pin|DBG_RX_Pin;
 8003546:	2174      	movs	r1, #116	; 0x74
 8003548:	187b      	adds	r3, r7, r1
 800354a:	220c      	movs	r2, #12
 800354c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800354e:	187b      	adds	r3, r7, r1
 8003550:	2202      	movs	r2, #2
 8003552:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003554:	187b      	adds	r3, r7, r1
 8003556:	2200      	movs	r2, #0
 8003558:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800355a:	187b      	adds	r3, r7, r1
 800355c:	2200      	movs	r2, #0
 800355e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003560:	187b      	adds	r3, r7, r1
 8003562:	2201      	movs	r2, #1
 8003564:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003566:	187a      	adds	r2, r7, r1
 8003568:	23a0      	movs	r3, #160	; 0xa0
 800356a:	05db      	lsls	r3, r3, #23
 800356c:	0011      	movs	r1, r2
 800356e:	0018      	movs	r0, r3
 8003570:	f000 fba8 	bl	8003cc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }

}
 8003574:	e0a0      	b.n	80036b8 <HAL_UART_MspInit+0x1f4>
  else if(huart->Instance==USART3)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a53      	ldr	r2, [pc, #332]	; (80036c8 <HAL_UART_MspInit+0x204>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d140      	bne.n	8003602 <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003580:	2128      	movs	r1, #40	; 0x28
 8003582:	187b      	adds	r3, r7, r1
 8003584:	2204      	movs	r2, #4
 8003586:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003588:	187b      	adds	r3, r7, r1
 800358a:	2200      	movs	r2, #0
 800358c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800358e:	187b      	adds	r3, r7, r1
 8003590:	0018      	movs	r0, r3
 8003592:	f001 fb0d 	bl	8004bb0 <HAL_RCCEx_PeriphCLKConfig>
 8003596:	1e03      	subs	r3, r0, #0
 8003598:	d001      	beq.n	800359e <HAL_UART_MspInit+0xda>
      Error_Handler();
 800359a:	f7ff fef9 	bl	8003390 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800359e:	4b49      	ldr	r3, [pc, #292]	; (80036c4 <HAL_UART_MspInit+0x200>)
 80035a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035a2:	4b48      	ldr	r3, [pc, #288]	; (80036c4 <HAL_UART_MspInit+0x200>)
 80035a4:	2180      	movs	r1, #128	; 0x80
 80035a6:	02c9      	lsls	r1, r1, #11
 80035a8:	430a      	orrs	r2, r1
 80035aa:	63da      	str	r2, [r3, #60]	; 0x3c
 80035ac:	4b45      	ldr	r3, [pc, #276]	; (80036c4 <HAL_UART_MspInit+0x200>)
 80035ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80035b0:	2380      	movs	r3, #128	; 0x80
 80035b2:	02db      	lsls	r3, r3, #11
 80035b4:	4013      	ands	r3, r2
 80035b6:	61fb      	str	r3, [r7, #28]
 80035b8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ba:	4b42      	ldr	r3, [pc, #264]	; (80036c4 <HAL_UART_MspInit+0x200>)
 80035bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80035be:	4b41      	ldr	r3, [pc, #260]	; (80036c4 <HAL_UART_MspInit+0x200>)
 80035c0:	2102      	movs	r1, #2
 80035c2:	430a      	orrs	r2, r1
 80035c4:	635a      	str	r2, [r3, #52]	; 0x34
 80035c6:	4b3f      	ldr	r3, [pc, #252]	; (80036c4 <HAL_UART_MspInit+0x200>)
 80035c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ca:	2202      	movs	r2, #2
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
 80035d0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ASTRO_TX_Pin|ASTRO_RX_Pin;
 80035d2:	2174      	movs	r1, #116	; 0x74
 80035d4:	187b      	adds	r3, r7, r1
 80035d6:	22c0      	movs	r2, #192	; 0xc0
 80035d8:	0092      	lsls	r2, r2, #2
 80035da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035dc:	187b      	adds	r3, r7, r1
 80035de:	2202      	movs	r2, #2
 80035e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e2:	187b      	adds	r3, r7, r1
 80035e4:	2200      	movs	r2, #0
 80035e6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e8:	187b      	adds	r3, r7, r1
 80035ea:	2200      	movs	r2, #0
 80035ec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 80035ee:	187b      	adds	r3, r7, r1
 80035f0:	2204      	movs	r2, #4
 80035f2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035f4:	187b      	adds	r3, r7, r1
 80035f6:	4a35      	ldr	r2, [pc, #212]	; (80036cc <HAL_UART_MspInit+0x208>)
 80035f8:	0019      	movs	r1, r3
 80035fa:	0010      	movs	r0, r2
 80035fc:	f000 fb62 	bl	8003cc4 <HAL_GPIO_Init>
}
 8003600:	e05a      	b.n	80036b8 <HAL_UART_MspInit+0x1f4>
  else if(huart->Instance==USART4)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a32      	ldr	r2, [pc, #200]	; (80036d0 <HAL_UART_MspInit+0x20c>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d155      	bne.n	80036b8 <HAL_UART_MspInit+0x1f4>
    __HAL_RCC_USART4_CLK_ENABLE();
 800360c:	4b2d      	ldr	r3, [pc, #180]	; (80036c4 <HAL_UART_MspInit+0x200>)
 800360e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003610:	4b2c      	ldr	r3, [pc, #176]	; (80036c4 <HAL_UART_MspInit+0x200>)
 8003612:	2180      	movs	r1, #128	; 0x80
 8003614:	0309      	lsls	r1, r1, #12
 8003616:	430a      	orrs	r2, r1
 8003618:	63da      	str	r2, [r3, #60]	; 0x3c
 800361a:	4b2a      	ldr	r3, [pc, #168]	; (80036c4 <HAL_UART_MspInit+0x200>)
 800361c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800361e:	2380      	movs	r3, #128	; 0x80
 8003620:	031b      	lsls	r3, r3, #12
 8003622:	4013      	ands	r3, r2
 8003624:	617b      	str	r3, [r7, #20]
 8003626:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003628:	4b26      	ldr	r3, [pc, #152]	; (80036c4 <HAL_UART_MspInit+0x200>)
 800362a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800362c:	4b25      	ldr	r3, [pc, #148]	; (80036c4 <HAL_UART_MspInit+0x200>)
 800362e:	2104      	movs	r1, #4
 8003630:	430a      	orrs	r2, r1
 8003632:	635a      	str	r2, [r3, #52]	; 0x34
 8003634:	4b23      	ldr	r3, [pc, #140]	; (80036c4 <HAL_UART_MspInit+0x200>)
 8003636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003638:	2204      	movs	r2, #4
 800363a:	4013      	ands	r3, r2
 800363c:	613b      	str	r3, [r7, #16]
 800363e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003640:	4b20      	ldr	r3, [pc, #128]	; (80036c4 <HAL_UART_MspInit+0x200>)
 8003642:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003644:	4b1f      	ldr	r3, [pc, #124]	; (80036c4 <HAL_UART_MspInit+0x200>)
 8003646:	2101      	movs	r1, #1
 8003648:	430a      	orrs	r2, r1
 800364a:	635a      	str	r2, [r3, #52]	; 0x34
 800364c:	4b1d      	ldr	r3, [pc, #116]	; (80036c4 <HAL_UART_MspInit+0x200>)
 800364e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003650:	2201      	movs	r2, #1
 8003652:	4013      	ands	r3, r2
 8003654:	60fb      	str	r3, [r7, #12]
 8003656:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = OPENLOG_RX_Pin|OPENLOG_TX_Pin;
 8003658:	2174      	movs	r1, #116	; 0x74
 800365a:	187b      	adds	r3, r7, r1
 800365c:	22c0      	movs	r2, #192	; 0xc0
 800365e:	0112      	lsls	r2, r2, #4
 8003660:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003662:	000c      	movs	r4, r1
 8003664:	193b      	adds	r3, r7, r4
 8003666:	2202      	movs	r2, #2
 8003668:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366a:	193b      	adds	r3, r7, r4
 800366c:	2200      	movs	r2, #0
 800366e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003670:	193b      	adds	r3, r7, r4
 8003672:	2200      	movs	r2, #0
 8003674:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART4;
 8003676:	193b      	adds	r3, r7, r4
 8003678:	2201      	movs	r2, #1
 800367a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800367c:	193b      	adds	r3, r7, r4
 800367e:	4a15      	ldr	r2, [pc, #84]	; (80036d4 <HAL_UART_MspInit+0x210>)
 8003680:	0019      	movs	r1, r3
 8003682:	0010      	movs	r0, r2
 8003684:	f000 fb1e 	bl	8003cc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OPENLOG_RTS_Pin;
 8003688:	0021      	movs	r1, r4
 800368a:	187b      	adds	r3, r7, r1
 800368c:	2280      	movs	r2, #128	; 0x80
 800368e:	0212      	lsls	r2, r2, #8
 8003690:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003692:	187b      	adds	r3, r7, r1
 8003694:	2202      	movs	r2, #2
 8003696:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003698:	187b      	adds	r3, r7, r1
 800369a:	2200      	movs	r2, #0
 800369c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800369e:	187b      	adds	r3, r7, r1
 80036a0:	2200      	movs	r2, #0
 80036a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART4;
 80036a4:	187b      	adds	r3, r7, r1
 80036a6:	2204      	movs	r2, #4
 80036a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(OPENLOG_RTS_GPIO_Port, &GPIO_InitStruct);
 80036aa:	187a      	adds	r2, r7, r1
 80036ac:	23a0      	movs	r3, #160	; 0xa0
 80036ae:	05db      	lsls	r3, r3, #23
 80036b0:	0011      	movs	r1, r2
 80036b2:	0018      	movs	r0, r3
 80036b4:	f000 fb06 	bl	8003cc4 <HAL_GPIO_Init>
}
 80036b8:	46c0      	nop			; (mov r8, r8)
 80036ba:	46bd      	mov	sp, r7
 80036bc:	b023      	add	sp, #140	; 0x8c
 80036be:	bd90      	pop	{r4, r7, pc}
 80036c0:	40004400 	.word	0x40004400
 80036c4:	40021000 	.word	0x40021000
 80036c8:	40004800 	.word	0x40004800
 80036cc:	50000400 	.word	0x50000400
 80036d0:	40004c00 	.word	0x40004c00
 80036d4:	50000800 	.word	0x50000800

080036d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80036dc:	e7fe      	b.n	80036dc <NMI_Handler+0x4>

080036de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036de:	b580      	push	{r7, lr}
 80036e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036e2:	e7fe      	b.n	80036e2 <HardFault_Handler+0x4>

080036e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80036e8:	46c0      	nop			; (mov r8, r8)
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036f2:	46c0      	nop			; (mov r8, r8)
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036fc:	f000 f97c 	bl	80039f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003700:	46c0      	nop			; (mov r8, r8)
 8003702:	46bd      	mov	sp, r7
 8003704:	bd80      	pop	{r7, pc}
	...

08003708 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800370c:	4b03      	ldr	r3, [pc, #12]	; (800371c <RTC_TAMP_IRQHandler+0x14>)
 800370e:	0018      	movs	r0, r3
 8003710:	f002 f850 	bl	80057b4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8003714:	46c0      	nop			; (mov r8, r8)
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	46c0      	nop			; (mov r8, r8)
 800371c:	200006ec 	.word	0x200006ec

08003720 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ASTRO_EVT_IT2_Pin);
 8003724:	2004      	movs	r0, #4
 8003726:	f000 fc73 	bl	8004010 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 800372a:	46c0      	nop			; (mov r8, r8)
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003734:	4b03      	ldr	r3, [pc, #12]	; (8003744 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8003736:	0018      	movs	r0, r3
 8003738:	f002 fa5e 	bl	8005bf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 800373c:	46c0      	nop			; (mov r8, r8)
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	20000718 	.word	0x20000718

08003748 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	af00      	add	r7, sp, #0
  return 1;
 800374c:	2301      	movs	r3, #1
}
 800374e:	0018      	movs	r0, r3
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <_kill>:

int _kill(int pid, int sig)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800375e:	f005 fe7b 	bl	8009458 <__errno>
 8003762:	0003      	movs	r3, r0
 8003764:	2216      	movs	r2, #22
 8003766:	601a      	str	r2, [r3, #0]
  return -1;
 8003768:	2301      	movs	r3, #1
 800376a:	425b      	negs	r3, r3
}
 800376c:	0018      	movs	r0, r3
 800376e:	46bd      	mov	sp, r7
 8003770:	b002      	add	sp, #8
 8003772:	bd80      	pop	{r7, pc}

08003774 <_exit>:

void _exit (int status)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b082      	sub	sp, #8
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800377c:	2301      	movs	r3, #1
 800377e:	425a      	negs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	0011      	movs	r1, r2
 8003784:	0018      	movs	r0, r3
 8003786:	f7ff ffe5 	bl	8003754 <_kill>
  while (1) {}    /* Make sure we hang here */
 800378a:	e7fe      	b.n	800378a <_exit+0x16>

0800378c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003798:	2300      	movs	r3, #0
 800379a:	617b      	str	r3, [r7, #20]
 800379c:	e00a      	b.n	80037b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800379e:	e000      	b.n	80037a2 <_read+0x16>
 80037a0:	bf00      	nop
 80037a2:	0001      	movs	r1, r0
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	1c5a      	adds	r2, r3, #1
 80037a8:	60ba      	str	r2, [r7, #8]
 80037aa:	b2ca      	uxtb	r2, r1
 80037ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	3301      	adds	r3, #1
 80037b2:	617b      	str	r3, [r7, #20]
 80037b4:	697a      	ldr	r2, [r7, #20]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	dbf0      	blt.n	800379e <_read+0x12>
  }

  return len;
 80037bc:	687b      	ldr	r3, [r7, #4]
}
 80037be:	0018      	movs	r0, r3
 80037c0:	46bd      	mov	sp, r7
 80037c2:	b006      	add	sp, #24
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b086      	sub	sp, #24
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	60f8      	str	r0, [r7, #12]
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037d2:	2300      	movs	r3, #0
 80037d4:	617b      	str	r3, [r7, #20]
 80037d6:	e009      	b.n	80037ec <_write+0x26>
  {
    __io_putchar(*ptr++);
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	1c5a      	adds	r2, r3, #1
 80037dc:	60ba      	str	r2, [r7, #8]
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	0018      	movs	r0, r3
 80037e2:	e000      	b.n	80037e6 <_write+0x20>
 80037e4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	3301      	adds	r3, #1
 80037ea:	617b      	str	r3, [r7, #20]
 80037ec:	697a      	ldr	r2, [r7, #20]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	dbf1      	blt.n	80037d8 <_write+0x12>
  }
  return len;
 80037f4:	687b      	ldr	r3, [r7, #4]
}
 80037f6:	0018      	movs	r0, r3
 80037f8:	46bd      	mov	sp, r7
 80037fa:	b006      	add	sp, #24
 80037fc:	bd80      	pop	{r7, pc}

080037fe <_close>:

int _close(int file)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003806:	2301      	movs	r3, #1
 8003808:	425b      	negs	r3, r3
}
 800380a:	0018      	movs	r0, r3
 800380c:	46bd      	mov	sp, r7
 800380e:	b002      	add	sp, #8
 8003810:	bd80      	pop	{r7, pc}

08003812 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003812:	b580      	push	{r7, lr}
 8003814:	b082      	sub	sp, #8
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
 800381a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	2280      	movs	r2, #128	; 0x80
 8003820:	0192      	lsls	r2, r2, #6
 8003822:	605a      	str	r2, [r3, #4]
  return 0;
 8003824:	2300      	movs	r3, #0
}
 8003826:	0018      	movs	r0, r3
 8003828:	46bd      	mov	sp, r7
 800382a:	b002      	add	sp, #8
 800382c:	bd80      	pop	{r7, pc}

0800382e <_isatty>:

int _isatty(int file)
{
 800382e:	b580      	push	{r7, lr}
 8003830:	b082      	sub	sp, #8
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003836:	2301      	movs	r3, #1
}
 8003838:	0018      	movs	r0, r3
 800383a:	46bd      	mov	sp, r7
 800383c:	b002      	add	sp, #8
 800383e:	bd80      	pop	{r7, pc}

08003840 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800384c:	2300      	movs	r3, #0
}
 800384e:	0018      	movs	r0, r3
 8003850:	46bd      	mov	sp, r7
 8003852:	b004      	add	sp, #16
 8003854:	bd80      	pop	{r7, pc}
	...

08003858 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b086      	sub	sp, #24
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003860:	4a14      	ldr	r2, [pc, #80]	; (80038b4 <_sbrk+0x5c>)
 8003862:	4b15      	ldr	r3, [pc, #84]	; (80038b8 <_sbrk+0x60>)
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800386c:	4b13      	ldr	r3, [pc, #76]	; (80038bc <_sbrk+0x64>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d102      	bne.n	800387a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003874:	4b11      	ldr	r3, [pc, #68]	; (80038bc <_sbrk+0x64>)
 8003876:	4a12      	ldr	r2, [pc, #72]	; (80038c0 <_sbrk+0x68>)
 8003878:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800387a:	4b10      	ldr	r3, [pc, #64]	; (80038bc <_sbrk+0x64>)
 800387c:	681a      	ldr	r2, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	18d3      	adds	r3, r2, r3
 8003882:	693a      	ldr	r2, [r7, #16]
 8003884:	429a      	cmp	r2, r3
 8003886:	d207      	bcs.n	8003898 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003888:	f005 fde6 	bl	8009458 <__errno>
 800388c:	0003      	movs	r3, r0
 800388e:	220c      	movs	r2, #12
 8003890:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003892:	2301      	movs	r3, #1
 8003894:	425b      	negs	r3, r3
 8003896:	e009      	b.n	80038ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003898:	4b08      	ldr	r3, [pc, #32]	; (80038bc <_sbrk+0x64>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800389e:	4b07      	ldr	r3, [pc, #28]	; (80038bc <_sbrk+0x64>)
 80038a0:	681a      	ldr	r2, [r3, #0]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	18d2      	adds	r2, r2, r3
 80038a6:	4b05      	ldr	r3, [pc, #20]	; (80038bc <_sbrk+0x64>)
 80038a8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80038aa:	68fb      	ldr	r3, [r7, #12]
}
 80038ac:	0018      	movs	r0, r3
 80038ae:	46bd      	mov	sp, r7
 80038b0:	b006      	add	sp, #24
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	20024000 	.word	0x20024000
 80038b8:	00000400 	.word	0x00000400
 80038bc:	20000ae4 	.word	0x20000ae4
 80038c0:	20000e00 	.word	0x20000e00

080038c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038c8:	46c0      	nop			; (mov r8, r8)
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
	...

080038d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80038d0:	480d      	ldr	r0, [pc, #52]	; (8003908 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80038d2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80038d4:	f7ff fff6 	bl	80038c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80038d8:	480c      	ldr	r0, [pc, #48]	; (800390c <LoopForever+0x6>)
  ldr r1, =_edata
 80038da:	490d      	ldr	r1, [pc, #52]	; (8003910 <LoopForever+0xa>)
  ldr r2, =_sidata
 80038dc:	4a0d      	ldr	r2, [pc, #52]	; (8003914 <LoopForever+0xe>)
  movs r3, #0
 80038de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038e0:	e002      	b.n	80038e8 <LoopCopyDataInit>

080038e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038e6:	3304      	adds	r3, #4

080038e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038ec:	d3f9      	bcc.n	80038e2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038ee:	4a0a      	ldr	r2, [pc, #40]	; (8003918 <LoopForever+0x12>)
  ldr r4, =_ebss
 80038f0:	4c0a      	ldr	r4, [pc, #40]	; (800391c <LoopForever+0x16>)
  movs r3, #0
 80038f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038f4:	e001      	b.n	80038fa <LoopFillZerobss>

080038f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038f8:	3204      	adds	r2, #4

080038fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038fc:	d3fb      	bcc.n	80038f6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80038fe:	f005 fdb1 	bl	8009464 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003902:	f7fe ff95 	bl	8002830 <main>

08003906 <LoopForever>:

LoopForever:
  b LoopForever
 8003906:	e7fe      	b.n	8003906 <LoopForever>
  ldr   r0, =_estack
 8003908:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800390c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003910:	200006d0 	.word	0x200006d0
  ldr r2, =_sidata
 8003914:	0800fdc8 	.word	0x0800fdc8
  ldr r2, =_sbss
 8003918:	200006d0 	.word	0x200006d0
  ldr r4, =_ebss
 800391c:	20000dfc 	.word	0x20000dfc

08003920 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003920:	e7fe      	b.n	8003920 <ADC1_COMP_IRQHandler>
	...

08003924 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800392a:	1dfb      	adds	r3, r7, #7
 800392c:	2200      	movs	r2, #0
 800392e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003930:	4b0b      	ldr	r3, [pc, #44]	; (8003960 <HAL_Init+0x3c>)
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	4b0a      	ldr	r3, [pc, #40]	; (8003960 <HAL_Init+0x3c>)
 8003936:	2180      	movs	r1, #128	; 0x80
 8003938:	0049      	lsls	r1, r1, #1
 800393a:	430a      	orrs	r2, r1
 800393c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800393e:	2000      	movs	r0, #0
 8003940:	f000 f810 	bl	8003964 <HAL_InitTick>
 8003944:	1e03      	subs	r3, r0, #0
 8003946:	d003      	beq.n	8003950 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003948:	1dfb      	adds	r3, r7, #7
 800394a:	2201      	movs	r2, #1
 800394c:	701a      	strb	r2, [r3, #0]
 800394e:	e001      	b.n	8003954 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003950:	f7ff fd24 	bl	800339c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003954:	1dfb      	adds	r3, r7, #7
 8003956:	781b      	ldrb	r3, [r3, #0]
}
 8003958:	0018      	movs	r0, r3
 800395a:	46bd      	mov	sp, r7
 800395c:	b002      	add	sp, #8
 800395e:	bd80      	pop	{r7, pc}
 8003960:	40022000 	.word	0x40022000

08003964 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003964:	b590      	push	{r4, r7, lr}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800396c:	230f      	movs	r3, #15
 800396e:	18fb      	adds	r3, r7, r3
 8003970:	2200      	movs	r2, #0
 8003972:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003974:	4b1d      	ldr	r3, [pc, #116]	; (80039ec <HAL_InitTick+0x88>)
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d02b      	beq.n	80039d4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800397c:	4b1c      	ldr	r3, [pc, #112]	; (80039f0 <HAL_InitTick+0x8c>)
 800397e:	681c      	ldr	r4, [r3, #0]
 8003980:	4b1a      	ldr	r3, [pc, #104]	; (80039ec <HAL_InitTick+0x88>)
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	0019      	movs	r1, r3
 8003986:	23fa      	movs	r3, #250	; 0xfa
 8003988:	0098      	lsls	r0, r3, #2
 800398a:	f7fc fbd7 	bl	800013c <__udivsi3>
 800398e:	0003      	movs	r3, r0
 8003990:	0019      	movs	r1, r3
 8003992:	0020      	movs	r0, r4
 8003994:	f7fc fbd2 	bl	800013c <__udivsi3>
 8003998:	0003      	movs	r3, r0
 800399a:	0018      	movs	r0, r3
 800399c:	f000 f985 	bl	8003caa <HAL_SYSTICK_Config>
 80039a0:	1e03      	subs	r3, r0, #0
 80039a2:	d112      	bne.n	80039ca <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b03      	cmp	r3, #3
 80039a8:	d80a      	bhi.n	80039c0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	2301      	movs	r3, #1
 80039ae:	425b      	negs	r3, r3
 80039b0:	2200      	movs	r2, #0
 80039b2:	0018      	movs	r0, r3
 80039b4:	f000 f950 	bl	8003c58 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80039b8:	4b0e      	ldr	r3, [pc, #56]	; (80039f4 <HAL_InitTick+0x90>)
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	e00d      	b.n	80039dc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80039c0:	230f      	movs	r3, #15
 80039c2:	18fb      	adds	r3, r7, r3
 80039c4:	2201      	movs	r2, #1
 80039c6:	701a      	strb	r2, [r3, #0]
 80039c8:	e008      	b.n	80039dc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80039ca:	230f      	movs	r3, #15
 80039cc:	18fb      	adds	r3, r7, r3
 80039ce:	2201      	movs	r2, #1
 80039d0:	701a      	strb	r2, [r3, #0]
 80039d2:	e003      	b.n	80039dc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80039d4:	230f      	movs	r3, #15
 80039d6:	18fb      	adds	r3, r7, r3
 80039d8:	2201      	movs	r2, #1
 80039da:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80039dc:	230f      	movs	r3, #15
 80039de:	18fb      	adds	r3, r7, r3
 80039e0:	781b      	ldrb	r3, [r3, #0]
}
 80039e2:	0018      	movs	r0, r3
 80039e4:	46bd      	mov	sp, r7
 80039e6:	b005      	add	sp, #20
 80039e8:	bd90      	pop	{r4, r7, pc}
 80039ea:	46c0      	nop			; (mov r8, r8)
 80039ec:	2000001c 	.word	0x2000001c
 80039f0:	20000014 	.word	0x20000014
 80039f4:	20000018 	.word	0x20000018

080039f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80039fc:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <HAL_IncTick+0x1c>)
 80039fe:	781b      	ldrb	r3, [r3, #0]
 8003a00:	001a      	movs	r2, r3
 8003a02:	4b05      	ldr	r3, [pc, #20]	; (8003a18 <HAL_IncTick+0x20>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	18d2      	adds	r2, r2, r3
 8003a08:	4b03      	ldr	r3, [pc, #12]	; (8003a18 <HAL_IncTick+0x20>)
 8003a0a:	601a      	str	r2, [r3, #0]
}
 8003a0c:	46c0      	nop			; (mov r8, r8)
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	46c0      	nop			; (mov r8, r8)
 8003a14:	2000001c 	.word	0x2000001c
 8003a18:	20000ae8 	.word	0x20000ae8

08003a1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  return uwTick;
 8003a20:	4b02      	ldr	r3, [pc, #8]	; (8003a2c <HAL_GetTick+0x10>)
 8003a22:	681b      	ldr	r3, [r3, #0]
}
 8003a24:	0018      	movs	r0, r3
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	46c0      	nop			; (mov r8, r8)
 8003a2c:	20000ae8 	.word	0x20000ae8

08003a30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a38:	f7ff fff0 	bl	8003a1c <HAL_GetTick>
 8003a3c:	0003      	movs	r3, r0
 8003a3e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	3301      	adds	r3, #1
 8003a48:	d005      	beq.n	8003a56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a4a:	4b0a      	ldr	r3, [pc, #40]	; (8003a74 <HAL_Delay+0x44>)
 8003a4c:	781b      	ldrb	r3, [r3, #0]
 8003a4e:	001a      	movs	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	189b      	adds	r3, r3, r2
 8003a54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a56:	46c0      	nop			; (mov r8, r8)
 8003a58:	f7ff ffe0 	bl	8003a1c <HAL_GetTick>
 8003a5c:	0002      	movs	r2, r0
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	68fa      	ldr	r2, [r7, #12]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d8f7      	bhi.n	8003a58 <HAL_Delay+0x28>
  {
  }
}
 8003a68:	46c0      	nop			; (mov r8, r8)
 8003a6a:	46c0      	nop			; (mov r8, r8)
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	b004      	add	sp, #16
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	46c0      	nop			; (mov r8, r8)
 8003a74:	2000001c 	.word	0x2000001c

08003a78 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 8003a7c:	4b04      	ldr	r3, [pc, #16]	; (8003a90 <HAL_SuspendTick+0x18>)
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	4b03      	ldr	r3, [pc, #12]	; (8003a90 <HAL_SuspendTick+0x18>)
 8003a82:	2102      	movs	r1, #2
 8003a84:	438a      	bics	r2, r1
 8003a86:	601a      	str	r2, [r3, #0]
}
 8003a88:	46c0      	nop			; (mov r8, r8)
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	46c0      	nop			; (mov r8, r8)
 8003a90:	e000e010 	.word	0xe000e010

08003a94 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003a98:	4b04      	ldr	r3, [pc, #16]	; (8003aac <HAL_ResumeTick+0x18>)
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	4b03      	ldr	r3, [pc, #12]	; (8003aac <HAL_ResumeTick+0x18>)
 8003a9e:	2102      	movs	r1, #2
 8003aa0:	430a      	orrs	r2, r1
 8003aa2:	601a      	str	r2, [r3, #0]
}
 8003aa4:	46c0      	nop			; (mov r8, r8)
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	46c0      	nop			; (mov r8, r8)
 8003aac:	e000e010 	.word	0xe000e010

08003ab0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b082      	sub	sp, #8
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8003ab8:	4b06      	ldr	r3, [pc, #24]	; (8003ad4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a06      	ldr	r2, [pc, #24]	; (8003ad8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8003abe:	4013      	ands	r3, r2
 8003ac0:	0019      	movs	r1, r3
 8003ac2:	4b04      	ldr	r3, [pc, #16]	; (8003ad4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	601a      	str	r2, [r3, #0]
}
 8003aca:	46c0      	nop			; (mov r8, r8)
 8003acc:	46bd      	mov	sp, r7
 8003ace:	b002      	add	sp, #8
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	46c0      	nop			; (mov r8, r8)
 8003ad4:	40010000 	.word	0x40010000
 8003ad8:	fffff9ff 	.word	0xfffff9ff

08003adc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	0002      	movs	r2, r0
 8003ae4:	1dfb      	adds	r3, r7, #7
 8003ae6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003ae8:	1dfb      	adds	r3, r7, #7
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	2b7f      	cmp	r3, #127	; 0x7f
 8003aee:	d809      	bhi.n	8003b04 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003af0:	1dfb      	adds	r3, r7, #7
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	001a      	movs	r2, r3
 8003af6:	231f      	movs	r3, #31
 8003af8:	401a      	ands	r2, r3
 8003afa:	4b04      	ldr	r3, [pc, #16]	; (8003b0c <__NVIC_EnableIRQ+0x30>)
 8003afc:	2101      	movs	r1, #1
 8003afe:	4091      	lsls	r1, r2
 8003b00:	000a      	movs	r2, r1
 8003b02:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8003b04:	46c0      	nop			; (mov r8, r8)
 8003b06:	46bd      	mov	sp, r7
 8003b08:	b002      	add	sp, #8
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	e000e100 	.word	0xe000e100

08003b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b10:	b590      	push	{r4, r7, lr}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	0002      	movs	r2, r0
 8003b18:	6039      	str	r1, [r7, #0]
 8003b1a:	1dfb      	adds	r3, r7, #7
 8003b1c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003b1e:	1dfb      	adds	r3, r7, #7
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	2b7f      	cmp	r3, #127	; 0x7f
 8003b24:	d828      	bhi.n	8003b78 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b26:	4a2f      	ldr	r2, [pc, #188]	; (8003be4 <__NVIC_SetPriority+0xd4>)
 8003b28:	1dfb      	adds	r3, r7, #7
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	b25b      	sxtb	r3, r3
 8003b2e:	089b      	lsrs	r3, r3, #2
 8003b30:	33c0      	adds	r3, #192	; 0xc0
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	589b      	ldr	r3, [r3, r2]
 8003b36:	1dfa      	adds	r2, r7, #7
 8003b38:	7812      	ldrb	r2, [r2, #0]
 8003b3a:	0011      	movs	r1, r2
 8003b3c:	2203      	movs	r2, #3
 8003b3e:	400a      	ands	r2, r1
 8003b40:	00d2      	lsls	r2, r2, #3
 8003b42:	21ff      	movs	r1, #255	; 0xff
 8003b44:	4091      	lsls	r1, r2
 8003b46:	000a      	movs	r2, r1
 8003b48:	43d2      	mvns	r2, r2
 8003b4a:	401a      	ands	r2, r3
 8003b4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	019b      	lsls	r3, r3, #6
 8003b52:	22ff      	movs	r2, #255	; 0xff
 8003b54:	401a      	ands	r2, r3
 8003b56:	1dfb      	adds	r3, r7, #7
 8003b58:	781b      	ldrb	r3, [r3, #0]
 8003b5a:	0018      	movs	r0, r3
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	4003      	ands	r3, r0
 8003b60:	00db      	lsls	r3, r3, #3
 8003b62:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b64:	481f      	ldr	r0, [pc, #124]	; (8003be4 <__NVIC_SetPriority+0xd4>)
 8003b66:	1dfb      	adds	r3, r7, #7
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	b25b      	sxtb	r3, r3
 8003b6c:	089b      	lsrs	r3, r3, #2
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	33c0      	adds	r3, #192	; 0xc0
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003b76:	e031      	b.n	8003bdc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b78:	4a1b      	ldr	r2, [pc, #108]	; (8003be8 <__NVIC_SetPriority+0xd8>)
 8003b7a:	1dfb      	adds	r3, r7, #7
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	0019      	movs	r1, r3
 8003b80:	230f      	movs	r3, #15
 8003b82:	400b      	ands	r3, r1
 8003b84:	3b08      	subs	r3, #8
 8003b86:	089b      	lsrs	r3, r3, #2
 8003b88:	3306      	adds	r3, #6
 8003b8a:	009b      	lsls	r3, r3, #2
 8003b8c:	18d3      	adds	r3, r2, r3
 8003b8e:	3304      	adds	r3, #4
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	1dfa      	adds	r2, r7, #7
 8003b94:	7812      	ldrb	r2, [r2, #0]
 8003b96:	0011      	movs	r1, r2
 8003b98:	2203      	movs	r2, #3
 8003b9a:	400a      	ands	r2, r1
 8003b9c:	00d2      	lsls	r2, r2, #3
 8003b9e:	21ff      	movs	r1, #255	; 0xff
 8003ba0:	4091      	lsls	r1, r2
 8003ba2:	000a      	movs	r2, r1
 8003ba4:	43d2      	mvns	r2, r2
 8003ba6:	401a      	ands	r2, r3
 8003ba8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	019b      	lsls	r3, r3, #6
 8003bae:	22ff      	movs	r2, #255	; 0xff
 8003bb0:	401a      	ands	r2, r3
 8003bb2:	1dfb      	adds	r3, r7, #7
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	0018      	movs	r0, r3
 8003bb8:	2303      	movs	r3, #3
 8003bba:	4003      	ands	r3, r0
 8003bbc:	00db      	lsls	r3, r3, #3
 8003bbe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003bc0:	4809      	ldr	r0, [pc, #36]	; (8003be8 <__NVIC_SetPriority+0xd8>)
 8003bc2:	1dfb      	adds	r3, r7, #7
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	001c      	movs	r4, r3
 8003bc8:	230f      	movs	r3, #15
 8003bca:	4023      	ands	r3, r4
 8003bcc:	3b08      	subs	r3, #8
 8003bce:	089b      	lsrs	r3, r3, #2
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	3306      	adds	r3, #6
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	18c3      	adds	r3, r0, r3
 8003bd8:	3304      	adds	r3, #4
 8003bda:	601a      	str	r2, [r3, #0]
}
 8003bdc:	46c0      	nop			; (mov r8, r8)
 8003bde:	46bd      	mov	sp, r7
 8003be0:	b003      	add	sp, #12
 8003be2:	bd90      	pop	{r4, r7, pc}
 8003be4:	e000e100 	.word	0xe000e100
 8003be8:	e000ed00 	.word	0xe000ed00

08003bec <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003bf0:	f3bf 8f4f 	dsb	sy
}
 8003bf4:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bf6:	4b04      	ldr	r3, [pc, #16]	; (8003c08 <__NVIC_SystemReset+0x1c>)
 8003bf8:	4a04      	ldr	r2, [pc, #16]	; (8003c0c <__NVIC_SystemReset+0x20>)
 8003bfa:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003bfc:	f3bf 8f4f 	dsb	sy
}
 8003c00:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003c02:	46c0      	nop			; (mov r8, r8)
 8003c04:	e7fd      	b.n	8003c02 <__NVIC_SystemReset+0x16>
 8003c06:	46c0      	nop			; (mov r8, r8)
 8003c08:	e000ed00 	.word	0xe000ed00
 8003c0c:	05fa0004 	.word	0x05fa0004

08003c10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	1e5a      	subs	r2, r3, #1
 8003c1c:	2380      	movs	r3, #128	; 0x80
 8003c1e:	045b      	lsls	r3, r3, #17
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d301      	bcc.n	8003c28 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c24:	2301      	movs	r3, #1
 8003c26:	e010      	b.n	8003c4a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c28:	4b0a      	ldr	r3, [pc, #40]	; (8003c54 <SysTick_Config+0x44>)
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	3a01      	subs	r2, #1
 8003c2e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c30:	2301      	movs	r3, #1
 8003c32:	425b      	negs	r3, r3
 8003c34:	2103      	movs	r1, #3
 8003c36:	0018      	movs	r0, r3
 8003c38:	f7ff ff6a 	bl	8003b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c3c:	4b05      	ldr	r3, [pc, #20]	; (8003c54 <SysTick_Config+0x44>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c42:	4b04      	ldr	r3, [pc, #16]	; (8003c54 <SysTick_Config+0x44>)
 8003c44:	2207      	movs	r2, #7
 8003c46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	0018      	movs	r0, r3
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	b002      	add	sp, #8
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	46c0      	nop			; (mov r8, r8)
 8003c54:	e000e010 	.word	0xe000e010

08003c58 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60b9      	str	r1, [r7, #8]
 8003c60:	607a      	str	r2, [r7, #4]
 8003c62:	210f      	movs	r1, #15
 8003c64:	187b      	adds	r3, r7, r1
 8003c66:	1c02      	adds	r2, r0, #0
 8003c68:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	187b      	adds	r3, r7, r1
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	b25b      	sxtb	r3, r3
 8003c72:	0011      	movs	r1, r2
 8003c74:	0018      	movs	r0, r3
 8003c76:	f7ff ff4b 	bl	8003b10 <__NVIC_SetPriority>
}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	b004      	add	sp, #16
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c82:	b580      	push	{r7, lr}
 8003c84:	b082      	sub	sp, #8
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	0002      	movs	r2, r0
 8003c8a:	1dfb      	adds	r3, r7, #7
 8003c8c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c8e:	1dfb      	adds	r3, r7, #7
 8003c90:	781b      	ldrb	r3, [r3, #0]
 8003c92:	b25b      	sxtb	r3, r3
 8003c94:	0018      	movs	r0, r3
 8003c96:	f7ff ff21 	bl	8003adc <__NVIC_EnableIRQ>
}
 8003c9a:	46c0      	nop			; (mov r8, r8)
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	b002      	add	sp, #8
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003ca6:	f7ff ffa1 	bl	8003bec <__NVIC_SystemReset>

08003caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b082      	sub	sp, #8
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	0018      	movs	r0, r3
 8003cb6:	f7ff ffab 	bl	8003c10 <SysTick_Config>
 8003cba:	0003      	movs	r3, r0
}
 8003cbc:	0018      	movs	r0, r3
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	b002      	add	sp, #8
 8003cc2:	bd80      	pop	{r7, pc}

08003cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b086      	sub	sp, #24
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003cce:	2300      	movs	r3, #0
 8003cd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cd2:	e14d      	b.n	8003f70 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2101      	movs	r1, #1
 8003cda:	697a      	ldr	r2, [r7, #20]
 8003cdc:	4091      	lsls	r1, r2
 8003cde:	000a      	movs	r2, r1
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d100      	bne.n	8003cec <HAL_GPIO_Init+0x28>
 8003cea:	e13e      	b.n	8003f6a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	2203      	movs	r2, #3
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d005      	beq.n	8003d04 <HAL_GPIO_Init+0x40>
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	2203      	movs	r2, #3
 8003cfe:	4013      	ands	r3, r2
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d130      	bne.n	8003d66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	2203      	movs	r2, #3
 8003d10:	409a      	lsls	r2, r3
 8003d12:	0013      	movs	r3, r2
 8003d14:	43da      	mvns	r2, r3
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	4013      	ands	r3, r2
 8003d1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	68da      	ldr	r2, [r3, #12]
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	005b      	lsls	r3, r3, #1
 8003d24:	409a      	lsls	r2, r3
 8003d26:	0013      	movs	r3, r2
 8003d28:	693a      	ldr	r2, [r7, #16]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	693a      	ldr	r2, [r7, #16]
 8003d32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	409a      	lsls	r2, r3
 8003d40:	0013      	movs	r3, r2
 8003d42:	43da      	mvns	r2, r3
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	4013      	ands	r3, r2
 8003d48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	091b      	lsrs	r3, r3, #4
 8003d50:	2201      	movs	r2, #1
 8003d52:	401a      	ands	r2, r3
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	409a      	lsls	r2, r3
 8003d58:	0013      	movs	r3, r2
 8003d5a:	693a      	ldr	r2, [r7, #16]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	693a      	ldr	r2, [r7, #16]
 8003d64:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	685b      	ldr	r3, [r3, #4]
 8003d6a:	2203      	movs	r2, #3
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	2b03      	cmp	r3, #3
 8003d70:	d017      	beq.n	8003da2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	68db      	ldr	r3, [r3, #12]
 8003d76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	005b      	lsls	r3, r3, #1
 8003d7c:	2203      	movs	r2, #3
 8003d7e:	409a      	lsls	r2, r3
 8003d80:	0013      	movs	r3, r2
 8003d82:	43da      	mvns	r2, r3
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	4013      	ands	r3, r2
 8003d88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	689a      	ldr	r2, [r3, #8]
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	005b      	lsls	r3, r3, #1
 8003d92:	409a      	lsls	r2, r3
 8003d94:	0013      	movs	r3, r2
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	2203      	movs	r2, #3
 8003da8:	4013      	ands	r3, r2
 8003daa:	2b02      	cmp	r3, #2
 8003dac:	d123      	bne.n	8003df6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	08da      	lsrs	r2, r3, #3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	3208      	adds	r2, #8
 8003db6:	0092      	lsls	r2, r2, #2
 8003db8:	58d3      	ldr	r3, [r2, r3]
 8003dba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	2207      	movs	r2, #7
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	220f      	movs	r2, #15
 8003dc6:	409a      	lsls	r2, r3
 8003dc8:	0013      	movs	r3, r2
 8003dca:	43da      	mvns	r2, r3
 8003dcc:	693b      	ldr	r3, [r7, #16]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	691a      	ldr	r2, [r3, #16]
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	2107      	movs	r1, #7
 8003dda:	400b      	ands	r3, r1
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	409a      	lsls	r2, r3
 8003de0:	0013      	movs	r3, r2
 8003de2:	693a      	ldr	r2, [r7, #16]
 8003de4:	4313      	orrs	r3, r2
 8003de6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	08da      	lsrs	r2, r3, #3
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	3208      	adds	r2, #8
 8003df0:	0092      	lsls	r2, r2, #2
 8003df2:	6939      	ldr	r1, [r7, #16]
 8003df4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	2203      	movs	r2, #3
 8003e02:	409a      	lsls	r2, r3
 8003e04:	0013      	movs	r3, r2
 8003e06:	43da      	mvns	r2, r3
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2203      	movs	r2, #3
 8003e14:	401a      	ands	r2, r3
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	409a      	lsls	r2, r3
 8003e1c:	0013      	movs	r3, r2
 8003e1e:	693a      	ldr	r2, [r7, #16]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	685a      	ldr	r2, [r3, #4]
 8003e2e:	23c0      	movs	r3, #192	; 0xc0
 8003e30:	029b      	lsls	r3, r3, #10
 8003e32:	4013      	ands	r3, r2
 8003e34:	d100      	bne.n	8003e38 <HAL_GPIO_Init+0x174>
 8003e36:	e098      	b.n	8003f6a <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003e38:	4a53      	ldr	r2, [pc, #332]	; (8003f88 <HAL_GPIO_Init+0x2c4>)
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	089b      	lsrs	r3, r3, #2
 8003e3e:	3318      	adds	r3, #24
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	589b      	ldr	r3, [r3, r2]
 8003e44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	2203      	movs	r2, #3
 8003e4a:	4013      	ands	r3, r2
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	220f      	movs	r2, #15
 8003e50:	409a      	lsls	r2, r3
 8003e52:	0013      	movs	r3, r2
 8003e54:	43da      	mvns	r2, r3
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003e5c:	687a      	ldr	r2, [r7, #4]
 8003e5e:	23a0      	movs	r3, #160	; 0xa0
 8003e60:	05db      	lsls	r3, r3, #23
 8003e62:	429a      	cmp	r2, r3
 8003e64:	d019      	beq.n	8003e9a <HAL_GPIO_Init+0x1d6>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	4a48      	ldr	r2, [pc, #288]	; (8003f8c <HAL_GPIO_Init+0x2c8>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d013      	beq.n	8003e96 <HAL_GPIO_Init+0x1d2>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	4a47      	ldr	r2, [pc, #284]	; (8003f90 <HAL_GPIO_Init+0x2cc>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d00d      	beq.n	8003e92 <HAL_GPIO_Init+0x1ce>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4a46      	ldr	r2, [pc, #280]	; (8003f94 <HAL_GPIO_Init+0x2d0>)
 8003e7a:	4293      	cmp	r3, r2
 8003e7c:	d007      	beq.n	8003e8e <HAL_GPIO_Init+0x1ca>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	4a45      	ldr	r2, [pc, #276]	; (8003f98 <HAL_GPIO_Init+0x2d4>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d101      	bne.n	8003e8a <HAL_GPIO_Init+0x1c6>
 8003e86:	2304      	movs	r3, #4
 8003e88:	e008      	b.n	8003e9c <HAL_GPIO_Init+0x1d8>
 8003e8a:	2305      	movs	r3, #5
 8003e8c:	e006      	b.n	8003e9c <HAL_GPIO_Init+0x1d8>
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e004      	b.n	8003e9c <HAL_GPIO_Init+0x1d8>
 8003e92:	2302      	movs	r3, #2
 8003e94:	e002      	b.n	8003e9c <HAL_GPIO_Init+0x1d8>
 8003e96:	2301      	movs	r3, #1
 8003e98:	e000      	b.n	8003e9c <HAL_GPIO_Init+0x1d8>
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	2103      	movs	r1, #3
 8003ea0:	400a      	ands	r2, r1
 8003ea2:	00d2      	lsls	r2, r2, #3
 8003ea4:	4093      	lsls	r3, r2
 8003ea6:	693a      	ldr	r2, [r7, #16]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003eac:	4936      	ldr	r1, [pc, #216]	; (8003f88 <HAL_GPIO_Init+0x2c4>)
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	089b      	lsrs	r3, r3, #2
 8003eb2:	3318      	adds	r3, #24
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	693a      	ldr	r2, [r7, #16]
 8003eb8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003eba:	4b33      	ldr	r3, [pc, #204]	; (8003f88 <HAL_GPIO_Init+0x2c4>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	43da      	mvns	r2, r3
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685a      	ldr	r2, [r3, #4]
 8003ece:	2380      	movs	r3, #128	; 0x80
 8003ed0:	035b      	lsls	r3, r3, #13
 8003ed2:	4013      	ands	r3, r2
 8003ed4:	d003      	beq.n	8003ede <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003ede:	4b2a      	ldr	r3, [pc, #168]	; (8003f88 <HAL_GPIO_Init+0x2c4>)
 8003ee0:	693a      	ldr	r2, [r7, #16]
 8003ee2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003ee4:	4b28      	ldr	r3, [pc, #160]	; (8003f88 <HAL_GPIO_Init+0x2c4>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	43da      	mvns	r2, r3
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	2380      	movs	r3, #128	; 0x80
 8003efa:	039b      	lsls	r3, r3, #14
 8003efc:	4013      	ands	r3, r2
 8003efe:	d003      	beq.n	8003f08 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8003f00:	693a      	ldr	r2, [r7, #16]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	4313      	orrs	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f08:	4b1f      	ldr	r3, [pc, #124]	; (8003f88 <HAL_GPIO_Init+0x2c4>)
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003f0e:	4a1e      	ldr	r2, [pc, #120]	; (8003f88 <HAL_GPIO_Init+0x2c4>)
 8003f10:	2384      	movs	r3, #132	; 0x84
 8003f12:	58d3      	ldr	r3, [r2, r3]
 8003f14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	43da      	mvns	r2, r3
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	685a      	ldr	r2, [r3, #4]
 8003f24:	2380      	movs	r3, #128	; 0x80
 8003f26:	029b      	lsls	r3, r3, #10
 8003f28:	4013      	ands	r3, r2
 8003f2a:	d003      	beq.n	8003f34 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f34:	4914      	ldr	r1, [pc, #80]	; (8003f88 <HAL_GPIO_Init+0x2c4>)
 8003f36:	2284      	movs	r2, #132	; 0x84
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003f3c:	4a12      	ldr	r2, [pc, #72]	; (8003f88 <HAL_GPIO_Init+0x2c4>)
 8003f3e:	2380      	movs	r3, #128	; 0x80
 8003f40:	58d3      	ldr	r3, [r2, r3]
 8003f42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	43da      	mvns	r2, r3
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	685a      	ldr	r2, [r3, #4]
 8003f52:	2380      	movs	r3, #128	; 0x80
 8003f54:	025b      	lsls	r3, r3, #9
 8003f56:	4013      	ands	r3, r2
 8003f58:	d003      	beq.n	8003f62 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f62:	4909      	ldr	r1, [pc, #36]	; (8003f88 <HAL_GPIO_Init+0x2c4>)
 8003f64:	2280      	movs	r2, #128	; 0x80
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	40da      	lsrs	r2, r3
 8003f78:	1e13      	subs	r3, r2, #0
 8003f7a:	d000      	beq.n	8003f7e <HAL_GPIO_Init+0x2ba>
 8003f7c:	e6aa      	b.n	8003cd4 <HAL_GPIO_Init+0x10>
  }
}
 8003f7e:	46c0      	nop			; (mov r8, r8)
 8003f80:	46c0      	nop			; (mov r8, r8)
 8003f82:	46bd      	mov	sp, r7
 8003f84:	b006      	add	sp, #24
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	40021800 	.word	0x40021800
 8003f8c:	50000400 	.word	0x50000400
 8003f90:	50000800 	.word	0x50000800
 8003f94:	50000c00 	.word	0x50000c00
 8003f98:	50001000 	.word	0x50001000

08003f9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	000a      	movs	r2, r1
 8003fa6:	1cbb      	adds	r3, r7, #2
 8003fa8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	1cba      	adds	r2, r7, #2
 8003fb0:	8812      	ldrh	r2, [r2, #0]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	d004      	beq.n	8003fc0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003fb6:	230f      	movs	r3, #15
 8003fb8:	18fb      	adds	r3, r7, r3
 8003fba:	2201      	movs	r2, #1
 8003fbc:	701a      	strb	r2, [r3, #0]
 8003fbe:	e003      	b.n	8003fc8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fc0:	230f      	movs	r3, #15
 8003fc2:	18fb      	adds	r3, r7, r3
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003fc8:	230f      	movs	r3, #15
 8003fca:	18fb      	adds	r3, r7, r3
 8003fcc:	781b      	ldrb	r3, [r3, #0]
}
 8003fce:	0018      	movs	r0, r3
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	b004      	add	sp, #16
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b082      	sub	sp, #8
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
 8003fde:	0008      	movs	r0, r1
 8003fe0:	0011      	movs	r1, r2
 8003fe2:	1cbb      	adds	r3, r7, #2
 8003fe4:	1c02      	adds	r2, r0, #0
 8003fe6:	801a      	strh	r2, [r3, #0]
 8003fe8:	1c7b      	adds	r3, r7, #1
 8003fea:	1c0a      	adds	r2, r1, #0
 8003fec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fee:	1c7b      	adds	r3, r7, #1
 8003ff0:	781b      	ldrb	r3, [r3, #0]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d004      	beq.n	8004000 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003ff6:	1cbb      	adds	r3, r7, #2
 8003ff8:	881a      	ldrh	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ffe:	e003      	b.n	8004008 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004000:	1cbb      	adds	r3, r7, #2
 8004002:	881a      	ldrh	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004008:	46c0      	nop			; (mov r8, r8)
 800400a:	46bd      	mov	sp, r7
 800400c:	b002      	add	sp, #8
 800400e:	bd80      	pop	{r7, pc}

08004010 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	0002      	movs	r2, r0
 8004018:	1dbb      	adds	r3, r7, #6
 800401a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 800401c:	4b10      	ldr	r3, [pc, #64]	; (8004060 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	1dba      	adds	r2, r7, #6
 8004022:	8812      	ldrh	r2, [r2, #0]
 8004024:	4013      	ands	r3, r2
 8004026:	d008      	beq.n	800403a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8004028:	4b0d      	ldr	r3, [pc, #52]	; (8004060 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800402a:	1dba      	adds	r2, r7, #6
 800402c:	8812      	ldrh	r2, [r2, #0]
 800402e:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8004030:	1dbb      	adds	r3, r7, #6
 8004032:	881b      	ldrh	r3, [r3, #0]
 8004034:	0018      	movs	r0, r3
 8004036:	f7ff f993 	bl	8003360 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 800403a:	4b09      	ldr	r3, [pc, #36]	; (8004060 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	1dba      	adds	r2, r7, #6
 8004040:	8812      	ldrh	r2, [r2, #0]
 8004042:	4013      	ands	r3, r2
 8004044:	d008      	beq.n	8004058 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8004046:	4b06      	ldr	r3, [pc, #24]	; (8004060 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8004048:	1dba      	adds	r2, r7, #6
 800404a:	8812      	ldrh	r2, [r2, #0]
 800404c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 800404e:	1dbb      	adds	r3, r7, #6
 8004050:	881b      	ldrh	r3, [r3, #0]
 8004052:	0018      	movs	r0, r3
 8004054:	f000 f806 	bl	8004064 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8004058:	46c0      	nop			; (mov r8, r8)
 800405a:	46bd      	mov	sp, r7
 800405c:	b002      	add	sp, #8
 800405e:	bd80      	pop	{r7, pc}
 8004060:	40021800 	.word	0x40021800

08004064 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	0002      	movs	r2, r0
 800406c:	1dbb      	adds	r3, r7, #6
 800406e:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8004070:	46c0      	nop			; (mov r8, r8)
 8004072:	46bd      	mov	sp, r7
 8004074:	b002      	add	sp, #8
 8004076:	bd80      	pop	{r7, pc}

08004078 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800407c:	4b04      	ldr	r3, [pc, #16]	; (8004090 <HAL_PWR_EnableBkUpAccess+0x18>)
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	4b03      	ldr	r3, [pc, #12]	; (8004090 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004082:	2180      	movs	r1, #128	; 0x80
 8004084:	0049      	lsls	r1, r1, #1
 8004086:	430a      	orrs	r2, r1
 8004088:	601a      	str	r2, [r3, #0]
}
 800408a:	46c0      	nop			; (mov r8, r8)
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	40007000 	.word	0x40007000

08004094 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	000a      	movs	r2, r1
 800409e:	1cfb      	adds	r3, r7, #3
 80040a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d009      	beq.n	80040bc <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 80040a8:	4b14      	ldr	r3, [pc, #80]	; (80040fc <HAL_PWR_EnterSTOPMode+0x68>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2207      	movs	r2, #7
 80040ae:	4393      	bics	r3, r2
 80040b0:	001a      	movs	r2, r3
 80040b2:	4b12      	ldr	r3, [pc, #72]	; (80040fc <HAL_PWR_EnterSTOPMode+0x68>)
 80040b4:	2101      	movs	r1, #1
 80040b6:	430a      	orrs	r2, r1
 80040b8:	601a      	str	r2, [r3, #0]
 80040ba:	e005      	b.n	80040c8 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 80040bc:	4b0f      	ldr	r3, [pc, #60]	; (80040fc <HAL_PWR_EnterSTOPMode+0x68>)
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	4b0e      	ldr	r3, [pc, #56]	; (80040fc <HAL_PWR_EnterSTOPMode+0x68>)
 80040c2:	2107      	movs	r1, #7
 80040c4:	438a      	bics	r2, r1
 80040c6:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80040c8:	4b0d      	ldr	r3, [pc, #52]	; (8004100 <HAL_PWR_EnterSTOPMode+0x6c>)
 80040ca:	691a      	ldr	r2, [r3, #16]
 80040cc:	4b0c      	ldr	r3, [pc, #48]	; (8004100 <HAL_PWR_EnterSTOPMode+0x6c>)
 80040ce:	2104      	movs	r1, #4
 80040d0:	430a      	orrs	r2, r1
 80040d2:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 80040d4:	1cfb      	adds	r3, r7, #3
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d101      	bne.n	80040e0 <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80040dc:	bf30      	wfi
 80040de:	e002      	b.n	80040e6 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80040e0:	bf40      	sev
    __WFE();
 80040e2:	bf20      	wfe
    __WFE();
 80040e4:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80040e6:	4b06      	ldr	r3, [pc, #24]	; (8004100 <HAL_PWR_EnterSTOPMode+0x6c>)
 80040e8:	691a      	ldr	r2, [r3, #16]
 80040ea:	4b05      	ldr	r3, [pc, #20]	; (8004100 <HAL_PWR_EnterSTOPMode+0x6c>)
 80040ec:	2104      	movs	r1, #4
 80040ee:	438a      	bics	r2, r1
 80040f0:	611a      	str	r2, [r3, #16]
}
 80040f2:	46c0      	nop			; (mov r8, r8)
 80040f4:	46bd      	mov	sp, r7
 80040f6:	b002      	add	sp, #8
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	46c0      	nop			; (mov r8, r8)
 80040fc:	40007000 	.word	0x40007000
 8004100:	e000ed00 	.word	0xe000ed00

08004104 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800410c:	4b19      	ldr	r3, [pc, #100]	; (8004174 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a19      	ldr	r2, [pc, #100]	; (8004178 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004112:	4013      	ands	r3, r2
 8004114:	0019      	movs	r1, r3
 8004116:	4b17      	ldr	r3, [pc, #92]	; (8004174 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004118:	687a      	ldr	r2, [r7, #4]
 800411a:	430a      	orrs	r2, r1
 800411c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	2380      	movs	r3, #128	; 0x80
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	429a      	cmp	r2, r3
 8004126:	d11f      	bne.n	8004168 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004128:	4b14      	ldr	r3, [pc, #80]	; (800417c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	0013      	movs	r3, r2
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	189b      	adds	r3, r3, r2
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	4912      	ldr	r1, [pc, #72]	; (8004180 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004136:	0018      	movs	r0, r3
 8004138:	f7fc f800 	bl	800013c <__udivsi3>
 800413c:	0003      	movs	r3, r0
 800413e:	3301      	adds	r3, #1
 8004140:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004142:	e008      	b.n	8004156 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d003      	beq.n	8004152 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	3b01      	subs	r3, #1
 800414e:	60fb      	str	r3, [r7, #12]
 8004150:	e001      	b.n	8004156 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e009      	b.n	800416a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004156:	4b07      	ldr	r3, [pc, #28]	; (8004174 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004158:	695a      	ldr	r2, [r3, #20]
 800415a:	2380      	movs	r3, #128	; 0x80
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	401a      	ands	r2, r3
 8004160:	2380      	movs	r3, #128	; 0x80
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	429a      	cmp	r2, r3
 8004166:	d0ed      	beq.n	8004144 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004168:	2300      	movs	r3, #0
}
 800416a:	0018      	movs	r0, r3
 800416c:	46bd      	mov	sp, r7
 800416e:	b004      	add	sp, #16
 8004170:	bd80      	pop	{r7, pc}
 8004172:	46c0      	nop			; (mov r8, r8)
 8004174:	40007000 	.word	0x40007000
 8004178:	fffff9ff 	.word	0xfffff9ff
 800417c:	20000014 	.word	0x20000014
 8004180:	000f4240 	.word	0x000f4240

08004184 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004188:	4b03      	ldr	r3, [pc, #12]	; (8004198 <LL_RCC_GetAPB1Prescaler+0x14>)
 800418a:	689a      	ldr	r2, [r3, #8]
 800418c:	23e0      	movs	r3, #224	; 0xe0
 800418e:	01db      	lsls	r3, r3, #7
 8004190:	4013      	ands	r3, r2
}
 8004192:	0018      	movs	r0, r3
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	40021000 	.word	0x40021000

0800419c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b088      	sub	sp, #32
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d102      	bne.n	80041b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	f000 fb50 	bl	8004850 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2201      	movs	r2, #1
 80041b6:	4013      	ands	r3, r2
 80041b8:	d100      	bne.n	80041bc <HAL_RCC_OscConfig+0x20>
 80041ba:	e07c      	b.n	80042b6 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041bc:	4bc3      	ldr	r3, [pc, #780]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	2238      	movs	r2, #56	; 0x38
 80041c2:	4013      	ands	r3, r2
 80041c4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041c6:	4bc1      	ldr	r3, [pc, #772]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	2203      	movs	r2, #3
 80041cc:	4013      	ands	r3, r2
 80041ce:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	2b10      	cmp	r3, #16
 80041d4:	d102      	bne.n	80041dc <HAL_RCC_OscConfig+0x40>
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	2b03      	cmp	r3, #3
 80041da:	d002      	beq.n	80041e2 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80041dc:	69bb      	ldr	r3, [r7, #24]
 80041de:	2b08      	cmp	r3, #8
 80041e0:	d10b      	bne.n	80041fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041e2:	4bba      	ldr	r3, [pc, #744]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	2380      	movs	r3, #128	; 0x80
 80041e8:	029b      	lsls	r3, r3, #10
 80041ea:	4013      	ands	r3, r2
 80041ec:	d062      	beq.n	80042b4 <HAL_RCC_OscConfig+0x118>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d15e      	bne.n	80042b4 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e32a      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	2380      	movs	r3, #128	; 0x80
 8004200:	025b      	lsls	r3, r3, #9
 8004202:	429a      	cmp	r2, r3
 8004204:	d107      	bne.n	8004216 <HAL_RCC_OscConfig+0x7a>
 8004206:	4bb1      	ldr	r3, [pc, #708]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	4bb0      	ldr	r3, [pc, #704]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 800420c:	2180      	movs	r1, #128	; 0x80
 800420e:	0249      	lsls	r1, r1, #9
 8004210:	430a      	orrs	r2, r1
 8004212:	601a      	str	r2, [r3, #0]
 8004214:	e020      	b.n	8004258 <HAL_RCC_OscConfig+0xbc>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685a      	ldr	r2, [r3, #4]
 800421a:	23a0      	movs	r3, #160	; 0xa0
 800421c:	02db      	lsls	r3, r3, #11
 800421e:	429a      	cmp	r2, r3
 8004220:	d10e      	bne.n	8004240 <HAL_RCC_OscConfig+0xa4>
 8004222:	4baa      	ldr	r3, [pc, #680]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	4ba9      	ldr	r3, [pc, #676]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004228:	2180      	movs	r1, #128	; 0x80
 800422a:	02c9      	lsls	r1, r1, #11
 800422c:	430a      	orrs	r2, r1
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	4ba6      	ldr	r3, [pc, #664]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	4ba5      	ldr	r3, [pc, #660]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004236:	2180      	movs	r1, #128	; 0x80
 8004238:	0249      	lsls	r1, r1, #9
 800423a:	430a      	orrs	r2, r1
 800423c:	601a      	str	r2, [r3, #0]
 800423e:	e00b      	b.n	8004258 <HAL_RCC_OscConfig+0xbc>
 8004240:	4ba2      	ldr	r3, [pc, #648]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	4ba1      	ldr	r3, [pc, #644]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004246:	49a2      	ldr	r1, [pc, #648]	; (80044d0 <HAL_RCC_OscConfig+0x334>)
 8004248:	400a      	ands	r2, r1
 800424a:	601a      	str	r2, [r3, #0]
 800424c:	4b9f      	ldr	r3, [pc, #636]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	4b9e      	ldr	r3, [pc, #632]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004252:	49a0      	ldr	r1, [pc, #640]	; (80044d4 <HAL_RCC_OscConfig+0x338>)
 8004254:	400a      	ands	r2, r1
 8004256:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d014      	beq.n	800428a <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004260:	f7ff fbdc 	bl	8003a1c <HAL_GetTick>
 8004264:	0003      	movs	r3, r0
 8004266:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004268:	e008      	b.n	800427c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800426a:	f7ff fbd7 	bl	8003a1c <HAL_GetTick>
 800426e:	0002      	movs	r2, r0
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	1ad3      	subs	r3, r2, r3
 8004274:	2b64      	cmp	r3, #100	; 0x64
 8004276:	d901      	bls.n	800427c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e2e9      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800427c:	4b93      	ldr	r3, [pc, #588]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	2380      	movs	r3, #128	; 0x80
 8004282:	029b      	lsls	r3, r3, #10
 8004284:	4013      	ands	r3, r2
 8004286:	d0f0      	beq.n	800426a <HAL_RCC_OscConfig+0xce>
 8004288:	e015      	b.n	80042b6 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800428a:	f7ff fbc7 	bl	8003a1c <HAL_GetTick>
 800428e:	0003      	movs	r3, r0
 8004290:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004292:	e008      	b.n	80042a6 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004294:	f7ff fbc2 	bl	8003a1c <HAL_GetTick>
 8004298:	0002      	movs	r2, r0
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b64      	cmp	r3, #100	; 0x64
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e2d4      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80042a6:	4b89      	ldr	r3, [pc, #548]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	2380      	movs	r3, #128	; 0x80
 80042ac:	029b      	lsls	r3, r3, #10
 80042ae:	4013      	ands	r3, r2
 80042b0:	d1f0      	bne.n	8004294 <HAL_RCC_OscConfig+0xf8>
 80042b2:	e000      	b.n	80042b6 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042b4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2202      	movs	r2, #2
 80042bc:	4013      	ands	r3, r2
 80042be:	d100      	bne.n	80042c2 <HAL_RCC_OscConfig+0x126>
 80042c0:	e099      	b.n	80043f6 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042c2:	4b82      	ldr	r3, [pc, #520]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	2238      	movs	r2, #56	; 0x38
 80042c8:	4013      	ands	r3, r2
 80042ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042cc:	4b7f      	ldr	r3, [pc, #508]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	2203      	movs	r2, #3
 80042d2:	4013      	ands	r3, r2
 80042d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	2b10      	cmp	r3, #16
 80042da:	d102      	bne.n	80042e2 <HAL_RCC_OscConfig+0x146>
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d002      	beq.n	80042e8 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80042e2:	69bb      	ldr	r3, [r7, #24]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d135      	bne.n	8004354 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80042e8:	4b78      	ldr	r3, [pc, #480]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	2380      	movs	r3, #128	; 0x80
 80042ee:	00db      	lsls	r3, r3, #3
 80042f0:	4013      	ands	r3, r2
 80042f2:	d005      	beq.n	8004300 <HAL_RCC_OscConfig+0x164>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d101      	bne.n	8004300 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e2a7      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004300:	4b72      	ldr	r3, [pc, #456]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	4a74      	ldr	r2, [pc, #464]	; (80044d8 <HAL_RCC_OscConfig+0x33c>)
 8004306:	4013      	ands	r3, r2
 8004308:	0019      	movs	r1, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	021a      	lsls	r2, r3, #8
 8004310:	4b6e      	ldr	r3, [pc, #440]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004312:	430a      	orrs	r2, r1
 8004314:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d112      	bne.n	8004342 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800431c:	4b6b      	ldr	r3, [pc, #428]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a6e      	ldr	r2, [pc, #440]	; (80044dc <HAL_RCC_OscConfig+0x340>)
 8004322:	4013      	ands	r3, r2
 8004324:	0019      	movs	r1, r3
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	691a      	ldr	r2, [r3, #16]
 800432a:	4b68      	ldr	r3, [pc, #416]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 800432c:	430a      	orrs	r2, r1
 800432e:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004330:	4b66      	ldr	r3, [pc, #408]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	0adb      	lsrs	r3, r3, #11
 8004336:	2207      	movs	r2, #7
 8004338:	4013      	ands	r3, r2
 800433a:	4a69      	ldr	r2, [pc, #420]	; (80044e0 <HAL_RCC_OscConfig+0x344>)
 800433c:	40da      	lsrs	r2, r3
 800433e:	4b69      	ldr	r3, [pc, #420]	; (80044e4 <HAL_RCC_OscConfig+0x348>)
 8004340:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004342:	4b69      	ldr	r3, [pc, #420]	; (80044e8 <HAL_RCC_OscConfig+0x34c>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	0018      	movs	r0, r3
 8004348:	f7ff fb0c 	bl	8003964 <HAL_InitTick>
 800434c:	1e03      	subs	r3, r0, #0
 800434e:	d051      	beq.n	80043f4 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e27d      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d030      	beq.n	80043be <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800435c:	4b5b      	ldr	r3, [pc, #364]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a5e      	ldr	r2, [pc, #376]	; (80044dc <HAL_RCC_OscConfig+0x340>)
 8004362:	4013      	ands	r3, r2
 8004364:	0019      	movs	r1, r3
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	691a      	ldr	r2, [r3, #16]
 800436a:	4b58      	ldr	r3, [pc, #352]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 800436c:	430a      	orrs	r2, r1
 800436e:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004370:	4b56      	ldr	r3, [pc, #344]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	4b55      	ldr	r3, [pc, #340]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004376:	2180      	movs	r1, #128	; 0x80
 8004378:	0049      	lsls	r1, r1, #1
 800437a:	430a      	orrs	r2, r1
 800437c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437e:	f7ff fb4d 	bl	8003a1c <HAL_GetTick>
 8004382:	0003      	movs	r3, r0
 8004384:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004386:	e008      	b.n	800439a <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004388:	f7ff fb48 	bl	8003a1c <HAL_GetTick>
 800438c:	0002      	movs	r2, r0
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	2b02      	cmp	r3, #2
 8004394:	d901      	bls.n	800439a <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e25a      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800439a:	4b4c      	ldr	r3, [pc, #304]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	2380      	movs	r3, #128	; 0x80
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	4013      	ands	r3, r2
 80043a4:	d0f0      	beq.n	8004388 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043a6:	4b49      	ldr	r3, [pc, #292]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	4a4b      	ldr	r2, [pc, #300]	; (80044d8 <HAL_RCC_OscConfig+0x33c>)
 80043ac:	4013      	ands	r3, r2
 80043ae:	0019      	movs	r1, r3
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	021a      	lsls	r2, r3, #8
 80043b6:	4b45      	ldr	r3, [pc, #276]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80043b8:	430a      	orrs	r2, r1
 80043ba:	605a      	str	r2, [r3, #4]
 80043bc:	e01b      	b.n	80043f6 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80043be:	4b43      	ldr	r3, [pc, #268]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	4b42      	ldr	r3, [pc, #264]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80043c4:	4949      	ldr	r1, [pc, #292]	; (80044ec <HAL_RCC_OscConfig+0x350>)
 80043c6:	400a      	ands	r2, r1
 80043c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ca:	f7ff fb27 	bl	8003a1c <HAL_GetTick>
 80043ce:	0003      	movs	r3, r0
 80043d0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043d2:	e008      	b.n	80043e6 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043d4:	f7ff fb22 	bl	8003a1c <HAL_GetTick>
 80043d8:	0002      	movs	r2, r0
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e234      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80043e6:	4b39      	ldr	r3, [pc, #228]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	2380      	movs	r3, #128	; 0x80
 80043ec:	00db      	lsls	r3, r3, #3
 80043ee:	4013      	ands	r3, r2
 80043f0:	d1f0      	bne.n	80043d4 <HAL_RCC_OscConfig+0x238>
 80043f2:	e000      	b.n	80043f6 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043f4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2208      	movs	r2, #8
 80043fc:	4013      	ands	r3, r2
 80043fe:	d047      	beq.n	8004490 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004400:	4b32      	ldr	r3, [pc, #200]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	2238      	movs	r2, #56	; 0x38
 8004406:	4013      	ands	r3, r2
 8004408:	2b18      	cmp	r3, #24
 800440a:	d10a      	bne.n	8004422 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800440c:	4b2f      	ldr	r3, [pc, #188]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 800440e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004410:	2202      	movs	r2, #2
 8004412:	4013      	ands	r3, r2
 8004414:	d03c      	beq.n	8004490 <HAL_RCC_OscConfig+0x2f4>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	699b      	ldr	r3, [r3, #24]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d138      	bne.n	8004490 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e216      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	699b      	ldr	r3, [r3, #24]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d019      	beq.n	800445e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800442a:	4b28      	ldr	r3, [pc, #160]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 800442c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800442e:	4b27      	ldr	r3, [pc, #156]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004430:	2101      	movs	r1, #1
 8004432:	430a      	orrs	r2, r1
 8004434:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004436:	f7ff faf1 	bl	8003a1c <HAL_GetTick>
 800443a:	0003      	movs	r3, r0
 800443c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800443e:	e008      	b.n	8004452 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004440:	f7ff faec 	bl	8003a1c <HAL_GetTick>
 8004444:	0002      	movs	r2, r0
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d901      	bls.n	8004452 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e1fe      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004452:	4b1e      	ldr	r3, [pc, #120]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004454:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004456:	2202      	movs	r2, #2
 8004458:	4013      	ands	r3, r2
 800445a:	d0f1      	beq.n	8004440 <HAL_RCC_OscConfig+0x2a4>
 800445c:	e018      	b.n	8004490 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800445e:	4b1b      	ldr	r3, [pc, #108]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004460:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004462:	4b1a      	ldr	r3, [pc, #104]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004464:	2101      	movs	r1, #1
 8004466:	438a      	bics	r2, r1
 8004468:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446a:	f7ff fad7 	bl	8003a1c <HAL_GetTick>
 800446e:	0003      	movs	r3, r0
 8004470:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004474:	f7ff fad2 	bl	8003a1c <HAL_GetTick>
 8004478:	0002      	movs	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e1e4      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004486:	4b11      	ldr	r3, [pc, #68]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 8004488:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800448a:	2202      	movs	r2, #2
 800448c:	4013      	ands	r3, r2
 800448e:	d1f1      	bne.n	8004474 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2204      	movs	r2, #4
 8004496:	4013      	ands	r3, r2
 8004498:	d100      	bne.n	800449c <HAL_RCC_OscConfig+0x300>
 800449a:	e0c7      	b.n	800462c <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800449c:	231f      	movs	r3, #31
 800449e:	18fb      	adds	r3, r7, r3
 80044a0:	2200      	movs	r2, #0
 80044a2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80044a4:	4b09      	ldr	r3, [pc, #36]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	2238      	movs	r2, #56	; 0x38
 80044aa:	4013      	ands	r3, r2
 80044ac:	2b20      	cmp	r3, #32
 80044ae:	d11f      	bne.n	80044f0 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80044b0:	4b06      	ldr	r3, [pc, #24]	; (80044cc <HAL_RCC_OscConfig+0x330>)
 80044b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044b4:	2202      	movs	r2, #2
 80044b6:	4013      	ands	r3, r2
 80044b8:	d100      	bne.n	80044bc <HAL_RCC_OscConfig+0x320>
 80044ba:	e0b7      	b.n	800462c <HAL_RCC_OscConfig+0x490>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d000      	beq.n	80044c6 <HAL_RCC_OscConfig+0x32a>
 80044c4:	e0b2      	b.n	800462c <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e1c2      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
 80044ca:	46c0      	nop			; (mov r8, r8)
 80044cc:	40021000 	.word	0x40021000
 80044d0:	fffeffff 	.word	0xfffeffff
 80044d4:	fffbffff 	.word	0xfffbffff
 80044d8:	ffff80ff 	.word	0xffff80ff
 80044dc:	ffffc7ff 	.word	0xffffc7ff
 80044e0:	00f42400 	.word	0x00f42400
 80044e4:	20000014 	.word	0x20000014
 80044e8:	20000018 	.word	0x20000018
 80044ec:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80044f0:	4bb5      	ldr	r3, [pc, #724]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80044f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044f4:	2380      	movs	r3, #128	; 0x80
 80044f6:	055b      	lsls	r3, r3, #21
 80044f8:	4013      	ands	r3, r2
 80044fa:	d101      	bne.n	8004500 <HAL_RCC_OscConfig+0x364>
 80044fc:	2301      	movs	r3, #1
 80044fe:	e000      	b.n	8004502 <HAL_RCC_OscConfig+0x366>
 8004500:	2300      	movs	r3, #0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d011      	beq.n	800452a <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004506:	4bb0      	ldr	r3, [pc, #704]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004508:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800450a:	4baf      	ldr	r3, [pc, #700]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 800450c:	2180      	movs	r1, #128	; 0x80
 800450e:	0549      	lsls	r1, r1, #21
 8004510:	430a      	orrs	r2, r1
 8004512:	63da      	str	r2, [r3, #60]	; 0x3c
 8004514:	4bac      	ldr	r3, [pc, #688]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004516:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004518:	2380      	movs	r3, #128	; 0x80
 800451a:	055b      	lsls	r3, r3, #21
 800451c:	4013      	ands	r3, r2
 800451e:	60fb      	str	r3, [r7, #12]
 8004520:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004522:	231f      	movs	r3, #31
 8004524:	18fb      	adds	r3, r7, r3
 8004526:	2201      	movs	r2, #1
 8004528:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800452a:	4ba8      	ldr	r3, [pc, #672]	; (80047cc <HAL_RCC_OscConfig+0x630>)
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	2380      	movs	r3, #128	; 0x80
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	4013      	ands	r3, r2
 8004534:	d11a      	bne.n	800456c <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004536:	4ba5      	ldr	r3, [pc, #660]	; (80047cc <HAL_RCC_OscConfig+0x630>)
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	4ba4      	ldr	r3, [pc, #656]	; (80047cc <HAL_RCC_OscConfig+0x630>)
 800453c:	2180      	movs	r1, #128	; 0x80
 800453e:	0049      	lsls	r1, r1, #1
 8004540:	430a      	orrs	r2, r1
 8004542:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004544:	f7ff fa6a 	bl	8003a1c <HAL_GetTick>
 8004548:	0003      	movs	r3, r0
 800454a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800454c:	e008      	b.n	8004560 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800454e:	f7ff fa65 	bl	8003a1c <HAL_GetTick>
 8004552:	0002      	movs	r2, r0
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d901      	bls.n	8004560 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e177      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004560:	4b9a      	ldr	r3, [pc, #616]	; (80047cc <HAL_RCC_OscConfig+0x630>)
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	2380      	movs	r3, #128	; 0x80
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	4013      	ands	r3, r2
 800456a:	d0f0      	beq.n	800454e <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	2b01      	cmp	r3, #1
 8004572:	d106      	bne.n	8004582 <HAL_RCC_OscConfig+0x3e6>
 8004574:	4b94      	ldr	r3, [pc, #592]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004576:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004578:	4b93      	ldr	r3, [pc, #588]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 800457a:	2101      	movs	r1, #1
 800457c:	430a      	orrs	r2, r1
 800457e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004580:	e01c      	b.n	80045bc <HAL_RCC_OscConfig+0x420>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	2b05      	cmp	r3, #5
 8004588:	d10c      	bne.n	80045a4 <HAL_RCC_OscConfig+0x408>
 800458a:	4b8f      	ldr	r3, [pc, #572]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 800458c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800458e:	4b8e      	ldr	r3, [pc, #568]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004590:	2104      	movs	r1, #4
 8004592:	430a      	orrs	r2, r1
 8004594:	65da      	str	r2, [r3, #92]	; 0x5c
 8004596:	4b8c      	ldr	r3, [pc, #560]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004598:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800459a:	4b8b      	ldr	r3, [pc, #556]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 800459c:	2101      	movs	r1, #1
 800459e:	430a      	orrs	r2, r1
 80045a0:	65da      	str	r2, [r3, #92]	; 0x5c
 80045a2:	e00b      	b.n	80045bc <HAL_RCC_OscConfig+0x420>
 80045a4:	4b88      	ldr	r3, [pc, #544]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80045a6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045a8:	4b87      	ldr	r3, [pc, #540]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80045aa:	2101      	movs	r1, #1
 80045ac:	438a      	bics	r2, r1
 80045ae:	65da      	str	r2, [r3, #92]	; 0x5c
 80045b0:	4b85      	ldr	r3, [pc, #532]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80045b2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80045b4:	4b84      	ldr	r3, [pc, #528]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80045b6:	2104      	movs	r1, #4
 80045b8:	438a      	bics	r2, r1
 80045ba:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d014      	beq.n	80045ee <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c4:	f7ff fa2a 	bl	8003a1c <HAL_GetTick>
 80045c8:	0003      	movs	r3, r0
 80045ca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045cc:	e009      	b.n	80045e2 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045ce:	f7ff fa25 	bl	8003a1c <HAL_GetTick>
 80045d2:	0002      	movs	r2, r0
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	4a7d      	ldr	r2, [pc, #500]	; (80047d0 <HAL_RCC_OscConfig+0x634>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e136      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045e2:	4b79      	ldr	r3, [pc, #484]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80045e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e6:	2202      	movs	r2, #2
 80045e8:	4013      	ands	r3, r2
 80045ea:	d0f0      	beq.n	80045ce <HAL_RCC_OscConfig+0x432>
 80045ec:	e013      	b.n	8004616 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ee:	f7ff fa15 	bl	8003a1c <HAL_GetTick>
 80045f2:	0003      	movs	r3, r0
 80045f4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80045f6:	e009      	b.n	800460c <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045f8:	f7ff fa10 	bl	8003a1c <HAL_GetTick>
 80045fc:	0002      	movs	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	4a73      	ldr	r2, [pc, #460]	; (80047d0 <HAL_RCC_OscConfig+0x634>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d901      	bls.n	800460c <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e121      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800460c:	4b6e      	ldr	r3, [pc, #440]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 800460e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004610:	2202      	movs	r2, #2
 8004612:	4013      	ands	r3, r2
 8004614:	d1f0      	bne.n	80045f8 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004616:	231f      	movs	r3, #31
 8004618:	18fb      	adds	r3, r7, r3
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d105      	bne.n	800462c <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004620:	4b69      	ldr	r3, [pc, #420]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004622:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004624:	4b68      	ldr	r3, [pc, #416]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004626:	496b      	ldr	r1, [pc, #428]	; (80047d4 <HAL_RCC_OscConfig+0x638>)
 8004628:	400a      	ands	r2, r1
 800462a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2220      	movs	r2, #32
 8004632:	4013      	ands	r3, r2
 8004634:	d039      	beq.n	80046aa <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	69db      	ldr	r3, [r3, #28]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d01b      	beq.n	8004676 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800463e:	4b62      	ldr	r3, [pc, #392]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004640:	681a      	ldr	r2, [r3, #0]
 8004642:	4b61      	ldr	r3, [pc, #388]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004644:	2180      	movs	r1, #128	; 0x80
 8004646:	03c9      	lsls	r1, r1, #15
 8004648:	430a      	orrs	r2, r1
 800464a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800464c:	f7ff f9e6 	bl	8003a1c <HAL_GetTick>
 8004650:	0003      	movs	r3, r0
 8004652:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004654:	e008      	b.n	8004668 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004656:	f7ff f9e1 	bl	8003a1c <HAL_GetTick>
 800465a:	0002      	movs	r2, r0
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	1ad3      	subs	r3, r2, r3
 8004660:	2b02      	cmp	r3, #2
 8004662:	d901      	bls.n	8004668 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e0f3      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004668:	4b57      	ldr	r3, [pc, #348]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	2380      	movs	r3, #128	; 0x80
 800466e:	041b      	lsls	r3, r3, #16
 8004670:	4013      	ands	r3, r2
 8004672:	d0f0      	beq.n	8004656 <HAL_RCC_OscConfig+0x4ba>
 8004674:	e019      	b.n	80046aa <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004676:	4b54      	ldr	r3, [pc, #336]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	4b53      	ldr	r3, [pc, #332]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 800467c:	4956      	ldr	r1, [pc, #344]	; (80047d8 <HAL_RCC_OscConfig+0x63c>)
 800467e:	400a      	ands	r2, r1
 8004680:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004682:	f7ff f9cb 	bl	8003a1c <HAL_GetTick>
 8004686:	0003      	movs	r3, r0
 8004688:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800468a:	e008      	b.n	800469e <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800468c:	f7ff f9c6 	bl	8003a1c <HAL_GetTick>
 8004690:	0002      	movs	r2, r0
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d901      	bls.n	800469e <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e0d8      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800469e:	4b4a      	ldr	r3, [pc, #296]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	2380      	movs	r3, #128	; 0x80
 80046a4:	041b      	lsls	r3, r3, #16
 80046a6:	4013      	ands	r3, r2
 80046a8:	d1f0      	bne.n	800468c <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a1b      	ldr	r3, [r3, #32]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d100      	bne.n	80046b4 <HAL_RCC_OscConfig+0x518>
 80046b2:	e0cc      	b.n	800484e <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046b4:	4b44      	ldr	r3, [pc, #272]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	2238      	movs	r2, #56	; 0x38
 80046ba:	4013      	ands	r3, r2
 80046bc:	2b10      	cmp	r3, #16
 80046be:	d100      	bne.n	80046c2 <HAL_RCC_OscConfig+0x526>
 80046c0:	e07b      	b.n	80047ba <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d156      	bne.n	8004778 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046ca:	4b3f      	ldr	r3, [pc, #252]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	4b3e      	ldr	r3, [pc, #248]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80046d0:	4942      	ldr	r1, [pc, #264]	; (80047dc <HAL_RCC_OscConfig+0x640>)
 80046d2:	400a      	ands	r2, r1
 80046d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d6:	f7ff f9a1 	bl	8003a1c <HAL_GetTick>
 80046da:	0003      	movs	r3, r0
 80046dc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046de:	e008      	b.n	80046f2 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046e0:	f7ff f99c 	bl	8003a1c <HAL_GetTick>
 80046e4:	0002      	movs	r2, r0
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	1ad3      	subs	r3, r2, r3
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d901      	bls.n	80046f2 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80046ee:	2303      	movs	r3, #3
 80046f0:	e0ae      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80046f2:	4b35      	ldr	r3, [pc, #212]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	2380      	movs	r3, #128	; 0x80
 80046f8:	049b      	lsls	r3, r3, #18
 80046fa:	4013      	ands	r3, r2
 80046fc:	d1f0      	bne.n	80046e0 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80046fe:	4b32      	ldr	r3, [pc, #200]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	4a37      	ldr	r2, [pc, #220]	; (80047e0 <HAL_RCC_OscConfig+0x644>)
 8004704:	4013      	ands	r3, r2
 8004706:	0019      	movs	r1, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004710:	431a      	orrs	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004716:	021b      	lsls	r3, r3, #8
 8004718:	431a      	orrs	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800471e:	431a      	orrs	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004724:	431a      	orrs	r2, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472a:	431a      	orrs	r2, r3
 800472c:	4b26      	ldr	r3, [pc, #152]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 800472e:	430a      	orrs	r2, r1
 8004730:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004732:	4b25      	ldr	r3, [pc, #148]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	4b24      	ldr	r3, [pc, #144]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004738:	2180      	movs	r1, #128	; 0x80
 800473a:	0449      	lsls	r1, r1, #17
 800473c:	430a      	orrs	r2, r1
 800473e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004740:	4b21      	ldr	r3, [pc, #132]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004742:	68da      	ldr	r2, [r3, #12]
 8004744:	4b20      	ldr	r3, [pc, #128]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 8004746:	2180      	movs	r1, #128	; 0x80
 8004748:	0549      	lsls	r1, r1, #21
 800474a:	430a      	orrs	r2, r1
 800474c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800474e:	f7ff f965 	bl	8003a1c <HAL_GetTick>
 8004752:	0003      	movs	r3, r0
 8004754:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004756:	e008      	b.n	800476a <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004758:	f7ff f960 	bl	8003a1c <HAL_GetTick>
 800475c:	0002      	movs	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	2b02      	cmp	r3, #2
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e072      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800476a:	4b17      	ldr	r3, [pc, #92]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	2380      	movs	r3, #128	; 0x80
 8004770:	049b      	lsls	r3, r3, #18
 8004772:	4013      	ands	r3, r2
 8004774:	d0f0      	beq.n	8004758 <HAL_RCC_OscConfig+0x5bc>
 8004776:	e06a      	b.n	800484e <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004778:	4b13      	ldr	r3, [pc, #76]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	4b12      	ldr	r3, [pc, #72]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 800477e:	4917      	ldr	r1, [pc, #92]	; (80047dc <HAL_RCC_OscConfig+0x640>)
 8004780:	400a      	ands	r2, r1
 8004782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004784:	f7ff f94a 	bl	8003a1c <HAL_GetTick>
 8004788:	0003      	movs	r3, r0
 800478a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800478c:	e008      	b.n	80047a0 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800478e:	f7ff f945 	bl	8003a1c <HAL_GetTick>
 8004792:	0002      	movs	r2, r0
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	2b02      	cmp	r3, #2
 800479a:	d901      	bls.n	80047a0 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e057      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047a0:	4b09      	ldr	r3, [pc, #36]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	2380      	movs	r3, #128	; 0x80
 80047a6:	049b      	lsls	r3, r3, #18
 80047a8:	4013      	ands	r3, r2
 80047aa:	d1f0      	bne.n	800478e <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80047ac:	4b06      	ldr	r3, [pc, #24]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80047ae:	68da      	ldr	r2, [r3, #12]
 80047b0:	4b05      	ldr	r3, [pc, #20]	; (80047c8 <HAL_RCC_OscConfig+0x62c>)
 80047b2:	490c      	ldr	r1, [pc, #48]	; (80047e4 <HAL_RCC_OscConfig+0x648>)
 80047b4:	400a      	ands	r2, r1
 80047b6:	60da      	str	r2, [r3, #12]
 80047b8:	e049      	b.n	800484e <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d112      	bne.n	80047e8 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e044      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
 80047c6:	46c0      	nop			; (mov r8, r8)
 80047c8:	40021000 	.word	0x40021000
 80047cc:	40007000 	.word	0x40007000
 80047d0:	00001388 	.word	0x00001388
 80047d4:	efffffff 	.word	0xefffffff
 80047d8:	ffbfffff 	.word	0xffbfffff
 80047dc:	feffffff 	.word	0xfeffffff
 80047e0:	11c1808c 	.word	0x11c1808c
 80047e4:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80047e8:	4b1b      	ldr	r3, [pc, #108]	; (8004858 <HAL_RCC_OscConfig+0x6bc>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	2203      	movs	r2, #3
 80047f2:	401a      	ands	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f8:	429a      	cmp	r2, r3
 80047fa:	d126      	bne.n	800484a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	2270      	movs	r2, #112	; 0x70
 8004800:	401a      	ands	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004806:	429a      	cmp	r2, r3
 8004808:	d11f      	bne.n	800484a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800480a:	697a      	ldr	r2, [r7, #20]
 800480c:	23fe      	movs	r3, #254	; 0xfe
 800480e:	01db      	lsls	r3, r3, #7
 8004810:	401a      	ands	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004816:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004818:	429a      	cmp	r2, r3
 800481a:	d116      	bne.n	800484a <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800481c:	697a      	ldr	r2, [r7, #20]
 800481e:	23f8      	movs	r3, #248	; 0xf8
 8004820:	039b      	lsls	r3, r3, #14
 8004822:	401a      	ands	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004828:	429a      	cmp	r2, r3
 800482a:	d10e      	bne.n	800484a <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	23e0      	movs	r3, #224	; 0xe0
 8004830:	051b      	lsls	r3, r3, #20
 8004832:	401a      	ands	r2, r3
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004838:	429a      	cmp	r2, r3
 800483a:	d106      	bne.n	800484a <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	0f5b      	lsrs	r3, r3, #29
 8004840:	075a      	lsls	r2, r3, #29
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004846:	429a      	cmp	r2, r3
 8004848:	d001      	beq.n	800484e <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e000      	b.n	8004850 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800484e:	2300      	movs	r3, #0
}
 8004850:	0018      	movs	r0, r3
 8004852:	46bd      	mov	sp, r7
 8004854:	b008      	add	sp, #32
 8004856:	bd80      	pop	{r7, pc}
 8004858:	40021000 	.word	0x40021000

0800485c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d101      	bne.n	8004870 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	e0e9      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004870:	4b76      	ldr	r3, [pc, #472]	; (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	2207      	movs	r2, #7
 8004876:	4013      	ands	r3, r2
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	429a      	cmp	r2, r3
 800487c:	d91e      	bls.n	80048bc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800487e:	4b73      	ldr	r3, [pc, #460]	; (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2207      	movs	r2, #7
 8004884:	4393      	bics	r3, r2
 8004886:	0019      	movs	r1, r3
 8004888:	4b70      	ldr	r3, [pc, #448]	; (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 800488a:	683a      	ldr	r2, [r7, #0]
 800488c:	430a      	orrs	r2, r1
 800488e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004890:	f7ff f8c4 	bl	8003a1c <HAL_GetTick>
 8004894:	0003      	movs	r3, r0
 8004896:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004898:	e009      	b.n	80048ae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800489a:	f7ff f8bf 	bl	8003a1c <HAL_GetTick>
 800489e:	0002      	movs	r2, r0
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	4a6a      	ldr	r2, [pc, #424]	; (8004a50 <HAL_RCC_ClockConfig+0x1f4>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d901      	bls.n	80048ae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e0ca      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80048ae:	4b67      	ldr	r3, [pc, #412]	; (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	2207      	movs	r2, #7
 80048b4:	4013      	ands	r3, r2
 80048b6:	683a      	ldr	r2, [r7, #0]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d1ee      	bne.n	800489a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	2202      	movs	r2, #2
 80048c2:	4013      	ands	r3, r2
 80048c4:	d015      	beq.n	80048f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	2204      	movs	r2, #4
 80048cc:	4013      	ands	r3, r2
 80048ce:	d006      	beq.n	80048de <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80048d0:	4b60      	ldr	r3, [pc, #384]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 80048d2:	689a      	ldr	r2, [r3, #8]
 80048d4:	4b5f      	ldr	r3, [pc, #380]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 80048d6:	21e0      	movs	r1, #224	; 0xe0
 80048d8:	01c9      	lsls	r1, r1, #7
 80048da:	430a      	orrs	r2, r1
 80048dc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048de:	4b5d      	ldr	r3, [pc, #372]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	4a5d      	ldr	r2, [pc, #372]	; (8004a58 <HAL_RCC_ClockConfig+0x1fc>)
 80048e4:	4013      	ands	r3, r2
 80048e6:	0019      	movs	r1, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	689a      	ldr	r2, [r3, #8]
 80048ec:	4b59      	ldr	r3, [pc, #356]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 80048ee:	430a      	orrs	r2, r1
 80048f0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2201      	movs	r2, #1
 80048f8:	4013      	ands	r3, r2
 80048fa:	d057      	beq.n	80049ac <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	685b      	ldr	r3, [r3, #4]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d107      	bne.n	8004914 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004904:	4b53      	ldr	r3, [pc, #332]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	2380      	movs	r3, #128	; 0x80
 800490a:	029b      	lsls	r3, r3, #10
 800490c:	4013      	ands	r3, r2
 800490e:	d12b      	bne.n	8004968 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e097      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	2b02      	cmp	r3, #2
 800491a:	d107      	bne.n	800492c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800491c:	4b4d      	ldr	r3, [pc, #308]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	2380      	movs	r3, #128	; 0x80
 8004922:	049b      	lsls	r3, r3, #18
 8004924:	4013      	ands	r3, r2
 8004926:	d11f      	bne.n	8004968 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e08b      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d107      	bne.n	8004944 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004934:	4b47      	ldr	r3, [pc, #284]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	2380      	movs	r3, #128	; 0x80
 800493a:	00db      	lsls	r3, r3, #3
 800493c:	4013      	ands	r3, r2
 800493e:	d113      	bne.n	8004968 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e07f      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	2b03      	cmp	r3, #3
 800494a:	d106      	bne.n	800495a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800494c:	4b41      	ldr	r3, [pc, #260]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 800494e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004950:	2202      	movs	r2, #2
 8004952:	4013      	ands	r3, r2
 8004954:	d108      	bne.n	8004968 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e074      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800495a:	4b3e      	ldr	r3, [pc, #248]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 800495c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800495e:	2202      	movs	r2, #2
 8004960:	4013      	ands	r3, r2
 8004962:	d101      	bne.n	8004968 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	e06d      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004968:	4b3a      	ldr	r3, [pc, #232]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	2207      	movs	r2, #7
 800496e:	4393      	bics	r3, r2
 8004970:	0019      	movs	r1, r3
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	4b37      	ldr	r3, [pc, #220]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 8004978:	430a      	orrs	r2, r1
 800497a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800497c:	f7ff f84e 	bl	8003a1c <HAL_GetTick>
 8004980:	0003      	movs	r3, r0
 8004982:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004984:	e009      	b.n	800499a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004986:	f7ff f849 	bl	8003a1c <HAL_GetTick>
 800498a:	0002      	movs	r2, r0
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	4a2f      	ldr	r2, [pc, #188]	; (8004a50 <HAL_RCC_ClockConfig+0x1f4>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d901      	bls.n	800499a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e054      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800499a:	4b2e      	ldr	r3, [pc, #184]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 800499c:	689b      	ldr	r3, [r3, #8]
 800499e:	2238      	movs	r2, #56	; 0x38
 80049a0:	401a      	ands	r2, r3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d1ec      	bne.n	8004986 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80049ac:	4b27      	ldr	r3, [pc, #156]	; (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2207      	movs	r2, #7
 80049b2:	4013      	ands	r3, r2
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d21e      	bcs.n	80049f8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ba:	4b24      	ldr	r3, [pc, #144]	; (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2207      	movs	r2, #7
 80049c0:	4393      	bics	r3, r2
 80049c2:	0019      	movs	r1, r3
 80049c4:	4b21      	ldr	r3, [pc, #132]	; (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80049c6:	683a      	ldr	r2, [r7, #0]
 80049c8:	430a      	orrs	r2, r1
 80049ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80049cc:	f7ff f826 	bl	8003a1c <HAL_GetTick>
 80049d0:	0003      	movs	r3, r0
 80049d2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80049d4:	e009      	b.n	80049ea <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049d6:	f7ff f821 	bl	8003a1c <HAL_GetTick>
 80049da:	0002      	movs	r2, r0
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	1ad3      	subs	r3, r2, r3
 80049e0:	4a1b      	ldr	r2, [pc, #108]	; (8004a50 <HAL_RCC_ClockConfig+0x1f4>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d901      	bls.n	80049ea <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	e02c      	b.n	8004a44 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80049ea:	4b18      	ldr	r3, [pc, #96]	; (8004a4c <HAL_RCC_ClockConfig+0x1f0>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2207      	movs	r2, #7
 80049f0:	4013      	ands	r3, r2
 80049f2:	683a      	ldr	r2, [r7, #0]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d1ee      	bne.n	80049d6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	2204      	movs	r2, #4
 80049fe:	4013      	ands	r3, r2
 8004a00:	d009      	beq.n	8004a16 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004a02:	4b14      	ldr	r3, [pc, #80]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	4a15      	ldr	r2, [pc, #84]	; (8004a5c <HAL_RCC_ClockConfig+0x200>)
 8004a08:	4013      	ands	r3, r2
 8004a0a:	0019      	movs	r1, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	68da      	ldr	r2, [r3, #12]
 8004a10:	4b10      	ldr	r3, [pc, #64]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 8004a12:	430a      	orrs	r2, r1
 8004a14:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8004a16:	f000 f829 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8004a1a:	0001      	movs	r1, r0
 8004a1c:	4b0d      	ldr	r3, [pc, #52]	; (8004a54 <HAL_RCC_ClockConfig+0x1f8>)
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	0a1b      	lsrs	r3, r3, #8
 8004a22:	220f      	movs	r2, #15
 8004a24:	401a      	ands	r2, r3
 8004a26:	4b0e      	ldr	r3, [pc, #56]	; (8004a60 <HAL_RCC_ClockConfig+0x204>)
 8004a28:	0092      	lsls	r2, r2, #2
 8004a2a:	58d3      	ldr	r3, [r2, r3]
 8004a2c:	221f      	movs	r2, #31
 8004a2e:	4013      	ands	r3, r2
 8004a30:	000a      	movs	r2, r1
 8004a32:	40da      	lsrs	r2, r3
 8004a34:	4b0b      	ldr	r3, [pc, #44]	; (8004a64 <HAL_RCC_ClockConfig+0x208>)
 8004a36:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004a38:	4b0b      	ldr	r3, [pc, #44]	; (8004a68 <HAL_RCC_ClockConfig+0x20c>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	0018      	movs	r0, r3
 8004a3e:	f7fe ff91 	bl	8003964 <HAL_InitTick>
 8004a42:	0003      	movs	r3, r0
}
 8004a44:	0018      	movs	r0, r3
 8004a46:	46bd      	mov	sp, r7
 8004a48:	b004      	add	sp, #16
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	40022000 	.word	0x40022000
 8004a50:	00001388 	.word	0x00001388
 8004a54:	40021000 	.word	0x40021000
 8004a58:	fffff0ff 	.word	0xfffff0ff
 8004a5c:	ffff8fff 	.word	0xffff8fff
 8004a60:	0800f968 	.word	0x0800f968
 8004a64:	20000014 	.word	0x20000014
 8004a68:	20000018 	.word	0x20000018

08004a6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a72:	4b3c      	ldr	r3, [pc, #240]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	2238      	movs	r2, #56	; 0x38
 8004a78:	4013      	ands	r3, r2
 8004a7a:	d10f      	bne.n	8004a9c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004a7c:	4b39      	ldr	r3, [pc, #228]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	0adb      	lsrs	r3, r3, #11
 8004a82:	2207      	movs	r2, #7
 8004a84:	4013      	ands	r3, r2
 8004a86:	2201      	movs	r2, #1
 8004a88:	409a      	lsls	r2, r3
 8004a8a:	0013      	movs	r3, r2
 8004a8c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004a8e:	6839      	ldr	r1, [r7, #0]
 8004a90:	4835      	ldr	r0, [pc, #212]	; (8004b68 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004a92:	f7fb fb53 	bl	800013c <__udivsi3>
 8004a96:	0003      	movs	r3, r0
 8004a98:	613b      	str	r3, [r7, #16]
 8004a9a:	e05d      	b.n	8004b58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a9c:	4b31      	ldr	r3, [pc, #196]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	2238      	movs	r2, #56	; 0x38
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	2b08      	cmp	r3, #8
 8004aa6:	d102      	bne.n	8004aae <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004aa8:	4b30      	ldr	r3, [pc, #192]	; (8004b6c <HAL_RCC_GetSysClockFreq+0x100>)
 8004aaa:	613b      	str	r3, [r7, #16]
 8004aac:	e054      	b.n	8004b58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004aae:	4b2d      	ldr	r3, [pc, #180]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	2238      	movs	r2, #56	; 0x38
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	2b10      	cmp	r3, #16
 8004ab8:	d138      	bne.n	8004b2c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004aba:	4b2a      	ldr	r3, [pc, #168]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	2203      	movs	r2, #3
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004ac4:	4b27      	ldr	r3, [pc, #156]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	091b      	lsrs	r3, r3, #4
 8004aca:	2207      	movs	r2, #7
 8004acc:	4013      	ands	r3, r2
 8004ace:	3301      	adds	r3, #1
 8004ad0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2b03      	cmp	r3, #3
 8004ad6:	d10d      	bne.n	8004af4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ad8:	68b9      	ldr	r1, [r7, #8]
 8004ada:	4824      	ldr	r0, [pc, #144]	; (8004b6c <HAL_RCC_GetSysClockFreq+0x100>)
 8004adc:	f7fb fb2e 	bl	800013c <__udivsi3>
 8004ae0:	0003      	movs	r3, r0
 8004ae2:	0019      	movs	r1, r3
 8004ae4:	4b1f      	ldr	r3, [pc, #124]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004ae6:	68db      	ldr	r3, [r3, #12]
 8004ae8:	0a1b      	lsrs	r3, r3, #8
 8004aea:	227f      	movs	r2, #127	; 0x7f
 8004aec:	4013      	ands	r3, r2
 8004aee:	434b      	muls	r3, r1
 8004af0:	617b      	str	r3, [r7, #20]
        break;
 8004af2:	e00d      	b.n	8004b10 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8004af4:	68b9      	ldr	r1, [r7, #8]
 8004af6:	481c      	ldr	r0, [pc, #112]	; (8004b68 <HAL_RCC_GetSysClockFreq+0xfc>)
 8004af8:	f7fb fb20 	bl	800013c <__udivsi3>
 8004afc:	0003      	movs	r3, r0
 8004afe:	0019      	movs	r1, r3
 8004b00:	4b18      	ldr	r3, [pc, #96]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	0a1b      	lsrs	r3, r3, #8
 8004b06:	227f      	movs	r2, #127	; 0x7f
 8004b08:	4013      	ands	r3, r2
 8004b0a:	434b      	muls	r3, r1
 8004b0c:	617b      	str	r3, [r7, #20]
        break;
 8004b0e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8004b10:	4b14      	ldr	r3, [pc, #80]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	0f5b      	lsrs	r3, r3, #29
 8004b16:	2207      	movs	r2, #7
 8004b18:	4013      	ands	r3, r2
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8004b1e:	6879      	ldr	r1, [r7, #4]
 8004b20:	6978      	ldr	r0, [r7, #20]
 8004b22:	f7fb fb0b 	bl	800013c <__udivsi3>
 8004b26:	0003      	movs	r3, r0
 8004b28:	613b      	str	r3, [r7, #16]
 8004b2a:	e015      	b.n	8004b58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004b2c:	4b0d      	ldr	r3, [pc, #52]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	2238      	movs	r2, #56	; 0x38
 8004b32:	4013      	ands	r3, r2
 8004b34:	2b20      	cmp	r3, #32
 8004b36:	d103      	bne.n	8004b40 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8004b38:	2380      	movs	r3, #128	; 0x80
 8004b3a:	021b      	lsls	r3, r3, #8
 8004b3c:	613b      	str	r3, [r7, #16]
 8004b3e:	e00b      	b.n	8004b58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004b40:	4b08      	ldr	r3, [pc, #32]	; (8004b64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	2238      	movs	r2, #56	; 0x38
 8004b46:	4013      	ands	r3, r2
 8004b48:	2b18      	cmp	r3, #24
 8004b4a:	d103      	bne.n	8004b54 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8004b4c:	23fa      	movs	r3, #250	; 0xfa
 8004b4e:	01db      	lsls	r3, r3, #7
 8004b50:	613b      	str	r3, [r7, #16]
 8004b52:	e001      	b.n	8004b58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8004b54:	2300      	movs	r3, #0
 8004b56:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004b58:	693b      	ldr	r3, [r7, #16]
}
 8004b5a:	0018      	movs	r0, r3
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	b006      	add	sp, #24
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	46c0      	nop			; (mov r8, r8)
 8004b64:	40021000 	.word	0x40021000
 8004b68:	00f42400 	.word	0x00f42400
 8004b6c:	007a1200 	.word	0x007a1200

08004b70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b74:	4b02      	ldr	r3, [pc, #8]	; (8004b80 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b76:	681b      	ldr	r3, [r3, #0]
}
 8004b78:	0018      	movs	r0, r3
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	20000014 	.word	0x20000014

08004b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b84:	b5b0      	push	{r4, r5, r7, lr}
 8004b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004b88:	f7ff fff2 	bl	8004b70 <HAL_RCC_GetHCLKFreq>
 8004b8c:	0004      	movs	r4, r0
 8004b8e:	f7ff faf9 	bl	8004184 <LL_RCC_GetAPB1Prescaler>
 8004b92:	0003      	movs	r3, r0
 8004b94:	0b1a      	lsrs	r2, r3, #12
 8004b96:	4b05      	ldr	r3, [pc, #20]	; (8004bac <HAL_RCC_GetPCLK1Freq+0x28>)
 8004b98:	0092      	lsls	r2, r2, #2
 8004b9a:	58d3      	ldr	r3, [r2, r3]
 8004b9c:	221f      	movs	r2, #31
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	40dc      	lsrs	r4, r3
 8004ba2:	0023      	movs	r3, r4
}
 8004ba4:	0018      	movs	r0, r3
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bdb0      	pop	{r4, r5, r7, pc}
 8004baa:	46c0      	nop			; (mov r8, r8)
 8004bac:	0800f9a8 	.word	0x0800f9a8

08004bb0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004bb8:	2313      	movs	r3, #19
 8004bba:	18fb      	adds	r3, r7, r3
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004bc0:	2312      	movs	r3, #18
 8004bc2:	18fb      	adds	r3, r7, r3
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	2380      	movs	r3, #128	; 0x80
 8004bce:	029b      	lsls	r3, r3, #10
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	d100      	bne.n	8004bd6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004bd4:	e0ad      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bd6:	2011      	movs	r0, #17
 8004bd8:	183b      	adds	r3, r7, r0
 8004bda:	2200      	movs	r2, #0
 8004bdc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bde:	4b47      	ldr	r3, [pc, #284]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004be0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004be2:	2380      	movs	r3, #128	; 0x80
 8004be4:	055b      	lsls	r3, r3, #21
 8004be6:	4013      	ands	r3, r2
 8004be8:	d110      	bne.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bea:	4b44      	ldr	r3, [pc, #272]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004bec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bee:	4b43      	ldr	r3, [pc, #268]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004bf0:	2180      	movs	r1, #128	; 0x80
 8004bf2:	0549      	lsls	r1, r1, #21
 8004bf4:	430a      	orrs	r2, r1
 8004bf6:	63da      	str	r2, [r3, #60]	; 0x3c
 8004bf8:	4b40      	ldr	r3, [pc, #256]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004bfa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004bfc:	2380      	movs	r3, #128	; 0x80
 8004bfe:	055b      	lsls	r3, r3, #21
 8004c00:	4013      	ands	r3, r2
 8004c02:	60bb      	str	r3, [r7, #8]
 8004c04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c06:	183b      	adds	r3, r7, r0
 8004c08:	2201      	movs	r2, #1
 8004c0a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c0c:	4b3c      	ldr	r3, [pc, #240]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	4b3b      	ldr	r3, [pc, #236]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004c12:	2180      	movs	r1, #128	; 0x80
 8004c14:	0049      	lsls	r1, r1, #1
 8004c16:	430a      	orrs	r2, r1
 8004c18:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c1a:	f7fe feff 	bl	8003a1c <HAL_GetTick>
 8004c1e:	0003      	movs	r3, r0
 8004c20:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c22:	e00b      	b.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c24:	f7fe fefa 	bl	8003a1c <HAL_GetTick>
 8004c28:	0002      	movs	r2, r0
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d904      	bls.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8004c32:	2313      	movs	r3, #19
 8004c34:	18fb      	adds	r3, r7, r3
 8004c36:	2203      	movs	r2, #3
 8004c38:	701a      	strb	r2, [r3, #0]
        break;
 8004c3a:	e005      	b.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c3c:	4b30      	ldr	r3, [pc, #192]	; (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	2380      	movs	r3, #128	; 0x80
 8004c42:	005b      	lsls	r3, r3, #1
 8004c44:	4013      	ands	r3, r2
 8004c46:	d0ed      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8004c48:	2313      	movs	r3, #19
 8004c4a:	18fb      	adds	r3, r7, r3
 8004c4c:	781b      	ldrb	r3, [r3, #0]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d15e      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c52:	4b2a      	ldr	r3, [pc, #168]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c54:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c56:	23c0      	movs	r3, #192	; 0xc0
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d019      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c68:	697a      	ldr	r2, [r7, #20]
 8004c6a:	429a      	cmp	r2, r3
 8004c6c:	d014      	beq.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c6e:	4b23      	ldr	r3, [pc, #140]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c72:	4a24      	ldr	r2, [pc, #144]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004c74:	4013      	ands	r3, r2
 8004c76:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c78:	4b20      	ldr	r3, [pc, #128]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c7a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c7c:	4b1f      	ldr	r3, [pc, #124]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c7e:	2180      	movs	r1, #128	; 0x80
 8004c80:	0249      	lsls	r1, r1, #9
 8004c82:	430a      	orrs	r2, r1
 8004c84:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c86:	4b1d      	ldr	r3, [pc, #116]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c88:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004c8a:	4b1c      	ldr	r3, [pc, #112]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c8c:	491e      	ldr	r1, [pc, #120]	; (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8004c8e:	400a      	ands	r2, r1
 8004c90:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c92:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	d016      	beq.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca0:	f7fe febc 	bl	8003a1c <HAL_GetTick>
 8004ca4:	0003      	movs	r3, r0
 8004ca6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ca8:	e00c      	b.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004caa:	f7fe feb7 	bl	8003a1c <HAL_GetTick>
 8004cae:	0002      	movs	r2, r0
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	4a15      	ldr	r2, [pc, #84]	; (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d904      	bls.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004cba:	2313      	movs	r3, #19
 8004cbc:	18fb      	adds	r3, r7, r3
 8004cbe:	2203      	movs	r2, #3
 8004cc0:	701a      	strb	r2, [r3, #0]
            break;
 8004cc2:	e004      	b.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cc4:	4b0d      	ldr	r3, [pc, #52]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cc8:	2202      	movs	r2, #2
 8004cca:	4013      	ands	r3, r2
 8004ccc:	d0ed      	beq.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8004cce:	2313      	movs	r3, #19
 8004cd0:	18fb      	adds	r3, r7, r3
 8004cd2:	781b      	ldrb	r3, [r3, #0]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d10a      	bne.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cd8:	4b08      	ldr	r3, [pc, #32]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004cda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cdc:	4a09      	ldr	r2, [pc, #36]	; (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8004cde:	4013      	ands	r3, r2
 8004ce0:	0019      	movs	r1, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ce6:	4b05      	ldr	r3, [pc, #20]	; (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	65da      	str	r2, [r3, #92]	; 0x5c
 8004cec:	e016      	b.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004cee:	2312      	movs	r3, #18
 8004cf0:	18fb      	adds	r3, r7, r3
 8004cf2:	2213      	movs	r2, #19
 8004cf4:	18ba      	adds	r2, r7, r2
 8004cf6:	7812      	ldrb	r2, [r2, #0]
 8004cf8:	701a      	strb	r2, [r3, #0]
 8004cfa:	e00f      	b.n	8004d1c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8004cfc:	40021000 	.word	0x40021000
 8004d00:	40007000 	.word	0x40007000
 8004d04:	fffffcff 	.word	0xfffffcff
 8004d08:	fffeffff 	.word	0xfffeffff
 8004d0c:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d10:	2312      	movs	r3, #18
 8004d12:	18fb      	adds	r3, r7, r3
 8004d14:	2213      	movs	r2, #19
 8004d16:	18ba      	adds	r2, r7, r2
 8004d18:	7812      	ldrb	r2, [r2, #0]
 8004d1a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d1c:	2311      	movs	r3, #17
 8004d1e:	18fb      	adds	r3, r7, r3
 8004d20:	781b      	ldrb	r3, [r3, #0]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d105      	bne.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d26:	4bb6      	ldr	r3, [pc, #728]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d2a:	4bb5      	ldr	r3, [pc, #724]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d2c:	49b5      	ldr	r1, [pc, #724]	; (8005004 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8004d2e:	400a      	ands	r2, r1
 8004d30:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2201      	movs	r2, #1
 8004d38:	4013      	ands	r3, r2
 8004d3a:	d009      	beq.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d3c:	4bb0      	ldr	r3, [pc, #704]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d40:	2203      	movs	r2, #3
 8004d42:	4393      	bics	r3, r2
 8004d44:	0019      	movs	r1, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685a      	ldr	r2, [r3, #4]
 8004d4a:	4bad      	ldr	r3, [pc, #692]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2202      	movs	r2, #2
 8004d56:	4013      	ands	r3, r2
 8004d58:	d009      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d5a:	4ba9      	ldr	r3, [pc, #676]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d5e:	220c      	movs	r2, #12
 8004d60:	4393      	bics	r3, r2
 8004d62:	0019      	movs	r1, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689a      	ldr	r2, [r3, #8]
 8004d68:	4ba5      	ldr	r3, [pc, #660]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d6a:	430a      	orrs	r2, r1
 8004d6c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2204      	movs	r2, #4
 8004d74:	4013      	ands	r3, r2
 8004d76:	d009      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d78:	4ba1      	ldr	r3, [pc, #644]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d7c:	2230      	movs	r2, #48	; 0x30
 8004d7e:	4393      	bics	r3, r2
 8004d80:	0019      	movs	r1, r3
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	68da      	ldr	r2, [r3, #12]
 8004d86:	4b9e      	ldr	r3, [pc, #632]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2210      	movs	r2, #16
 8004d92:	4013      	ands	r3, r2
 8004d94:	d009      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d96:	4b9a      	ldr	r3, [pc, #616]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d9a:	4a9b      	ldr	r2, [pc, #620]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	0019      	movs	r1, r3
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	691a      	ldr	r2, [r3, #16]
 8004da4:	4b96      	ldr	r3, [pc, #600]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004da6:	430a      	orrs	r2, r1
 8004da8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	2380      	movs	r3, #128	; 0x80
 8004db0:	015b      	lsls	r3, r3, #5
 8004db2:	4013      	ands	r3, r2
 8004db4:	d009      	beq.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8004db6:	4b92      	ldr	r3, [pc, #584]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dba:	4a94      	ldr	r2, [pc, #592]	; (800500c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004dbc:	4013      	ands	r3, r2
 8004dbe:	0019      	movs	r1, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	695a      	ldr	r2, [r3, #20]
 8004dc4:	4b8e      	ldr	r3, [pc, #568]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	2380      	movs	r3, #128	; 0x80
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	d009      	beq.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004dd6:	4b8a      	ldr	r3, [pc, #552]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dda:	4a8d      	ldr	r2, [pc, #564]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8004ddc:	4013      	ands	r3, r2
 8004dde:	0019      	movs	r1, r3
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004de4:	4b86      	ldr	r3, [pc, #536]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004de6:	430a      	orrs	r2, r1
 8004de8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	2380      	movs	r3, #128	; 0x80
 8004df0:	00db      	lsls	r3, r3, #3
 8004df2:	4013      	ands	r3, r2
 8004df4:	d009      	beq.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004df6:	4b82      	ldr	r3, [pc, #520]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dfa:	4a86      	ldr	r2, [pc, #536]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	0019      	movs	r1, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e04:	4b7e      	ldr	r3, [pc, #504]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e06:	430a      	orrs	r2, r1
 8004e08:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	2220      	movs	r2, #32
 8004e10:	4013      	ands	r3, r2
 8004e12:	d009      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e14:	4b7a      	ldr	r3, [pc, #488]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e18:	4a7f      	ldr	r2, [pc, #508]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	0019      	movs	r1, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	699a      	ldr	r2, [r3, #24]
 8004e22:	4b77      	ldr	r3, [pc, #476]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e24:	430a      	orrs	r2, r1
 8004e26:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2240      	movs	r2, #64	; 0x40
 8004e2e:	4013      	ands	r3, r2
 8004e30:	d009      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e32:	4b73      	ldr	r3, [pc, #460]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e36:	4a79      	ldr	r2, [pc, #484]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8004e38:	4013      	ands	r3, r2
 8004e3a:	0019      	movs	r1, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	69da      	ldr	r2, [r3, #28]
 8004e40:	4b6f      	ldr	r3, [pc, #444]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e42:	430a      	orrs	r2, r1
 8004e44:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	2380      	movs	r3, #128	; 0x80
 8004e4c:	01db      	lsls	r3, r3, #7
 8004e4e:	4013      	ands	r3, r2
 8004e50:	d015      	beq.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e52:	4b6b      	ldr	r3, [pc, #428]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	0899      	lsrs	r1, r3, #2
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e5e:	4b68      	ldr	r3, [pc, #416]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e60:	430a      	orrs	r2, r1
 8004e62:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e68:	2380      	movs	r3, #128	; 0x80
 8004e6a:	05db      	lsls	r3, r3, #23
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d106      	bne.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004e70:	4b63      	ldr	r3, [pc, #396]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e72:	68da      	ldr	r2, [r3, #12]
 8004e74:	4b62      	ldr	r3, [pc, #392]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e76:	2180      	movs	r1, #128	; 0x80
 8004e78:	0249      	lsls	r1, r1, #9
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	2380      	movs	r3, #128	; 0x80
 8004e84:	031b      	lsls	r3, r3, #12
 8004e86:	4013      	ands	r3, r2
 8004e88:	d009      	beq.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e8a:	4b5d      	ldr	r3, [pc, #372]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e8e:	2240      	movs	r2, #64	; 0x40
 8004e90:	4393      	bics	r3, r2
 8004e92:	0019      	movs	r1, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e98:	4b59      	ldr	r3, [pc, #356]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	2380      	movs	r3, #128	; 0x80
 8004ea4:	039b      	lsls	r3, r3, #14
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	d016      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004eaa:	4b55      	ldr	r3, [pc, #340]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eae:	4a5c      	ldr	r2, [pc, #368]	; (8005020 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	0019      	movs	r1, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004eb8:	4b51      	ldr	r3, [pc, #324]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ec2:	2380      	movs	r3, #128	; 0x80
 8004ec4:	03db      	lsls	r3, r3, #15
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d106      	bne.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004eca:	4b4d      	ldr	r3, [pc, #308]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ecc:	68da      	ldr	r2, [r3, #12]
 8004ece:	4b4c      	ldr	r3, [pc, #304]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ed0:	2180      	movs	r1, #128	; 0x80
 8004ed2:	0449      	lsls	r1, r1, #17
 8004ed4:	430a      	orrs	r2, r1
 8004ed6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	2380      	movs	r3, #128	; 0x80
 8004ede:	03db      	lsls	r3, r3, #15
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	d016      	beq.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004ee4:	4b46      	ldr	r3, [pc, #280]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ee6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ee8:	4a4e      	ldr	r2, [pc, #312]	; (8005024 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004eea:	4013      	ands	r3, r2
 8004eec:	0019      	movs	r1, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004ef2:	4b43      	ldr	r3, [pc, #268]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004efc:	2380      	movs	r3, #128	; 0x80
 8004efe:	045b      	lsls	r3, r3, #17
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d106      	bne.n	8004f12 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004f04:	4b3e      	ldr	r3, [pc, #248]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f06:	68da      	ldr	r2, [r3, #12]
 8004f08:	4b3d      	ldr	r3, [pc, #244]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f0a:	2180      	movs	r1, #128	; 0x80
 8004f0c:	0449      	lsls	r1, r1, #17
 8004f0e:	430a      	orrs	r2, r1
 8004f10:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	2380      	movs	r3, #128	; 0x80
 8004f18:	011b      	lsls	r3, r3, #4
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	d014      	beq.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004f1e:	4b38      	ldr	r3, [pc, #224]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f22:	2203      	movs	r2, #3
 8004f24:	4393      	bics	r3, r2
 8004f26:	0019      	movs	r1, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a1a      	ldr	r2, [r3, #32]
 8004f2c:	4b34      	ldr	r3, [pc, #208]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f2e:	430a      	orrs	r2, r1
 8004f30:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d106      	bne.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004f3a:	4b31      	ldr	r3, [pc, #196]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f3c:	68da      	ldr	r2, [r3, #12]
 8004f3e:	4b30      	ldr	r3, [pc, #192]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f40:	2180      	movs	r1, #128	; 0x80
 8004f42:	0249      	lsls	r1, r1, #9
 8004f44:	430a      	orrs	r2, r1
 8004f46:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	2380      	movs	r3, #128	; 0x80
 8004f4e:	019b      	lsls	r3, r3, #6
 8004f50:	4013      	ands	r3, r2
 8004f52:	d014      	beq.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004f54:	4b2a      	ldr	r3, [pc, #168]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f58:	220c      	movs	r2, #12
 8004f5a:	4393      	bics	r3, r2
 8004f5c:	0019      	movs	r1, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004f62:	4b27      	ldr	r3, [pc, #156]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f64:	430a      	orrs	r2, r1
 8004f66:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6c:	2b04      	cmp	r3, #4
 8004f6e:	d106      	bne.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8004f70:	4b23      	ldr	r3, [pc, #140]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f72:	68da      	ldr	r2, [r3, #12]
 8004f74:	4b22      	ldr	r3, [pc, #136]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f76:	2180      	movs	r1, #128	; 0x80
 8004f78:	0249      	lsls	r1, r1, #9
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	2380      	movs	r3, #128	; 0x80
 8004f84:	045b      	lsls	r3, r3, #17
 8004f86:	4013      	ands	r3, r2
 8004f88:	d016      	beq.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f8a:	4b1d      	ldr	r3, [pc, #116]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f8e:	4a22      	ldr	r2, [pc, #136]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	0019      	movs	r1, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f98:	4b19      	ldr	r3, [pc, #100]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fa2:	2380      	movs	r3, #128	; 0x80
 8004fa4:	019b      	lsls	r3, r3, #6
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d106      	bne.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004faa:	4b15      	ldr	r3, [pc, #84]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	4b14      	ldr	r3, [pc, #80]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fb0:	2180      	movs	r1, #128	; 0x80
 8004fb2:	0449      	lsls	r1, r1, #17
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	2380      	movs	r3, #128	; 0x80
 8004fbe:	049b      	lsls	r3, r3, #18
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	d016      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004fc4:	4b0e      	ldr	r3, [pc, #56]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fc8:	4a10      	ldr	r2, [pc, #64]	; (800500c <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004fca:	4013      	ands	r3, r2
 8004fcc:	0019      	movs	r1, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fd2:	4b0b      	ldr	r3, [pc, #44]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fd4:	430a      	orrs	r2, r1
 8004fd6:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fdc:	2380      	movs	r3, #128	; 0x80
 8004fde:	005b      	lsls	r3, r3, #1
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d106      	bne.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004fe4:	4b06      	ldr	r3, [pc, #24]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fe6:	68da      	ldr	r2, [r3, #12]
 8004fe8:	4b05      	ldr	r3, [pc, #20]	; (8005000 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8004fea:	2180      	movs	r1, #128	; 0x80
 8004fec:	0449      	lsls	r1, r1, #17
 8004fee:	430a      	orrs	r2, r1
 8004ff0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004ff2:	2312      	movs	r3, #18
 8004ff4:	18fb      	adds	r3, r7, r3
 8004ff6:	781b      	ldrb	r3, [r3, #0]
}
 8004ff8:	0018      	movs	r0, r3
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	b006      	add	sp, #24
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	40021000 	.word	0x40021000
 8005004:	efffffff 	.word	0xefffffff
 8005008:	fffff3ff 	.word	0xfffff3ff
 800500c:	fffffcff 	.word	0xfffffcff
 8005010:	fff3ffff 	.word	0xfff3ffff
 8005014:	ffcfffff 	.word	0xffcfffff
 8005018:	ffffcfff 	.word	0xffffcfff
 800501c:	ffff3fff 	.word	0xffff3fff
 8005020:	ffbfffff 	.word	0xffbfffff
 8005024:	feffffff 	.word	0xfeffffff

08005028 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005028:	b5b0      	push	{r4, r5, r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005030:	230f      	movs	r3, #15
 8005032:	18fb      	adds	r3, r7, r3
 8005034:	2201      	movs	r2, #1
 8005036:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d100      	bne.n	8005040 <HAL_RTC_Init+0x18>
 800503e:	e08c      	b.n	800515a <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2229      	movs	r2, #41	; 0x29
 8005044:	5c9b      	ldrb	r3, [r3, r2]
 8005046:	b2db      	uxtb	r3, r3
 8005048:	2b00      	cmp	r3, #0
 800504a:	d10b      	bne.n	8005064 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2228      	movs	r2, #40	; 0x28
 8005050:	2100      	movs	r1, #0
 8005052:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2288      	movs	r2, #136	; 0x88
 8005058:	0212      	lsls	r2, r2, #8
 800505a:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	0018      	movs	r0, r3
 8005060:	f7fe f9c4 	bl	80033ec <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2229      	movs	r2, #41	; 0x29
 8005068:	2102      	movs	r1, #2
 800506a:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	2210      	movs	r2, #16
 8005074:	4013      	ands	r3, r2
 8005076:	2b10      	cmp	r3, #16
 8005078:	d062      	beq.n	8005140 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	22ca      	movs	r2, #202	; 0xca
 8005080:	625a      	str	r2, [r3, #36]	; 0x24
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2253      	movs	r2, #83	; 0x53
 8005088:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800508a:	250f      	movs	r5, #15
 800508c:	197c      	adds	r4, r7, r5
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	0018      	movs	r0, r3
 8005092:	f000 fbf4 	bl	800587e <RTC_EnterInitMode>
 8005096:	0003      	movs	r3, r0
 8005098:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 800509a:	0028      	movs	r0, r5
 800509c:	183b      	adds	r3, r7, r0
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d12c      	bne.n	80050fe <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	699a      	ldr	r2, [r3, #24]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	492e      	ldr	r1, [pc, #184]	; (8005168 <HAL_RTC_Init+0x140>)
 80050b0:	400a      	ands	r2, r1
 80050b2:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	6999      	ldr	r1, [r3, #24]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	689a      	ldr	r2, [r3, #8]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	695b      	ldr	r3, [r3, #20]
 80050c2:	431a      	orrs	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	69db      	ldr	r3, [r3, #28]
 80050c8:	431a      	orrs	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	6912      	ldr	r2, [r2, #16]
 80050da:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	6919      	ldr	r1, [r3, #16]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	041a      	lsls	r2, r3, #16
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	430a      	orrs	r2, r1
 80050ee:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80050f0:	183c      	adds	r4, r7, r0
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	0018      	movs	r0, r3
 80050f6:	f000 fc05 	bl	8005904 <RTC_ExitInitMode>
 80050fa:	0003      	movs	r3, r0
 80050fc:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 80050fe:	230f      	movs	r3, #15
 8005100:	18fb      	adds	r3, r7, r3
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d116      	bne.n	8005136 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	699a      	ldr	r2, [r3, #24]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	00d2      	lsls	r2, r2, #3
 8005114:	08d2      	lsrs	r2, r2, #3
 8005116:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6999      	ldr	r1, [r3, #24]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a1b      	ldr	r3, [r3, #32]
 8005126:	431a      	orrs	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	431a      	orrs	r2, r3
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	430a      	orrs	r2, r1
 8005134:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	22ff      	movs	r2, #255	; 0xff
 800513c:	625a      	str	r2, [r3, #36]	; 0x24
 800513e:	e003      	b.n	8005148 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8005140:	230f      	movs	r3, #15
 8005142:	18fb      	adds	r3, r7, r3
 8005144:	2200      	movs	r2, #0
 8005146:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8005148:	230f      	movs	r3, #15
 800514a:	18fb      	adds	r3, r7, r3
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d103      	bne.n	800515a <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2229      	movs	r2, #41	; 0x29
 8005156:	2101      	movs	r1, #1
 8005158:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 800515a:	230f      	movs	r3, #15
 800515c:	18fb      	adds	r3, r7, r3
 800515e:	781b      	ldrb	r3, [r3, #0]
}
 8005160:	0018      	movs	r0, r3
 8005162:	46bd      	mov	sp, r7
 8005164:	b004      	add	sp, #16
 8005166:	bdb0      	pop	{r4, r5, r7, pc}
 8005168:	fb8fffbf 	.word	0xfb8fffbf

0800516c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800516c:	b5b0      	push	{r4, r5, r7, lr}
 800516e:	b086      	sub	sp, #24
 8005170:	af00      	add	r7, sp, #0
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2228      	movs	r2, #40	; 0x28
 800517c:	5c9b      	ldrb	r3, [r3, r2]
 800517e:	2b01      	cmp	r3, #1
 8005180:	d101      	bne.n	8005186 <HAL_RTC_SetTime+0x1a>
 8005182:	2302      	movs	r3, #2
 8005184:	e092      	b.n	80052ac <HAL_RTC_SetTime+0x140>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2228      	movs	r2, #40	; 0x28
 800518a:	2101      	movs	r1, #1
 800518c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2229      	movs	r2, #41	; 0x29
 8005192:	2102      	movs	r1, #2
 8005194:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	22ca      	movs	r2, #202	; 0xca
 800519c:	625a      	str	r2, [r3, #36]	; 0x24
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	2253      	movs	r2, #83	; 0x53
 80051a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80051a6:	2513      	movs	r5, #19
 80051a8:	197c      	adds	r4, r7, r5
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	0018      	movs	r0, r3
 80051ae:	f000 fb66 	bl	800587e <RTC_EnterInitMode>
 80051b2:	0003      	movs	r3, r0
 80051b4:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 80051b6:	197b      	adds	r3, r7, r5
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d162      	bne.n	8005284 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d125      	bne.n	8005210 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	699b      	ldr	r3, [r3, #24]
 80051ca:	2240      	movs	r2, #64	; 0x40
 80051cc:	4013      	ands	r3, r2
 80051ce:	d102      	bne.n	80051d6 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	2200      	movs	r2, #0
 80051d4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	0018      	movs	r0, r3
 80051dc:	f000 fbd6 	bl	800598c <RTC_ByteToBcd2>
 80051e0:	0003      	movs	r3, r0
 80051e2:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	785b      	ldrb	r3, [r3, #1]
 80051e8:	0018      	movs	r0, r3
 80051ea:	f000 fbcf 	bl	800598c <RTC_ByteToBcd2>
 80051ee:	0003      	movs	r3, r0
 80051f0:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80051f2:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80051f4:	68bb      	ldr	r3, [r7, #8]
 80051f6:	789b      	ldrb	r3, [r3, #2]
 80051f8:	0018      	movs	r0, r3
 80051fa:	f000 fbc7 	bl	800598c <RTC_ByteToBcd2>
 80051fe:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005200:	0022      	movs	r2, r4
 8005202:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	78db      	ldrb	r3, [r3, #3]
 8005208:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800520a:	4313      	orrs	r3, r2
 800520c:	617b      	str	r3, [r7, #20]
 800520e:	e017      	b.n	8005240 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	2240      	movs	r2, #64	; 0x40
 8005218:	4013      	ands	r3, r2
 800521a:	d102      	bne.n	8005222 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	2200      	movs	r2, #0
 8005220:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	785b      	ldrb	r3, [r3, #1]
 800522c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800522e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005234:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	78db      	ldrb	r3, [r3, #3]
 800523a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800523c:	4313      	orrs	r3, r2
 800523e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	491b      	ldr	r1, [pc, #108]	; (80052b4 <HAL_RTC_SetTime+0x148>)
 8005248:	400a      	ands	r2, r1
 800524a:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	699a      	ldr	r2, [r3, #24]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4918      	ldr	r1, [pc, #96]	; (80052b8 <HAL_RTC_SetTime+0x14c>)
 8005258:	400a      	ands	r2, r1
 800525a:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6999      	ldr	r1, [r3, #24]
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	68da      	ldr	r2, [r3, #12]
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	431a      	orrs	r2, r3
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	430a      	orrs	r2, r1
 8005272:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005274:	2313      	movs	r3, #19
 8005276:	18fc      	adds	r4, r7, r3
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	0018      	movs	r0, r3
 800527c:	f000 fb42 	bl	8005904 <RTC_ExitInitMode>
 8005280:	0003      	movs	r3, r0
 8005282:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	22ff      	movs	r2, #255	; 0xff
 800528a:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 800528c:	2313      	movs	r3, #19
 800528e:	18fb      	adds	r3, r7, r3
 8005290:	781b      	ldrb	r3, [r3, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d103      	bne.n	800529e <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2229      	movs	r2, #41	; 0x29
 800529a:	2101      	movs	r1, #1
 800529c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2228      	movs	r2, #40	; 0x28
 80052a2:	2100      	movs	r1, #0
 80052a4:	5499      	strb	r1, [r3, r2]

  return status;
 80052a6:	2313      	movs	r3, #19
 80052a8:	18fb      	adds	r3, r7, r3
 80052aa:	781b      	ldrb	r3, [r3, #0]
}
 80052ac:	0018      	movs	r0, r3
 80052ae:	46bd      	mov	sp, r7
 80052b0:	b006      	add	sp, #24
 80052b2:	bdb0      	pop	{r4, r5, r7, pc}
 80052b4:	007f7f7f 	.word	0x007f7f7f
 80052b8:	fffbffff 	.word	0xfffbffff

080052bc <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b086      	sub	sp, #24
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	60f8      	str	r0, [r7, #12]
 80052c4:	60b9      	str	r1, [r7, #8]
 80052c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689a      	ldr	r2, [r3, #8]
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	045b      	lsls	r3, r3, #17
 80052da:	0c5a      	lsrs	r2, r3, #17
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a22      	ldr	r2, [pc, #136]	; (8005370 <HAL_RTC_GetTime+0xb4>)
 80052e8:	4013      	ands	r3, r2
 80052ea:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	0c1b      	lsrs	r3, r3, #16
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	223f      	movs	r2, #63	; 0x3f
 80052f4:	4013      	ands	r3, r2
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	0a1b      	lsrs	r3, r3, #8
 8005300:	b2db      	uxtb	r3, r3
 8005302:	227f      	movs	r2, #127	; 0x7f
 8005304:	4013      	ands	r3, r2
 8005306:	b2da      	uxtb	r2, r3
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	b2db      	uxtb	r3, r3
 8005310:	227f      	movs	r2, #127	; 0x7f
 8005312:	4013      	ands	r3, r2
 8005314:	b2da      	uxtb	r2, r3
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	0d9b      	lsrs	r3, r3, #22
 800531e:	b2db      	uxtb	r3, r3
 8005320:	2201      	movs	r2, #1
 8005322:	4013      	ands	r3, r2
 8005324:	b2da      	uxtb	r2, r3
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d11a      	bne.n	8005366 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	781b      	ldrb	r3, [r3, #0]
 8005334:	0018      	movs	r0, r3
 8005336:	f000 fb51 	bl	80059dc <RTC_Bcd2ToByte>
 800533a:	0003      	movs	r3, r0
 800533c:	001a      	movs	r2, r3
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	785b      	ldrb	r3, [r3, #1]
 8005346:	0018      	movs	r0, r3
 8005348:	f000 fb48 	bl	80059dc <RTC_Bcd2ToByte>
 800534c:	0003      	movs	r3, r0
 800534e:	001a      	movs	r2, r3
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	789b      	ldrb	r3, [r3, #2]
 8005358:	0018      	movs	r0, r3
 800535a:	f000 fb3f 	bl	80059dc <RTC_Bcd2ToByte>
 800535e:	0003      	movs	r3, r0
 8005360:	001a      	movs	r2, r3
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005366:	2300      	movs	r3, #0
}
 8005368:	0018      	movs	r0, r3
 800536a:	46bd      	mov	sp, r7
 800536c:	b006      	add	sp, #24
 800536e:	bd80      	pop	{r7, pc}
 8005370:	007f7f7f 	.word	0x007f7f7f

08005374 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005374:	b5b0      	push	{r4, r5, r7, lr}
 8005376:	b086      	sub	sp, #24
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2228      	movs	r2, #40	; 0x28
 8005384:	5c9b      	ldrb	r3, [r3, r2]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d101      	bne.n	800538e <HAL_RTC_SetDate+0x1a>
 800538a:	2302      	movs	r3, #2
 800538c:	e07e      	b.n	800548c <HAL_RTC_SetDate+0x118>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2228      	movs	r2, #40	; 0x28
 8005392:	2101      	movs	r1, #1
 8005394:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2229      	movs	r2, #41	; 0x29
 800539a:	2102      	movs	r1, #2
 800539c:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d10e      	bne.n	80053c2 <HAL_RTC_SetDate+0x4e>
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	785b      	ldrb	r3, [r3, #1]
 80053a8:	001a      	movs	r2, r3
 80053aa:	2310      	movs	r3, #16
 80053ac:	4013      	ands	r3, r2
 80053ae:	d008      	beq.n	80053c2 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	785b      	ldrb	r3, [r3, #1]
 80053b4:	2210      	movs	r2, #16
 80053b6:	4393      	bics	r3, r2
 80053b8:	b2db      	uxtb	r3, r3
 80053ba:	330a      	adds	r3, #10
 80053bc:	b2da      	uxtb	r2, r3
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d11c      	bne.n	8005402 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	78db      	ldrb	r3, [r3, #3]
 80053cc:	0018      	movs	r0, r3
 80053ce:	f000 fadd 	bl	800598c <RTC_ByteToBcd2>
 80053d2:	0003      	movs	r3, r0
 80053d4:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	785b      	ldrb	r3, [r3, #1]
 80053da:	0018      	movs	r0, r3
 80053dc:	f000 fad6 	bl	800598c <RTC_ByteToBcd2>
 80053e0:	0003      	movs	r3, r0
 80053e2:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80053e4:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	789b      	ldrb	r3, [r3, #2]
 80053ea:	0018      	movs	r0, r3
 80053ec:	f000 face 	bl	800598c <RTC_ByteToBcd2>
 80053f0:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80053f2:	0022      	movs	r2, r4
 80053f4:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	781b      	ldrb	r3, [r3, #0]
 80053fa:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80053fc:	4313      	orrs	r3, r2
 80053fe:	617b      	str	r3, [r7, #20]
 8005400:	e00e      	b.n	8005420 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	78db      	ldrb	r3, [r3, #3]
 8005406:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	785b      	ldrb	r3, [r3, #1]
 800540c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800540e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8005410:	68ba      	ldr	r2, [r7, #8]
 8005412:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005414:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	781b      	ldrb	r3, [r3, #0]
 800541a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800541c:	4313      	orrs	r3, r2
 800541e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	22ca      	movs	r2, #202	; 0xca
 8005426:	625a      	str	r2, [r3, #36]	; 0x24
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	2253      	movs	r2, #83	; 0x53
 800542e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005430:	2513      	movs	r5, #19
 8005432:	197c      	adds	r4, r7, r5
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	0018      	movs	r0, r3
 8005438:	f000 fa21 	bl	800587e <RTC_EnterInitMode>
 800543c:	0003      	movs	r3, r0
 800543e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005440:	0028      	movs	r0, r5
 8005442:	183b      	adds	r3, r7, r0
 8005444:	781b      	ldrb	r3, [r3, #0]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10c      	bne.n	8005464 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	4910      	ldr	r1, [pc, #64]	; (8005494 <HAL_RTC_SetDate+0x120>)
 8005452:	400a      	ands	r2, r1
 8005454:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005456:	183c      	adds	r4, r7, r0
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	0018      	movs	r0, r3
 800545c:	f000 fa52 	bl	8005904 <RTC_ExitInitMode>
 8005460:	0003      	movs	r3, r0
 8005462:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	22ff      	movs	r2, #255	; 0xff
 800546a:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800546c:	2313      	movs	r3, #19
 800546e:	18fb      	adds	r3, r7, r3
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d103      	bne.n	800547e <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	2229      	movs	r2, #41	; 0x29
 800547a:	2101      	movs	r1, #1
 800547c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2228      	movs	r2, #40	; 0x28
 8005482:	2100      	movs	r1, #0
 8005484:	5499      	strb	r1, [r3, r2]

  return status;
 8005486:	2313      	movs	r3, #19
 8005488:	18fb      	adds	r3, r7, r3
 800548a:	781b      	ldrb	r3, [r3, #0]
}
 800548c:	0018      	movs	r0, r3
 800548e:	46bd      	mov	sp, r7
 8005490:	b006      	add	sp, #24
 8005492:	bdb0      	pop	{r4, r5, r7, pc}
 8005494:	00ffff3f 	.word	0x00ffff3f

08005498 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b086      	sub	sp, #24
 800549c:	af00      	add	r7, sp, #0
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	4a21      	ldr	r2, [pc, #132]	; (8005530 <HAL_RTC_GetDate+0x98>)
 80054ac:	4013      	ands	r3, r2
 80054ae:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	0c1b      	lsrs	r3, r3, #16
 80054b4:	b2da      	uxtb	r2, r3
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80054ba:	697b      	ldr	r3, [r7, #20]
 80054bc:	0a1b      	lsrs	r3, r3, #8
 80054be:	b2db      	uxtb	r3, r3
 80054c0:	221f      	movs	r2, #31
 80054c2:	4013      	ands	r3, r2
 80054c4:	b2da      	uxtb	r2, r3
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	223f      	movs	r2, #63	; 0x3f
 80054d0:	4013      	ands	r3, r2
 80054d2:	b2da      	uxtb	r2, r3
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	0b5b      	lsrs	r3, r3, #13
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	2207      	movs	r2, #7
 80054e0:	4013      	ands	r3, r2
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d11a      	bne.n	8005524 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	78db      	ldrb	r3, [r3, #3]
 80054f2:	0018      	movs	r0, r3
 80054f4:	f000 fa72 	bl	80059dc <RTC_Bcd2ToByte>
 80054f8:	0003      	movs	r3, r0
 80054fa:	001a      	movs	r2, r3
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	785b      	ldrb	r3, [r3, #1]
 8005504:	0018      	movs	r0, r3
 8005506:	f000 fa69 	bl	80059dc <RTC_Bcd2ToByte>
 800550a:	0003      	movs	r3, r0
 800550c:	001a      	movs	r2, r3
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	789b      	ldrb	r3, [r3, #2]
 8005516:	0018      	movs	r0, r3
 8005518:	f000 fa60 	bl	80059dc <RTC_Bcd2ToByte>
 800551c:	0003      	movs	r3, r0
 800551e:	001a      	movs	r2, r3
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005524:	2300      	movs	r3, #0
}
 8005526:	0018      	movs	r0, r3
 8005528:	46bd      	mov	sp, r7
 800552a:	b006      	add	sp, #24
 800552c:	bd80      	pop	{r7, pc}
 800552e:	46c0      	nop			; (mov r8, r8)
 8005530:	00ffff3f 	.word	0x00ffff3f

08005534 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005534:	b590      	push	{r4, r7, lr}
 8005536:	b089      	sub	sp, #36	; 0x24
 8005538:	af00      	add	r7, sp, #0
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2228      	movs	r2, #40	; 0x28
 8005544:	5c9b      	ldrb	r3, [r3, r2]
 8005546:	2b01      	cmp	r3, #1
 8005548:	d101      	bne.n	800554e <HAL_RTC_SetAlarm_IT+0x1a>
 800554a:	2302      	movs	r3, #2
 800554c:	e127      	b.n	800579e <HAL_RTC_SetAlarm_IT+0x26a>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2228      	movs	r2, #40	; 0x28
 8005552:	2101      	movs	r1, #1
 8005554:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	2229      	movs	r2, #41	; 0x29
 800555a:	2102      	movs	r1, #2
 800555c:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d136      	bne.n	80055d2 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	2240      	movs	r2, #64	; 0x40
 800556c:	4013      	ands	r3, r2
 800556e:	d102      	bne.n	8005576 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	2200      	movs	r2, #0
 8005574:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	781b      	ldrb	r3, [r3, #0]
 800557a:	0018      	movs	r0, r3
 800557c:	f000 fa06 	bl	800598c <RTC_ByteToBcd2>
 8005580:	0003      	movs	r3, r0
 8005582:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	785b      	ldrb	r3, [r3, #1]
 8005588:	0018      	movs	r0, r3
 800558a:	f000 f9ff 	bl	800598c <RTC_ByteToBcd2>
 800558e:	0003      	movs	r3, r0
 8005590:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005592:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	789b      	ldrb	r3, [r3, #2]
 8005598:	0018      	movs	r0, r3
 800559a:	f000 f9f7 	bl	800598c <RTC_ByteToBcd2>
 800559e:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80055a0:	0022      	movs	r2, r4
 80055a2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	78db      	ldrb	r3, [r3, #3]
 80055a8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80055aa:	431a      	orrs	r2, r3
 80055ac:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	2220      	movs	r2, #32
 80055b2:	5c9b      	ldrb	r3, [r3, r2]
 80055b4:	0018      	movs	r0, r3
 80055b6:	f000 f9e9 	bl	800598c <RTC_ByteToBcd2>
 80055ba:	0003      	movs	r3, r0
 80055bc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80055be:	0022      	movs	r2, r4
 80055c0:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80055c6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80055cc:	4313      	orrs	r3, r2
 80055ce:	61fb      	str	r3, [r7, #28]
 80055d0:	e022      	b.n	8005618 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	699b      	ldr	r3, [r3, #24]
 80055d8:	2240      	movs	r2, #64	; 0x40
 80055da:	4013      	ands	r3, r2
 80055dc:	d102      	bne.n	80055e4 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	2200      	movs	r2, #0
 80055e2:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	785b      	ldrb	r3, [r3, #1]
 80055ee:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80055f0:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80055f6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	78db      	ldrb	r3, [r3, #3]
 80055fc:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80055fe:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	2120      	movs	r1, #32
 8005604:	5c5b      	ldrb	r3, [r3, r1]
 8005606:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8005608:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800560e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8005614:	4313      	orrs	r3, r2
 8005616:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	685a      	ldr	r2, [r3, #4]
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	699b      	ldr	r3, [r3, #24]
 8005620:	4313      	orrs	r3, r2
 8005622:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	22ca      	movs	r2, #202	; 0xca
 800562a:	625a      	str	r2, [r3, #36]	; 0x24
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2253      	movs	r2, #83	; 0x53
 8005632:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005638:	2380      	movs	r3, #128	; 0x80
 800563a:	005b      	lsls	r3, r3, #1
 800563c:	429a      	cmp	r2, r3
 800563e:	d14c      	bne.n	80056da <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	699a      	ldr	r2, [r3, #24]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4957      	ldr	r1, [pc, #348]	; (80057a8 <HAL_RTC_SetAlarm_IT+0x274>)
 800564c:	400a      	ands	r2, r1
 800564e:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2101      	movs	r1, #1
 800565c:	430a      	orrs	r2, r1
 800565e:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 8005660:	f7fe f9dc 	bl	8003a1c <HAL_GetTick>
 8005664:	0003      	movs	r3, r0
 8005666:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005668:	e016      	b.n	8005698 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800566a:	f7fe f9d7 	bl	8003a1c <HAL_GetTick>
 800566e:	0002      	movs	r2, r0
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	1ad2      	subs	r2, r2, r3
 8005674:	23fa      	movs	r3, #250	; 0xfa
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	429a      	cmp	r2, r3
 800567a:	d90d      	bls.n	8005698 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	22ff      	movs	r2, #255	; 0xff
 8005682:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2229      	movs	r2, #41	; 0x29
 8005688:	2103      	movs	r1, #3
 800568a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2228      	movs	r2, #40	; 0x28
 8005690:	2100      	movs	r1, #0
 8005692:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005694:	2303      	movs	r3, #3
 8005696:	e082      	b.n	800579e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	2201      	movs	r2, #1
 80056a0:	4013      	ands	r3, r2
 80056a2:	d0e2      	beq.n	800566a <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	69fa      	ldr	r2, [r7, #28]
 80056aa:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	69ba      	ldr	r2, [r7, #24]
 80056b2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	699a      	ldr	r2, [r3, #24]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	2180      	movs	r1, #128	; 0x80
 80056c0:	0049      	lsls	r1, r1, #1
 80056c2:	430a      	orrs	r2, r1
 80056c4:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	699a      	ldr	r2, [r3, #24]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2180      	movs	r1, #128	; 0x80
 80056d2:	0149      	lsls	r1, r1, #5
 80056d4:	430a      	orrs	r2, r1
 80056d6:	619a      	str	r2, [r3, #24]
 80056d8:	e04b      	b.n	8005772 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	699a      	ldr	r2, [r3, #24]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4931      	ldr	r1, [pc, #196]	; (80057ac <HAL_RTC_SetAlarm_IT+0x278>)
 80056e6:	400a      	ands	r2, r1
 80056e8:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2102      	movs	r1, #2
 80056f6:	430a      	orrs	r2, r1
 80056f8:	65da      	str	r2, [r3, #92]	; 0x5c

    tickstart = HAL_GetTick();
 80056fa:	f7fe f98f 	bl	8003a1c <HAL_GetTick>
 80056fe:	0003      	movs	r3, r0
 8005700:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005702:	e016      	b.n	8005732 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005704:	f7fe f98a 	bl	8003a1c <HAL_GetTick>
 8005708:	0002      	movs	r2, r0
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	1ad2      	subs	r2, r2, r3
 800570e:	23fa      	movs	r3, #250	; 0xfa
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	429a      	cmp	r2, r3
 8005714:	d90d      	bls.n	8005732 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	22ff      	movs	r2, #255	; 0xff
 800571c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2229      	movs	r2, #41	; 0x29
 8005722:	2103      	movs	r1, #3
 8005724:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2228      	movs	r2, #40	; 0x28
 800572a:	2100      	movs	r1, #0
 800572c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e035      	b.n	800579e <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	2202      	movs	r2, #2
 800573a:	4013      	ands	r3, r2
 800573c:	d0e2      	beq.n	8005704 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	69fa      	ldr	r2, [r7, #28]
 8005744:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	69ba      	ldr	r2, [r7, #24]
 800574c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	699a      	ldr	r2, [r3, #24]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	2180      	movs	r1, #128	; 0x80
 800575a:	0089      	lsls	r1, r1, #2
 800575c:	430a      	orrs	r2, r1
 800575e:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699a      	ldr	r2, [r3, #24]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2180      	movs	r1, #128	; 0x80
 800576c:	0189      	lsls	r1, r1, #6
 800576e:	430a      	orrs	r2, r1
 8005770:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005772:	4a0f      	ldr	r2, [pc, #60]	; (80057b0 <HAL_RTC_SetAlarm_IT+0x27c>)
 8005774:	2380      	movs	r3, #128	; 0x80
 8005776:	58d3      	ldr	r3, [r2, r3]
 8005778:	490d      	ldr	r1, [pc, #52]	; (80057b0 <HAL_RTC_SetAlarm_IT+0x27c>)
 800577a:	2280      	movs	r2, #128	; 0x80
 800577c:	0312      	lsls	r2, r2, #12
 800577e:	4313      	orrs	r3, r2
 8005780:	2280      	movs	r2, #128	; 0x80
 8005782:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	22ff      	movs	r2, #255	; 0xff
 800578a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2229      	movs	r2, #41	; 0x29
 8005790:	2101      	movs	r1, #1
 8005792:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2228      	movs	r2, #40	; 0x28
 8005798:	2100      	movs	r1, #0
 800579a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	0018      	movs	r0, r3
 80057a0:	46bd      	mov	sp, r7
 80057a2:	b009      	add	sp, #36	; 0x24
 80057a4:	bd90      	pop	{r4, r7, pc}
 80057a6:	46c0      	nop			; (mov r8, r8)
 80057a8:	fffffeff 	.word	0xfffffeff
 80057ac:	fffffdff 	.word	0xfffffdff
 80057b0:	40021800 	.word	0x40021800

080057b4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	699a      	ldr	r2, [r3, #24]
 80057c2:	2380      	movs	r3, #128	; 0x80
 80057c4:	015b      	lsls	r3, r3, #5
 80057c6:	4013      	ands	r3, r2
 80057c8:	d011      	beq.n	80057ee <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057d0:	2201      	movs	r2, #1
 80057d2:	4013      	ands	r3, r2
 80057d4:	d00b      	beq.n	80057ee <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2101      	movs	r1, #1
 80057e2:	430a      	orrs	r2, r1
 80057e4:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	0018      	movs	r0, r3
 80057ea:	f7fd fd7f 	bl	80032ec <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	699a      	ldr	r2, [r3, #24]
 80057f4:	2380      	movs	r3, #128	; 0x80
 80057f6:	019b      	lsls	r3, r3, #6
 80057f8:	4013      	ands	r3, r2
 80057fa:	d011      	beq.n	8005820 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005802:	2202      	movs	r2, #2
 8005804:	4013      	ands	r3, r2
 8005806:	d00b      	beq.n	8005820 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	2102      	movs	r1, #2
 8005814:	430a      	orrs	r2, r1
 8005816:	65da      	str	r2, [r3, #92]	; 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	0018      	movs	r0, r3
 800581c:	f000 f8fb 	bl	8005a16 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2229      	movs	r2, #41	; 0x29
 8005824:	2101      	movs	r1, #1
 8005826:	5499      	strb	r1, [r3, r2]
}
 8005828:	46c0      	nop			; (mov r8, r8)
 800582a:	46bd      	mov	sp, r7
 800582c:	b002      	add	sp, #8
 800582e:	bd80      	pop	{r7, pc}

08005830 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68da      	ldr	r2, [r3, #12]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	21a0      	movs	r1, #160	; 0xa0
 8005844:	438a      	bics	r2, r1
 8005846:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005848:	f7fe f8e8 	bl	8003a1c <HAL_GetTick>
 800584c:	0003      	movs	r3, r0
 800584e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005850:	e00a      	b.n	8005868 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005852:	f7fe f8e3 	bl	8003a1c <HAL_GetTick>
 8005856:	0002      	movs	r2, r0
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	1ad2      	subs	r2, r2, r3
 800585c:	23fa      	movs	r3, #250	; 0xfa
 800585e:	009b      	lsls	r3, r3, #2
 8005860:	429a      	cmp	r2, r3
 8005862:	d901      	bls.n	8005868 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e006      	b.n	8005876 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68db      	ldr	r3, [r3, #12]
 800586e:	2220      	movs	r2, #32
 8005870:	4013      	ands	r3, r2
 8005872:	d0ee      	beq.n	8005852 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8005874:	2300      	movs	r3, #0
}
 8005876:	0018      	movs	r0, r3
 8005878:	46bd      	mov	sp, r7
 800587a:	b004      	add	sp, #16
 800587c:	bd80      	pop	{r7, pc}

0800587e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800587e:	b580      	push	{r7, lr}
 8005880:	b084      	sub	sp, #16
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8005886:	230f      	movs	r3, #15
 8005888:	18fb      	adds	r3, r7, r3
 800588a:	2200      	movs	r2, #0
 800588c:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	2240      	movs	r2, #64	; 0x40
 8005896:	4013      	ands	r3, r2
 8005898:	d12c      	bne.n	80058f4 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68da      	ldr	r2, [r3, #12]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2180      	movs	r1, #128	; 0x80
 80058a6:	430a      	orrs	r2, r1
 80058a8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80058aa:	f7fe f8b7 	bl	8003a1c <HAL_GetTick>
 80058ae:	0003      	movs	r3, r0
 80058b0:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80058b2:	e014      	b.n	80058de <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80058b4:	f7fe f8b2 	bl	8003a1c <HAL_GetTick>
 80058b8:	0002      	movs	r2, r0
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	1ad2      	subs	r2, r2, r3
 80058be:	200f      	movs	r0, #15
 80058c0:	183b      	adds	r3, r7, r0
 80058c2:	1839      	adds	r1, r7, r0
 80058c4:	7809      	ldrb	r1, [r1, #0]
 80058c6:	7019      	strb	r1, [r3, #0]
 80058c8:	23fa      	movs	r3, #250	; 0xfa
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d906      	bls.n	80058de <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 80058d0:	183b      	adds	r3, r7, r0
 80058d2:	2203      	movs	r2, #3
 80058d4:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2229      	movs	r2, #41	; 0x29
 80058da:	2103      	movs	r1, #3
 80058dc:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	2240      	movs	r2, #64	; 0x40
 80058e6:	4013      	ands	r3, r2
 80058e8:	d104      	bne.n	80058f4 <RTC_EnterInitMode+0x76>
 80058ea:	230f      	movs	r3, #15
 80058ec:	18fb      	adds	r3, r7, r3
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	2b03      	cmp	r3, #3
 80058f2:	d1df      	bne.n	80058b4 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80058f4:	230f      	movs	r3, #15
 80058f6:	18fb      	adds	r3, r7, r3
 80058f8:	781b      	ldrb	r3, [r3, #0]
}
 80058fa:	0018      	movs	r0, r3
 80058fc:	46bd      	mov	sp, r7
 80058fe:	b004      	add	sp, #16
 8005900:	bd80      	pop	{r7, pc}
	...

08005904 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005904:	b590      	push	{r4, r7, lr}
 8005906:	b085      	sub	sp, #20
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800590c:	240f      	movs	r4, #15
 800590e:	193b      	adds	r3, r7, r4
 8005910:	2200      	movs	r2, #0
 8005912:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005914:	4b1c      	ldr	r3, [pc, #112]	; (8005988 <RTC_ExitInitMode+0x84>)
 8005916:	68da      	ldr	r2, [r3, #12]
 8005918:	4b1b      	ldr	r3, [pc, #108]	; (8005988 <RTC_ExitInitMode+0x84>)
 800591a:	2180      	movs	r1, #128	; 0x80
 800591c:	438a      	bics	r2, r1
 800591e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005920:	4b19      	ldr	r3, [pc, #100]	; (8005988 <RTC_ExitInitMode+0x84>)
 8005922:	699b      	ldr	r3, [r3, #24]
 8005924:	2220      	movs	r2, #32
 8005926:	4013      	ands	r3, r2
 8005928:	d10d      	bne.n	8005946 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	0018      	movs	r0, r3
 800592e:	f7ff ff7f 	bl	8005830 <HAL_RTC_WaitForSynchro>
 8005932:	1e03      	subs	r3, r0, #0
 8005934:	d021      	beq.n	800597a <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2229      	movs	r2, #41	; 0x29
 800593a:	2103      	movs	r1, #3
 800593c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800593e:	193b      	adds	r3, r7, r4
 8005940:	2203      	movs	r2, #3
 8005942:	701a      	strb	r2, [r3, #0]
 8005944:	e019      	b.n	800597a <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005946:	4b10      	ldr	r3, [pc, #64]	; (8005988 <RTC_ExitInitMode+0x84>)
 8005948:	699a      	ldr	r2, [r3, #24]
 800594a:	4b0f      	ldr	r3, [pc, #60]	; (8005988 <RTC_ExitInitMode+0x84>)
 800594c:	2120      	movs	r1, #32
 800594e:	438a      	bics	r2, r1
 8005950:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	0018      	movs	r0, r3
 8005956:	f7ff ff6b 	bl	8005830 <HAL_RTC_WaitForSynchro>
 800595a:	1e03      	subs	r3, r0, #0
 800595c:	d007      	beq.n	800596e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2229      	movs	r2, #41	; 0x29
 8005962:	2103      	movs	r1, #3
 8005964:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005966:	230f      	movs	r3, #15
 8005968:	18fb      	adds	r3, r7, r3
 800596a:	2203      	movs	r2, #3
 800596c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800596e:	4b06      	ldr	r3, [pc, #24]	; (8005988 <RTC_ExitInitMode+0x84>)
 8005970:	699a      	ldr	r2, [r3, #24]
 8005972:	4b05      	ldr	r3, [pc, #20]	; (8005988 <RTC_ExitInitMode+0x84>)
 8005974:	2120      	movs	r1, #32
 8005976:	430a      	orrs	r2, r1
 8005978:	619a      	str	r2, [r3, #24]
  }

  return status;
 800597a:	230f      	movs	r3, #15
 800597c:	18fb      	adds	r3, r7, r3
 800597e:	781b      	ldrb	r3, [r3, #0]
}
 8005980:	0018      	movs	r0, r3
 8005982:	46bd      	mov	sp, r7
 8005984:	b005      	add	sp, #20
 8005986:	bd90      	pop	{r4, r7, pc}
 8005988:	40002800 	.word	0x40002800

0800598c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	0002      	movs	r2, r0
 8005994:	1dfb      	adds	r3, r7, #7
 8005996:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005998:	2300      	movs	r3, #0
 800599a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 800599c:	230b      	movs	r3, #11
 800599e:	18fb      	adds	r3, r7, r3
 80059a0:	1dfa      	adds	r2, r7, #7
 80059a2:	7812      	ldrb	r2, [r2, #0]
 80059a4:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 80059a6:	e008      	b.n	80059ba <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	3301      	adds	r3, #1
 80059ac:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 80059ae:	220b      	movs	r2, #11
 80059b0:	18bb      	adds	r3, r7, r2
 80059b2:	18ba      	adds	r2, r7, r2
 80059b4:	7812      	ldrb	r2, [r2, #0]
 80059b6:	3a0a      	subs	r2, #10
 80059b8:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 80059ba:	210b      	movs	r1, #11
 80059bc:	187b      	adds	r3, r7, r1
 80059be:	781b      	ldrb	r3, [r3, #0]
 80059c0:	2b09      	cmp	r3, #9
 80059c2:	d8f1      	bhi.n	80059a8 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	011b      	lsls	r3, r3, #4
 80059ca:	b2da      	uxtb	r2, r3
 80059cc:	187b      	adds	r3, r7, r1
 80059ce:	781b      	ldrb	r3, [r3, #0]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	b2db      	uxtb	r3, r3
}
 80059d4:	0018      	movs	r0, r3
 80059d6:	46bd      	mov	sp, r7
 80059d8:	b004      	add	sp, #16
 80059da:	bd80      	pop	{r7, pc}

080059dc <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	0002      	movs	r2, r0
 80059e4:	1dfb      	adds	r3, r7, #7
 80059e6:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 80059e8:	1dfb      	adds	r3, r7, #7
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	091b      	lsrs	r3, r3, #4
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	001a      	movs	r2, r3
 80059f2:	0013      	movs	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	189b      	adds	r3, r3, r2
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	b2da      	uxtb	r2, r3
 8005a00:	1dfb      	adds	r3, r7, #7
 8005a02:	781b      	ldrb	r3, [r3, #0]
 8005a04:	210f      	movs	r1, #15
 8005a06:	400b      	ands	r3, r1
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	18d3      	adds	r3, r2, r3
 8005a0c:	b2db      	uxtb	r3, r3
}
 8005a0e:	0018      	movs	r0, r3
 8005a10:	46bd      	mov	sp, r7
 8005a12:	b004      	add	sp, #16
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005a16:	b580      	push	{r7, lr}
 8005a18:	b082      	sub	sp, #8
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005a1e:	46c0      	nop			; (mov r8, r8)
 8005a20:	46bd      	mov	sp, r7
 8005a22:	b002      	add	sp, #8
 8005a24:	bd80      	pop	{r7, pc}

08005a26 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a26:	b580      	push	{r7, lr}
 8005a28:	b082      	sub	sp, #8
 8005a2a:	af00      	add	r7, sp, #0
 8005a2c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d101      	bne.n	8005a38 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e04a      	b.n	8005ace <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	223d      	movs	r2, #61	; 0x3d
 8005a3c:	5c9b      	ldrb	r3, [r3, r2]
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d107      	bne.n	8005a54 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	223c      	movs	r2, #60	; 0x3c
 8005a48:	2100      	movs	r1, #0
 8005a4a:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	0018      	movs	r0, r3
 8005a50:	f7fd fd12 	bl	8003478 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	223d      	movs	r2, #61	; 0x3d
 8005a58:	2102      	movs	r1, #2
 8005a5a:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	3304      	adds	r3, #4
 8005a64:	0019      	movs	r1, r3
 8005a66:	0010      	movs	r0, r2
 8005a68:	f000 fa18 	bl	8005e9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2248      	movs	r2, #72	; 0x48
 8005a70:	2101      	movs	r1, #1
 8005a72:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	223e      	movs	r2, #62	; 0x3e
 8005a78:	2101      	movs	r1, #1
 8005a7a:	5499      	strb	r1, [r3, r2]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	223f      	movs	r2, #63	; 0x3f
 8005a80:	2101      	movs	r1, #1
 8005a82:	5499      	strb	r1, [r3, r2]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2240      	movs	r2, #64	; 0x40
 8005a88:	2101      	movs	r1, #1
 8005a8a:	5499      	strb	r1, [r3, r2]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2241      	movs	r2, #65	; 0x41
 8005a90:	2101      	movs	r1, #1
 8005a92:	5499      	strb	r1, [r3, r2]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2242      	movs	r2, #66	; 0x42
 8005a98:	2101      	movs	r1, #1
 8005a9a:	5499      	strb	r1, [r3, r2]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2243      	movs	r2, #67	; 0x43
 8005aa0:	2101      	movs	r1, #1
 8005aa2:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2244      	movs	r2, #68	; 0x44
 8005aa8:	2101      	movs	r1, #1
 8005aaa:	5499      	strb	r1, [r3, r2]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2245      	movs	r2, #69	; 0x45
 8005ab0:	2101      	movs	r1, #1
 8005ab2:	5499      	strb	r1, [r3, r2]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2246      	movs	r2, #70	; 0x46
 8005ab8:	2101      	movs	r1, #1
 8005aba:	5499      	strb	r1, [r3, r2]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2247      	movs	r2, #71	; 0x47
 8005ac0:	2101      	movs	r1, #1
 8005ac2:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	223d      	movs	r2, #61	; 0x3d
 8005ac8:	2101      	movs	r1, #1
 8005aca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	0018      	movs	r0, r3
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	b002      	add	sp, #8
 8005ad4:	bd80      	pop	{r7, pc}
	...

08005ad8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	223d      	movs	r2, #61	; 0x3d
 8005ae4:	5c9b      	ldrb	r3, [r3, r2]
 8005ae6:	b2db      	uxtb	r3, r3
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d001      	beq.n	8005af0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005aec:	2301      	movs	r3, #1
 8005aee:	e047      	b.n	8005b80 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	223d      	movs	r2, #61	; 0x3d
 8005af4:	2102      	movs	r1, #2
 8005af6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68da      	ldr	r2, [r3, #12]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	2101      	movs	r1, #1
 8005b04:	430a      	orrs	r2, r1
 8005b06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a1e      	ldr	r2, [pc, #120]	; (8005b88 <HAL_TIM_Base_Start_IT+0xb0>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d014      	beq.n	8005b3c <HAL_TIM_Base_Start_IT+0x64>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	2380      	movs	r3, #128	; 0x80
 8005b18:	05db      	lsls	r3, r3, #23
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d00e      	beq.n	8005b3c <HAL_TIM_Base_Start_IT+0x64>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a1a      	ldr	r2, [pc, #104]	; (8005b8c <HAL_TIM_Base_Start_IT+0xb4>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d009      	beq.n	8005b3c <HAL_TIM_Base_Start_IT+0x64>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a18      	ldr	r2, [pc, #96]	; (8005b90 <HAL_TIM_Base_Start_IT+0xb8>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d004      	beq.n	8005b3c <HAL_TIM_Base_Start_IT+0x64>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a17      	ldr	r2, [pc, #92]	; (8005b94 <HAL_TIM_Base_Start_IT+0xbc>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d116      	bne.n	8005b6a <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	4a15      	ldr	r2, [pc, #84]	; (8005b98 <HAL_TIM_Base_Start_IT+0xc0>)
 8005b44:	4013      	ands	r3, r2
 8005b46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	2b06      	cmp	r3, #6
 8005b4c:	d016      	beq.n	8005b7c <HAL_TIM_Base_Start_IT+0xa4>
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	2380      	movs	r3, #128	; 0x80
 8005b52:	025b      	lsls	r3, r3, #9
 8005b54:	429a      	cmp	r2, r3
 8005b56:	d011      	beq.n	8005b7c <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	2101      	movs	r1, #1
 8005b64:	430a      	orrs	r2, r1
 8005b66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b68:	e008      	b.n	8005b7c <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2101      	movs	r1, #1
 8005b76:	430a      	orrs	r2, r1
 8005b78:	601a      	str	r2, [r3, #0]
 8005b7a:	e000      	b.n	8005b7e <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b7c:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	0018      	movs	r0, r3
 8005b82:	46bd      	mov	sp, r7
 8005b84:	b004      	add	sp, #16
 8005b86:	bd80      	pop	{r7, pc}
 8005b88:	40012c00 	.word	0x40012c00
 8005b8c:	40000400 	.word	0x40000400
 8005b90:	40000800 	.word	0x40000800
 8005b94:	40014000 	.word	0x40014000
 8005b98:	00010007 	.word	0x00010007

08005b9c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	68da      	ldr	r2, [r3, #12]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2101      	movs	r1, #1
 8005bb0:	438a      	bics	r2, r1
 8005bb2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	4a0d      	ldr	r2, [pc, #52]	; (8005bf0 <HAL_TIM_Base_Stop_IT+0x54>)
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	d10d      	bne.n	8005bdc <HAL_TIM_Base_Stop_IT+0x40>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6a1b      	ldr	r3, [r3, #32]
 8005bc6:	4a0b      	ldr	r2, [pc, #44]	; (8005bf4 <HAL_TIM_Base_Stop_IT+0x58>)
 8005bc8:	4013      	ands	r3, r2
 8005bca:	d107      	bne.n	8005bdc <HAL_TIM_Base_Stop_IT+0x40>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2101      	movs	r1, #1
 8005bd8:	438a      	bics	r2, r1
 8005bda:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	223d      	movs	r2, #61	; 0x3d
 8005be0:	2101      	movs	r1, #1
 8005be2:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005be4:	2300      	movs	r3, #0
}
 8005be6:	0018      	movs	r0, r3
 8005be8:	46bd      	mov	sp, r7
 8005bea:	b002      	add	sp, #8
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	46c0      	nop			; (mov r8, r8)
 8005bf0:	00001111 	.word	0x00001111
 8005bf4:	00000444 	.word	0x00000444

08005bf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	2202      	movs	r2, #2
 8005c08:	4013      	ands	r3, r2
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d124      	bne.n	8005c58 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	2202      	movs	r2, #2
 8005c16:	4013      	ands	r3, r2
 8005c18:	2b02      	cmp	r3, #2
 8005c1a:	d11d      	bne.n	8005c58 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2203      	movs	r2, #3
 8005c22:	4252      	negs	r2, r2
 8005c24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2201      	movs	r2, #1
 8005c2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	699b      	ldr	r3, [r3, #24]
 8005c32:	2203      	movs	r2, #3
 8005c34:	4013      	ands	r3, r2
 8005c36:	d004      	beq.n	8005c42 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	0018      	movs	r0, r3
 8005c3c:	f000 f916 	bl	8005e6c <HAL_TIM_IC_CaptureCallback>
 8005c40:	e007      	b.n	8005c52 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	0018      	movs	r0, r3
 8005c46:	f000 f909 	bl	8005e5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	0018      	movs	r0, r3
 8005c4e:	f000 f915 	bl	8005e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2200      	movs	r2, #0
 8005c56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	2204      	movs	r2, #4
 8005c60:	4013      	ands	r3, r2
 8005c62:	2b04      	cmp	r3, #4
 8005c64:	d125      	bne.n	8005cb2 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	2204      	movs	r2, #4
 8005c6e:	4013      	ands	r3, r2
 8005c70:	2b04      	cmp	r3, #4
 8005c72:	d11e      	bne.n	8005cb2 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	2205      	movs	r2, #5
 8005c7a:	4252      	negs	r2, r2
 8005c7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2202      	movs	r2, #2
 8005c82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	699a      	ldr	r2, [r3, #24]
 8005c8a:	23c0      	movs	r3, #192	; 0xc0
 8005c8c:	009b      	lsls	r3, r3, #2
 8005c8e:	4013      	ands	r3, r2
 8005c90:	d004      	beq.n	8005c9c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	0018      	movs	r0, r3
 8005c96:	f000 f8e9 	bl	8005e6c <HAL_TIM_IC_CaptureCallback>
 8005c9a:	e007      	b.n	8005cac <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	0018      	movs	r0, r3
 8005ca0:	f000 f8dc 	bl	8005e5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	0018      	movs	r0, r3
 8005ca8:	f000 f8e8 	bl	8005e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	2208      	movs	r2, #8
 8005cba:	4013      	ands	r3, r2
 8005cbc:	2b08      	cmp	r3, #8
 8005cbe:	d124      	bne.n	8005d0a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68db      	ldr	r3, [r3, #12]
 8005cc6:	2208      	movs	r2, #8
 8005cc8:	4013      	ands	r3, r2
 8005cca:	2b08      	cmp	r3, #8
 8005ccc:	d11d      	bne.n	8005d0a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2209      	movs	r2, #9
 8005cd4:	4252      	negs	r2, r2
 8005cd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2204      	movs	r2, #4
 8005cdc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	69db      	ldr	r3, [r3, #28]
 8005ce4:	2203      	movs	r2, #3
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	d004      	beq.n	8005cf4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	0018      	movs	r0, r3
 8005cee:	f000 f8bd 	bl	8005e6c <HAL_TIM_IC_CaptureCallback>
 8005cf2:	e007      	b.n	8005d04 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	0018      	movs	r0, r3
 8005cf8:	f000 f8b0 	bl	8005e5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	0018      	movs	r0, r3
 8005d00:	f000 f8bc 	bl	8005e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	2210      	movs	r2, #16
 8005d12:	4013      	ands	r3, r2
 8005d14:	2b10      	cmp	r3, #16
 8005d16:	d125      	bne.n	8005d64 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68db      	ldr	r3, [r3, #12]
 8005d1e:	2210      	movs	r2, #16
 8005d20:	4013      	ands	r3, r2
 8005d22:	2b10      	cmp	r3, #16
 8005d24:	d11e      	bne.n	8005d64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2211      	movs	r2, #17
 8005d2c:	4252      	negs	r2, r2
 8005d2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2208      	movs	r2, #8
 8005d34:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	69da      	ldr	r2, [r3, #28]
 8005d3c:	23c0      	movs	r3, #192	; 0xc0
 8005d3e:	009b      	lsls	r3, r3, #2
 8005d40:	4013      	ands	r3, r2
 8005d42:	d004      	beq.n	8005d4e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	0018      	movs	r0, r3
 8005d48:	f000 f890 	bl	8005e6c <HAL_TIM_IC_CaptureCallback>
 8005d4c:	e007      	b.n	8005d5e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	0018      	movs	r0, r3
 8005d52:	f000 f883 	bl	8005e5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	0018      	movs	r0, r3
 8005d5a:	f000 f88f 	bl	8005e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d10f      	bne.n	8005d92 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d108      	bne.n	8005d92 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2202      	movs	r2, #2
 8005d86:	4252      	negs	r2, r2
 8005d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	0018      	movs	r0, r3
 8005d8e:	f7fd fac1 	bl	8003314 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	691b      	ldr	r3, [r3, #16]
 8005d98:	2280      	movs	r2, #128	; 0x80
 8005d9a:	4013      	ands	r3, r2
 8005d9c:	2b80      	cmp	r3, #128	; 0x80
 8005d9e:	d10f      	bne.n	8005dc0 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	2280      	movs	r2, #128	; 0x80
 8005da8:	4013      	ands	r3, r2
 8005daa:	2b80      	cmp	r3, #128	; 0x80
 8005dac:	d108      	bne.n	8005dc0 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2281      	movs	r2, #129	; 0x81
 8005db4:	4252      	negs	r2, r2
 8005db6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	0018      	movs	r0, r3
 8005dbc:	f000 f976 	bl	80060ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	691a      	ldr	r2, [r3, #16]
 8005dc6:	2380      	movs	r3, #128	; 0x80
 8005dc8:	005b      	lsls	r3, r3, #1
 8005dca:	401a      	ands	r2, r3
 8005dcc:	2380      	movs	r3, #128	; 0x80
 8005dce:	005b      	lsls	r3, r3, #1
 8005dd0:	429a      	cmp	r2, r3
 8005dd2:	d10e      	bne.n	8005df2 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	2280      	movs	r2, #128	; 0x80
 8005ddc:	4013      	ands	r3, r2
 8005dde:	2b80      	cmp	r3, #128	; 0x80
 8005de0:	d107      	bne.n	8005df2 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a1c      	ldr	r2, [pc, #112]	; (8005e58 <HAL_TIM_IRQHandler+0x260>)
 8005de8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	0018      	movs	r0, r3
 8005dee:	f000 f965 	bl	80060bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	691b      	ldr	r3, [r3, #16]
 8005df8:	2240      	movs	r2, #64	; 0x40
 8005dfa:	4013      	ands	r3, r2
 8005dfc:	2b40      	cmp	r3, #64	; 0x40
 8005dfe:	d10f      	bne.n	8005e20 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	2240      	movs	r2, #64	; 0x40
 8005e08:	4013      	ands	r3, r2
 8005e0a:	2b40      	cmp	r3, #64	; 0x40
 8005e0c:	d108      	bne.n	8005e20 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	2241      	movs	r2, #65	; 0x41
 8005e14:	4252      	negs	r2, r2
 8005e16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	0018      	movs	r0, r3
 8005e1c:	f000 f836 	bl	8005e8c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	2220      	movs	r2, #32
 8005e28:	4013      	ands	r3, r2
 8005e2a:	2b20      	cmp	r3, #32
 8005e2c:	d10f      	bne.n	8005e4e <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	2220      	movs	r2, #32
 8005e36:	4013      	ands	r3, r2
 8005e38:	2b20      	cmp	r3, #32
 8005e3a:	d108      	bne.n	8005e4e <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2221      	movs	r2, #33	; 0x21
 8005e42:	4252      	negs	r2, r2
 8005e44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	0018      	movs	r0, r3
 8005e4a:	f000 f927 	bl	800609c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e4e:	46c0      	nop			; (mov r8, r8)
 8005e50:	46bd      	mov	sp, r7
 8005e52:	b002      	add	sp, #8
 8005e54:	bd80      	pop	{r7, pc}
 8005e56:	46c0      	nop			; (mov r8, r8)
 8005e58:	fffffeff 	.word	0xfffffeff

08005e5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b082      	sub	sp, #8
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e64:	46c0      	nop			; (mov r8, r8)
 8005e66:	46bd      	mov	sp, r7
 8005e68:	b002      	add	sp, #8
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e74:	46c0      	nop			; (mov r8, r8)
 8005e76:	46bd      	mov	sp, r7
 8005e78:	b002      	add	sp, #8
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e84:	46c0      	nop			; (mov r8, r8)
 8005e86:	46bd      	mov	sp, r7
 8005e88:	b002      	add	sp, #8
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b082      	sub	sp, #8
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e94:	46c0      	nop			; (mov r8, r8)
 8005e96:	46bd      	mov	sp, r7
 8005e98:	b002      	add	sp, #8
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b084      	sub	sp, #16
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a38      	ldr	r2, [pc, #224]	; (8005f90 <TIM_Base_SetConfig+0xf4>)
 8005eb0:	4293      	cmp	r3, r2
 8005eb2:	d00c      	beq.n	8005ece <TIM_Base_SetConfig+0x32>
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	2380      	movs	r3, #128	; 0x80
 8005eb8:	05db      	lsls	r3, r3, #23
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d007      	beq.n	8005ece <TIM_Base_SetConfig+0x32>
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4a34      	ldr	r2, [pc, #208]	; (8005f94 <TIM_Base_SetConfig+0xf8>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d003      	beq.n	8005ece <TIM_Base_SetConfig+0x32>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	4a33      	ldr	r2, [pc, #204]	; (8005f98 <TIM_Base_SetConfig+0xfc>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d108      	bne.n	8005ee0 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2270      	movs	r2, #112	; 0x70
 8005ed2:	4393      	bics	r3, r2
 8005ed4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a2b      	ldr	r2, [pc, #172]	; (8005f90 <TIM_Base_SetConfig+0xf4>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d01c      	beq.n	8005f22 <TIM_Base_SetConfig+0x86>
 8005ee8:	687a      	ldr	r2, [r7, #4]
 8005eea:	2380      	movs	r3, #128	; 0x80
 8005eec:	05db      	lsls	r3, r3, #23
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d017      	beq.n	8005f22 <TIM_Base_SetConfig+0x86>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	4a27      	ldr	r2, [pc, #156]	; (8005f94 <TIM_Base_SetConfig+0xf8>)
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d013      	beq.n	8005f22 <TIM_Base_SetConfig+0x86>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a26      	ldr	r2, [pc, #152]	; (8005f98 <TIM_Base_SetConfig+0xfc>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d00f      	beq.n	8005f22 <TIM_Base_SetConfig+0x86>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	4a25      	ldr	r2, [pc, #148]	; (8005f9c <TIM_Base_SetConfig+0x100>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d00b      	beq.n	8005f22 <TIM_Base_SetConfig+0x86>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a24      	ldr	r2, [pc, #144]	; (8005fa0 <TIM_Base_SetConfig+0x104>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d007      	beq.n	8005f22 <TIM_Base_SetConfig+0x86>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a23      	ldr	r2, [pc, #140]	; (8005fa4 <TIM_Base_SetConfig+0x108>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d003      	beq.n	8005f22 <TIM_Base_SetConfig+0x86>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a22      	ldr	r2, [pc, #136]	; (8005fa8 <TIM_Base_SetConfig+0x10c>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d108      	bne.n	8005f34 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	4a21      	ldr	r2, [pc, #132]	; (8005fac <TIM_Base_SetConfig+0x110>)
 8005f26:	4013      	ands	r3, r2
 8005f28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	68db      	ldr	r3, [r3, #12]
 8005f2e:	68fa      	ldr	r2, [r7, #12]
 8005f30:	4313      	orrs	r3, r2
 8005f32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2280      	movs	r2, #128	; 0x80
 8005f38:	4393      	bics	r3, r2
 8005f3a:	001a      	movs	r2, r3
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	695b      	ldr	r3, [r3, #20]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	689a      	ldr	r2, [r3, #8]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	4a0c      	ldr	r2, [pc, #48]	; (8005f90 <TIM_Base_SetConfig+0xf4>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d00b      	beq.n	8005f7a <TIM_Base_SetConfig+0xde>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a0e      	ldr	r2, [pc, #56]	; (8005fa0 <TIM_Base_SetConfig+0x104>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d007      	beq.n	8005f7a <TIM_Base_SetConfig+0xde>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a0d      	ldr	r2, [pc, #52]	; (8005fa4 <TIM_Base_SetConfig+0x108>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d003      	beq.n	8005f7a <TIM_Base_SetConfig+0xde>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	4a0c      	ldr	r2, [pc, #48]	; (8005fa8 <TIM_Base_SetConfig+0x10c>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d103      	bne.n	8005f82 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	691a      	ldr	r2, [r3, #16]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2201      	movs	r2, #1
 8005f86:	615a      	str	r2, [r3, #20]
}
 8005f88:	46c0      	nop			; (mov r8, r8)
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	b004      	add	sp, #16
 8005f8e:	bd80      	pop	{r7, pc}
 8005f90:	40012c00 	.word	0x40012c00
 8005f94:	40000400 	.word	0x40000400
 8005f98:	40000800 	.word	0x40000800
 8005f9c:	40002000 	.word	0x40002000
 8005fa0:	40014000 	.word	0x40014000
 8005fa4:	40014400 	.word	0x40014400
 8005fa8:	40014800 	.word	0x40014800
 8005fac:	fffffcff 	.word	0xfffffcff

08005fb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b084      	sub	sp, #16
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	223c      	movs	r2, #60	; 0x3c
 8005fbe:	5c9b      	ldrb	r3, [r3, r2]
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d101      	bne.n	8005fc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fc4:	2302      	movs	r3, #2
 8005fc6:	e05a      	b.n	800607e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	223c      	movs	r2, #60	; 0x3c
 8005fcc:	2101      	movs	r1, #1
 8005fce:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	223d      	movs	r2, #61	; 0x3d
 8005fd4:	2102      	movs	r1, #2
 8005fd6:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a26      	ldr	r2, [pc, #152]	; (8006088 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d108      	bne.n	8006004 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	4a25      	ldr	r2, [pc, #148]	; (800608c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	4313      	orrs	r3, r2
 8006002:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2270      	movs	r2, #112	; 0x70
 8006008:	4393      	bics	r3, r2
 800600a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	68fa      	ldr	r2, [r7, #12]
 8006012:	4313      	orrs	r3, r2
 8006014:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a19      	ldr	r2, [pc, #100]	; (8006088 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d014      	beq.n	8006052 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	2380      	movs	r3, #128	; 0x80
 800602e:	05db      	lsls	r3, r3, #23
 8006030:	429a      	cmp	r2, r3
 8006032:	d00e      	beq.n	8006052 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a15      	ldr	r2, [pc, #84]	; (8006090 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d009      	beq.n	8006052 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4a14      	ldr	r2, [pc, #80]	; (8006094 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d004      	beq.n	8006052 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a12      	ldr	r2, [pc, #72]	; (8006098 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d10c      	bne.n	800606c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	2280      	movs	r2, #128	; 0x80
 8006056:	4393      	bics	r3, r2
 8006058:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	68ba      	ldr	r2, [r7, #8]
 8006060:	4313      	orrs	r3, r2
 8006062:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68ba      	ldr	r2, [r7, #8]
 800606a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	223d      	movs	r2, #61	; 0x3d
 8006070:	2101      	movs	r1, #1
 8006072:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	223c      	movs	r2, #60	; 0x3c
 8006078:	2100      	movs	r1, #0
 800607a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	0018      	movs	r0, r3
 8006080:	46bd      	mov	sp, r7
 8006082:	b004      	add	sp, #16
 8006084:	bd80      	pop	{r7, pc}
 8006086:	46c0      	nop			; (mov r8, r8)
 8006088:	40012c00 	.word	0x40012c00
 800608c:	ff0fffff 	.word	0xff0fffff
 8006090:	40000400 	.word	0x40000400
 8006094:	40000800 	.word	0x40000800
 8006098:	40014000 	.word	0x40014000

0800609c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b082      	sub	sp, #8
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060a4:	46c0      	nop			; (mov r8, r8)
 80060a6:	46bd      	mov	sp, r7
 80060a8:	b002      	add	sp, #8
 80060aa:	bd80      	pop	{r7, pc}

080060ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060b4:	46c0      	nop			; (mov r8, r8)
 80060b6:	46bd      	mov	sp, r7
 80060b8:	b002      	add	sp, #8
 80060ba:	bd80      	pop	{r7, pc}

080060bc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b082      	sub	sp, #8
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80060c4:	46c0      	nop			; (mov r8, r8)
 80060c6:	46bd      	mov	sp, r7
 80060c8:	b002      	add	sp, #8
 80060ca:	bd80      	pop	{r7, pc}

080060cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b082      	sub	sp, #8
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d101      	bne.n	80060de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e046      	b.n	800616c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2288      	movs	r2, #136	; 0x88
 80060e2:	589b      	ldr	r3, [r3, r2]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d107      	bne.n	80060f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2284      	movs	r2, #132	; 0x84
 80060ec:	2100      	movs	r1, #0
 80060ee:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	0018      	movs	r0, r3
 80060f4:	f7fd f9e6 	bl	80034c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2288      	movs	r2, #136	; 0x88
 80060fc:	2124      	movs	r1, #36	; 0x24
 80060fe:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681a      	ldr	r2, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2101      	movs	r1, #1
 800610c:	438a      	bics	r2, r1
 800610e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	0018      	movs	r0, r3
 8006114:	f000 f9ae 	bl	8006474 <UART_SetConfig>
 8006118:	0003      	movs	r3, r0
 800611a:	2b01      	cmp	r3, #1
 800611c:	d101      	bne.n	8006122 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e024      	b.n	800616c <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006126:	2b00      	cmp	r3, #0
 8006128:	d003      	beq.n	8006132 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	0018      	movs	r0, r3
 800612e:	f000 fcf7 	bl	8006b20 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	685a      	ldr	r2, [r3, #4]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	490d      	ldr	r1, [pc, #52]	; (8006174 <HAL_UART_Init+0xa8>)
 800613e:	400a      	ands	r2, r1
 8006140:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	689a      	ldr	r2, [r3, #8]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	212a      	movs	r1, #42	; 0x2a
 800614e:	438a      	bics	r2, r1
 8006150:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2101      	movs	r1, #1
 800615e:	430a      	orrs	r2, r1
 8006160:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	0018      	movs	r0, r3
 8006166:	f000 fd8f 	bl	8006c88 <UART_CheckIdleState>
 800616a:	0003      	movs	r3, r0
}
 800616c:	0018      	movs	r0, r3
 800616e:	46bd      	mov	sp, r7
 8006170:	b002      	add	sp, #8
 8006172:	bd80      	pop	{r7, pc}
 8006174:	ffffb7ff 	.word	0xffffb7ff

08006178 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b08a      	sub	sp, #40	; 0x28
 800617c:	af02      	add	r7, sp, #8
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	60b9      	str	r1, [r7, #8]
 8006182:	603b      	str	r3, [r7, #0]
 8006184:	1dbb      	adds	r3, r7, #6
 8006186:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2288      	movs	r2, #136	; 0x88
 800618c:	589b      	ldr	r3, [r3, r2]
 800618e:	2b20      	cmp	r3, #32
 8006190:	d000      	beq.n	8006194 <HAL_UART_Transmit+0x1c>
 8006192:	e088      	b.n	80062a6 <HAL_UART_Transmit+0x12e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d003      	beq.n	80061a2 <HAL_UART_Transmit+0x2a>
 800619a:	1dbb      	adds	r3, r7, #6
 800619c:	881b      	ldrh	r3, [r3, #0]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d101      	bne.n	80061a6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e080      	b.n	80062a8 <HAL_UART_Transmit+0x130>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	689a      	ldr	r2, [r3, #8]
 80061aa:	2380      	movs	r3, #128	; 0x80
 80061ac:	015b      	lsls	r3, r3, #5
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d109      	bne.n	80061c6 <HAL_UART_Transmit+0x4e>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	691b      	ldr	r3, [r3, #16]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d105      	bne.n	80061c6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80061ba:	68bb      	ldr	r3, [r7, #8]
 80061bc:	2201      	movs	r2, #1
 80061be:	4013      	ands	r3, r2
 80061c0:	d001      	beq.n	80061c6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e070      	b.n	80062a8 <HAL_UART_Transmit+0x130>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2290      	movs	r2, #144	; 0x90
 80061ca:	2100      	movs	r1, #0
 80061cc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2288      	movs	r2, #136	; 0x88
 80061d2:	2121      	movs	r1, #33	; 0x21
 80061d4:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061d6:	f7fd fc21 	bl	8003a1c <HAL_GetTick>
 80061da:	0003      	movs	r3, r0
 80061dc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	1dba      	adds	r2, r7, #6
 80061e2:	2154      	movs	r1, #84	; 0x54
 80061e4:	8812      	ldrh	r2, [r2, #0]
 80061e6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	1dba      	adds	r2, r7, #6
 80061ec:	2156      	movs	r1, #86	; 0x56
 80061ee:	8812      	ldrh	r2, [r2, #0]
 80061f0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	689a      	ldr	r2, [r3, #8]
 80061f6:	2380      	movs	r3, #128	; 0x80
 80061f8:	015b      	lsls	r3, r3, #5
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d108      	bne.n	8006210 <HAL_UART_Transmit+0x98>
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	691b      	ldr	r3, [r3, #16]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d104      	bne.n	8006210 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8006206:	2300      	movs	r3, #0
 8006208:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	61bb      	str	r3, [r7, #24]
 800620e:	e003      	b.n	8006218 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006214:	2300      	movs	r3, #0
 8006216:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006218:	e02c      	b.n	8006274 <HAL_UART_Transmit+0xfc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800621a:	697a      	ldr	r2, [r7, #20]
 800621c:	68f8      	ldr	r0, [r7, #12]
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	9300      	str	r3, [sp, #0]
 8006222:	0013      	movs	r3, r2
 8006224:	2200      	movs	r2, #0
 8006226:	2180      	movs	r1, #128	; 0x80
 8006228:	f000 fd7c 	bl	8006d24 <UART_WaitOnFlagUntilTimeout>
 800622c:	1e03      	subs	r3, r0, #0
 800622e:	d001      	beq.n	8006234 <HAL_UART_Transmit+0xbc>
      {
        return HAL_TIMEOUT;
 8006230:	2303      	movs	r3, #3
 8006232:	e039      	b.n	80062a8 <HAL_UART_Transmit+0x130>
      }
      if (pdata8bits == NULL)
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d10b      	bne.n	8006252 <HAL_UART_Transmit+0xda>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800623a:	69bb      	ldr	r3, [r7, #24]
 800623c:	881b      	ldrh	r3, [r3, #0]
 800623e:	001a      	movs	r2, r3
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	05d2      	lsls	r2, r2, #23
 8006246:	0dd2      	lsrs	r2, r2, #23
 8006248:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800624a:	69bb      	ldr	r3, [r7, #24]
 800624c:	3302      	adds	r3, #2
 800624e:	61bb      	str	r3, [r7, #24]
 8006250:	e007      	b.n	8006262 <HAL_UART_Transmit+0xea>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	781a      	ldrb	r2, [r3, #0]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800625c:	69fb      	ldr	r3, [r7, #28]
 800625e:	3301      	adds	r3, #1
 8006260:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2256      	movs	r2, #86	; 0x56
 8006266:	5a9b      	ldrh	r3, [r3, r2]
 8006268:	b29b      	uxth	r3, r3
 800626a:	3b01      	subs	r3, #1
 800626c:	b299      	uxth	r1, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2256      	movs	r2, #86	; 0x56
 8006272:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2256      	movs	r2, #86	; 0x56
 8006278:	5a9b      	ldrh	r3, [r3, r2]
 800627a:	b29b      	uxth	r3, r3
 800627c:	2b00      	cmp	r3, #0
 800627e:	d1cc      	bne.n	800621a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	68f8      	ldr	r0, [r7, #12]
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	9300      	str	r3, [sp, #0]
 8006288:	0013      	movs	r3, r2
 800628a:	2200      	movs	r2, #0
 800628c:	2140      	movs	r1, #64	; 0x40
 800628e:	f000 fd49 	bl	8006d24 <UART_WaitOnFlagUntilTimeout>
 8006292:	1e03      	subs	r3, r0, #0
 8006294:	d001      	beq.n	800629a <HAL_UART_Transmit+0x122>
    {
      return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e006      	b.n	80062a8 <HAL_UART_Transmit+0x130>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2288      	movs	r2, #136	; 0x88
 800629e:	2120      	movs	r1, #32
 80062a0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80062a2:	2300      	movs	r3, #0
 80062a4:	e000      	b.n	80062a8 <HAL_UART_Transmit+0x130>
  }
  else
  {
    return HAL_BUSY;
 80062a6:	2302      	movs	r3, #2
  }
}
 80062a8:	0018      	movs	r0, r3
 80062aa:	46bd      	mov	sp, r7
 80062ac:	b008      	add	sp, #32
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b08a      	sub	sp, #40	; 0x28
 80062b4:	af02      	add	r7, sp, #8
 80062b6:	60f8      	str	r0, [r7, #12]
 80062b8:	60b9      	str	r1, [r7, #8]
 80062ba:	603b      	str	r3, [r7, #0]
 80062bc:	1dbb      	adds	r3, r7, #6
 80062be:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	228c      	movs	r2, #140	; 0x8c
 80062c4:	589b      	ldr	r3, [r3, r2]
 80062c6:	2b20      	cmp	r3, #32
 80062c8:	d000      	beq.n	80062cc <HAL_UART_Receive+0x1c>
 80062ca:	e0cc      	b.n	8006466 <HAL_UART_Receive+0x1b6>
  {
    if ((pData == NULL) || (Size == 0U))
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d003      	beq.n	80062da <HAL_UART_Receive+0x2a>
 80062d2:	1dbb      	adds	r3, r7, #6
 80062d4:	881b      	ldrh	r3, [r3, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d101      	bne.n	80062de <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	e0c4      	b.n	8006468 <HAL_UART_Receive+0x1b8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	689a      	ldr	r2, [r3, #8]
 80062e2:	2380      	movs	r3, #128	; 0x80
 80062e4:	015b      	lsls	r3, r3, #5
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d109      	bne.n	80062fe <HAL_UART_Receive+0x4e>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d105      	bne.n	80062fe <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	2201      	movs	r2, #1
 80062f6:	4013      	ands	r3, r2
 80062f8:	d001      	beq.n	80062fe <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e0b4      	b.n	8006468 <HAL_UART_Receive+0x1b8>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2290      	movs	r2, #144	; 0x90
 8006302:	2100      	movs	r1, #0
 8006304:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	228c      	movs	r2, #140	; 0x8c
 800630a:	2122      	movs	r1, #34	; 0x22
 800630c:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006314:	f7fd fb82 	bl	8003a1c <HAL_GetTick>
 8006318:	0003      	movs	r3, r0
 800631a:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	1dba      	adds	r2, r7, #6
 8006320:	215c      	movs	r1, #92	; 0x5c
 8006322:	8812      	ldrh	r2, [r2, #0]
 8006324:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	1dba      	adds	r2, r7, #6
 800632a:	215e      	movs	r1, #94	; 0x5e
 800632c:	8812      	ldrh	r2, [r2, #0]
 800632e:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	689a      	ldr	r2, [r3, #8]
 8006334:	2380      	movs	r3, #128	; 0x80
 8006336:	015b      	lsls	r3, r3, #5
 8006338:	429a      	cmp	r2, r3
 800633a:	d10d      	bne.n	8006358 <HAL_UART_Receive+0xa8>
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d104      	bne.n	800634e <HAL_UART_Receive+0x9e>
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2260      	movs	r2, #96	; 0x60
 8006348:	4949      	ldr	r1, [pc, #292]	; (8006470 <HAL_UART_Receive+0x1c0>)
 800634a:	5299      	strh	r1, [r3, r2]
 800634c:	e02e      	b.n	80063ac <HAL_UART_Receive+0xfc>
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2260      	movs	r2, #96	; 0x60
 8006352:	21ff      	movs	r1, #255	; 0xff
 8006354:	5299      	strh	r1, [r3, r2]
 8006356:	e029      	b.n	80063ac <HAL_UART_Receive+0xfc>
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	689b      	ldr	r3, [r3, #8]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d10d      	bne.n	800637c <HAL_UART_Receive+0xcc>
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d104      	bne.n	8006372 <HAL_UART_Receive+0xc2>
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2260      	movs	r2, #96	; 0x60
 800636c:	21ff      	movs	r1, #255	; 0xff
 800636e:	5299      	strh	r1, [r3, r2]
 8006370:	e01c      	b.n	80063ac <HAL_UART_Receive+0xfc>
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	2260      	movs	r2, #96	; 0x60
 8006376:	217f      	movs	r1, #127	; 0x7f
 8006378:	5299      	strh	r1, [r3, r2]
 800637a:	e017      	b.n	80063ac <HAL_UART_Receive+0xfc>
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	689a      	ldr	r2, [r3, #8]
 8006380:	2380      	movs	r3, #128	; 0x80
 8006382:	055b      	lsls	r3, r3, #21
 8006384:	429a      	cmp	r2, r3
 8006386:	d10d      	bne.n	80063a4 <HAL_UART_Receive+0xf4>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d104      	bne.n	800639a <HAL_UART_Receive+0xea>
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2260      	movs	r2, #96	; 0x60
 8006394:	217f      	movs	r1, #127	; 0x7f
 8006396:	5299      	strh	r1, [r3, r2]
 8006398:	e008      	b.n	80063ac <HAL_UART_Receive+0xfc>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2260      	movs	r2, #96	; 0x60
 800639e:	213f      	movs	r1, #63	; 0x3f
 80063a0:	5299      	strh	r1, [r3, r2]
 80063a2:	e003      	b.n	80063ac <HAL_UART_Receive+0xfc>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2260      	movs	r2, #96	; 0x60
 80063a8:	2100      	movs	r1, #0
 80063aa:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80063ac:	2312      	movs	r3, #18
 80063ae:	18fb      	adds	r3, r7, r3
 80063b0:	68fa      	ldr	r2, [r7, #12]
 80063b2:	2160      	movs	r1, #96	; 0x60
 80063b4:	5a52      	ldrh	r2, [r2, r1]
 80063b6:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	689a      	ldr	r2, [r3, #8]
 80063bc:	2380      	movs	r3, #128	; 0x80
 80063be:	015b      	lsls	r3, r3, #5
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d108      	bne.n	80063d6 <HAL_UART_Receive+0x126>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	691b      	ldr	r3, [r3, #16]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d104      	bne.n	80063d6 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 80063cc:	2300      	movs	r3, #0
 80063ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	61bb      	str	r3, [r7, #24]
 80063d4:	e003      	b.n	80063de <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80063da:	2300      	movs	r3, #0
 80063dc:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80063de:	e036      	b.n	800644e <HAL_UART_Receive+0x19e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80063e0:	697a      	ldr	r2, [r7, #20]
 80063e2:	68f8      	ldr	r0, [r7, #12]
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	0013      	movs	r3, r2
 80063ea:	2200      	movs	r2, #0
 80063ec:	2120      	movs	r1, #32
 80063ee:	f000 fc99 	bl	8006d24 <UART_WaitOnFlagUntilTimeout>
 80063f2:	1e03      	subs	r3, r0, #0
 80063f4:	d001      	beq.n	80063fa <HAL_UART_Receive+0x14a>
      {
        return HAL_TIMEOUT;
 80063f6:	2303      	movs	r3, #3
 80063f8:	e036      	b.n	8006468 <HAL_UART_Receive+0x1b8>
      }
      if (pdata8bits == NULL)
 80063fa:	69fb      	ldr	r3, [r7, #28]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d10e      	bne.n	800641e <HAL_UART_Receive+0x16e>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006406:	b29b      	uxth	r3, r3
 8006408:	2212      	movs	r2, #18
 800640a:	18ba      	adds	r2, r7, r2
 800640c:	8812      	ldrh	r2, [r2, #0]
 800640e:	4013      	ands	r3, r2
 8006410:	b29a      	uxth	r2, r3
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	3302      	adds	r3, #2
 800641a:	61bb      	str	r3, [r7, #24]
 800641c:	e00e      	b.n	800643c <HAL_UART_Receive+0x18c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006424:	b2db      	uxtb	r3, r3
 8006426:	2212      	movs	r2, #18
 8006428:	18ba      	adds	r2, r7, r2
 800642a:	8812      	ldrh	r2, [r2, #0]
 800642c:	b2d2      	uxtb	r2, r2
 800642e:	4013      	ands	r3, r2
 8006430:	b2da      	uxtb	r2, r3
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006436:	69fb      	ldr	r3, [r7, #28]
 8006438:	3301      	adds	r3, #1
 800643a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	225e      	movs	r2, #94	; 0x5e
 8006440:	5a9b      	ldrh	r3, [r3, r2]
 8006442:	b29b      	uxth	r3, r3
 8006444:	3b01      	subs	r3, #1
 8006446:	b299      	uxth	r1, r3
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	225e      	movs	r2, #94	; 0x5e
 800644c:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	225e      	movs	r2, #94	; 0x5e
 8006452:	5a9b      	ldrh	r3, [r3, r2]
 8006454:	b29b      	uxth	r3, r3
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1c2      	bne.n	80063e0 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	228c      	movs	r2, #140	; 0x8c
 800645e:	2120      	movs	r1, #32
 8006460:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8006462:	2300      	movs	r3, #0
 8006464:	e000      	b.n	8006468 <HAL_UART_Receive+0x1b8>
  }
  else
  {
    return HAL_BUSY;
 8006466:	2302      	movs	r3, #2
  }
}
 8006468:	0018      	movs	r0, r3
 800646a:	46bd      	mov	sp, r7
 800646c:	b008      	add	sp, #32
 800646e:	bd80      	pop	{r7, pc}
 8006470:	000001ff 	.word	0x000001ff

08006474 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006474:	b5b0      	push	{r4, r5, r7, lr}
 8006476:	b090      	sub	sp, #64	; 0x40
 8006478:	af00      	add	r7, sp, #0
 800647a:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800647c:	231a      	movs	r3, #26
 800647e:	2220      	movs	r2, #32
 8006480:	189b      	adds	r3, r3, r2
 8006482:	19db      	adds	r3, r3, r7
 8006484:	2200      	movs	r2, #0
 8006486:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648a:	689a      	ldr	r2, [r3, #8]
 800648c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	431a      	orrs	r2, r3
 8006492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006494:	695b      	ldr	r3, [r3, #20]
 8006496:	431a      	orrs	r2, r3
 8006498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800649a:	69db      	ldr	r3, [r3, #28]
 800649c:	4313      	orrs	r3, r2
 800649e:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80064a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4ac1      	ldr	r2, [pc, #772]	; (80067ac <UART_SetConfig+0x338>)
 80064a8:	4013      	ands	r3, r2
 80064aa:	0019      	movs	r1, r3
 80064ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ae:	681a      	ldr	r2, [r3, #0]
 80064b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064b2:	430b      	orrs	r3, r1
 80064b4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	4abc      	ldr	r2, [pc, #752]	; (80067b0 <UART_SetConfig+0x33c>)
 80064be:	4013      	ands	r3, r2
 80064c0:	0018      	movs	r0, r3
 80064c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c4:	68d9      	ldr	r1, [r3, #12]
 80064c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	0003      	movs	r3, r0
 80064cc:	430b      	orrs	r3, r1
 80064ce:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80064d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80064d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4ab6      	ldr	r2, [pc, #728]	; (80067b4 <UART_SetConfig+0x340>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d009      	beq.n	80064f4 <UART_SetConfig+0x80>
 80064e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	4ab4      	ldr	r2, [pc, #720]	; (80067b8 <UART_SetConfig+0x344>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d004      	beq.n	80064f4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80064ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ec:	6a1b      	ldr	r3, [r3, #32]
 80064ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80064f0:	4313      	orrs	r3, r2
 80064f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	4ab0      	ldr	r2, [pc, #704]	; (80067bc <UART_SetConfig+0x348>)
 80064fc:	4013      	ands	r3, r2
 80064fe:	0019      	movs	r1, r3
 8006500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006502:	681a      	ldr	r2, [r3, #0]
 8006504:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006506:	430b      	orrs	r3, r1
 8006508:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800650a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006510:	220f      	movs	r2, #15
 8006512:	4393      	bics	r3, r2
 8006514:	0018      	movs	r0, r3
 8006516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006518:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800651a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800651c:	681a      	ldr	r2, [r3, #0]
 800651e:	0003      	movs	r3, r0
 8006520:	430b      	orrs	r3, r1
 8006522:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4aa5      	ldr	r2, [pc, #660]	; (80067c0 <UART_SetConfig+0x34c>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d131      	bne.n	8006592 <UART_SetConfig+0x11e>
 800652e:	4ba5      	ldr	r3, [pc, #660]	; (80067c4 <UART_SetConfig+0x350>)
 8006530:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006532:	2203      	movs	r2, #3
 8006534:	4013      	ands	r3, r2
 8006536:	2b03      	cmp	r3, #3
 8006538:	d01d      	beq.n	8006576 <UART_SetConfig+0x102>
 800653a:	d823      	bhi.n	8006584 <UART_SetConfig+0x110>
 800653c:	2b02      	cmp	r3, #2
 800653e:	d00c      	beq.n	800655a <UART_SetConfig+0xe6>
 8006540:	d820      	bhi.n	8006584 <UART_SetConfig+0x110>
 8006542:	2b00      	cmp	r3, #0
 8006544:	d002      	beq.n	800654c <UART_SetConfig+0xd8>
 8006546:	2b01      	cmp	r3, #1
 8006548:	d00e      	beq.n	8006568 <UART_SetConfig+0xf4>
 800654a:	e01b      	b.n	8006584 <UART_SetConfig+0x110>
 800654c:	231b      	movs	r3, #27
 800654e:	2220      	movs	r2, #32
 8006550:	189b      	adds	r3, r3, r2
 8006552:	19db      	adds	r3, r3, r7
 8006554:	2200      	movs	r2, #0
 8006556:	701a      	strb	r2, [r3, #0]
 8006558:	e154      	b.n	8006804 <UART_SetConfig+0x390>
 800655a:	231b      	movs	r3, #27
 800655c:	2220      	movs	r2, #32
 800655e:	189b      	adds	r3, r3, r2
 8006560:	19db      	adds	r3, r3, r7
 8006562:	2202      	movs	r2, #2
 8006564:	701a      	strb	r2, [r3, #0]
 8006566:	e14d      	b.n	8006804 <UART_SetConfig+0x390>
 8006568:	231b      	movs	r3, #27
 800656a:	2220      	movs	r2, #32
 800656c:	189b      	adds	r3, r3, r2
 800656e:	19db      	adds	r3, r3, r7
 8006570:	2204      	movs	r2, #4
 8006572:	701a      	strb	r2, [r3, #0]
 8006574:	e146      	b.n	8006804 <UART_SetConfig+0x390>
 8006576:	231b      	movs	r3, #27
 8006578:	2220      	movs	r2, #32
 800657a:	189b      	adds	r3, r3, r2
 800657c:	19db      	adds	r3, r3, r7
 800657e:	2208      	movs	r2, #8
 8006580:	701a      	strb	r2, [r3, #0]
 8006582:	e13f      	b.n	8006804 <UART_SetConfig+0x390>
 8006584:	231b      	movs	r3, #27
 8006586:	2220      	movs	r2, #32
 8006588:	189b      	adds	r3, r3, r2
 800658a:	19db      	adds	r3, r3, r7
 800658c:	2210      	movs	r2, #16
 800658e:	701a      	strb	r2, [r3, #0]
 8006590:	e138      	b.n	8006804 <UART_SetConfig+0x390>
 8006592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a8c      	ldr	r2, [pc, #560]	; (80067c8 <UART_SetConfig+0x354>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d131      	bne.n	8006600 <UART_SetConfig+0x18c>
 800659c:	4b89      	ldr	r3, [pc, #548]	; (80067c4 <UART_SetConfig+0x350>)
 800659e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a0:	220c      	movs	r2, #12
 80065a2:	4013      	ands	r3, r2
 80065a4:	2b0c      	cmp	r3, #12
 80065a6:	d01d      	beq.n	80065e4 <UART_SetConfig+0x170>
 80065a8:	d823      	bhi.n	80065f2 <UART_SetConfig+0x17e>
 80065aa:	2b08      	cmp	r3, #8
 80065ac:	d00c      	beq.n	80065c8 <UART_SetConfig+0x154>
 80065ae:	d820      	bhi.n	80065f2 <UART_SetConfig+0x17e>
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d002      	beq.n	80065ba <UART_SetConfig+0x146>
 80065b4:	2b04      	cmp	r3, #4
 80065b6:	d00e      	beq.n	80065d6 <UART_SetConfig+0x162>
 80065b8:	e01b      	b.n	80065f2 <UART_SetConfig+0x17e>
 80065ba:	231b      	movs	r3, #27
 80065bc:	2220      	movs	r2, #32
 80065be:	189b      	adds	r3, r3, r2
 80065c0:	19db      	adds	r3, r3, r7
 80065c2:	2200      	movs	r2, #0
 80065c4:	701a      	strb	r2, [r3, #0]
 80065c6:	e11d      	b.n	8006804 <UART_SetConfig+0x390>
 80065c8:	231b      	movs	r3, #27
 80065ca:	2220      	movs	r2, #32
 80065cc:	189b      	adds	r3, r3, r2
 80065ce:	19db      	adds	r3, r3, r7
 80065d0:	2202      	movs	r2, #2
 80065d2:	701a      	strb	r2, [r3, #0]
 80065d4:	e116      	b.n	8006804 <UART_SetConfig+0x390>
 80065d6:	231b      	movs	r3, #27
 80065d8:	2220      	movs	r2, #32
 80065da:	189b      	adds	r3, r3, r2
 80065dc:	19db      	adds	r3, r3, r7
 80065de:	2204      	movs	r2, #4
 80065e0:	701a      	strb	r2, [r3, #0]
 80065e2:	e10f      	b.n	8006804 <UART_SetConfig+0x390>
 80065e4:	231b      	movs	r3, #27
 80065e6:	2220      	movs	r2, #32
 80065e8:	189b      	adds	r3, r3, r2
 80065ea:	19db      	adds	r3, r3, r7
 80065ec:	2208      	movs	r2, #8
 80065ee:	701a      	strb	r2, [r3, #0]
 80065f0:	e108      	b.n	8006804 <UART_SetConfig+0x390>
 80065f2:	231b      	movs	r3, #27
 80065f4:	2220      	movs	r2, #32
 80065f6:	189b      	adds	r3, r3, r2
 80065f8:	19db      	adds	r3, r3, r7
 80065fa:	2210      	movs	r2, #16
 80065fc:	701a      	strb	r2, [r3, #0]
 80065fe:	e101      	b.n	8006804 <UART_SetConfig+0x390>
 8006600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a71      	ldr	r2, [pc, #452]	; (80067cc <UART_SetConfig+0x358>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d131      	bne.n	800666e <UART_SetConfig+0x1fa>
 800660a:	4b6e      	ldr	r3, [pc, #440]	; (80067c4 <UART_SetConfig+0x350>)
 800660c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800660e:	2230      	movs	r2, #48	; 0x30
 8006610:	4013      	ands	r3, r2
 8006612:	2b30      	cmp	r3, #48	; 0x30
 8006614:	d01d      	beq.n	8006652 <UART_SetConfig+0x1de>
 8006616:	d823      	bhi.n	8006660 <UART_SetConfig+0x1ec>
 8006618:	2b20      	cmp	r3, #32
 800661a:	d00c      	beq.n	8006636 <UART_SetConfig+0x1c2>
 800661c:	d820      	bhi.n	8006660 <UART_SetConfig+0x1ec>
 800661e:	2b00      	cmp	r3, #0
 8006620:	d002      	beq.n	8006628 <UART_SetConfig+0x1b4>
 8006622:	2b10      	cmp	r3, #16
 8006624:	d00e      	beq.n	8006644 <UART_SetConfig+0x1d0>
 8006626:	e01b      	b.n	8006660 <UART_SetConfig+0x1ec>
 8006628:	231b      	movs	r3, #27
 800662a:	2220      	movs	r2, #32
 800662c:	189b      	adds	r3, r3, r2
 800662e:	19db      	adds	r3, r3, r7
 8006630:	2200      	movs	r2, #0
 8006632:	701a      	strb	r2, [r3, #0]
 8006634:	e0e6      	b.n	8006804 <UART_SetConfig+0x390>
 8006636:	231b      	movs	r3, #27
 8006638:	2220      	movs	r2, #32
 800663a:	189b      	adds	r3, r3, r2
 800663c:	19db      	adds	r3, r3, r7
 800663e:	2202      	movs	r2, #2
 8006640:	701a      	strb	r2, [r3, #0]
 8006642:	e0df      	b.n	8006804 <UART_SetConfig+0x390>
 8006644:	231b      	movs	r3, #27
 8006646:	2220      	movs	r2, #32
 8006648:	189b      	adds	r3, r3, r2
 800664a:	19db      	adds	r3, r3, r7
 800664c:	2204      	movs	r2, #4
 800664e:	701a      	strb	r2, [r3, #0]
 8006650:	e0d8      	b.n	8006804 <UART_SetConfig+0x390>
 8006652:	231b      	movs	r3, #27
 8006654:	2220      	movs	r2, #32
 8006656:	189b      	adds	r3, r3, r2
 8006658:	19db      	adds	r3, r3, r7
 800665a:	2208      	movs	r2, #8
 800665c:	701a      	strb	r2, [r3, #0]
 800665e:	e0d1      	b.n	8006804 <UART_SetConfig+0x390>
 8006660:	231b      	movs	r3, #27
 8006662:	2220      	movs	r2, #32
 8006664:	189b      	adds	r3, r3, r2
 8006666:	19db      	adds	r3, r3, r7
 8006668:	2210      	movs	r2, #16
 800666a:	701a      	strb	r2, [r3, #0]
 800666c:	e0ca      	b.n	8006804 <UART_SetConfig+0x390>
 800666e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a57      	ldr	r2, [pc, #348]	; (80067d0 <UART_SetConfig+0x35c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d106      	bne.n	8006686 <UART_SetConfig+0x212>
 8006678:	231b      	movs	r3, #27
 800667a:	2220      	movs	r2, #32
 800667c:	189b      	adds	r3, r3, r2
 800667e:	19db      	adds	r3, r3, r7
 8006680:	2200      	movs	r2, #0
 8006682:	701a      	strb	r2, [r3, #0]
 8006684:	e0be      	b.n	8006804 <UART_SetConfig+0x390>
 8006686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a52      	ldr	r2, [pc, #328]	; (80067d4 <UART_SetConfig+0x360>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d106      	bne.n	800669e <UART_SetConfig+0x22a>
 8006690:	231b      	movs	r3, #27
 8006692:	2220      	movs	r2, #32
 8006694:	189b      	adds	r3, r3, r2
 8006696:	19db      	adds	r3, r3, r7
 8006698:	2200      	movs	r2, #0
 800669a:	701a      	strb	r2, [r3, #0]
 800669c:	e0b2      	b.n	8006804 <UART_SetConfig+0x390>
 800669e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a4d      	ldr	r2, [pc, #308]	; (80067d8 <UART_SetConfig+0x364>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d106      	bne.n	80066b6 <UART_SetConfig+0x242>
 80066a8:	231b      	movs	r3, #27
 80066aa:	2220      	movs	r2, #32
 80066ac:	189b      	adds	r3, r3, r2
 80066ae:	19db      	adds	r3, r3, r7
 80066b0:	2200      	movs	r2, #0
 80066b2:	701a      	strb	r2, [r3, #0]
 80066b4:	e0a6      	b.n	8006804 <UART_SetConfig+0x390>
 80066b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a3e      	ldr	r2, [pc, #248]	; (80067b4 <UART_SetConfig+0x340>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d13e      	bne.n	800673e <UART_SetConfig+0x2ca>
 80066c0:	4b40      	ldr	r3, [pc, #256]	; (80067c4 <UART_SetConfig+0x350>)
 80066c2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80066c4:	23c0      	movs	r3, #192	; 0xc0
 80066c6:	011b      	lsls	r3, r3, #4
 80066c8:	4013      	ands	r3, r2
 80066ca:	22c0      	movs	r2, #192	; 0xc0
 80066cc:	0112      	lsls	r2, r2, #4
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d027      	beq.n	8006722 <UART_SetConfig+0x2ae>
 80066d2:	22c0      	movs	r2, #192	; 0xc0
 80066d4:	0112      	lsls	r2, r2, #4
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d82a      	bhi.n	8006730 <UART_SetConfig+0x2bc>
 80066da:	2280      	movs	r2, #128	; 0x80
 80066dc:	0112      	lsls	r2, r2, #4
 80066de:	4293      	cmp	r3, r2
 80066e0:	d011      	beq.n	8006706 <UART_SetConfig+0x292>
 80066e2:	2280      	movs	r2, #128	; 0x80
 80066e4:	0112      	lsls	r2, r2, #4
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d822      	bhi.n	8006730 <UART_SetConfig+0x2bc>
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d004      	beq.n	80066f8 <UART_SetConfig+0x284>
 80066ee:	2280      	movs	r2, #128	; 0x80
 80066f0:	00d2      	lsls	r2, r2, #3
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d00e      	beq.n	8006714 <UART_SetConfig+0x2a0>
 80066f6:	e01b      	b.n	8006730 <UART_SetConfig+0x2bc>
 80066f8:	231b      	movs	r3, #27
 80066fa:	2220      	movs	r2, #32
 80066fc:	189b      	adds	r3, r3, r2
 80066fe:	19db      	adds	r3, r3, r7
 8006700:	2200      	movs	r2, #0
 8006702:	701a      	strb	r2, [r3, #0]
 8006704:	e07e      	b.n	8006804 <UART_SetConfig+0x390>
 8006706:	231b      	movs	r3, #27
 8006708:	2220      	movs	r2, #32
 800670a:	189b      	adds	r3, r3, r2
 800670c:	19db      	adds	r3, r3, r7
 800670e:	2202      	movs	r2, #2
 8006710:	701a      	strb	r2, [r3, #0]
 8006712:	e077      	b.n	8006804 <UART_SetConfig+0x390>
 8006714:	231b      	movs	r3, #27
 8006716:	2220      	movs	r2, #32
 8006718:	189b      	adds	r3, r3, r2
 800671a:	19db      	adds	r3, r3, r7
 800671c:	2204      	movs	r2, #4
 800671e:	701a      	strb	r2, [r3, #0]
 8006720:	e070      	b.n	8006804 <UART_SetConfig+0x390>
 8006722:	231b      	movs	r3, #27
 8006724:	2220      	movs	r2, #32
 8006726:	189b      	adds	r3, r3, r2
 8006728:	19db      	adds	r3, r3, r7
 800672a:	2208      	movs	r2, #8
 800672c:	701a      	strb	r2, [r3, #0]
 800672e:	e069      	b.n	8006804 <UART_SetConfig+0x390>
 8006730:	231b      	movs	r3, #27
 8006732:	2220      	movs	r2, #32
 8006734:	189b      	adds	r3, r3, r2
 8006736:	19db      	adds	r3, r3, r7
 8006738:	2210      	movs	r2, #16
 800673a:	701a      	strb	r2, [r3, #0]
 800673c:	e062      	b.n	8006804 <UART_SetConfig+0x390>
 800673e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a1d      	ldr	r2, [pc, #116]	; (80067b8 <UART_SetConfig+0x344>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d157      	bne.n	80067f8 <UART_SetConfig+0x384>
 8006748:	4b1e      	ldr	r3, [pc, #120]	; (80067c4 <UART_SetConfig+0x350>)
 800674a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800674c:	23c0      	movs	r3, #192	; 0xc0
 800674e:	009b      	lsls	r3, r3, #2
 8006750:	4013      	ands	r3, r2
 8006752:	22c0      	movs	r2, #192	; 0xc0
 8006754:	0092      	lsls	r2, r2, #2
 8006756:	4293      	cmp	r3, r2
 8006758:	d040      	beq.n	80067dc <UART_SetConfig+0x368>
 800675a:	22c0      	movs	r2, #192	; 0xc0
 800675c:	0092      	lsls	r2, r2, #2
 800675e:	4293      	cmp	r3, r2
 8006760:	d843      	bhi.n	80067ea <UART_SetConfig+0x376>
 8006762:	2280      	movs	r2, #128	; 0x80
 8006764:	0092      	lsls	r2, r2, #2
 8006766:	4293      	cmp	r3, r2
 8006768:	d011      	beq.n	800678e <UART_SetConfig+0x31a>
 800676a:	2280      	movs	r2, #128	; 0x80
 800676c:	0092      	lsls	r2, r2, #2
 800676e:	4293      	cmp	r3, r2
 8006770:	d83b      	bhi.n	80067ea <UART_SetConfig+0x376>
 8006772:	2b00      	cmp	r3, #0
 8006774:	d004      	beq.n	8006780 <UART_SetConfig+0x30c>
 8006776:	2280      	movs	r2, #128	; 0x80
 8006778:	0052      	lsls	r2, r2, #1
 800677a:	4293      	cmp	r3, r2
 800677c:	d00e      	beq.n	800679c <UART_SetConfig+0x328>
 800677e:	e034      	b.n	80067ea <UART_SetConfig+0x376>
 8006780:	231b      	movs	r3, #27
 8006782:	2220      	movs	r2, #32
 8006784:	189b      	adds	r3, r3, r2
 8006786:	19db      	adds	r3, r3, r7
 8006788:	2200      	movs	r2, #0
 800678a:	701a      	strb	r2, [r3, #0]
 800678c:	e03a      	b.n	8006804 <UART_SetConfig+0x390>
 800678e:	231b      	movs	r3, #27
 8006790:	2220      	movs	r2, #32
 8006792:	189b      	adds	r3, r3, r2
 8006794:	19db      	adds	r3, r3, r7
 8006796:	2202      	movs	r2, #2
 8006798:	701a      	strb	r2, [r3, #0]
 800679a:	e033      	b.n	8006804 <UART_SetConfig+0x390>
 800679c:	231b      	movs	r3, #27
 800679e:	2220      	movs	r2, #32
 80067a0:	189b      	adds	r3, r3, r2
 80067a2:	19db      	adds	r3, r3, r7
 80067a4:	2204      	movs	r2, #4
 80067a6:	701a      	strb	r2, [r3, #0]
 80067a8:	e02c      	b.n	8006804 <UART_SetConfig+0x390>
 80067aa:	46c0      	nop			; (mov r8, r8)
 80067ac:	cfff69f3 	.word	0xcfff69f3
 80067b0:	ffffcfff 	.word	0xffffcfff
 80067b4:	40008000 	.word	0x40008000
 80067b8:	40008400 	.word	0x40008400
 80067bc:	11fff4ff 	.word	0x11fff4ff
 80067c0:	40013800 	.word	0x40013800
 80067c4:	40021000 	.word	0x40021000
 80067c8:	40004400 	.word	0x40004400
 80067cc:	40004800 	.word	0x40004800
 80067d0:	40004c00 	.word	0x40004c00
 80067d4:	40005000 	.word	0x40005000
 80067d8:	40013c00 	.word	0x40013c00
 80067dc:	231b      	movs	r3, #27
 80067de:	2220      	movs	r2, #32
 80067e0:	189b      	adds	r3, r3, r2
 80067e2:	19db      	adds	r3, r3, r7
 80067e4:	2208      	movs	r2, #8
 80067e6:	701a      	strb	r2, [r3, #0]
 80067e8:	e00c      	b.n	8006804 <UART_SetConfig+0x390>
 80067ea:	231b      	movs	r3, #27
 80067ec:	2220      	movs	r2, #32
 80067ee:	189b      	adds	r3, r3, r2
 80067f0:	19db      	adds	r3, r3, r7
 80067f2:	2210      	movs	r2, #16
 80067f4:	701a      	strb	r2, [r3, #0]
 80067f6:	e005      	b.n	8006804 <UART_SetConfig+0x390>
 80067f8:	231b      	movs	r3, #27
 80067fa:	2220      	movs	r2, #32
 80067fc:	189b      	adds	r3, r3, r2
 80067fe:	19db      	adds	r3, r3, r7
 8006800:	2210      	movs	r2, #16
 8006802:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4ac1      	ldr	r2, [pc, #772]	; (8006b10 <UART_SetConfig+0x69c>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d005      	beq.n	800681a <UART_SetConfig+0x3a6>
 800680e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4ac0      	ldr	r2, [pc, #768]	; (8006b14 <UART_SetConfig+0x6a0>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d000      	beq.n	800681a <UART_SetConfig+0x3a6>
 8006818:	e093      	b.n	8006942 <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800681a:	231b      	movs	r3, #27
 800681c:	2220      	movs	r2, #32
 800681e:	189b      	adds	r3, r3, r2
 8006820:	19db      	adds	r3, r3, r7
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	2b08      	cmp	r3, #8
 8006826:	d015      	beq.n	8006854 <UART_SetConfig+0x3e0>
 8006828:	dc18      	bgt.n	800685c <UART_SetConfig+0x3e8>
 800682a:	2b04      	cmp	r3, #4
 800682c:	d00d      	beq.n	800684a <UART_SetConfig+0x3d6>
 800682e:	dc15      	bgt.n	800685c <UART_SetConfig+0x3e8>
 8006830:	2b00      	cmp	r3, #0
 8006832:	d002      	beq.n	800683a <UART_SetConfig+0x3c6>
 8006834:	2b02      	cmp	r3, #2
 8006836:	d005      	beq.n	8006844 <UART_SetConfig+0x3d0>
 8006838:	e010      	b.n	800685c <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800683a:	f7fe f9a3 	bl	8004b84 <HAL_RCC_GetPCLK1Freq>
 800683e:	0003      	movs	r3, r0
 8006840:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006842:	e014      	b.n	800686e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006844:	4bb4      	ldr	r3, [pc, #720]	; (8006b18 <UART_SetConfig+0x6a4>)
 8006846:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006848:	e011      	b.n	800686e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800684a:	f7fe f90f 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 800684e:	0003      	movs	r3, r0
 8006850:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006852:	e00c      	b.n	800686e <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006854:	2380      	movs	r3, #128	; 0x80
 8006856:	021b      	lsls	r3, r3, #8
 8006858:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800685a:	e008      	b.n	800686e <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800685c:	2300      	movs	r3, #0
 800685e:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006860:	231a      	movs	r3, #26
 8006862:	2220      	movs	r2, #32
 8006864:	189b      	adds	r3, r3, r2
 8006866:	19db      	adds	r3, r3, r7
 8006868:	2201      	movs	r2, #1
 800686a:	701a      	strb	r2, [r3, #0]
        break;
 800686c:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800686e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006870:	2b00      	cmp	r3, #0
 8006872:	d100      	bne.n	8006876 <UART_SetConfig+0x402>
 8006874:	e135      	b.n	8006ae2 <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006878:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800687a:	4ba8      	ldr	r3, [pc, #672]	; (8006b1c <UART_SetConfig+0x6a8>)
 800687c:	0052      	lsls	r2, r2, #1
 800687e:	5ad3      	ldrh	r3, [r2, r3]
 8006880:	0019      	movs	r1, r3
 8006882:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006884:	f7f9 fc5a 	bl	800013c <__udivsi3>
 8006888:	0003      	movs	r3, r0
 800688a:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800688c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688e:	685a      	ldr	r2, [r3, #4]
 8006890:	0013      	movs	r3, r2
 8006892:	005b      	lsls	r3, r3, #1
 8006894:	189b      	adds	r3, r3, r2
 8006896:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006898:	429a      	cmp	r2, r3
 800689a:	d305      	bcc.n	80068a8 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800689c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80068a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d906      	bls.n	80068b6 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 80068a8:	231a      	movs	r3, #26
 80068aa:	2220      	movs	r2, #32
 80068ac:	189b      	adds	r3, r3, r2
 80068ae:	19db      	adds	r3, r3, r7
 80068b0:	2201      	movs	r2, #1
 80068b2:	701a      	strb	r2, [r3, #0]
 80068b4:	e044      	b.n	8006940 <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068b8:	61bb      	str	r3, [r7, #24]
 80068ba:	2300      	movs	r3, #0
 80068bc:	61fb      	str	r3, [r7, #28]
 80068be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068c2:	4b96      	ldr	r3, [pc, #600]	; (8006b1c <UART_SetConfig+0x6a8>)
 80068c4:	0052      	lsls	r2, r2, #1
 80068c6:	5ad3      	ldrh	r3, [r2, r3]
 80068c8:	613b      	str	r3, [r7, #16]
 80068ca:	2300      	movs	r3, #0
 80068cc:	617b      	str	r3, [r7, #20]
 80068ce:	693a      	ldr	r2, [r7, #16]
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	69b8      	ldr	r0, [r7, #24]
 80068d4:	69f9      	ldr	r1, [r7, #28]
 80068d6:	f7f9 fde5 	bl	80004a4 <__aeabi_uldivmod>
 80068da:	0002      	movs	r2, r0
 80068dc:	000b      	movs	r3, r1
 80068de:	0e11      	lsrs	r1, r2, #24
 80068e0:	021d      	lsls	r5, r3, #8
 80068e2:	430d      	orrs	r5, r1
 80068e4:	0214      	lsls	r4, r2, #8
 80068e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	085b      	lsrs	r3, r3, #1
 80068ec:	60bb      	str	r3, [r7, #8]
 80068ee:	2300      	movs	r3, #0
 80068f0:	60fb      	str	r3, [r7, #12]
 80068f2:	68b8      	ldr	r0, [r7, #8]
 80068f4:	68f9      	ldr	r1, [r7, #12]
 80068f6:	1900      	adds	r0, r0, r4
 80068f8:	4169      	adcs	r1, r5
 80068fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	603b      	str	r3, [r7, #0]
 8006900:	2300      	movs	r3, #0
 8006902:	607b      	str	r3, [r7, #4]
 8006904:	683a      	ldr	r2, [r7, #0]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f7f9 fdcc 	bl	80004a4 <__aeabi_uldivmod>
 800690c:	0002      	movs	r2, r0
 800690e:	000b      	movs	r3, r1
 8006910:	0013      	movs	r3, r2
 8006912:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006914:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006916:	23c0      	movs	r3, #192	; 0xc0
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	429a      	cmp	r2, r3
 800691c:	d309      	bcc.n	8006932 <UART_SetConfig+0x4be>
 800691e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006920:	2380      	movs	r3, #128	; 0x80
 8006922:	035b      	lsls	r3, r3, #13
 8006924:	429a      	cmp	r2, r3
 8006926:	d204      	bcs.n	8006932 <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 8006928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800692e:	60da      	str	r2, [r3, #12]
 8006930:	e006      	b.n	8006940 <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 8006932:	231a      	movs	r3, #26
 8006934:	2220      	movs	r2, #32
 8006936:	189b      	adds	r3, r3, r2
 8006938:	19db      	adds	r3, r3, r7
 800693a:	2201      	movs	r2, #1
 800693c:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800693e:	e0d0      	b.n	8006ae2 <UART_SetConfig+0x66e>
 8006940:	e0cf      	b.n	8006ae2 <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006944:	69da      	ldr	r2, [r3, #28]
 8006946:	2380      	movs	r3, #128	; 0x80
 8006948:	021b      	lsls	r3, r3, #8
 800694a:	429a      	cmp	r2, r3
 800694c:	d000      	beq.n	8006950 <UART_SetConfig+0x4dc>
 800694e:	e070      	b.n	8006a32 <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 8006950:	231b      	movs	r3, #27
 8006952:	2220      	movs	r2, #32
 8006954:	189b      	adds	r3, r3, r2
 8006956:	19db      	adds	r3, r3, r7
 8006958:	781b      	ldrb	r3, [r3, #0]
 800695a:	2b08      	cmp	r3, #8
 800695c:	d015      	beq.n	800698a <UART_SetConfig+0x516>
 800695e:	dc18      	bgt.n	8006992 <UART_SetConfig+0x51e>
 8006960:	2b04      	cmp	r3, #4
 8006962:	d00d      	beq.n	8006980 <UART_SetConfig+0x50c>
 8006964:	dc15      	bgt.n	8006992 <UART_SetConfig+0x51e>
 8006966:	2b00      	cmp	r3, #0
 8006968:	d002      	beq.n	8006970 <UART_SetConfig+0x4fc>
 800696a:	2b02      	cmp	r3, #2
 800696c:	d005      	beq.n	800697a <UART_SetConfig+0x506>
 800696e:	e010      	b.n	8006992 <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006970:	f7fe f908 	bl	8004b84 <HAL_RCC_GetPCLK1Freq>
 8006974:	0003      	movs	r3, r0
 8006976:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006978:	e014      	b.n	80069a4 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800697a:	4b67      	ldr	r3, [pc, #412]	; (8006b18 <UART_SetConfig+0x6a4>)
 800697c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800697e:	e011      	b.n	80069a4 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006980:	f7fe f874 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8006984:	0003      	movs	r3, r0
 8006986:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006988:	e00c      	b.n	80069a4 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800698a:	2380      	movs	r3, #128	; 0x80
 800698c:	021b      	lsls	r3, r3, #8
 800698e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006990:	e008      	b.n	80069a4 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 8006992:	2300      	movs	r3, #0
 8006994:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006996:	231a      	movs	r3, #26
 8006998:	2220      	movs	r2, #32
 800699a:	189b      	adds	r3, r3, r2
 800699c:	19db      	adds	r3, r3, r7
 800699e:	2201      	movs	r2, #1
 80069a0:	701a      	strb	r2, [r3, #0]
        break;
 80069a2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80069a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d100      	bne.n	80069ac <UART_SetConfig+0x538>
 80069aa:	e09a      	b.n	8006ae2 <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069b0:	4b5a      	ldr	r3, [pc, #360]	; (8006b1c <UART_SetConfig+0x6a8>)
 80069b2:	0052      	lsls	r2, r2, #1
 80069b4:	5ad3      	ldrh	r3, [r2, r3]
 80069b6:	0019      	movs	r1, r3
 80069b8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80069ba:	f7f9 fbbf 	bl	800013c <__udivsi3>
 80069be:	0003      	movs	r3, r0
 80069c0:	005a      	lsls	r2, r3, #1
 80069c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	085b      	lsrs	r3, r3, #1
 80069c8:	18d2      	adds	r2, r2, r3
 80069ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	0019      	movs	r1, r3
 80069d0:	0010      	movs	r0, r2
 80069d2:	f7f9 fbb3 	bl	800013c <__udivsi3>
 80069d6:	0003      	movs	r3, r0
 80069d8:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069dc:	2b0f      	cmp	r3, #15
 80069de:	d921      	bls.n	8006a24 <UART_SetConfig+0x5b0>
 80069e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80069e2:	2380      	movs	r3, #128	; 0x80
 80069e4:	025b      	lsls	r3, r3, #9
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d21c      	bcs.n	8006a24 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	200e      	movs	r0, #14
 80069f0:	2420      	movs	r4, #32
 80069f2:	1903      	adds	r3, r0, r4
 80069f4:	19db      	adds	r3, r3, r7
 80069f6:	210f      	movs	r1, #15
 80069f8:	438a      	bics	r2, r1
 80069fa:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069fe:	085b      	lsrs	r3, r3, #1
 8006a00:	b29b      	uxth	r3, r3
 8006a02:	2207      	movs	r2, #7
 8006a04:	4013      	ands	r3, r2
 8006a06:	b299      	uxth	r1, r3
 8006a08:	1903      	adds	r3, r0, r4
 8006a0a:	19db      	adds	r3, r3, r7
 8006a0c:	1902      	adds	r2, r0, r4
 8006a0e:	19d2      	adds	r2, r2, r7
 8006a10:	8812      	ldrh	r2, [r2, #0]
 8006a12:	430a      	orrs	r2, r1
 8006a14:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	1902      	adds	r2, r0, r4
 8006a1c:	19d2      	adds	r2, r2, r7
 8006a1e:	8812      	ldrh	r2, [r2, #0]
 8006a20:	60da      	str	r2, [r3, #12]
 8006a22:	e05e      	b.n	8006ae2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006a24:	231a      	movs	r3, #26
 8006a26:	2220      	movs	r2, #32
 8006a28:	189b      	adds	r3, r3, r2
 8006a2a:	19db      	adds	r3, r3, r7
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	701a      	strb	r2, [r3, #0]
 8006a30:	e057      	b.n	8006ae2 <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006a32:	231b      	movs	r3, #27
 8006a34:	2220      	movs	r2, #32
 8006a36:	189b      	adds	r3, r3, r2
 8006a38:	19db      	adds	r3, r3, r7
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	2b08      	cmp	r3, #8
 8006a3e:	d015      	beq.n	8006a6c <UART_SetConfig+0x5f8>
 8006a40:	dc18      	bgt.n	8006a74 <UART_SetConfig+0x600>
 8006a42:	2b04      	cmp	r3, #4
 8006a44:	d00d      	beq.n	8006a62 <UART_SetConfig+0x5ee>
 8006a46:	dc15      	bgt.n	8006a74 <UART_SetConfig+0x600>
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d002      	beq.n	8006a52 <UART_SetConfig+0x5de>
 8006a4c:	2b02      	cmp	r3, #2
 8006a4e:	d005      	beq.n	8006a5c <UART_SetConfig+0x5e8>
 8006a50:	e010      	b.n	8006a74 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a52:	f7fe f897 	bl	8004b84 <HAL_RCC_GetPCLK1Freq>
 8006a56:	0003      	movs	r3, r0
 8006a58:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a5a:	e014      	b.n	8006a86 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a5c:	4b2e      	ldr	r3, [pc, #184]	; (8006b18 <UART_SetConfig+0x6a4>)
 8006a5e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a60:	e011      	b.n	8006a86 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a62:	f7fe f803 	bl	8004a6c <HAL_RCC_GetSysClockFreq>
 8006a66:	0003      	movs	r3, r0
 8006a68:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a6a:	e00c      	b.n	8006a86 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a6c:	2380      	movs	r3, #128	; 0x80
 8006a6e:	021b      	lsls	r3, r3, #8
 8006a70:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006a72:	e008      	b.n	8006a86 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 8006a74:	2300      	movs	r3, #0
 8006a76:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006a78:	231a      	movs	r3, #26
 8006a7a:	2220      	movs	r2, #32
 8006a7c:	189b      	adds	r3, r3, r2
 8006a7e:	19db      	adds	r3, r3, r7
 8006a80:	2201      	movs	r2, #1
 8006a82:	701a      	strb	r2, [r3, #0]
        break;
 8006a84:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d02a      	beq.n	8006ae2 <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a90:	4b22      	ldr	r3, [pc, #136]	; (8006b1c <UART_SetConfig+0x6a8>)
 8006a92:	0052      	lsls	r2, r2, #1
 8006a94:	5ad3      	ldrh	r3, [r2, r3]
 8006a96:	0019      	movs	r1, r3
 8006a98:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006a9a:	f7f9 fb4f 	bl	800013c <__udivsi3>
 8006a9e:	0003      	movs	r3, r0
 8006aa0:	001a      	movs	r2, r3
 8006aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	085b      	lsrs	r3, r3, #1
 8006aa8:	18d2      	adds	r2, r2, r3
 8006aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	0019      	movs	r1, r3
 8006ab0:	0010      	movs	r0, r2
 8006ab2:	f7f9 fb43 	bl	800013c <__udivsi3>
 8006ab6:	0003      	movs	r3, r0
 8006ab8:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006abc:	2b0f      	cmp	r3, #15
 8006abe:	d90a      	bls.n	8006ad6 <UART_SetConfig+0x662>
 8006ac0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ac2:	2380      	movs	r3, #128	; 0x80
 8006ac4:	025b      	lsls	r3, r3, #9
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d205      	bcs.n	8006ad6 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006acc:	b29a      	uxth	r2, r3
 8006ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	60da      	str	r2, [r3, #12]
 8006ad4:	e005      	b.n	8006ae2 <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 8006ad6:	231a      	movs	r3, #26
 8006ad8:	2220      	movs	r2, #32
 8006ada:	189b      	adds	r3, r3, r2
 8006adc:	19db      	adds	r3, r3, r7
 8006ade:	2201      	movs	r2, #1
 8006ae0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ae4:	226a      	movs	r2, #106	; 0x6a
 8006ae6:	2101      	movs	r1, #1
 8006ae8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8006aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aec:	2268      	movs	r2, #104	; 0x68
 8006aee:	2101      	movs	r1, #1
 8006af0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af4:	2200      	movs	r2, #0
 8006af6:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006afa:	2200      	movs	r2, #0
 8006afc:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006afe:	231a      	movs	r3, #26
 8006b00:	2220      	movs	r2, #32
 8006b02:	189b      	adds	r3, r3, r2
 8006b04:	19db      	adds	r3, r3, r7
 8006b06:	781b      	ldrb	r3, [r3, #0]
}
 8006b08:	0018      	movs	r0, r3
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	b010      	add	sp, #64	; 0x40
 8006b0e:	bdb0      	pop	{r4, r5, r7, pc}
 8006b10:	40008000 	.word	0x40008000
 8006b14:	40008400 	.word	0x40008400
 8006b18:	00f42400 	.word	0x00f42400
 8006b1c:	0800f9c8 	.word	0x0800f9c8

08006b20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	4013      	ands	r3, r2
 8006b30:	d00b      	beq.n	8006b4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	4a4a      	ldr	r2, [pc, #296]	; (8006c64 <UART_AdvFeatureConfig+0x144>)
 8006b3a:	4013      	ands	r3, r2
 8006b3c:	0019      	movs	r1, r3
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	430a      	orrs	r2, r1
 8006b48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b4e:	2202      	movs	r2, #2
 8006b50:	4013      	ands	r3, r2
 8006b52:	d00b      	beq.n	8006b6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	4a43      	ldr	r2, [pc, #268]	; (8006c68 <UART_AdvFeatureConfig+0x148>)
 8006b5c:	4013      	ands	r3, r2
 8006b5e:	0019      	movs	r1, r3
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	430a      	orrs	r2, r1
 8006b6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b70:	2204      	movs	r2, #4
 8006b72:	4013      	ands	r3, r2
 8006b74:	d00b      	beq.n	8006b8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	4a3b      	ldr	r2, [pc, #236]	; (8006c6c <UART_AdvFeatureConfig+0x14c>)
 8006b7e:	4013      	ands	r3, r2
 8006b80:	0019      	movs	r1, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	430a      	orrs	r2, r1
 8006b8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b92:	2208      	movs	r2, #8
 8006b94:	4013      	ands	r3, r2
 8006b96:	d00b      	beq.n	8006bb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	4a34      	ldr	r2, [pc, #208]	; (8006c70 <UART_AdvFeatureConfig+0x150>)
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	0019      	movs	r1, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	430a      	orrs	r2, r1
 8006bae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bb4:	2210      	movs	r2, #16
 8006bb6:	4013      	ands	r3, r2
 8006bb8:	d00b      	beq.n	8006bd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	689b      	ldr	r3, [r3, #8]
 8006bc0:	4a2c      	ldr	r2, [pc, #176]	; (8006c74 <UART_AdvFeatureConfig+0x154>)
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	0019      	movs	r1, r3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	430a      	orrs	r2, r1
 8006bd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bd6:	2220      	movs	r2, #32
 8006bd8:	4013      	ands	r3, r2
 8006bda:	d00b      	beq.n	8006bf4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	4a25      	ldr	r2, [pc, #148]	; (8006c78 <UART_AdvFeatureConfig+0x158>)
 8006be4:	4013      	ands	r3, r2
 8006be6:	0019      	movs	r1, r3
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	430a      	orrs	r2, r1
 8006bf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bf8:	2240      	movs	r2, #64	; 0x40
 8006bfa:	4013      	ands	r3, r2
 8006bfc:	d01d      	beq.n	8006c3a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	4a1d      	ldr	r2, [pc, #116]	; (8006c7c <UART_AdvFeatureConfig+0x15c>)
 8006c06:	4013      	ands	r3, r2
 8006c08:	0019      	movs	r1, r3
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	430a      	orrs	r2, r1
 8006c14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c1a:	2380      	movs	r3, #128	; 0x80
 8006c1c:	035b      	lsls	r3, r3, #13
 8006c1e:	429a      	cmp	r2, r3
 8006c20:	d10b      	bne.n	8006c3a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	4a15      	ldr	r2, [pc, #84]	; (8006c80 <UART_AdvFeatureConfig+0x160>)
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	0019      	movs	r1, r3
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	430a      	orrs	r2, r1
 8006c38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c3e:	2280      	movs	r2, #128	; 0x80
 8006c40:	4013      	ands	r3, r2
 8006c42:	d00b      	beq.n	8006c5c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	4a0e      	ldr	r2, [pc, #56]	; (8006c84 <UART_AdvFeatureConfig+0x164>)
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	0019      	movs	r1, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	430a      	orrs	r2, r1
 8006c5a:	605a      	str	r2, [r3, #4]
  }
}
 8006c5c:	46c0      	nop			; (mov r8, r8)
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	b002      	add	sp, #8
 8006c62:	bd80      	pop	{r7, pc}
 8006c64:	fffdffff 	.word	0xfffdffff
 8006c68:	fffeffff 	.word	0xfffeffff
 8006c6c:	fffbffff 	.word	0xfffbffff
 8006c70:	ffff7fff 	.word	0xffff7fff
 8006c74:	ffffefff 	.word	0xffffefff
 8006c78:	ffffdfff 	.word	0xffffdfff
 8006c7c:	ffefffff 	.word	0xffefffff
 8006c80:	ff9fffff 	.word	0xff9fffff
 8006c84:	fff7ffff 	.word	0xfff7ffff

08006c88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b086      	sub	sp, #24
 8006c8c:	af02      	add	r7, sp, #8
 8006c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2290      	movs	r2, #144	; 0x90
 8006c94:	2100      	movs	r1, #0
 8006c96:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c98:	f7fc fec0 	bl	8003a1c <HAL_GetTick>
 8006c9c:	0003      	movs	r3, r0
 8006c9e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	2208      	movs	r2, #8
 8006ca8:	4013      	ands	r3, r2
 8006caa:	2b08      	cmp	r3, #8
 8006cac:	d10c      	bne.n	8006cc8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2280      	movs	r2, #128	; 0x80
 8006cb2:	0391      	lsls	r1, r2, #14
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	4a1a      	ldr	r2, [pc, #104]	; (8006d20 <UART_CheckIdleState+0x98>)
 8006cb8:	9200      	str	r2, [sp, #0]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f000 f832 	bl	8006d24 <UART_WaitOnFlagUntilTimeout>
 8006cc0:	1e03      	subs	r3, r0, #0
 8006cc2:	d001      	beq.n	8006cc8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006cc4:	2303      	movs	r3, #3
 8006cc6:	e026      	b.n	8006d16 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	2204      	movs	r2, #4
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	2b04      	cmp	r3, #4
 8006cd4:	d10c      	bne.n	8006cf0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2280      	movs	r2, #128	; 0x80
 8006cda:	03d1      	lsls	r1, r2, #15
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	4a10      	ldr	r2, [pc, #64]	; (8006d20 <UART_CheckIdleState+0x98>)
 8006ce0:	9200      	str	r2, [sp, #0]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f000 f81e 	bl	8006d24 <UART_WaitOnFlagUntilTimeout>
 8006ce8:	1e03      	subs	r3, r0, #0
 8006cea:	d001      	beq.n	8006cf0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006cec:	2303      	movs	r3, #3
 8006cee:	e012      	b.n	8006d16 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2288      	movs	r2, #136	; 0x88
 8006cf4:	2120      	movs	r1, #32
 8006cf6:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	228c      	movs	r2, #140	; 0x8c
 8006cfc:	2120      	movs	r1, #32
 8006cfe:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2284      	movs	r2, #132	; 0x84
 8006d10:	2100      	movs	r1, #0
 8006d12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	0018      	movs	r0, r3
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	b004      	add	sp, #16
 8006d1c:	bd80      	pop	{r7, pc}
 8006d1e:	46c0      	nop			; (mov r8, r8)
 8006d20:	01ffffff 	.word	0x01ffffff

08006d24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b094      	sub	sp, #80	; 0x50
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	60b9      	str	r1, [r7, #8]
 8006d2e:	603b      	str	r3, [r7, #0]
 8006d30:	1dfb      	adds	r3, r7, #7
 8006d32:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d34:	e0a7      	b.n	8006e86 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d38:	3301      	adds	r3, #1
 8006d3a:	d100      	bne.n	8006d3e <UART_WaitOnFlagUntilTimeout+0x1a>
 8006d3c:	e0a3      	b.n	8006e86 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d3e:	f7fc fe6d 	bl	8003a1c <HAL_GetTick>
 8006d42:	0002      	movs	r2, r0
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	1ad3      	subs	r3, r2, r3
 8006d48:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d302      	bcc.n	8006d54 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d4e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d13f      	bne.n	8006dd4 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d54:	f3ef 8310 	mrs	r3, PRIMASK
 8006d58:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8006d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006d5c:	647b      	str	r3, [r7, #68]	; 0x44
 8006d5e:	2301      	movs	r3, #1
 8006d60:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d64:	f383 8810 	msr	PRIMASK, r3
}
 8006d68:	46c0      	nop			; (mov r8, r8)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	494e      	ldr	r1, [pc, #312]	; (8006eb0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006d76:	400a      	ands	r2, r1
 8006d78:	601a      	str	r2, [r3, #0]
 8006d7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d7c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d80:	f383 8810 	msr	PRIMASK, r3
}
 8006d84:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d86:	f3ef 8310 	mrs	r3, PRIMASK
 8006d8a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8006d8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d8e:	643b      	str	r3, [r7, #64]	; 0x40
 8006d90:	2301      	movs	r3, #1
 8006d92:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d96:	f383 8810 	msr	PRIMASK, r3
}
 8006d9a:	46c0      	nop			; (mov r8, r8)
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689a      	ldr	r2, [r3, #8]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	2101      	movs	r1, #1
 8006da8:	438a      	bics	r2, r1
 8006daa:	609a      	str	r2, [r3, #8]
 8006dac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dae:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006db0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006db2:	f383 8810 	msr	PRIMASK, r3
}
 8006db6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2288      	movs	r2, #136	; 0x88
 8006dbc:	2120      	movs	r1, #32
 8006dbe:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	228c      	movs	r2, #140	; 0x8c
 8006dc4:	2120      	movs	r1, #32
 8006dc6:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2284      	movs	r2, #132	; 0x84
 8006dcc:	2100      	movs	r1, #0
 8006dce:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006dd0:	2303      	movs	r3, #3
 8006dd2:	e069      	b.n	8006ea8 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2204      	movs	r2, #4
 8006ddc:	4013      	ands	r3, r2
 8006dde:	d052      	beq.n	8006e86 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	69da      	ldr	r2, [r3, #28]
 8006de6:	2380      	movs	r3, #128	; 0x80
 8006de8:	011b      	lsls	r3, r3, #4
 8006dea:	401a      	ands	r2, r3
 8006dec:	2380      	movs	r3, #128	; 0x80
 8006dee:	011b      	lsls	r3, r3, #4
 8006df0:	429a      	cmp	r2, r3
 8006df2:	d148      	bne.n	8006e86 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	2280      	movs	r2, #128	; 0x80
 8006dfa:	0112      	lsls	r2, r2, #4
 8006dfc:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006dfe:	f3ef 8310 	mrs	r3, PRIMASK
 8006e02:	613b      	str	r3, [r7, #16]
  return(result);
 8006e04:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006e06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e08:	2301      	movs	r3, #1
 8006e0a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	f383 8810 	msr	PRIMASK, r3
}
 8006e12:	46c0      	nop			; (mov r8, r8)
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4924      	ldr	r1, [pc, #144]	; (8006eb0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8006e20:	400a      	ands	r2, r1
 8006e22:	601a      	str	r2, [r3, #0]
 8006e24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e26:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e28:	69bb      	ldr	r3, [r7, #24]
 8006e2a:	f383 8810 	msr	PRIMASK, r3
}
 8006e2e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e30:	f3ef 8310 	mrs	r3, PRIMASK
 8006e34:	61fb      	str	r3, [r7, #28]
  return(result);
 8006e36:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e38:	64bb      	str	r3, [r7, #72]	; 0x48
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e3e:	6a3b      	ldr	r3, [r7, #32]
 8006e40:	f383 8810 	msr	PRIMASK, r3
}
 8006e44:	46c0      	nop			; (mov r8, r8)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	689a      	ldr	r2, [r3, #8]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2101      	movs	r1, #1
 8006e52:	438a      	bics	r2, r1
 8006e54:	609a      	str	r2, [r3, #8]
 8006e56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006e58:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e5c:	f383 8810 	msr	PRIMASK, r3
}
 8006e60:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2288      	movs	r2, #136	; 0x88
 8006e66:	2120      	movs	r1, #32
 8006e68:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	228c      	movs	r2, #140	; 0x8c
 8006e6e:	2120      	movs	r1, #32
 8006e70:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2290      	movs	r2, #144	; 0x90
 8006e76:	2120      	movs	r1, #32
 8006e78:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2284      	movs	r2, #132	; 0x84
 8006e7e:	2100      	movs	r1, #0
 8006e80:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006e82:	2303      	movs	r3, #3
 8006e84:	e010      	b.n	8006ea8 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	69db      	ldr	r3, [r3, #28]
 8006e8c:	68ba      	ldr	r2, [r7, #8]
 8006e8e:	4013      	ands	r3, r2
 8006e90:	68ba      	ldr	r2, [r7, #8]
 8006e92:	1ad3      	subs	r3, r2, r3
 8006e94:	425a      	negs	r2, r3
 8006e96:	4153      	adcs	r3, r2
 8006e98:	b2db      	uxtb	r3, r3
 8006e9a:	001a      	movs	r2, r3
 8006e9c:	1dfb      	adds	r3, r7, #7
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d100      	bne.n	8006ea6 <UART_WaitOnFlagUntilTimeout+0x182>
 8006ea4:	e747      	b.n	8006d36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ea6:	2300      	movs	r3, #0
}
 8006ea8:	0018      	movs	r0, r3
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	b014      	add	sp, #80	; 0x50
 8006eae:	bd80      	pop	{r7, pc}
 8006eb0:	fffffe5f 	.word	0xfffffe5f

08006eb4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2284      	movs	r2, #132	; 0x84
 8006ec0:	5c9b      	ldrb	r3, [r3, r2]
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d101      	bne.n	8006eca <HAL_UARTEx_DisableFifoMode+0x16>
 8006ec6:	2302      	movs	r3, #2
 8006ec8:	e027      	b.n	8006f1a <HAL_UARTEx_DisableFifoMode+0x66>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2284      	movs	r2, #132	; 0x84
 8006ece:	2101      	movs	r1, #1
 8006ed0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2288      	movs	r2, #136	; 0x88
 8006ed6:	2124      	movs	r1, #36	; 0x24
 8006ed8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	2101      	movs	r1, #1
 8006eee:	438a      	bics	r2, r1
 8006ef0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	4a0b      	ldr	r2, [pc, #44]	; (8006f24 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006ef6:	4013      	ands	r3, r2
 8006ef8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68fa      	ldr	r2, [r7, #12]
 8006f06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2288      	movs	r2, #136	; 0x88
 8006f0c:	2120      	movs	r1, #32
 8006f0e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2284      	movs	r2, #132	; 0x84
 8006f14:	2100      	movs	r1, #0
 8006f16:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	0018      	movs	r0, r3
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	b004      	add	sp, #16
 8006f20:	bd80      	pop	{r7, pc}
 8006f22:	46c0      	nop			; (mov r8, r8)
 8006f24:	dfffffff 	.word	0xdfffffff

08006f28 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b084      	sub	sp, #16
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2284      	movs	r2, #132	; 0x84
 8006f36:	5c9b      	ldrb	r3, [r3, r2]
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d101      	bne.n	8006f40 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006f3c:	2302      	movs	r3, #2
 8006f3e:	e02e      	b.n	8006f9e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2284      	movs	r2, #132	; 0x84
 8006f44:	2101      	movs	r1, #1
 8006f46:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2288      	movs	r2, #136	; 0x88
 8006f4c:	2124      	movs	r1, #36	; 0x24
 8006f4e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	2101      	movs	r1, #1
 8006f64:	438a      	bics	r2, r1
 8006f66:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	689b      	ldr	r3, [r3, #8]
 8006f6e:	00db      	lsls	r3, r3, #3
 8006f70:	08d9      	lsrs	r1, r3, #3
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	683a      	ldr	r2, [r7, #0]
 8006f78:	430a      	orrs	r2, r1
 8006f7a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	0018      	movs	r0, r3
 8006f80:	f000 f854 	bl	800702c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2288      	movs	r2, #136	; 0x88
 8006f90:	2120      	movs	r1, #32
 8006f92:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2284      	movs	r2, #132	; 0x84
 8006f98:	2100      	movs	r1, #0
 8006f9a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f9c:	2300      	movs	r3, #0
}
 8006f9e:	0018      	movs	r0, r3
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	b004      	add	sp, #16
 8006fa4:	bd80      	pop	{r7, pc}
	...

08006fa8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2284      	movs	r2, #132	; 0x84
 8006fb6:	5c9b      	ldrb	r3, [r3, r2]
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d101      	bne.n	8006fc0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006fbc:	2302      	movs	r3, #2
 8006fbe:	e02f      	b.n	8007020 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2284      	movs	r2, #132	; 0x84
 8006fc4:	2101      	movs	r1, #1
 8006fc6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2288      	movs	r2, #136	; 0x88
 8006fcc:	2124      	movs	r1, #36	; 0x24
 8006fce:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2101      	movs	r1, #1
 8006fe4:	438a      	bics	r2, r1
 8006fe6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	4a0e      	ldr	r2, [pc, #56]	; (8007028 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	0019      	movs	r1, r3
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	683a      	ldr	r2, [r7, #0]
 8006ffa:	430a      	orrs	r2, r1
 8006ffc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	0018      	movs	r0, r3
 8007002:	f000 f813 	bl	800702c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2288      	movs	r2, #136	; 0x88
 8007012:	2120      	movs	r1, #32
 8007014:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2284      	movs	r2, #132	; 0x84
 800701a:	2100      	movs	r1, #0
 800701c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800701e:	2300      	movs	r3, #0
}
 8007020:	0018      	movs	r0, r3
 8007022:	46bd      	mov	sp, r7
 8007024:	b004      	add	sp, #16
 8007026:	bd80      	pop	{r7, pc}
 8007028:	f1ffffff 	.word	0xf1ffffff

0800702c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800702c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800702e:	b085      	sub	sp, #20
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007038:	2b00      	cmp	r3, #0
 800703a:	d108      	bne.n	800704e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	226a      	movs	r2, #106	; 0x6a
 8007040:	2101      	movs	r1, #1
 8007042:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2268      	movs	r2, #104	; 0x68
 8007048:	2101      	movs	r1, #1
 800704a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800704c:	e043      	b.n	80070d6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800704e:	260f      	movs	r6, #15
 8007050:	19bb      	adds	r3, r7, r6
 8007052:	2208      	movs	r2, #8
 8007054:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007056:	200e      	movs	r0, #14
 8007058:	183b      	adds	r3, r7, r0
 800705a:	2208      	movs	r2, #8
 800705c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	0e5b      	lsrs	r3, r3, #25
 8007066:	b2da      	uxtb	r2, r3
 8007068:	240d      	movs	r4, #13
 800706a:	193b      	adds	r3, r7, r4
 800706c:	2107      	movs	r1, #7
 800706e:	400a      	ands	r2, r1
 8007070:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	0f5b      	lsrs	r3, r3, #29
 800707a:	b2da      	uxtb	r2, r3
 800707c:	250c      	movs	r5, #12
 800707e:	197b      	adds	r3, r7, r5
 8007080:	2107      	movs	r1, #7
 8007082:	400a      	ands	r2, r1
 8007084:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007086:	183b      	adds	r3, r7, r0
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	197a      	adds	r2, r7, r5
 800708c:	7812      	ldrb	r2, [r2, #0]
 800708e:	4914      	ldr	r1, [pc, #80]	; (80070e0 <UARTEx_SetNbDataToProcess+0xb4>)
 8007090:	5c8a      	ldrb	r2, [r1, r2]
 8007092:	435a      	muls	r2, r3
 8007094:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8007096:	197b      	adds	r3, r7, r5
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	4a12      	ldr	r2, [pc, #72]	; (80070e4 <UARTEx_SetNbDataToProcess+0xb8>)
 800709c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800709e:	0019      	movs	r1, r3
 80070a0:	f7f9 f8d6 	bl	8000250 <__divsi3>
 80070a4:	0003      	movs	r3, r0
 80070a6:	b299      	uxth	r1, r3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	226a      	movs	r2, #106	; 0x6a
 80070ac:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070ae:	19bb      	adds	r3, r7, r6
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	193a      	adds	r2, r7, r4
 80070b4:	7812      	ldrb	r2, [r2, #0]
 80070b6:	490a      	ldr	r1, [pc, #40]	; (80070e0 <UARTEx_SetNbDataToProcess+0xb4>)
 80070b8:	5c8a      	ldrb	r2, [r1, r2]
 80070ba:	435a      	muls	r2, r3
 80070bc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80070be:	193b      	adds	r3, r7, r4
 80070c0:	781b      	ldrb	r3, [r3, #0]
 80070c2:	4a08      	ldr	r2, [pc, #32]	; (80070e4 <UARTEx_SetNbDataToProcess+0xb8>)
 80070c4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80070c6:	0019      	movs	r1, r3
 80070c8:	f7f9 f8c2 	bl	8000250 <__divsi3>
 80070cc:	0003      	movs	r3, r0
 80070ce:	b299      	uxth	r1, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2268      	movs	r2, #104	; 0x68
 80070d4:	5299      	strh	r1, [r3, r2]
}
 80070d6:	46c0      	nop			; (mov r8, r8)
 80070d8:	46bd      	mov	sp, r7
 80070da:	b005      	add	sp, #20
 80070dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070de:	46c0      	nop			; (mov r8, r8)
 80070e0:	0800f9e0 	.word	0x0800f9e0
 80070e4:	0800f9e8 	.word	0x0800f9e8

080070e8 <astronode_send_cfg_sr>:
        }
    }
}

void astronode_send_cfg_sr(void)
{
 80070e8:	b5b0      	push	{r4, r5, r7, lr}
 80070ea:	b0e4      	sub	sp, #400	; 0x190
 80070ec:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80070ee:	24c8      	movs	r4, #200	; 0xc8
 80070f0:	193b      	adds	r3, r7, r4
 80070f2:	0018      	movs	r0, r3
 80070f4:	23c6      	movs	r3, #198	; 0xc6
 80070f6:	001a      	movs	r2, r3
 80070f8:	2100      	movs	r1, #0
 80070fa:	f002 f94f 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 80070fe:	4b13      	ldr	r3, [pc, #76]	; (800714c <astronode_send_cfg_sr+0x64>)
 8007100:	25c8      	movs	r5, #200	; 0xc8
 8007102:	006d      	lsls	r5, r5, #1
 8007104:	195b      	adds	r3, r3, r5
 8007106:	19db      	adds	r3, r3, r7
 8007108:	0018      	movs	r0, r3
 800710a:	23c6      	movs	r3, #198	; 0xc6
 800710c:	001a      	movs	r2, r3
 800710e:	2100      	movs	r1, #0
 8007110:	f002 f944 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_SR;
 8007114:	193b      	adds	r3, r7, r4
 8007116:	2210      	movs	r2, #16
 8007118:	701a      	strb	r2, [r3, #0]

    astronode_transport_send_receive(&request, &answer);
 800711a:	003a      	movs	r2, r7
 800711c:	193b      	adds	r3, r7, r4
 800711e:	0011      	movs	r1, r2
 8007120:	0018      	movs	r0, r3
 8007122:	f001 fa4d 	bl	80085c0 <astronode_transport_send_receive>

    if (answer.op_code == ASTRONODE_OP_CODE_CFG_SA)
 8007126:	4b09      	ldr	r3, [pc, #36]	; (800714c <astronode_send_cfg_sr+0x64>)
 8007128:	195b      	adds	r3, r3, r5
 800712a:	19db      	adds	r3, r3, r7
 800712c:	781b      	ldrb	r3, [r3, #0]
 800712e:	2b90      	cmp	r3, #144	; 0x90
 8007130:	d104      	bne.n	800713c <astronode_send_cfg_sr+0x54>
    {
        send_debug_logs("Astronode configuration successfully saved in NVM.");
 8007132:	4b07      	ldr	r3, [pc, #28]	; (8007150 <astronode_send_cfg_sr+0x68>)
 8007134:	0018      	movs	r0, r3
 8007136:	f7fb ff5d 	bl	8002ff4 <send_debug_logs>
    }
    else
    {
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
    }
}
 800713a:	e003      	b.n	8007144 <astronode_send_cfg_sr+0x5c>
        send_debug_logs("Failed to save the Astronode configuration in NVM.");
 800713c:	4b05      	ldr	r3, [pc, #20]	; (8007154 <astronode_send_cfg_sr+0x6c>)
 800713e:	0018      	movs	r0, r3
 8007140:	f7fb ff58 	bl	8002ff4 <send_debug_logs>
}
 8007144:	46c0      	nop			; (mov r8, r8)
 8007146:	46bd      	mov	sp, r7
 8007148:	b064      	add	sp, #400	; 0x190
 800714a:	bdb0      	pop	{r4, r5, r7, pc}
 800714c:	fffffe70 	.word	0xfffffe70
 8007150:	0800e438 	.word	0x0800e438
 8007154:	0800e46c 	.word	0x0800e46c

08007158 <astronode_send_cfg_wr>:
                            bool deep_sleep_mode,
                            bool message_ack_event_pin_mask,
                            bool reset_notification_event_pin_mask,
							bool command_available_event_pin_mask,
							bool message_tx_event_pin_mask)
{
 8007158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800715a:	b0e7      	sub	sp, #412	; 0x19c
 800715c:	af00      	add	r7, sp, #0
 800715e:	0005      	movs	r5, r0
 8007160:	000c      	movs	r4, r1
 8007162:	0010      	movs	r0, r2
 8007164:	0019      	movs	r1, r3
 8007166:	4b4b      	ldr	r3, [pc, #300]	; (8007294 <astronode_send_cfg_wr+0x13c>)
 8007168:	26cc      	movs	r6, #204	; 0xcc
 800716a:	0076      	lsls	r6, r6, #1
 800716c:	199b      	adds	r3, r3, r6
 800716e:	19db      	adds	r3, r3, r7
 8007170:	1c2a      	adds	r2, r5, #0
 8007172:	701a      	strb	r2, [r3, #0]
 8007174:	4b48      	ldr	r3, [pc, #288]	; (8007298 <astronode_send_cfg_wr+0x140>)
 8007176:	0035      	movs	r5, r6
 8007178:	195b      	adds	r3, r3, r5
 800717a:	19db      	adds	r3, r3, r7
 800717c:	1c22      	adds	r2, r4, #0
 800717e:	701a      	strb	r2, [r3, #0]
 8007180:	4b46      	ldr	r3, [pc, #280]	; (800729c <astronode_send_cfg_wr+0x144>)
 8007182:	002c      	movs	r4, r5
 8007184:	191b      	adds	r3, r3, r4
 8007186:	19db      	adds	r3, r3, r7
 8007188:	1c02      	adds	r2, r0, #0
 800718a:	701a      	strb	r2, [r3, #0]
 800718c:	4b44      	ldr	r3, [pc, #272]	; (80072a0 <astronode_send_cfg_wr+0x148>)
 800718e:	191b      	adds	r3, r3, r4
 8007190:	19db      	adds	r3, r3, r7
 8007192:	1c0a      	adds	r2, r1, #0
 8007194:	701a      	strb	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 8007196:	25d0      	movs	r5, #208	; 0xd0
 8007198:	197b      	adds	r3, r7, r5
 800719a:	0018      	movs	r0, r3
 800719c:	23c6      	movs	r3, #198	; 0xc6
 800719e:	001a      	movs	r2, r3
 80071a0:	2100      	movs	r1, #0
 80071a2:	f002 f8fb 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 80071a6:	4b3f      	ldr	r3, [pc, #252]	; (80072a4 <astronode_send_cfg_wr+0x14c>)
 80071a8:	191b      	adds	r3, r3, r4
 80071aa:	19db      	adds	r3, r3, r7
 80071ac:	0018      	movs	r0, r3
 80071ae:	23c6      	movs	r3, #198	; 0xc6
 80071b0:	001a      	movs	r2, r3
 80071b2:	2100      	movs	r1, #0
 80071b4:	f002 f8f2 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_CFG_WR;
 80071b8:	0029      	movs	r1, r5
 80071ba:	187b      	adds	r3, r7, r1
 80071bc:	2205      	movs	r2, #5
 80071be:	701a      	strb	r2, [r3, #0]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
        | add_geolocation << ASTRONODE_BIT_OFFSET_ADD_GEO
 80071c0:	4b34      	ldr	r3, [pc, #208]	; (8007294 <astronode_send_cfg_wr+0x13c>)
 80071c2:	191b      	adds	r3, r3, r4
 80071c4:	19db      	adds	r3, r3, r7
 80071c6:	2200      	movs	r2, #0
 80071c8:	569a      	ldrsb	r2, [r3, r2]
 80071ca:	4b33      	ldr	r3, [pc, #204]	; (8007298 <astronode_send_cfg_wr+0x140>)
 80071cc:	191b      	adds	r3, r3, r4
 80071ce:	19db      	adds	r3, r3, r7
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	005b      	lsls	r3, r3, #1
 80071d4:	b25b      	sxtb	r3, r3
 80071d6:	4313      	orrs	r3, r2
 80071d8:	b25a      	sxtb	r2, r3
        | enable_ephemeris << ASTRONODE_BIT_OFFSET_ENABLE_EPH
 80071da:	4b30      	ldr	r3, [pc, #192]	; (800729c <astronode_send_cfg_wr+0x144>)
 80071dc:	191b      	adds	r3, r3, r4
 80071de:	19db      	adds	r3, r3, r7
 80071e0:	781b      	ldrb	r3, [r3, #0]
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	b25b      	sxtb	r3, r3
 80071e6:	4313      	orrs	r3, r2
 80071e8:	b25a      	sxtb	r2, r3
        | deep_sleep_mode << ASTRONODE_BIT_OFFSET_DEEP_SLEEP_MODE;
 80071ea:	4b2d      	ldr	r3, [pc, #180]	; (80072a0 <astronode_send_cfg_wr+0x148>)
 80071ec:	191b      	adds	r3, r3, r4
 80071ee:	19db      	adds	r3, r3, r7
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	00db      	lsls	r3, r3, #3
 80071f4:	b25b      	sxtb	r3, r3
 80071f6:	4313      	orrs	r3, r2
 80071f8:	b25b      	sxtb	r3, r3
 80071fa:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_CONFIG] = payload_acknowledgment << ASTRONODE_BIT_OFFSET_PAYLOAD_ACK
 80071fc:	187b      	adds	r3, r7, r1
 80071fe:	705a      	strb	r2, [r3, #1]

    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
        | reset_notification_event_pin_mask << ASTRONODE_BIT_OFFSET_RST_NTF_EVT_PIN_MASK
 8007200:	23d4      	movs	r3, #212	; 0xd4
 8007202:	005b      	lsls	r3, r3, #1
 8007204:	2508      	movs	r5, #8
 8007206:	195b      	adds	r3, r3, r5
 8007208:	19db      	adds	r3, r3, r7
 800720a:	2200      	movs	r2, #0
 800720c:	569a      	ldrsb	r2, [r3, r2]
 800720e:	23d6      	movs	r3, #214	; 0xd6
 8007210:	005b      	lsls	r3, r3, #1
 8007212:	195b      	adds	r3, r3, r5
 8007214:	19db      	adds	r3, r3, r7
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	005b      	lsls	r3, r3, #1
 800721a:	b25b      	sxtb	r3, r3
 800721c:	4313      	orrs	r3, r2
 800721e:	b25a      	sxtb	r2, r3
        | command_available_event_pin_mask << ASTRONODE_BIT_OFFSET_CMD_AVA_EVT_PIN_MASK
 8007220:	23d8      	movs	r3, #216	; 0xd8
 8007222:	005b      	lsls	r3, r3, #1
 8007224:	195b      	adds	r3, r3, r5
 8007226:	19db      	adds	r3, r3, r7
 8007228:	781b      	ldrb	r3, [r3, #0]
 800722a:	009b      	lsls	r3, r3, #2
 800722c:	b25b      	sxtb	r3, r3
 800722e:	4313      	orrs	r3, r2
 8007230:	b25a      	sxtb	r2, r3
        | message_tx_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_TXP_EVT_PIN_MASK;
 8007232:	23da      	movs	r3, #218	; 0xda
 8007234:	005b      	lsls	r3, r3, #1
 8007236:	195b      	adds	r3, r3, r5
 8007238:	19db      	adds	r3, r3, r7
 800723a:	781b      	ldrb	r3, [r3, #0]
 800723c:	00db      	lsls	r3, r3, #3
 800723e:	b25b      	sxtb	r3, r3
 8007240:	4313      	orrs	r3, r2
 8007242:	b25b      	sxtb	r3, r3
 8007244:	b2da      	uxtb	r2, r3
    request.p_payload[ASTRONODE_BYTE_OFFSET_CFG_WR_EVT_PIN_MASK] = message_ack_event_pin_mask << ASTRONODE_BIT_OFFSET_MSG_ACK_EVT_PIN_MASK
 8007246:	187b      	adds	r3, r7, r1
 8007248:	70da      	strb	r2, [r3, #3]

    request.payload_len = 3;
 800724a:	0008      	movs	r0, r1
 800724c:	187b      	adds	r3, r7, r1
 800724e:	22c4      	movs	r2, #196	; 0xc4
 8007250:	2103      	movs	r1, #3
 8007252:	5299      	strh	r1, [r3, r2]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007254:	002b      	movs	r3, r5
 8007256:	18fa      	adds	r2, r7, r3
 8007258:	183b      	adds	r3, r7, r0
 800725a:	0011      	movs	r1, r2
 800725c:	0018      	movs	r0, r3
 800725e:	f001 f9af 	bl	80085c0 <astronode_transport_send_receive>
 8007262:	0003      	movs	r3, r0
 8007264:	2b01      	cmp	r3, #1
 8007266:	d10f      	bne.n	8007288 <astronode_send_cfg_wr+0x130>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CFG_WA)
 8007268:	4b0e      	ldr	r3, [pc, #56]	; (80072a4 <astronode_send_cfg_wr+0x14c>)
 800726a:	191b      	adds	r3, r3, r4
 800726c:	19db      	adds	r3, r3, r7
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	2b85      	cmp	r3, #133	; 0x85
 8007272:	d105      	bne.n	8007280 <astronode_send_cfg_wr+0x128>
        {
            send_debug_logs("Astronode configuration successfully set.");
 8007274:	4b0c      	ldr	r3, [pc, #48]	; (80072a8 <astronode_send_cfg_wr+0x150>)
 8007276:	0018      	movs	r0, r3
 8007278:	f7fb febc 	bl	8002ff4 <send_debug_logs>
            return true ;
 800727c:	2301      	movs	r3, #1
 800727e:	e004      	b.n	800728a <astronode_send_cfg_wr+0x132>
        }
        else
        {
            send_debug_logs("Failed to set the Astronode configuration.");
 8007280:	4b0a      	ldr	r3, [pc, #40]	; (80072ac <astronode_send_cfg_wr+0x154>)
 8007282:	0018      	movs	r0, r3
 8007284:	f7fb feb6 	bl	8002ff4 <send_debug_logs>
        }
    }
    return false ;
 8007288:	2300      	movs	r3, #0
}
 800728a:	0018      	movs	r0, r3
 800728c:	46bd      	mov	sp, r7
 800728e:	b067      	add	sp, #412	; 0x19c
 8007290:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007292:	46c0      	nop			; (mov r8, r8)
 8007294:	fffffe6f 	.word	0xfffffe6f
 8007298:	fffffe6e 	.word	0xfffffe6e
 800729c:	fffffe6d 	.word	0xfffffe6d
 80072a0:	fffffe6c 	.word	0xfffffe6c
 80072a4:	fffffe70 	.word	0xfffffe70
 80072a8:	0800e4a0 	.word	0x0800e4a0
 80072ac:	0800e4cc 	.word	0x0800e4cc

080072b0 <astronode_send_mgi_rr>:
        send_debug_logs("Failed to save the Astronode context in NVM.");
    }
}

void astronode_send_mgi_rr(void)
{
 80072b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072b2:	b0ed      	sub	sp, #436	; 0x1b4
 80072b4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 80072b6:	21c8      	movs	r1, #200	; 0xc8
 80072b8:	2318      	movs	r3, #24
 80072ba:	18cb      	adds	r3, r1, r3
 80072bc:	19db      	adds	r3, r3, r7
 80072be:	0018      	movs	r0, r3
 80072c0:	23c6      	movs	r3, #198	; 0xc6
 80072c2:	001a      	movs	r2, r3
 80072c4:	2100      	movs	r1, #0
 80072c6:	f002 f869 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 80072ca:	4b4a      	ldr	r3, [pc, #296]	; (80073f4 <astronode_send_mgi_rr+0x144>)
 80072cc:	26cc      	movs	r6, #204	; 0xcc
 80072ce:	0076      	lsls	r6, r6, #1
 80072d0:	199b      	adds	r3, r3, r6
 80072d2:	2218      	movs	r2, #24
 80072d4:	4694      	mov	ip, r2
 80072d6:	44bc      	add	ip, r7
 80072d8:	4463      	add	r3, ip
 80072da:	0018      	movs	r0, r3
 80072dc:	23c6      	movs	r3, #198	; 0xc6
 80072de:	001a      	movs	r2, r3
 80072e0:	2100      	movs	r1, #0
 80072e2:	f002 f85b 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_MGI_RR;
 80072e6:	21c8      	movs	r1, #200	; 0xc8
 80072e8:	2318      	movs	r3, #24
 80072ea:	18cb      	adds	r3, r1, r3
 80072ec:	19db      	adds	r3, r3, r7
 80072ee:	2219      	movs	r2, #25
 80072f0:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80072f2:	2318      	movs	r3, #24
 80072f4:	18fa      	adds	r2, r7, r3
 80072f6:	2318      	movs	r3, #24
 80072f8:	18cb      	adds	r3, r1, r3
 80072fa:	19db      	adds	r3, r3, r7
 80072fc:	0011      	movs	r1, r2
 80072fe:	0018      	movs	r0, r3
 8007300:	f001 f95e 	bl	80085c0 <astronode_transport_send_receive>
 8007304:	0003      	movs	r3, r0
 8007306:	2b01      	cmp	r3, #1
 8007308:	d16f      	bne.n	80073ea <astronode_send_mgi_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MGI_RA)
 800730a:	4b3a      	ldr	r3, [pc, #232]	; (80073f4 <astronode_send_mgi_rr+0x144>)
 800730c:	0032      	movs	r2, r6
 800730e:	189b      	adds	r3, r3, r2
 8007310:	2118      	movs	r1, #24
 8007312:	468c      	mov	ip, r1
 8007314:	44bc      	add	ip, r7
 8007316:	4463      	add	r3, ip
 8007318:	781b      	ldrb	r3, [r3, #0]
 800731a:	2b99      	cmp	r3, #153	; 0x99
 800731c:	d161      	bne.n	80073e2 <astronode_send_mgi_rr+0x132>
        {
 800731e:	466b      	mov	r3, sp
 8007320:	001e      	movs	r6, r3
            char guid[answer.payload_len];
 8007322:	4b34      	ldr	r3, [pc, #208]	; (80073f4 <astronode_send_mgi_rr+0x144>)
 8007324:	189b      	adds	r3, r3, r2
 8007326:	2218      	movs	r2, #24
 8007328:	4694      	mov	ip, r2
 800732a:	44bc      	add	ip, r7
 800732c:	4463      	add	r3, ip
 800732e:	22c4      	movs	r2, #196	; 0xc4
 8007330:	5a9b      	ldrh	r3, [r3, r2]
 8007332:	001a      	movs	r2, r3
 8007334:	3a01      	subs	r2, #1
 8007336:	21ca      	movs	r1, #202	; 0xca
 8007338:	0049      	lsls	r1, r1, #1
 800733a:	2018      	movs	r0, #24
 800733c:	1809      	adds	r1, r1, r0
 800733e:	19c9      	adds	r1, r1, r7
 8007340:	600a      	str	r2, [r1, #0]
 8007342:	001c      	movs	r4, r3
 8007344:	2200      	movs	r2, #0
 8007346:	0015      	movs	r5, r2
 8007348:	0020      	movs	r0, r4
 800734a:	0029      	movs	r1, r5
 800734c:	0004      	movs	r4, r0
 800734e:	0f62      	lsrs	r2, r4, #29
 8007350:	000c      	movs	r4, r1
 8007352:	00e4      	lsls	r4, r4, #3
 8007354:	617c      	str	r4, [r7, #20]
 8007356:	697c      	ldr	r4, [r7, #20]
 8007358:	4314      	orrs	r4, r2
 800735a:	617c      	str	r4, [r7, #20]
 800735c:	0001      	movs	r1, r0
 800735e:	00c9      	lsls	r1, r1, #3
 8007360:	6139      	str	r1, [r7, #16]
 8007362:	603b      	str	r3, [r7, #0]
 8007364:	2200      	movs	r2, #0
 8007366:	607a      	str	r2, [r7, #4]
 8007368:	6838      	ldr	r0, [r7, #0]
 800736a:	6879      	ldr	r1, [r7, #4]
 800736c:	0004      	movs	r4, r0
 800736e:	0f62      	lsrs	r2, r4, #29
 8007370:	000c      	movs	r4, r1
 8007372:	00e4      	lsls	r4, r4, #3
 8007374:	60fc      	str	r4, [r7, #12]
 8007376:	68fc      	ldr	r4, [r7, #12]
 8007378:	4314      	orrs	r4, r2
 800737a:	60fc      	str	r4, [r7, #12]
 800737c:	0001      	movs	r1, r0
 800737e:	00ca      	lsls	r2, r1, #3
 8007380:	60ba      	str	r2, [r7, #8]
 8007382:	3307      	adds	r3, #7
 8007384:	08db      	lsrs	r3, r3, #3
 8007386:	00db      	lsls	r3, r3, #3
 8007388:	4669      	mov	r1, sp
 800738a:	1acb      	subs	r3, r1, r3
 800738c:	469d      	mov	sp, r3
 800738e:	466b      	mov	r3, sp
 8007390:	3300      	adds	r3, #0
 8007392:	24c8      	movs	r4, #200	; 0xc8
 8007394:	0064      	lsls	r4, r4, #1
 8007396:	2218      	movs	r2, #24
 8007398:	18a2      	adds	r2, r4, r2
 800739a:	19d1      	adds	r1, r2, r7
 800739c:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module GUID is:");
 800739e:	4b16      	ldr	r3, [pc, #88]	; (80073f8 <astronode_send_mgi_rr+0x148>)
 80073a0:	0018      	movs	r0, r3
 80073a2:	f7fb fe27 	bl	8002ff4 <send_debug_logs>
            snprintf(guid, answer.payload_len, "%s", answer.p_payload);
 80073a6:	4b13      	ldr	r3, [pc, #76]	; (80073f4 <astronode_send_mgi_rr+0x144>)
 80073a8:	22cc      	movs	r2, #204	; 0xcc
 80073aa:	0052      	lsls	r2, r2, #1
 80073ac:	189b      	adds	r3, r3, r2
 80073ae:	2218      	movs	r2, #24
 80073b0:	4694      	mov	ip, r2
 80073b2:	44bc      	add	ip, r7
 80073b4:	4463      	add	r3, ip
 80073b6:	22c4      	movs	r2, #196	; 0xc4
 80073b8:	5a9b      	ldrh	r3, [r3, r2]
 80073ba:	0019      	movs	r1, r3
 80073bc:	2318      	movs	r3, #24
 80073be:	18fb      	adds	r3, r7, r3
 80073c0:	3301      	adds	r3, #1
 80073c2:	4a0e      	ldr	r2, [pc, #56]	; (80073fc <astronode_send_mgi_rr+0x14c>)
 80073c4:	2018      	movs	r0, #24
 80073c6:	1820      	adds	r0, r4, r0
 80073c8:	19c0      	adds	r0, r0, r7
 80073ca:	6800      	ldr	r0, [r0, #0]
 80073cc:	f001 ff46 	bl	800925c <snprintf>
            send_debug_logs(guid);
 80073d0:	2318      	movs	r3, #24
 80073d2:	18e3      	adds	r3, r4, r3
 80073d4:	19db      	adds	r3, r3, r7
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	0018      	movs	r0, r3
 80073da:	f7fb fe0b 	bl	8002ff4 <send_debug_logs>
 80073de:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module GUID.");
        }
    }
}
 80073e0:	e003      	b.n	80073ea <astronode_send_mgi_rr+0x13a>
            send_debug_logs("Failed to read module GUID.");
 80073e2:	4b07      	ldr	r3, [pc, #28]	; (8007400 <astronode_send_mgi_rr+0x150>)
 80073e4:	0018      	movs	r0, r3
 80073e6:	f7fb fe05 	bl	8002ff4 <send_debug_logs>
}
 80073ea:	46c0      	nop			; (mov r8, r8)
 80073ec:	46bd      	mov	sp, r7
 80073ee:	b06d      	add	sp, #436	; 0x1b4
 80073f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80073f2:	46c0      	nop			; (mov r8, r8)
 80073f4:	fffffe68 	.word	0xfffffe68
 80073f8:	0800e558 	.word	0x0800e558
 80073fc:	0800e568 	.word	0x0800e568
 8007400:	0800e56c 	.word	0x0800e56c

08007404 <astronode_send_msn_rr>:

void astronode_send_msn_rr(void)
{
 8007404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007406:	b0ed      	sub	sp, #436	; 0x1b4
 8007408:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800740a:	21c8      	movs	r1, #200	; 0xc8
 800740c:	2318      	movs	r3, #24
 800740e:	18cb      	adds	r3, r1, r3
 8007410:	19db      	adds	r3, r3, r7
 8007412:	0018      	movs	r0, r3
 8007414:	23c6      	movs	r3, #198	; 0xc6
 8007416:	001a      	movs	r2, r3
 8007418:	2100      	movs	r1, #0
 800741a:	f001 ffbf 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 800741e:	4b4a      	ldr	r3, [pc, #296]	; (8007548 <astronode_send_msn_rr+0x144>)
 8007420:	26cc      	movs	r6, #204	; 0xcc
 8007422:	0076      	lsls	r6, r6, #1
 8007424:	199b      	adds	r3, r3, r6
 8007426:	2218      	movs	r2, #24
 8007428:	4694      	mov	ip, r2
 800742a:	44bc      	add	ip, r7
 800742c:	4463      	add	r3, ip
 800742e:	0018      	movs	r0, r3
 8007430:	23c6      	movs	r3, #198	; 0xc6
 8007432:	001a      	movs	r2, r3
 8007434:	2100      	movs	r1, #0
 8007436:	f001 ffb1 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_MSN_RR;
 800743a:	21c8      	movs	r1, #200	; 0xc8
 800743c:	2318      	movs	r3, #24
 800743e:	18cb      	adds	r3, r1, r3
 8007440:	19db      	adds	r3, r3, r7
 8007442:	221a      	movs	r2, #26
 8007444:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007446:	2318      	movs	r3, #24
 8007448:	18fa      	adds	r2, r7, r3
 800744a:	2318      	movs	r3, #24
 800744c:	18cb      	adds	r3, r1, r3
 800744e:	19db      	adds	r3, r3, r7
 8007450:	0011      	movs	r1, r2
 8007452:	0018      	movs	r0, r3
 8007454:	f001 f8b4 	bl	80085c0 <astronode_transport_send_receive>
 8007458:	0003      	movs	r3, r0
 800745a:	2b01      	cmp	r3, #1
 800745c:	d16f      	bne.n	800753e <astronode_send_msn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MSN_RA)
 800745e:	4b3a      	ldr	r3, [pc, #232]	; (8007548 <astronode_send_msn_rr+0x144>)
 8007460:	0032      	movs	r2, r6
 8007462:	189b      	adds	r3, r3, r2
 8007464:	2118      	movs	r1, #24
 8007466:	468c      	mov	ip, r1
 8007468:	44bc      	add	ip, r7
 800746a:	4463      	add	r3, ip
 800746c:	781b      	ldrb	r3, [r3, #0]
 800746e:	2b9a      	cmp	r3, #154	; 0x9a
 8007470:	d161      	bne.n	8007536 <astronode_send_msn_rr+0x132>
        {
 8007472:	466b      	mov	r3, sp
 8007474:	001e      	movs	r6, r3
            char serial_number[answer.payload_len];
 8007476:	4b34      	ldr	r3, [pc, #208]	; (8007548 <astronode_send_msn_rr+0x144>)
 8007478:	189b      	adds	r3, r3, r2
 800747a:	2218      	movs	r2, #24
 800747c:	4694      	mov	ip, r2
 800747e:	44bc      	add	ip, r7
 8007480:	4463      	add	r3, ip
 8007482:	22c4      	movs	r2, #196	; 0xc4
 8007484:	5a9b      	ldrh	r3, [r3, r2]
 8007486:	001a      	movs	r2, r3
 8007488:	3a01      	subs	r2, #1
 800748a:	21ca      	movs	r1, #202	; 0xca
 800748c:	0049      	lsls	r1, r1, #1
 800748e:	2018      	movs	r0, #24
 8007490:	1809      	adds	r1, r1, r0
 8007492:	19c9      	adds	r1, r1, r7
 8007494:	600a      	str	r2, [r1, #0]
 8007496:	001c      	movs	r4, r3
 8007498:	2200      	movs	r2, #0
 800749a:	0015      	movs	r5, r2
 800749c:	0020      	movs	r0, r4
 800749e:	0029      	movs	r1, r5
 80074a0:	0004      	movs	r4, r0
 80074a2:	0f62      	lsrs	r2, r4, #29
 80074a4:	000c      	movs	r4, r1
 80074a6:	00e4      	lsls	r4, r4, #3
 80074a8:	617c      	str	r4, [r7, #20]
 80074aa:	697c      	ldr	r4, [r7, #20]
 80074ac:	4314      	orrs	r4, r2
 80074ae:	617c      	str	r4, [r7, #20]
 80074b0:	0001      	movs	r1, r0
 80074b2:	00c9      	lsls	r1, r1, #3
 80074b4:	6139      	str	r1, [r7, #16]
 80074b6:	603b      	str	r3, [r7, #0]
 80074b8:	2200      	movs	r2, #0
 80074ba:	607a      	str	r2, [r7, #4]
 80074bc:	6838      	ldr	r0, [r7, #0]
 80074be:	6879      	ldr	r1, [r7, #4]
 80074c0:	0004      	movs	r4, r0
 80074c2:	0f62      	lsrs	r2, r4, #29
 80074c4:	000c      	movs	r4, r1
 80074c6:	00e4      	lsls	r4, r4, #3
 80074c8:	60fc      	str	r4, [r7, #12]
 80074ca:	68fc      	ldr	r4, [r7, #12]
 80074cc:	4314      	orrs	r4, r2
 80074ce:	60fc      	str	r4, [r7, #12]
 80074d0:	0001      	movs	r1, r0
 80074d2:	00ca      	lsls	r2, r1, #3
 80074d4:	60ba      	str	r2, [r7, #8]
 80074d6:	3307      	adds	r3, #7
 80074d8:	08db      	lsrs	r3, r3, #3
 80074da:	00db      	lsls	r3, r3, #3
 80074dc:	4669      	mov	r1, sp
 80074de:	1acb      	subs	r3, r1, r3
 80074e0:	469d      	mov	sp, r3
 80074e2:	466b      	mov	r3, sp
 80074e4:	3300      	adds	r3, #0
 80074e6:	24c8      	movs	r4, #200	; 0xc8
 80074e8:	0064      	lsls	r4, r4, #1
 80074ea:	2218      	movs	r2, #24
 80074ec:	18a2      	adds	r2, r4, r2
 80074ee:	19d1      	adds	r1, r2, r7
 80074f0:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's Serial Number is:");
 80074f2:	4b16      	ldr	r3, [pc, #88]	; (800754c <astronode_send_msn_rr+0x148>)
 80074f4:	0018      	movs	r0, r3
 80074f6:	f7fb fd7d 	bl	8002ff4 <send_debug_logs>
            snprintf(serial_number, answer.payload_len, "%s", answer.p_payload);
 80074fa:	4b13      	ldr	r3, [pc, #76]	; (8007548 <astronode_send_msn_rr+0x144>)
 80074fc:	22cc      	movs	r2, #204	; 0xcc
 80074fe:	0052      	lsls	r2, r2, #1
 8007500:	189b      	adds	r3, r3, r2
 8007502:	2218      	movs	r2, #24
 8007504:	4694      	mov	ip, r2
 8007506:	44bc      	add	ip, r7
 8007508:	4463      	add	r3, ip
 800750a:	22c4      	movs	r2, #196	; 0xc4
 800750c:	5a9b      	ldrh	r3, [r3, r2]
 800750e:	0019      	movs	r1, r3
 8007510:	2318      	movs	r3, #24
 8007512:	18fb      	adds	r3, r7, r3
 8007514:	3301      	adds	r3, #1
 8007516:	4a0e      	ldr	r2, [pc, #56]	; (8007550 <astronode_send_msn_rr+0x14c>)
 8007518:	2018      	movs	r0, #24
 800751a:	1820      	adds	r0, r4, r0
 800751c:	19c0      	adds	r0, r0, r7
 800751e:	6800      	ldr	r0, [r0, #0]
 8007520:	f001 fe9c 	bl	800925c <snprintf>
            send_debug_logs(serial_number);
 8007524:	2318      	movs	r3, #24
 8007526:	18e3      	adds	r3, r4, r3
 8007528:	19db      	adds	r3, r3, r7
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	0018      	movs	r0, r3
 800752e:	f7fb fd61 	bl	8002ff4 <send_debug_logs>
 8007532:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007534:	e003      	b.n	800753e <astronode_send_msn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007536:	4b07      	ldr	r3, [pc, #28]	; (8007554 <astronode_send_msn_rr+0x150>)
 8007538:	0018      	movs	r0, r3
 800753a:	f7fb fd5b 	bl	8002ff4 <send_debug_logs>
}
 800753e:	46c0      	nop			; (mov r8, r8)
 8007540:	46bd      	mov	sp, r7
 8007542:	b06d      	add	sp, #436	; 0x1b4
 8007544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007546:	46c0      	nop			; (mov r8, r8)
 8007548:	fffffe68 	.word	0xfffffe68
 800754c:	0800e588 	.word	0x0800e588
 8007550:	0800e568 	.word	0x0800e568
 8007554:	0800e5a4 	.word	0x0800e5a4

08007558 <astronode_send_evt_rr>:
    }
    return 0xFFFFFFFF ; // Longest possible time
}

void astronode_send_evt_rr(void)
{
 8007558:	b5b0      	push	{r4, r5, r7, lr}
 800755a:	b0e4      	sub	sp, #400	; 0x190
 800755c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800755e:	24c8      	movs	r4, #200	; 0xc8
 8007560:	193b      	adds	r3, r7, r4
 8007562:	0018      	movs	r0, r3
 8007564:	23c6      	movs	r3, #198	; 0xc6
 8007566:	001a      	movs	r2, r3
 8007568:	2100      	movs	r1, #0
 800756a:	f001 ff17 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 800756e:	4b31      	ldr	r3, [pc, #196]	; (8007634 <astronode_send_evt_rr+0xdc>)
 8007570:	25c8      	movs	r5, #200	; 0xc8
 8007572:	006d      	lsls	r5, r5, #1
 8007574:	195b      	adds	r3, r3, r5
 8007576:	19db      	adds	r3, r3, r7
 8007578:	0018      	movs	r0, r3
 800757a:	23c6      	movs	r3, #198	; 0xc6
 800757c:	001a      	movs	r2, r3
 800757e:	2100      	movs	r1, #0
 8007580:	f001 ff0c 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_EVT_RR;
 8007584:	193b      	adds	r3, r7, r4
 8007586:	2265      	movs	r2, #101	; 0x65
 8007588:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 800758a:	003a      	movs	r2, r7
 800758c:	193b      	adds	r3, r7, r4
 800758e:	0011      	movs	r1, r2
 8007590:	0018      	movs	r0, r3
 8007592:	f001 f815 	bl	80085c0 <astronode_transport_send_receive>
 8007596:	0003      	movs	r3, r0
 8007598:	2b01      	cmp	r3, #1
 800759a:	d147      	bne.n	800762c <astronode_send_evt_rr+0xd4>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_EVT_RA)
 800759c:	4b25      	ldr	r3, [pc, #148]	; (8007634 <astronode_send_evt_rr+0xdc>)
 800759e:	195b      	adds	r3, r3, r5
 80075a0:	19db      	adds	r3, r3, r7
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	2be5      	cmp	r3, #229	; 0xe5
 80075a6:	d141      	bne.n	800762c <astronode_send_evt_rr+0xd4>
        {
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_ACK))
 80075a8:	4b22      	ldr	r3, [pc, #136]	; (8007634 <astronode_send_evt_rr+0xdc>)
 80075aa:	195b      	adds	r3, r3, r5
 80075ac:	19db      	adds	r3, r3, r7
 80075ae:	785b      	ldrb	r3, [r3, #1]
 80075b0:	001a      	movs	r2, r3
 80075b2:	2301      	movs	r3, #1
 80075b4:	4013      	ands	r3, r2
 80075b6:	d006      	beq.n	80075c6 <astronode_send_evt_rr+0x6e>
            {
                g_is_sak_available = true;
 80075b8:	4b1f      	ldr	r3, [pc, #124]	; (8007638 <astronode_send_evt_rr+0xe0>)
 80075ba:	2201      	movs	r2, #1
 80075bc:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Message acknowledgment available.");
 80075be:	4b1f      	ldr	r3, [pc, #124]	; (800763c <astronode_send_evt_rr+0xe4>)
 80075c0:	0018      	movs	r0, r3
 80075c2:	f7fb fd17 	bl	8002ff4 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_RST))
 80075c6:	4b1b      	ldr	r3, [pc, #108]	; (8007634 <astronode_send_evt_rr+0xdc>)
 80075c8:	22c8      	movs	r2, #200	; 0xc8
 80075ca:	0052      	lsls	r2, r2, #1
 80075cc:	189b      	adds	r3, r3, r2
 80075ce:	19db      	adds	r3, r3, r7
 80075d0:	785b      	ldrb	r3, [r3, #1]
 80075d2:	001a      	movs	r2, r3
 80075d4:	2302      	movs	r3, #2
 80075d6:	4013      	ands	r3, r2
 80075d8:	d006      	beq.n	80075e8 <astronode_send_evt_rr+0x90>
            {
                g_is_astronode_reset = true;
 80075da:	4b19      	ldr	r3, [pc, #100]	; (8007640 <astronode_send_evt_rr+0xe8>)
 80075dc:	2201      	movs	r2, #1
 80075de:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Astronode has reset.");
 80075e0:	4b18      	ldr	r3, [pc, #96]	; (8007644 <astronode_send_evt_rr+0xec>)
 80075e2:	0018      	movs	r0, r3
 80075e4:	f7fb fd06 	bl	8002ff4 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFSET_CMD))
 80075e8:	4b12      	ldr	r3, [pc, #72]	; (8007634 <astronode_send_evt_rr+0xdc>)
 80075ea:	22c8      	movs	r2, #200	; 0xc8
 80075ec:	0052      	lsls	r2, r2, #1
 80075ee:	189b      	adds	r3, r3, r2
 80075f0:	19db      	adds	r3, r3, r7
 80075f2:	785b      	ldrb	r3, [r3, #1]
 80075f4:	001a      	movs	r2, r3
 80075f6:	2304      	movs	r3, #4
 80075f8:	4013      	ands	r3, r2
 80075fa:	d006      	beq.n	800760a <astronode_send_evt_rr+0xb2>
            {
                g_is_command_available = true;
 80075fc:	4b12      	ldr	r3, [pc, #72]	; (8007648 <astronode_send_evt_rr+0xf0>)
 80075fe:	2201      	movs	r2, #1
 8007600:	701a      	strb	r2, [r3, #0]
                send_debug_logs("Command available.");
 8007602:	4b12      	ldr	r3, [pc, #72]	; (800764c <astronode_send_evt_rr+0xf4>)
 8007604:	0018      	movs	r0, r3
 8007606:	f7fb fcf5 	bl	8002ff4 <send_debug_logs>
            }
            if ((answer.p_payload[ASTRONODE_BYTE_OFFSET_EVT_RR_EVENT]) & (1 << ASTRONODE_BIT_OFFEST_MSG_TX))
 800760a:	4b0a      	ldr	r3, [pc, #40]	; (8007634 <astronode_send_evt_rr+0xdc>)
 800760c:	22c8      	movs	r2, #200	; 0xc8
 800760e:	0052      	lsls	r2, r2, #1
 8007610:	189b      	adds	r3, r3, r2
 8007612:	19db      	adds	r3, r3, r7
 8007614:	785b      	ldrb	r3, [r3, #1]
 8007616:	001a      	movs	r2, r3
 8007618:	2308      	movs	r3, #8
 800761a:	4013      	ands	r3, r2
 800761c:	d006      	beq.n	800762c <astronode_send_evt_rr+0xd4>
            {
                g_is_tx_msg_pending = true;
 800761e:	4b0c      	ldr	r3, [pc, #48]	; (8007650 <astronode_send_evt_rr+0xf8>)
 8007620:	2201      	movs	r2, #1
 8007622:	701a      	strb	r2, [r3, #0]
                send_debug_logs("TX message pending.");
 8007624:	4b0b      	ldr	r3, [pc, #44]	; (8007654 <astronode_send_evt_rr+0xfc>)
 8007626:	0018      	movs	r0, r3
 8007628:	f7fb fce4 	bl	8002ff4 <send_debug_logs>
            }

        }
    }
}
 800762c:	46c0      	nop			; (mov r8, r8)
 800762e:	46bd      	mov	sp, r7
 8007630:	b064      	add	sp, #400	; 0x190
 8007632:	bdb0      	pop	{r4, r5, r7, pc}
 8007634:	fffffe70 	.word	0xfffffe70
 8007638:	20000aec 	.word	0x20000aec
 800763c:	0800e64c 	.word	0x0800e64c
 8007640:	20000aed 	.word	0x20000aed
 8007644:	0800e670 	.word	0x0800e670
 8007648:	20000aee 	.word	0x20000aee
 800764c:	0800e688 	.word	0x0800e688
 8007650:	20000aef 	.word	0x20000aef
 8007654:	0800e69c 	.word	0x0800e69c

08007658 <astronode_send_geo_wr>:

void astronode_send_geo_wr(int32_t latitude, int32_t longitude)
{
 8007658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800765a:	b0e7      	sub	sp, #412	; 0x19c
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
 8007660:	6039      	str	r1, [r7, #0]
    astronode_app_msg_t request = {0};
 8007662:	24d0      	movs	r4, #208	; 0xd0
 8007664:	193b      	adds	r3, r7, r4
 8007666:	0018      	movs	r0, r3
 8007668:	23c6      	movs	r3, #198	; 0xc6
 800766a:	001a      	movs	r2, r3
 800766c:	2100      	movs	r1, #0
 800766e:	f001 fe95 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 8007672:	4b56      	ldr	r3, [pc, #344]	; (80077cc <astronode_send_geo_wr+0x174>)
 8007674:	26cc      	movs	r6, #204	; 0xcc
 8007676:	0076      	lsls	r6, r6, #1
 8007678:	199b      	adds	r3, r3, r6
 800767a:	19db      	adds	r3, r3, r7
 800767c:	0018      	movs	r0, r3
 800767e:	23c6      	movs	r3, #198	; 0xc6
 8007680:	001a      	movs	r2, r3
 8007682:	2100      	movs	r1, #0
 8007684:	f001 fe8a 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_GEO_WR;
 8007688:	193b      	adds	r3, r7, r4
 800768a:	2235      	movs	r2, #53	; 0x35
 800768c:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) latitude;
 800768e:	193b      	adds	r3, r7, r4
 8007690:	22c4      	movs	r2, #196	; 0xc4
 8007692:	5a9b      	ldrh	r3, [r3, r2]
 8007694:	1c5a      	adds	r2, r3, #1
 8007696:	b290      	uxth	r0, r2
 8007698:	193a      	adds	r2, r7, r4
 800769a:	21c4      	movs	r1, #196	; 0xc4
 800769c:	5250      	strh	r0, [r2, r1]
 800769e:	0019      	movs	r1, r3
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	b2da      	uxtb	r2, r3
 80076a4:	193b      	adds	r3, r7, r4
 80076a6:	185b      	adds	r3, r3, r1
 80076a8:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 8);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	1218      	asrs	r0, r3, #8
 80076ae:	0025      	movs	r5, r4
 80076b0:	197b      	adds	r3, r7, r5
 80076b2:	22c4      	movs	r2, #196	; 0xc4
 80076b4:	5a9b      	ldrh	r3, [r3, r2]
 80076b6:	1c5a      	adds	r2, r3, #1
 80076b8:	b294      	uxth	r4, r2
 80076ba:	197a      	adds	r2, r7, r5
 80076bc:	21c4      	movs	r1, #196	; 0xc4
 80076be:	5254      	strh	r4, [r2, r1]
 80076c0:	0019      	movs	r1, r3
 80076c2:	b2c2      	uxtb	r2, r0
 80076c4:	002c      	movs	r4, r5
 80076c6:	193b      	adds	r3, r7, r4
 80076c8:	185b      	adds	r3, r3, r1
 80076ca:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 16);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	1418      	asrs	r0, r3, #16
 80076d0:	0025      	movs	r5, r4
 80076d2:	197b      	adds	r3, r7, r5
 80076d4:	22c4      	movs	r2, #196	; 0xc4
 80076d6:	5a9b      	ldrh	r3, [r3, r2]
 80076d8:	1c5a      	adds	r2, r3, #1
 80076da:	b294      	uxth	r4, r2
 80076dc:	197a      	adds	r2, r7, r5
 80076de:	21c4      	movs	r1, #196	; 0xc4
 80076e0:	5254      	strh	r4, [r2, r1]
 80076e2:	0019      	movs	r1, r3
 80076e4:	b2c2      	uxtb	r2, r0
 80076e6:	002c      	movs	r4, r5
 80076e8:	193b      	adds	r3, r7, r4
 80076ea:	185b      	adds	r3, r3, r1
 80076ec:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (latitude >> 24);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	1618      	asrs	r0, r3, #24
 80076f2:	0025      	movs	r5, r4
 80076f4:	197b      	adds	r3, r7, r5
 80076f6:	22c4      	movs	r2, #196	; 0xc4
 80076f8:	5a9b      	ldrh	r3, [r3, r2]
 80076fa:	1c5a      	adds	r2, r3, #1
 80076fc:	b294      	uxth	r4, r2
 80076fe:	197a      	adds	r2, r7, r5
 8007700:	21c4      	movs	r1, #196	; 0xc4
 8007702:	5254      	strh	r4, [r2, r1]
 8007704:	0019      	movs	r1, r3
 8007706:	b2c2      	uxtb	r2, r0
 8007708:	002c      	movs	r4, r5
 800770a:	193b      	adds	r3, r7, r4
 800770c:	185b      	adds	r3, r3, r1
 800770e:	705a      	strb	r2, [r3, #1]

    request.p_payload[request.payload_len++] = (uint8_t) longitude;
 8007710:	193b      	adds	r3, r7, r4
 8007712:	22c4      	movs	r2, #196	; 0xc4
 8007714:	5a9b      	ldrh	r3, [r3, r2]
 8007716:	1c5a      	adds	r2, r3, #1
 8007718:	b290      	uxth	r0, r2
 800771a:	193a      	adds	r2, r7, r4
 800771c:	21c4      	movs	r1, #196	; 0xc4
 800771e:	5250      	strh	r0, [r2, r1]
 8007720:	0019      	movs	r1, r3
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	b2da      	uxtb	r2, r3
 8007726:	193b      	adds	r3, r7, r4
 8007728:	185b      	adds	r3, r3, r1
 800772a:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 8);
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	1218      	asrs	r0, r3, #8
 8007730:	0025      	movs	r5, r4
 8007732:	197b      	adds	r3, r7, r5
 8007734:	22c4      	movs	r2, #196	; 0xc4
 8007736:	5a9b      	ldrh	r3, [r3, r2]
 8007738:	1c5a      	adds	r2, r3, #1
 800773a:	b294      	uxth	r4, r2
 800773c:	197a      	adds	r2, r7, r5
 800773e:	21c4      	movs	r1, #196	; 0xc4
 8007740:	5254      	strh	r4, [r2, r1]
 8007742:	0019      	movs	r1, r3
 8007744:	b2c2      	uxtb	r2, r0
 8007746:	002c      	movs	r4, r5
 8007748:	193b      	adds	r3, r7, r4
 800774a:	185b      	adds	r3, r3, r1
 800774c:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 16);
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	1418      	asrs	r0, r3, #16
 8007752:	0025      	movs	r5, r4
 8007754:	197b      	adds	r3, r7, r5
 8007756:	22c4      	movs	r2, #196	; 0xc4
 8007758:	5a9b      	ldrh	r3, [r3, r2]
 800775a:	1c5a      	adds	r2, r3, #1
 800775c:	b294      	uxth	r4, r2
 800775e:	197a      	adds	r2, r7, r5
 8007760:	21c4      	movs	r1, #196	; 0xc4
 8007762:	5254      	strh	r4, [r2, r1]
 8007764:	0019      	movs	r1, r3
 8007766:	b2c2      	uxtb	r2, r0
 8007768:	002c      	movs	r4, r5
 800776a:	193b      	adds	r3, r7, r4
 800776c:	185b      	adds	r3, r3, r1
 800776e:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (longitude >> 24);
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	1618      	asrs	r0, r3, #24
 8007774:	0025      	movs	r5, r4
 8007776:	197b      	adds	r3, r7, r5
 8007778:	22c4      	movs	r2, #196	; 0xc4
 800777a:	5a9b      	ldrh	r3, [r3, r2]
 800777c:	1c5a      	adds	r2, r3, #1
 800777e:	b294      	uxth	r4, r2
 8007780:	197a      	adds	r2, r7, r5
 8007782:	21c4      	movs	r1, #196	; 0xc4
 8007784:	5254      	strh	r4, [r2, r1]
 8007786:	0019      	movs	r1, r3
 8007788:	b2c2      	uxtb	r2, r0
 800778a:	0028      	movs	r0, r5
 800778c:	183b      	adds	r3, r7, r0
 800778e:	185b      	adds	r3, r3, r1
 8007790:	705a      	strb	r2, [r3, #1]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007792:	2308      	movs	r3, #8
 8007794:	18fa      	adds	r2, r7, r3
 8007796:	183b      	adds	r3, r7, r0
 8007798:	0011      	movs	r1, r2
 800779a:	0018      	movs	r0, r3
 800779c:	f000 ff10 	bl	80085c0 <astronode_transport_send_receive>
 80077a0:	0003      	movs	r3, r0
 80077a2:	2b01      	cmp	r3, #1
 80077a4:	d10e      	bne.n	80077c4 <astronode_send_geo_wr+0x16c>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_GEO_WA)
 80077a6:	4b09      	ldr	r3, [pc, #36]	; (80077cc <astronode_send_geo_wr+0x174>)
 80077a8:	199b      	adds	r3, r3, r6
 80077aa:	19db      	adds	r3, r3, r7
 80077ac:	781b      	ldrb	r3, [r3, #0]
 80077ae:	2bb5      	cmp	r3, #181	; 0xb5
 80077b0:	d104      	bne.n	80077bc <astronode_send_geo_wr+0x164>
        {
            send_debug_logs("Geolocation values were set successfully.");
 80077b2:	4b07      	ldr	r3, [pc, #28]	; (80077d0 <astronode_send_geo_wr+0x178>)
 80077b4:	0018      	movs	r0, r3
 80077b6:	f7fb fc1d 	bl	8002ff4 <send_debug_logs>
        else
        {
            send_debug_logs("Failed to set the geolocation information.");
        }
    }
}
 80077ba:	e003      	b.n	80077c4 <astronode_send_geo_wr+0x16c>
            send_debug_logs("Failed to set the geolocation information.");
 80077bc:	4b05      	ldr	r3, [pc, #20]	; (80077d4 <astronode_send_geo_wr+0x17c>)
 80077be:	0018      	movs	r0, r3
 80077c0:	f7fb fc18 	bl	8002ff4 <send_debug_logs>
}
 80077c4:	46c0      	nop			; (mov r8, r8)
 80077c6:	46bd      	mov	sp, r7
 80077c8:	b067      	add	sp, #412	; 0x19c
 80077ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077cc:	fffffe70 	.word	0xfffffe70
 80077d0:	0800e6b0 	.word	0x0800e6b0
 80077d4:	0800e6dc 	.word	0x0800e6dc

080077d8 <astronode_send_pld_er>:
        }
    }
}

bool astronode_send_pld_er ( uint16_t payload_id , char *p_payload , uint16_t payload_length )
{
 80077d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077da:	b0fb      	sub	sp, #492	; 0x1ec
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6039      	str	r1, [r7, #0]
 80077e0:	0011      	movs	r1, r2
 80077e2:	4b4a      	ldr	r3, [pc, #296]	; (800790c <astronode_send_pld_er+0x134>)
 80077e4:	26f4      	movs	r6, #244	; 0xf4
 80077e6:	0076      	lsls	r6, r6, #1
 80077e8:	199b      	adds	r3, r3, r6
 80077ea:	19db      	adds	r3, r3, r7
 80077ec:	1c02      	adds	r2, r0, #0
 80077ee:	801a      	strh	r2, [r3, #0]
 80077f0:	4b47      	ldr	r3, [pc, #284]	; (8007910 <astronode_send_pld_er+0x138>)
 80077f2:	199b      	adds	r3, r3, r6
 80077f4:	19db      	adds	r3, r3, r7
 80077f6:	1c0a      	adds	r2, r1, #0
 80077f8:	801a      	strh	r2, [r3, #0]
    astronode_app_msg_t request = {0};
 80077fa:	2490      	movs	r4, #144	; 0x90
 80077fc:	0064      	lsls	r4, r4, #1
 80077fe:	193b      	adds	r3, r7, r4
 8007800:	0018      	movs	r0, r3
 8007802:	23c6      	movs	r3, #198	; 0xc6
 8007804:	001a      	movs	r2, r3
 8007806:	2100      	movs	r1, #0
 8007808:	f001 fdc8 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 800780c:	4b41      	ldr	r3, [pc, #260]	; (8007914 <astronode_send_pld_er+0x13c>)
 800780e:	199b      	adds	r3, r3, r6
 8007810:	19db      	adds	r3, r3, r7
 8007812:	0018      	movs	r0, r3
 8007814:	23c6      	movs	r3, #198	; 0xc6
 8007816:	001a      	movs	r2, r3
 8007818:	2100      	movs	r1, #0
 800781a:	f001 fdbf 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_ER;
 800781e:	193b      	adds	r3, r7, r4
 8007820:	2225      	movs	r2, #37	; 0x25
 8007822:	701a      	strb	r2, [r3, #0]

    request.p_payload[request.payload_len++] = (uint8_t) payload_id;
 8007824:	193b      	adds	r3, r7, r4
 8007826:	22c4      	movs	r2, #196	; 0xc4
 8007828:	5a9b      	ldrh	r3, [r3, r2]
 800782a:	1c5a      	adds	r2, r3, #1
 800782c:	b290      	uxth	r0, r2
 800782e:	193a      	adds	r2, r7, r4
 8007830:	21c4      	movs	r1, #196	; 0xc4
 8007832:	5250      	strh	r0, [r2, r1]
 8007834:	0019      	movs	r1, r3
 8007836:	4b35      	ldr	r3, [pc, #212]	; (800790c <astronode_send_pld_er+0x134>)
 8007838:	199b      	adds	r3, r3, r6
 800783a:	19db      	adds	r3, r3, r7
 800783c:	881b      	ldrh	r3, [r3, #0]
 800783e:	b2da      	uxtb	r2, r3
 8007840:	193b      	adds	r3, r7, r4
 8007842:	185b      	adds	r3, r3, r1
 8007844:	705a      	strb	r2, [r3, #1]
    request.p_payload[request.payload_len++] = (uint8_t) (payload_id >> 8);
 8007846:	4b31      	ldr	r3, [pc, #196]	; (800790c <astronode_send_pld_er+0x134>)
 8007848:	199b      	adds	r3, r3, r6
 800784a:	19db      	adds	r3, r3, r7
 800784c:	881b      	ldrh	r3, [r3, #0]
 800784e:	0a1b      	lsrs	r3, r3, #8
 8007850:	b298      	uxth	r0, r3
 8007852:	0025      	movs	r5, r4
 8007854:	197b      	adds	r3, r7, r5
 8007856:	22c4      	movs	r2, #196	; 0xc4
 8007858:	5a9b      	ldrh	r3, [r3, r2]
 800785a:	1c5a      	adds	r2, r3, #1
 800785c:	b294      	uxth	r4, r2
 800785e:	197a      	adds	r2, r7, r5
 8007860:	21c4      	movs	r1, #196	; 0xc4
 8007862:	5254      	strh	r4, [r2, r1]
 8007864:	0019      	movs	r1, r3
 8007866:	b2c2      	uxtb	r2, r0
 8007868:	002c      	movs	r4, r5
 800786a:	193b      	adds	r3, r7, r4
 800786c:	185b      	adds	r3, r3, r1
 800786e:	705a      	strb	r2, [r3, #1]

    memcpy(&request.p_payload[request.payload_len], p_payload, payload_length);
 8007870:	193b      	adds	r3, r7, r4
 8007872:	22c4      	movs	r2, #196	; 0xc4
 8007874:	5a9b      	ldrh	r3, [r3, r2]
 8007876:	001a      	movs	r2, r3
 8007878:	193b      	adds	r3, r7, r4
 800787a:	189b      	adds	r3, r3, r2
 800787c:	1c58      	adds	r0, r3, #1
 800787e:	4b24      	ldr	r3, [pc, #144]	; (8007910 <astronode_send_pld_er+0x138>)
 8007880:	199b      	adds	r3, r3, r6
 8007882:	19db      	adds	r3, r3, r7
 8007884:	881a      	ldrh	r2, [r3, #0]
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	0019      	movs	r1, r3
 800788a:	f001 fe13 	bl	80094b4 <memcpy>
    request.payload_len = 2 + payload_length;
 800788e:	4b20      	ldr	r3, [pc, #128]	; (8007910 <astronode_send_pld_er+0x138>)
 8007890:	199b      	adds	r3, r3, r6
 8007892:	19db      	adds	r3, r3, r7
 8007894:	881b      	ldrh	r3, [r3, #0]
 8007896:	3302      	adds	r3, #2
 8007898:	b299      	uxth	r1, r3
 800789a:	193b      	adds	r3, r7, r4
 800789c:	22c4      	movs	r2, #196	; 0xc4
 800789e:	5299      	strh	r1, [r3, r2]
    char s[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 80078a0:	2358      	movs	r3, #88	; 0x58
 80078a2:	18fa      	adds	r2, r7, r3
 80078a4:	193b      	adds	r3, r7, r4
 80078a6:	0011      	movs	r1, r2
 80078a8:	0018      	movs	r0, r3
 80078aa:	f000 fe89 	bl	80085c0 <astronode_transport_send_receive>
 80078ae:	0003      	movs	r3, r0
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d125      	bne.n	8007900 <astronode_send_pld_er+0x128>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_EA)
 80078b4:	4b17      	ldr	r3, [pc, #92]	; (8007914 <astronode_send_pld_er+0x13c>)
 80078b6:	199b      	adds	r3, r3, r6
 80078b8:	19db      	adds	r3, r3, r7
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	2ba5      	cmp	r3, #165	; 0xa5
 80078be:	d10f      	bne.n	80078e0 <astronode_send_pld_er+0x108>
        {
        	sprintf ( s , "astronode_application: payload %d queued." , payload_id ) ;
 80078c0:	4b12      	ldr	r3, [pc, #72]	; (800790c <astronode_send_pld_er+0x134>)
 80078c2:	199b      	adds	r3, r3, r6
 80078c4:	19db      	adds	r3, r3, r7
 80078c6:	881a      	ldrh	r2, [r3, #0]
 80078c8:	4913      	ldr	r1, [pc, #76]	; (8007918 <astronode_send_pld_er+0x140>)
 80078ca:	2408      	movs	r4, #8
 80078cc:	193b      	adds	r3, r7, r4
 80078ce:	0018      	movs	r0, r3
 80078d0:	f001 fcf8 	bl	80092c4 <sprintf>
            send_debug_logs ( s ) ;
 80078d4:	193b      	adds	r3, r7, r4
 80078d6:	0018      	movs	r0, r3
 80078d8:	f7fb fb8c 	bl	8002ff4 <send_debug_logs>
            return true ;
 80078dc:	2301      	movs	r3, #1
 80078de:	e010      	b.n	8007902 <astronode_send_pld_er+0x12a>
        }
        else
        {
            sprintf ( s , "astronode_application: payload %d not queued." , payload_id ) ;
 80078e0:	4b0a      	ldr	r3, [pc, #40]	; (800790c <astronode_send_pld_er+0x134>)
 80078e2:	22f4      	movs	r2, #244	; 0xf4
 80078e4:	0052      	lsls	r2, r2, #1
 80078e6:	189b      	adds	r3, r3, r2
 80078e8:	19db      	adds	r3, r3, r7
 80078ea:	881a      	ldrh	r2, [r3, #0]
 80078ec:	490b      	ldr	r1, [pc, #44]	; (800791c <astronode_send_pld_er+0x144>)
 80078ee:	2408      	movs	r4, #8
 80078f0:	193b      	adds	r3, r7, r4
 80078f2:	0018      	movs	r0, r3
 80078f4:	f001 fce6 	bl	80092c4 <sprintf>
            send_debug_logs ( s ) ;
 80078f8:	193b      	adds	r3, r7, r4
 80078fa:	0018      	movs	r0, r3
 80078fc:	f7fb fb7a 	bl	8002ff4 <send_debug_logs>
        }
    }
    return false ;
 8007900:	2300      	movs	r3, #0
}
 8007902:	0018      	movs	r0, r3
 8007904:	46bd      	mov	sp, r7
 8007906:	b07b      	add	sp, #492	; 0x1ec
 8007908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800790a:	46c0      	nop			; (mov r8, r8)
 800790c:	fffffe1e 	.word	0xfffffe1e
 8007910:	fffffe1c 	.word	0xfffffe1c
 8007914:	fffffe70 	.word	0xfffffe70
 8007918:	0800e754 	.word	0x0800e754
 800791c:	0800e780 	.word	0x0800e780

08007920 <astronode_send_pld_fr>:

void astronode_send_pld_fr(void)
{
 8007920:	b5b0      	push	{r4, r5, r7, lr}
 8007922:	b0e4      	sub	sp, #400	; 0x190
 8007924:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007926:	24c8      	movs	r4, #200	; 0xc8
 8007928:	193b      	adds	r3, r7, r4
 800792a:	0018      	movs	r0, r3
 800792c:	23c6      	movs	r3, #198	; 0xc6
 800792e:	001a      	movs	r2, r3
 8007930:	2100      	movs	r1, #0
 8007932:	f001 fd33 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 8007936:	4b15      	ldr	r3, [pc, #84]	; (800798c <astronode_send_pld_fr+0x6c>)
 8007938:	25c8      	movs	r5, #200	; 0xc8
 800793a:	006d      	lsls	r5, r5, #1
 800793c:	195b      	adds	r3, r3, r5
 800793e:	19db      	adds	r3, r3, r7
 8007940:	0018      	movs	r0, r3
 8007942:	23c6      	movs	r3, #198	; 0xc6
 8007944:	001a      	movs	r2, r3
 8007946:	2100      	movs	r1, #0
 8007948:	f001 fd28 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_PLD_FR;
 800794c:	193b      	adds	r3, r7, r4
 800794e:	2227      	movs	r2, #39	; 0x27
 8007950:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007952:	003a      	movs	r2, r7
 8007954:	193b      	adds	r3, r7, r4
 8007956:	0011      	movs	r1, r2
 8007958:	0018      	movs	r0, r3
 800795a:	f000 fe31 	bl	80085c0 <astronode_transport_send_receive>
 800795e:	0003      	movs	r3, r0
 8007960:	2b01      	cmp	r3, #1
 8007962:	d10e      	bne.n	8007982 <astronode_send_pld_fr+0x62>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_PLD_FA)
 8007964:	4b09      	ldr	r3, [pc, #36]	; (800798c <astronode_send_pld_fr+0x6c>)
 8007966:	195b      	adds	r3, r3, r5
 8007968:	19db      	adds	r3, r3, r7
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	2ba7      	cmp	r3, #167	; 0xa7
 800796e:	d104      	bne.n	800797a <astronode_send_pld_fr+0x5a>
        {
            send_debug_logs("astronode_application: payload queue has been cleared.");
 8007970:	4b07      	ldr	r3, [pc, #28]	; (8007990 <astronode_send_pld_fr+0x70>)
 8007972:	0018      	movs	r0, r3
 8007974:	f7fb fb3e 	bl	8002ff4 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
        }
    }
}
 8007978:	e003      	b.n	8007982 <astronode_send_pld_fr+0x62>
            send_debug_logs("astronode_application: Failed to clear the payload queue.");
 800797a:	4b06      	ldr	r3, [pc, #24]	; (8007994 <astronode_send_pld_fr+0x74>)
 800797c:	0018      	movs	r0, r3
 800797e:	f7fb fb39 	bl	8002ff4 <send_debug_logs>
}
 8007982:	46c0      	nop			; (mov r8, r8)
 8007984:	46bd      	mov	sp, r7
 8007986:	b064      	add	sp, #400	; 0x190
 8007988:	bdb0      	pop	{r4, r5, r7, pc}
 800798a:	46c0      	nop			; (mov r8, r8)
 800798c:	fffffe70 	.word	0xfffffe70
 8007990:	0800e7b0 	.word	0x0800e7b0
 8007994:	0800e7e8 	.word	0x0800e7e8

08007998 <astronode_send_res_cr>:

void astronode_send_res_cr(void)
{
 8007998:	b5b0      	push	{r4, r5, r7, lr}
 800799a:	b0e4      	sub	sp, #400	; 0x190
 800799c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 800799e:	24c8      	movs	r4, #200	; 0xc8
 80079a0:	193b      	adds	r3, r7, r4
 80079a2:	0018      	movs	r0, r3
 80079a4:	23c6      	movs	r3, #198	; 0xc6
 80079a6:	001a      	movs	r2, r3
 80079a8:	2100      	movs	r1, #0
 80079aa:	f001 fcf7 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 80079ae:	4b16      	ldr	r3, [pc, #88]	; (8007a08 <astronode_send_res_cr+0x70>)
 80079b0:	25c8      	movs	r5, #200	; 0xc8
 80079b2:	006d      	lsls	r5, r5, #1
 80079b4:	195b      	adds	r3, r3, r5
 80079b6:	19db      	adds	r3, r3, r7
 80079b8:	0018      	movs	r0, r3
 80079ba:	23c6      	movs	r3, #198	; 0xc6
 80079bc:	001a      	movs	r2, r3
 80079be:	2100      	movs	r1, #0
 80079c0:	f001 fcec 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_RES_CR;
 80079c4:	193b      	adds	r3, r7, r4
 80079c6:	2255      	movs	r2, #85	; 0x55
 80079c8:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 80079ca:	003a      	movs	r2, r7
 80079cc:	193b      	adds	r3, r7, r4
 80079ce:	0011      	movs	r1, r2
 80079d0:	0018      	movs	r0, r3
 80079d2:	f000 fdf5 	bl	80085c0 <astronode_transport_send_receive>
 80079d6:	0003      	movs	r3, r0
 80079d8:	2b01      	cmp	r3, #1
 80079da:	d111      	bne.n	8007a00 <astronode_send_res_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_RES_CA)
 80079dc:	4b0a      	ldr	r3, [pc, #40]	; (8007a08 <astronode_send_res_cr+0x70>)
 80079de:	195b      	adds	r3, r3, r5
 80079e0:	19db      	adds	r3, r3, r7
 80079e2:	781b      	ldrb	r3, [r3, #0]
 80079e4:	2bd5      	cmp	r3, #213	; 0xd5
 80079e6:	d107      	bne.n	80079f8 <astronode_send_res_cr+0x60>
        {
            g_is_astronode_reset = false;
 80079e8:	4b08      	ldr	r3, [pc, #32]	; (8007a0c <astronode_send_res_cr+0x74>)
 80079ea:	2200      	movs	r2, #0
 80079ec:	701a      	strb	r2, [r3, #0]
            send_debug_logs("astronode_application: The reset has been cleared.");
 80079ee:	4b08      	ldr	r3, [pc, #32]	; (8007a10 <astronode_send_res_cr+0x78>)
 80079f0:	0018      	movs	r0, r3
 80079f2:	f7fb faff 	bl	8002ff4 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No reset to clear.");
        }
    }
}
 80079f6:	e003      	b.n	8007a00 <astronode_send_res_cr+0x68>
            send_debug_logs("astronode_application: No reset to clear.");
 80079f8:	4b06      	ldr	r3, [pc, #24]	; (8007a14 <astronode_send_res_cr+0x7c>)
 80079fa:	0018      	movs	r0, r3
 80079fc:	f7fb fafa 	bl	8002ff4 <send_debug_logs>
}
 8007a00:	46c0      	nop			; (mov r8, r8)
 8007a02:	46bd      	mov	sp, r7
 8007a04:	b064      	add	sp, #400	; 0x190
 8007a06:	bdb0      	pop	{r4, r5, r7, pc}
 8007a08:	fffffe70 	.word	0xfffffe70
 8007a0c:	20000aed 	.word	0x20000aed
 8007a10:	0800e824 	.word	0x0800e824
 8007a14:	0800e858 	.word	0x0800e858

08007a18 <astronode_send_rtc_rr>:

uint32_t astronode_send_rtc_rr ( void )
{
 8007a18:	b5b0      	push	{r4, r5, r7, lr}
 8007a1a:	b0fa      	sub	sp, #488	; 0x1e8
 8007a1c:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0} ;
 8007a1e:	258e      	movs	r5, #142	; 0x8e
 8007a20:	006d      	lsls	r5, r5, #1
 8007a22:	197b      	adds	r3, r7, r5
 8007a24:	0018      	movs	r0, r3
 8007a26:	23c6      	movs	r3, #198	; 0xc6
 8007a28:	001a      	movs	r2, r3
 8007a2a:	2100      	movs	r1, #0
 8007a2c:	f001 fcb6 	bl	800939c <memset>
    astronode_app_msg_t answer = {0} ;
 8007a30:	4b28      	ldr	r3, [pc, #160]	; (8007ad4 <astronode_send_rtc_rr+0xbc>)
 8007a32:	24f4      	movs	r4, #244	; 0xf4
 8007a34:	0064      	lsls	r4, r4, #1
 8007a36:	191b      	adds	r3, r3, r4
 8007a38:	19db      	adds	r3, r3, r7
 8007a3a:	0018      	movs	r0, r3
 8007a3c:	23c6      	movs	r3, #198	; 0xc6
 8007a3e:	001a      	movs	r2, r3
 8007a40:	2100      	movs	r1, #0
 8007a42:	f001 fcab 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_RTC_RR ;
 8007a46:	197b      	adds	r3, r7, r5
 8007a48:	2217      	movs	r2, #23
 8007a4a:	701a      	strb	r2, [r3, #0]

    if ( astronode_transport_send_receive ( &request , &answer ) == RS_SUCCESS )
 8007a4c:	2354      	movs	r3, #84	; 0x54
 8007a4e:	18fa      	adds	r2, r7, r3
 8007a50:	197b      	adds	r3, r7, r5
 8007a52:	0011      	movs	r1, r2
 8007a54:	0018      	movs	r0, r3
 8007a56:	f000 fdb3 	bl	80085c0 <astronode_transport_send_receive>
 8007a5a:	0003      	movs	r3, r0
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d133      	bne.n	8007ac8 <astronode_send_rtc_rr+0xb0>
    {
        if ( answer.op_code == ASTRONODE_OP_CODE_RTC_RA )
 8007a60:	4b1c      	ldr	r3, [pc, #112]	; (8007ad4 <astronode_send_rtc_rr+0xbc>)
 8007a62:	0021      	movs	r1, r4
 8007a64:	185b      	adds	r3, r3, r1
 8007a66:	19db      	adds	r3, r3, r7
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	2b97      	cmp	r3, #151	; 0x97
 8007a6c:	d128      	bne.n	8007ac0 <astronode_send_rtc_rr+0xa8>
        {
            uint32_t rtc_time = answer.p_payload[0]
 8007a6e:	4b19      	ldr	r3, [pc, #100]	; (8007ad4 <astronode_send_rtc_rr+0xbc>)
 8007a70:	185b      	adds	r3, r3, r1
 8007a72:	19db      	adds	r3, r3, r7
 8007a74:	785b      	ldrb	r3, [r3, #1]
 8007a76:	001a      	movs	r2, r3
                                        + ( answer.p_payload[1] << 8 )
 8007a78:	4b16      	ldr	r3, [pc, #88]	; (8007ad4 <astronode_send_rtc_rr+0xbc>)
 8007a7a:	185b      	adds	r3, r3, r1
 8007a7c:	19db      	adds	r3, r3, r7
 8007a7e:	789b      	ldrb	r3, [r3, #2]
 8007a80:	021b      	lsls	r3, r3, #8
 8007a82:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[2] << 16 )
 8007a84:	4b13      	ldr	r3, [pc, #76]	; (8007ad4 <astronode_send_rtc_rr+0xbc>)
 8007a86:	185b      	adds	r3, r3, r1
 8007a88:	19db      	adds	r3, r3, r7
 8007a8a:	78db      	ldrb	r3, [r3, #3]
 8007a8c:	041b      	lsls	r3, r3, #16
 8007a8e:	18d2      	adds	r2, r2, r3
                                        + ( answer.p_payload[3] << 24 ) ;
 8007a90:	4b10      	ldr	r3, [pc, #64]	; (8007ad4 <astronode_send_rtc_rr+0xbc>)
 8007a92:	185b      	adds	r3, r3, r1
 8007a94:	19db      	adds	r3, r3, r7
 8007a96:	791b      	ldrb	r3, [r3, #4]
 8007a98:	061b      	lsls	r3, r3, #24
 8007a9a:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8007a9c:	24f2      	movs	r4, #242	; 0xf2
 8007a9e:	0064      	lsls	r4, r4, #1
 8007aa0:	193a      	adds	r2, r7, r4
 8007aa2:	6013      	str	r3, [r2, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH] ;
            sprintf ( str , "RTC time since Astrocast Epoch (2018-01-01 00:00:00 UTC): %lds." , rtc_time ) ;
 8007aa4:	193b      	adds	r3, r7, r4
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	490b      	ldr	r1, [pc, #44]	; (8007ad8 <astronode_send_rtc_rr+0xc0>)
 8007aaa:	1d3b      	adds	r3, r7, #4
 8007aac:	0018      	movs	r0, r3
 8007aae:	f001 fc09 	bl	80092c4 <sprintf>
            send_debug_logs ( str ) ;
 8007ab2:	1d3b      	adds	r3, r7, #4
 8007ab4:	0018      	movs	r0, r3
 8007ab6:	f7fb fa9d 	bl	8002ff4 <send_debug_logs>
            return rtc_time ;
 8007aba:	193b      	adds	r3, r7, r4
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	e004      	b.n	8007aca <astronode_send_rtc_rr+0xb2>
        }
        else
        {
            send_debug_logs ( "Failed to read rtc time." ) ;
 8007ac0:	4b06      	ldr	r3, [pc, #24]	; (8007adc <astronode_send_rtc_rr+0xc4>)
 8007ac2:	0018      	movs	r0, r3
 8007ac4:	f7fb fa96 	bl	8002ff4 <send_debug_logs>
        }
    }
    return 0 ;
 8007ac8:	2300      	movs	r3, #0
}
 8007aca:	0018      	movs	r0, r3
 8007acc:	46bd      	mov	sp, r7
 8007ace:	b07a      	add	sp, #488	; 0x1e8
 8007ad0:	bdb0      	pop	{r4, r5, r7, pc}
 8007ad2:	46c0      	nop			; (mov r8, r8)
 8007ad4:	fffffe6c 	.word	0xfffffe6c
 8007ad8:	0800e884 	.word	0x0800e884
 8007adc:	0800e8c4 	.word	0x0800e8c4

08007ae0 <astronode_send_sak_rr>:

void astronode_send_sak_rr(void)
{
 8007ae0:	b5b0      	push	{r4, r5, r7, lr}
 8007ae2:	b0f8      	sub	sp, #480	; 0x1e0
 8007ae4:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007ae6:	258c      	movs	r5, #140	; 0x8c
 8007ae8:	006d      	lsls	r5, r5, #1
 8007aea:	197b      	adds	r3, r7, r5
 8007aec:	0018      	movs	r0, r3
 8007aee:	23c6      	movs	r3, #198	; 0xc6
 8007af0:	001a      	movs	r2, r3
 8007af2:	2100      	movs	r1, #0
 8007af4:	f001 fc52 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 8007af8:	4b21      	ldr	r3, [pc, #132]	; (8007b80 <astronode_send_sak_rr+0xa0>)
 8007afa:	24f0      	movs	r4, #240	; 0xf0
 8007afc:	0064      	lsls	r4, r4, #1
 8007afe:	191b      	adds	r3, r3, r4
 8007b00:	19db      	adds	r3, r3, r7
 8007b02:	0018      	movs	r0, r3
 8007b04:	23c6      	movs	r3, #198	; 0xc6
 8007b06:	001a      	movs	r2, r3
 8007b08:	2100      	movs	r1, #0
 8007b0a:	f001 fc47 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_RR;
 8007b0e:	197b      	adds	r3, r7, r5
 8007b10:	2245      	movs	r2, #69	; 0x45
 8007b12:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007b14:	2350      	movs	r3, #80	; 0x50
 8007b16:	18fa      	adds	r2, r7, r3
 8007b18:	197b      	adds	r3, r7, r5
 8007b1a:	0011      	movs	r1, r2
 8007b1c:	0018      	movs	r0, r3
 8007b1e:	f000 fd4f 	bl	80085c0 <astronode_transport_send_receive>
 8007b22:	0003      	movs	r3, r0
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d126      	bne.n	8007b76 <astronode_send_sak_rr+0x96>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_RA)
 8007b28:	4b15      	ldr	r3, [pc, #84]	; (8007b80 <astronode_send_sak_rr+0xa0>)
 8007b2a:	191b      	adds	r3, r3, r4
 8007b2c:	19db      	adds	r3, r3, r7
 8007b2e:	781b      	ldrb	r3, [r3, #0]
 8007b30:	2bc5      	cmp	r3, #197	; 0xc5
 8007b32:	d11c      	bne.n	8007b6e <astronode_send_sak_rr+0x8e>
        {
            uint16_t payload_id = answer.p_payload[0] + (answer.p_payload[1] << 8);
 8007b34:	4b12      	ldr	r3, [pc, #72]	; (8007b80 <astronode_send_sak_rr+0xa0>)
 8007b36:	191b      	adds	r3, r3, r4
 8007b38:	19db      	adds	r3, r3, r7
 8007b3a:	785b      	ldrb	r3, [r3, #1]
 8007b3c:	b299      	uxth	r1, r3
 8007b3e:	4b10      	ldr	r3, [pc, #64]	; (8007b80 <astronode_send_sak_rr+0xa0>)
 8007b40:	191b      	adds	r3, r3, r4
 8007b42:	19db      	adds	r3, r3, r7
 8007b44:	789b      	ldrb	r3, [r3, #2]
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	021b      	lsls	r3, r3, #8
 8007b4a:	b29a      	uxth	r2, r3
 8007b4c:	20ef      	movs	r0, #239	; 0xef
 8007b4e:	0040      	lsls	r0, r0, #1
 8007b50:	183b      	adds	r3, r7, r0
 8007b52:	188a      	adds	r2, r1, r2
 8007b54:	801a      	strh	r2, [r3, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Acknowledgment for payload %d is available.", payload_id);
 8007b56:	183b      	adds	r3, r7, r0
 8007b58:	881a      	ldrh	r2, [r3, #0]
 8007b5a:	490a      	ldr	r1, [pc, #40]	; (8007b84 <astronode_send_sak_rr+0xa4>)
 8007b5c:	003b      	movs	r3, r7
 8007b5e:	0018      	movs	r0, r3
 8007b60:	f001 fbb0 	bl	80092c4 <sprintf>
            send_debug_logs(str);
 8007b64:	003b      	movs	r3, r7
 8007b66:	0018      	movs	r0, r3
 8007b68:	f7fb fa44 	bl	8002ff4 <send_debug_logs>
        else
        {
            send_debug_logs("astronode_application: No acknowledgment available.");
        }
    }
}
 8007b6c:	e003      	b.n	8007b76 <astronode_send_sak_rr+0x96>
            send_debug_logs("astronode_application: No acknowledgment available.");
 8007b6e:	4b06      	ldr	r3, [pc, #24]	; (8007b88 <astronode_send_sak_rr+0xa8>)
 8007b70:	0018      	movs	r0, r3
 8007b72:	f7fb fa3f 	bl	8002ff4 <send_debug_logs>
}
 8007b76:	46c0      	nop			; (mov r8, r8)
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	b078      	add	sp, #480	; 0x1e0
 8007b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8007b7e:	46c0      	nop			; (mov r8, r8)
 8007b80:	fffffe70 	.word	0xfffffe70
 8007b84:	0800e8e0 	.word	0x0800e8e0
 8007b88:	0800e90c 	.word	0x0800e90c

08007b8c <astronode_send_sak_cr>:

void astronode_send_sak_cr(void)
{
 8007b8c:	b5b0      	push	{r4, r5, r7, lr}
 8007b8e:	b0e4      	sub	sp, #400	; 0x190
 8007b90:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007b92:	24c8      	movs	r4, #200	; 0xc8
 8007b94:	193b      	adds	r3, r7, r4
 8007b96:	0018      	movs	r0, r3
 8007b98:	23c6      	movs	r3, #198	; 0xc6
 8007b9a:	001a      	movs	r2, r3
 8007b9c:	2100      	movs	r1, #0
 8007b9e:	f001 fbfd 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 8007ba2:	4b16      	ldr	r3, [pc, #88]	; (8007bfc <astronode_send_sak_cr+0x70>)
 8007ba4:	25c8      	movs	r5, #200	; 0xc8
 8007ba6:	006d      	lsls	r5, r5, #1
 8007ba8:	195b      	adds	r3, r3, r5
 8007baa:	19db      	adds	r3, r3, r7
 8007bac:	0018      	movs	r0, r3
 8007bae:	23c6      	movs	r3, #198	; 0xc6
 8007bb0:	001a      	movs	r2, r3
 8007bb2:	2100      	movs	r1, #0
 8007bb4:	f001 fbf2 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_SAK_CR;
 8007bb8:	193b      	adds	r3, r7, r4
 8007bba:	2246      	movs	r2, #70	; 0x46
 8007bbc:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007bbe:	003a      	movs	r2, r7
 8007bc0:	193b      	adds	r3, r7, r4
 8007bc2:	0011      	movs	r1, r2
 8007bc4:	0018      	movs	r0, r3
 8007bc6:	f000 fcfb 	bl	80085c0 <astronode_transport_send_receive>
 8007bca:	0003      	movs	r3, r0
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d111      	bne.n	8007bf4 <astronode_send_sak_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_SAK_CA)
 8007bd0:	4b0a      	ldr	r3, [pc, #40]	; (8007bfc <astronode_send_sak_cr+0x70>)
 8007bd2:	195b      	adds	r3, r3, r5
 8007bd4:	19db      	adds	r3, r3, r7
 8007bd6:	781b      	ldrb	r3, [r3, #0]
 8007bd8:	2bc6      	cmp	r3, #198	; 0xc6
 8007bda:	d107      	bne.n	8007bec <astronode_send_sak_cr+0x60>
        {
            g_is_sak_available = false;
 8007bdc:	4b08      	ldr	r3, [pc, #32]	; (8007c00 <astronode_send_sak_cr+0x74>)
 8007bde:	2200      	movs	r2, #0
 8007be0:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The acknowledgment has been cleared.");
 8007be2:	4b08      	ldr	r3, [pc, #32]	; (8007c04 <astronode_send_sak_cr+0x78>)
 8007be4:	0018      	movs	r0, r3
 8007be6:	f7fb fa05 	bl	8002ff4 <send_debug_logs>
        else
        {
            send_debug_logs("No acknowledgment available.");
        }
    }
}
 8007bea:	e003      	b.n	8007bf4 <astronode_send_sak_cr+0x68>
            send_debug_logs("No acknowledgment available.");
 8007bec:	4b06      	ldr	r3, [pc, #24]	; (8007c08 <astronode_send_sak_cr+0x7c>)
 8007bee:	0018      	movs	r0, r3
 8007bf0:	f7fb fa00 	bl	8002ff4 <send_debug_logs>
}
 8007bf4:	46c0      	nop			; (mov r8, r8)
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	b064      	add	sp, #400	; 0x190
 8007bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8007bfc:	fffffe70 	.word	0xfffffe70
 8007c00:	20000aec 	.word	0x20000aec
 8007c04:	0800e940 	.word	0x0800e940
 8007c08:	0800e968 	.word	0x0800e968

08007c0c <astronode_send_mpn_rr>:
        }
    }
}

void astronode_send_mpn_rr(void)
{
 8007c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c0e:	b0ed      	sub	sp, #436	; 0x1b4
 8007c10:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007c12:	21c8      	movs	r1, #200	; 0xc8
 8007c14:	2318      	movs	r3, #24
 8007c16:	18cb      	adds	r3, r1, r3
 8007c18:	19db      	adds	r3, r3, r7
 8007c1a:	0018      	movs	r0, r3
 8007c1c:	23c6      	movs	r3, #198	; 0xc6
 8007c1e:	001a      	movs	r2, r3
 8007c20:	2100      	movs	r1, #0
 8007c22:	f001 fbbb 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 8007c26:	4b4a      	ldr	r3, [pc, #296]	; (8007d50 <astronode_send_mpn_rr+0x144>)
 8007c28:	26cc      	movs	r6, #204	; 0xcc
 8007c2a:	0076      	lsls	r6, r6, #1
 8007c2c:	199b      	adds	r3, r3, r6
 8007c2e:	2218      	movs	r2, #24
 8007c30:	4694      	mov	ip, r2
 8007c32:	44bc      	add	ip, r7
 8007c34:	4463      	add	r3, ip
 8007c36:	0018      	movs	r0, r3
 8007c38:	23c6      	movs	r3, #198	; 0xc6
 8007c3a:	001a      	movs	r2, r3
 8007c3c:	2100      	movs	r1, #0
 8007c3e:	f001 fbad 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_MPN_RR;
 8007c42:	21c8      	movs	r1, #200	; 0xc8
 8007c44:	2318      	movs	r3, #24
 8007c46:	18cb      	adds	r3, r1, r3
 8007c48:	19db      	adds	r3, r3, r7
 8007c4a:	221b      	movs	r2, #27
 8007c4c:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007c4e:	2318      	movs	r3, #24
 8007c50:	18fa      	adds	r2, r7, r3
 8007c52:	2318      	movs	r3, #24
 8007c54:	18cb      	adds	r3, r1, r3
 8007c56:	19db      	adds	r3, r3, r7
 8007c58:	0011      	movs	r1, r2
 8007c5a:	0018      	movs	r0, r3
 8007c5c:	f000 fcb0 	bl	80085c0 <astronode_transport_send_receive>
 8007c60:	0003      	movs	r3, r0
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d16f      	bne.n	8007d46 <astronode_send_mpn_rr+0x13a>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_MPN_RA)
 8007c66:	4b3a      	ldr	r3, [pc, #232]	; (8007d50 <astronode_send_mpn_rr+0x144>)
 8007c68:	0032      	movs	r2, r6
 8007c6a:	189b      	adds	r3, r3, r2
 8007c6c:	2118      	movs	r1, #24
 8007c6e:	468c      	mov	ip, r1
 8007c70:	44bc      	add	ip, r7
 8007c72:	4463      	add	r3, ip
 8007c74:	781b      	ldrb	r3, [r3, #0]
 8007c76:	2b9b      	cmp	r3, #155	; 0x9b
 8007c78:	d161      	bne.n	8007d3e <astronode_send_mpn_rr+0x132>
        {
 8007c7a:	466b      	mov	r3, sp
 8007c7c:	001e      	movs	r6, r3
            char product_number[answer.payload_len];
 8007c7e:	4b34      	ldr	r3, [pc, #208]	; (8007d50 <astronode_send_mpn_rr+0x144>)
 8007c80:	189b      	adds	r3, r3, r2
 8007c82:	2218      	movs	r2, #24
 8007c84:	4694      	mov	ip, r2
 8007c86:	44bc      	add	ip, r7
 8007c88:	4463      	add	r3, ip
 8007c8a:	22c4      	movs	r2, #196	; 0xc4
 8007c8c:	5a9b      	ldrh	r3, [r3, r2]
 8007c8e:	001a      	movs	r2, r3
 8007c90:	3a01      	subs	r2, #1
 8007c92:	21ca      	movs	r1, #202	; 0xca
 8007c94:	0049      	lsls	r1, r1, #1
 8007c96:	2018      	movs	r0, #24
 8007c98:	1809      	adds	r1, r1, r0
 8007c9a:	19c9      	adds	r1, r1, r7
 8007c9c:	600a      	str	r2, [r1, #0]
 8007c9e:	001c      	movs	r4, r3
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	0015      	movs	r5, r2
 8007ca4:	0020      	movs	r0, r4
 8007ca6:	0029      	movs	r1, r5
 8007ca8:	0004      	movs	r4, r0
 8007caa:	0f62      	lsrs	r2, r4, #29
 8007cac:	000c      	movs	r4, r1
 8007cae:	00e4      	lsls	r4, r4, #3
 8007cb0:	617c      	str	r4, [r7, #20]
 8007cb2:	697c      	ldr	r4, [r7, #20]
 8007cb4:	4314      	orrs	r4, r2
 8007cb6:	617c      	str	r4, [r7, #20]
 8007cb8:	0001      	movs	r1, r0
 8007cba:	00c9      	lsls	r1, r1, #3
 8007cbc:	6139      	str	r1, [r7, #16]
 8007cbe:	603b      	str	r3, [r7, #0]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	607a      	str	r2, [r7, #4]
 8007cc4:	6838      	ldr	r0, [r7, #0]
 8007cc6:	6879      	ldr	r1, [r7, #4]
 8007cc8:	0004      	movs	r4, r0
 8007cca:	0f62      	lsrs	r2, r4, #29
 8007ccc:	000c      	movs	r4, r1
 8007cce:	00e4      	lsls	r4, r4, #3
 8007cd0:	60fc      	str	r4, [r7, #12]
 8007cd2:	68fc      	ldr	r4, [r7, #12]
 8007cd4:	4314      	orrs	r4, r2
 8007cd6:	60fc      	str	r4, [r7, #12]
 8007cd8:	0001      	movs	r1, r0
 8007cda:	00ca      	lsls	r2, r1, #3
 8007cdc:	60ba      	str	r2, [r7, #8]
 8007cde:	3307      	adds	r3, #7
 8007ce0:	08db      	lsrs	r3, r3, #3
 8007ce2:	00db      	lsls	r3, r3, #3
 8007ce4:	4669      	mov	r1, sp
 8007ce6:	1acb      	subs	r3, r1, r3
 8007ce8:	469d      	mov	sp, r3
 8007cea:	466b      	mov	r3, sp
 8007cec:	3300      	adds	r3, #0
 8007cee:	24c8      	movs	r4, #200	; 0xc8
 8007cf0:	0064      	lsls	r4, r4, #1
 8007cf2:	2218      	movs	r2, #24
 8007cf4:	18a2      	adds	r2, r4, r2
 8007cf6:	19d1      	adds	r1, r2, r7
 8007cf8:	600b      	str	r3, [r1, #0]
            send_debug_logs("Module's product number is:");
 8007cfa:	4b16      	ldr	r3, [pc, #88]	; (8007d54 <astronode_send_mpn_rr+0x148>)
 8007cfc:	0018      	movs	r0, r3
 8007cfe:	f7fb f979 	bl	8002ff4 <send_debug_logs>
            snprintf(product_number, answer.payload_len, "%s", answer.p_payload);
 8007d02:	4b13      	ldr	r3, [pc, #76]	; (8007d50 <astronode_send_mpn_rr+0x144>)
 8007d04:	22cc      	movs	r2, #204	; 0xcc
 8007d06:	0052      	lsls	r2, r2, #1
 8007d08:	189b      	adds	r3, r3, r2
 8007d0a:	2218      	movs	r2, #24
 8007d0c:	4694      	mov	ip, r2
 8007d0e:	44bc      	add	ip, r7
 8007d10:	4463      	add	r3, ip
 8007d12:	22c4      	movs	r2, #196	; 0xc4
 8007d14:	5a9b      	ldrh	r3, [r3, r2]
 8007d16:	0019      	movs	r1, r3
 8007d18:	2318      	movs	r3, #24
 8007d1a:	18fb      	adds	r3, r7, r3
 8007d1c:	3301      	adds	r3, #1
 8007d1e:	4a0e      	ldr	r2, [pc, #56]	; (8007d58 <astronode_send_mpn_rr+0x14c>)
 8007d20:	2018      	movs	r0, #24
 8007d22:	1820      	adds	r0, r4, r0
 8007d24:	19c0      	adds	r0, r0, r7
 8007d26:	6800      	ldr	r0, [r0, #0]
 8007d28:	f001 fa98 	bl	800925c <snprintf>
            send_debug_logs(product_number);
 8007d2c:	2318      	movs	r3, #24
 8007d2e:	18e3      	adds	r3, r4, r3
 8007d30:	19db      	adds	r3, r3, r7
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	0018      	movs	r0, r3
 8007d36:	f7fb f95d 	bl	8002ff4 <send_debug_logs>
 8007d3a:	46b5      	mov	sp, r6
        else
        {
            send_debug_logs("Failed to read module Serial Number.");
        }
    }
}
 8007d3c:	e003      	b.n	8007d46 <astronode_send_mpn_rr+0x13a>
            send_debug_logs("Failed to read module Serial Number.");
 8007d3e:	4b07      	ldr	r3, [pc, #28]	; (8007d5c <astronode_send_mpn_rr+0x150>)
 8007d40:	0018      	movs	r0, r3
 8007d42:	f7fb f957 	bl	8002ff4 <send_debug_logs>
}
 8007d46:	46c0      	nop			; (mov r8, r8)
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	b06d      	add	sp, #436	; 0x1b4
 8007d4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d4e:	46c0      	nop			; (mov r8, r8)
 8007d50:	fffffe68 	.word	0xfffffe68
 8007d54:	0800ea30 	.word	0x0800ea30
 8007d58:	0800e568 	.word	0x0800e568
 8007d5c:	0800e5a4 	.word	0x0800e5a4

08007d60 <astronode_send_cmd_cr>:
        }
    }
}

void astronode_send_cmd_cr(void)
{
 8007d60:	b5b0      	push	{r4, r5, r7, lr}
 8007d62:	b0e4      	sub	sp, #400	; 0x190
 8007d64:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007d66:	24c8      	movs	r4, #200	; 0xc8
 8007d68:	193b      	adds	r3, r7, r4
 8007d6a:	0018      	movs	r0, r3
 8007d6c:	23c6      	movs	r3, #198	; 0xc6
 8007d6e:	001a      	movs	r2, r3
 8007d70:	2100      	movs	r1, #0
 8007d72:	f001 fb13 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 8007d76:	4b16      	ldr	r3, [pc, #88]	; (8007dd0 <astronode_send_cmd_cr+0x70>)
 8007d78:	25c8      	movs	r5, #200	; 0xc8
 8007d7a:	006d      	lsls	r5, r5, #1
 8007d7c:	195b      	adds	r3, r3, r5
 8007d7e:	19db      	adds	r3, r3, r7
 8007d80:	0018      	movs	r0, r3
 8007d82:	23c6      	movs	r3, #198	; 0xc6
 8007d84:	001a      	movs	r2, r3
 8007d86:	2100      	movs	r1, #0
 8007d88:	f001 fb08 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_CR;
 8007d8c:	193b      	adds	r3, r7, r4
 8007d8e:	2248      	movs	r2, #72	; 0x48
 8007d90:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007d92:	003a      	movs	r2, r7
 8007d94:	193b      	adds	r3, r7, r4
 8007d96:	0011      	movs	r1, r2
 8007d98:	0018      	movs	r0, r3
 8007d9a:	f000 fc11 	bl	80085c0 <astronode_transport_send_receive>
 8007d9e:	0003      	movs	r3, r0
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d111      	bne.n	8007dc8 <astronode_send_cmd_cr+0x68>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_CA)
 8007da4:	4b0a      	ldr	r3, [pc, #40]	; (8007dd0 <astronode_send_cmd_cr+0x70>)
 8007da6:	195b      	adds	r3, r3, r5
 8007da8:	19db      	adds	r3, r3, r7
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	2bc8      	cmp	r3, #200	; 0xc8
 8007dae:	d107      	bne.n	8007dc0 <astronode_send_cmd_cr+0x60>
        {
            g_is_command_available = false;
 8007db0:	4b08      	ldr	r3, [pc, #32]	; (8007dd4 <astronode_send_cmd_cr+0x74>)
 8007db2:	2200      	movs	r2, #0
 8007db4:	701a      	strb	r2, [r3, #0]
            send_debug_logs("The command ack has been cleared.");
 8007db6:	4b08      	ldr	r3, [pc, #32]	; (8007dd8 <astronode_send_cmd_cr+0x78>)
 8007db8:	0018      	movs	r0, r3
 8007dba:	f7fb f91b 	bl	8002ff4 <send_debug_logs>
        else
        {
            send_debug_logs("No command to clear.");
        }
    }
}
 8007dbe:	e003      	b.n	8007dc8 <astronode_send_cmd_cr+0x68>
            send_debug_logs("No command to clear.");
 8007dc0:	4b06      	ldr	r3, [pc, #24]	; (8007ddc <astronode_send_cmd_cr+0x7c>)
 8007dc2:	0018      	movs	r0, r3
 8007dc4:	f7fb f916 	bl	8002ff4 <send_debug_logs>
}
 8007dc8:	46c0      	nop			; (mov r8, r8)
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	b064      	add	sp, #400	; 0x190
 8007dce:	bdb0      	pop	{r4, r5, r7, pc}
 8007dd0:	fffffe70 	.word	0xfffffe70
 8007dd4:	20000aee 	.word	0x20000aee
 8007dd8:	0800ee80 	.word	0x0800ee80
 8007ddc:	0800eea4 	.word	0x0800eea4

08007de0 <astronode_send_cmd_rr>:

void astronode_send_cmd_rr(void)
{
 8007de0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007de2:	4cac      	ldr	r4, [pc, #688]	; (8008094 <astronode_send_cmd_rr+0x2b4>)
 8007de4:	44a5      	add	sp, r4
 8007de6:	af00      	add	r7, sp, #0
    astronode_app_msg_t request = {0};
 8007de8:	218c      	movs	r1, #140	; 0x8c
 8007dea:	0049      	lsls	r1, r1, #1
 8007dec:	2318      	movs	r3, #24
 8007dee:	18cb      	adds	r3, r1, r3
 8007df0:	19db      	adds	r3, r3, r7
 8007df2:	0018      	movs	r0, r3
 8007df4:	23c6      	movs	r3, #198	; 0xc6
 8007df6:	001a      	movs	r2, r3
 8007df8:	2100      	movs	r1, #0
 8007dfa:	f001 facf 	bl	800939c <memset>
    astronode_app_msg_t answer = {0};
 8007dfe:	4ba6      	ldr	r3, [pc, #664]	; (8008098 <astronode_send_cmd_rr+0x2b8>)
 8007e00:	26f8      	movs	r6, #248	; 0xf8
 8007e02:	0076      	lsls	r6, r6, #1
 8007e04:	199b      	adds	r3, r3, r6
 8007e06:	2218      	movs	r2, #24
 8007e08:	4694      	mov	ip, r2
 8007e0a:	44bc      	add	ip, r7
 8007e0c:	4463      	add	r3, ip
 8007e0e:	0018      	movs	r0, r3
 8007e10:	23c6      	movs	r3, #198	; 0xc6
 8007e12:	001a      	movs	r2, r3
 8007e14:	2100      	movs	r1, #0
 8007e16:	f001 fac1 	bl	800939c <memset>

    request.op_code = ASTRONODE_OP_CODE_CMD_RR;
 8007e1a:	218c      	movs	r1, #140	; 0x8c
 8007e1c:	0049      	lsls	r1, r1, #1
 8007e1e:	2318      	movs	r3, #24
 8007e20:	18cb      	adds	r3, r1, r3
 8007e22:	19db      	adds	r3, r3, r7
 8007e24:	2247      	movs	r2, #71	; 0x47
 8007e26:	701a      	strb	r2, [r3, #0]

    if (astronode_transport_send_receive(&request, &answer) == RS_SUCCESS)
 8007e28:	2350      	movs	r3, #80	; 0x50
 8007e2a:	2218      	movs	r2, #24
 8007e2c:	189b      	adds	r3, r3, r2
 8007e2e:	19da      	adds	r2, r3, r7
 8007e30:	2318      	movs	r3, #24
 8007e32:	18cb      	adds	r3, r1, r3
 8007e34:	19db      	adds	r3, r3, r7
 8007e36:	0011      	movs	r1, r2
 8007e38:	0018      	movs	r0, r3
 8007e3a:	f000 fbc1 	bl	80085c0 <astronode_transport_send_receive>
 8007e3e:	0003      	movs	r3, r0
 8007e40:	2b01      	cmp	r3, #1
 8007e42:	d000      	beq.n	8007e46 <astronode_send_cmd_rr+0x66>
 8007e44:	e121      	b.n	800808a <astronode_send_cmd_rr+0x2aa>
    {
        if (answer.op_code == ASTRONODE_OP_CODE_CMD_RA)
 8007e46:	4b94      	ldr	r3, [pc, #592]	; (8008098 <astronode_send_cmd_rr+0x2b8>)
 8007e48:	199b      	adds	r3, r3, r6
 8007e4a:	2218      	movs	r2, #24
 8007e4c:	4694      	mov	ip, r2
 8007e4e:	44bc      	add	ip, r7
 8007e50:	4463      	add	r3, ip
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	2bc7      	cmp	r3, #199	; 0xc7
 8007e56:	d000      	beq.n	8007e5a <astronode_send_cmd_rr+0x7a>
 8007e58:	e113      	b.n	8008082 <astronode_send_cmd_rr+0x2a2>
        {
 8007e5a:	466b      	mov	r3, sp
 8007e5c:	001e      	movs	r6, r3
            send_debug_logs("Received downlink command");
 8007e5e:	4b8f      	ldr	r3, [pc, #572]	; (800809c <astronode_send_cmd_rr+0x2bc>)
 8007e60:	0018      	movs	r0, r3
 8007e62:	f7fb f8c7 	bl	8002ff4 <send_debug_logs>
            uint32_t rtc_time = answer.p_payload[0]
 8007e66:	4b8c      	ldr	r3, [pc, #560]	; (8008098 <astronode_send_cmd_rr+0x2b8>)
 8007e68:	21f8      	movs	r1, #248	; 0xf8
 8007e6a:	0049      	lsls	r1, r1, #1
 8007e6c:	185b      	adds	r3, r3, r1
 8007e6e:	2218      	movs	r2, #24
 8007e70:	4694      	mov	ip, r2
 8007e72:	44bc      	add	ip, r7
 8007e74:	4463      	add	r3, ip
 8007e76:	785b      	ldrb	r3, [r3, #1]
 8007e78:	001a      	movs	r2, r3
                                + (answer.p_payload[1] << 8)
 8007e7a:	4b87      	ldr	r3, [pc, #540]	; (8008098 <astronode_send_cmd_rr+0x2b8>)
 8007e7c:	185b      	adds	r3, r3, r1
 8007e7e:	2018      	movs	r0, #24
 8007e80:	4684      	mov	ip, r0
 8007e82:	44bc      	add	ip, r7
 8007e84:	4463      	add	r3, ip
 8007e86:	789b      	ldrb	r3, [r3, #2]
 8007e88:	021b      	lsls	r3, r3, #8
 8007e8a:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[2] << 16)
 8007e8c:	4b82      	ldr	r3, [pc, #520]	; (8008098 <astronode_send_cmd_rr+0x2b8>)
 8007e8e:	185b      	adds	r3, r3, r1
 8007e90:	2018      	movs	r0, #24
 8007e92:	4684      	mov	ip, r0
 8007e94:	44bc      	add	ip, r7
 8007e96:	4463      	add	r3, ip
 8007e98:	78db      	ldrb	r3, [r3, #3]
 8007e9a:	041b      	lsls	r3, r3, #16
 8007e9c:	18d2      	adds	r2, r2, r3
                                + (answer.p_payload[3] << 24);
 8007e9e:	4b7e      	ldr	r3, [pc, #504]	; (8008098 <astronode_send_cmd_rr+0x2b8>)
 8007ea0:	185b      	adds	r3, r3, r1
 8007ea2:	2118      	movs	r1, #24
 8007ea4:	468c      	mov	ip, r1
 8007ea6:	44bc      	add	ip, r7
 8007ea8:	4463      	add	r3, ip
 8007eaa:	791b      	ldrb	r3, [r3, #4]
 8007eac:	061b      	lsls	r3, r3, #24
 8007eae:	18d3      	adds	r3, r2, r3
            uint32_t rtc_time = answer.p_payload[0]
 8007eb0:	22f4      	movs	r2, #244	; 0xf4
 8007eb2:	0052      	lsls	r2, r2, #1
 8007eb4:	2118      	movs	r1, #24
 8007eb6:	1851      	adds	r1, r2, r1
 8007eb8:	19c8      	adds	r0, r1, r7
 8007eba:	6003      	str	r3, [r0, #0]
            char str[ASTRONODE_UART_DEBUG_BUFFER_LENGTH];
            sprintf(str, "Command created date, Ref is astrocast Epoch (2018-01-01 00:00:00 UTC): %lds.", rtc_time);
 8007ebc:	2318      	movs	r3, #24
 8007ebe:	18d3      	adds	r3, r2, r3
 8007ec0:	19db      	adds	r3, r3, r7
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	4976      	ldr	r1, [pc, #472]	; (80080a0 <astronode_send_cmd_rr+0x2c0>)
 8007ec6:	2318      	movs	r3, #24
 8007ec8:	18fb      	adds	r3, r7, r3
 8007eca:	0018      	movs	r0, r3
 8007ecc:	f001 f9fa 	bl	80092c4 <sprintf>
            send_debug_logs(str);
 8007ed0:	2318      	movs	r3, #24
 8007ed2:	18fb      	adds	r3, r7, r3
 8007ed4:	0018      	movs	r0, r3
 8007ed6:	f7fb f88d 	bl	8002ff4 <send_debug_logs>

            if (((answer.payload_len - 4) != 40) && ((answer.payload_len - 4) != 8))
 8007eda:	4b6f      	ldr	r3, [pc, #444]	; (8008098 <astronode_send_cmd_rr+0x2b8>)
 8007edc:	21f8      	movs	r1, #248	; 0xf8
 8007ede:	0049      	lsls	r1, r1, #1
 8007ee0:	185b      	adds	r3, r3, r1
 8007ee2:	2218      	movs	r2, #24
 8007ee4:	4694      	mov	ip, r2
 8007ee6:	44bc      	add	ip, r7
 8007ee8:	4463      	add	r3, ip
 8007eea:	22c4      	movs	r2, #196	; 0xc4
 8007eec:	5a9b      	ldrh	r3, [r3, r2]
 8007eee:	2b2c      	cmp	r3, #44	; 0x2c
 8007ef0:	d00e      	beq.n	8007f10 <astronode_send_cmd_rr+0x130>
 8007ef2:	4b69      	ldr	r3, [pc, #420]	; (8008098 <astronode_send_cmd_rr+0x2b8>)
 8007ef4:	185b      	adds	r3, r3, r1
 8007ef6:	2218      	movs	r2, #24
 8007ef8:	4694      	mov	ip, r2
 8007efa:	44bc      	add	ip, r7
 8007efc:	4463      	add	r3, ip
 8007efe:	22c4      	movs	r2, #196	; 0xc4
 8007f00:	5a9b      	ldrh	r3, [r3, r2]
 8007f02:	2b0c      	cmp	r3, #12
 8007f04:	d004      	beq.n	8007f10 <astronode_send_cmd_rr+0x130>
            {
                send_debug_logs("Command size error");
 8007f06:	4b67      	ldr	r3, [pc, #412]	; (80080a4 <astronode_send_cmd_rr+0x2c4>)
 8007f08:	0018      	movs	r0, r3
 8007f0a:	f7fb f873 	bl	8002ff4 <send_debug_logs>
                return;
 8007f0e:	e0b6      	b.n	800807e <astronode_send_cmd_rr+0x29e>
            }

            char command_content[answer.payload_len];
 8007f10:	4b61      	ldr	r3, [pc, #388]	; (8008098 <astronode_send_cmd_rr+0x2b8>)
 8007f12:	22f8      	movs	r2, #248	; 0xf8
 8007f14:	0052      	lsls	r2, r2, #1
 8007f16:	189b      	adds	r3, r3, r2
 8007f18:	2218      	movs	r2, #24
 8007f1a:	4694      	mov	ip, r2
 8007f1c:	44bc      	add	ip, r7
 8007f1e:	4463      	add	r3, ip
 8007f20:	22c4      	movs	r2, #196	; 0xc4
 8007f22:	5a9b      	ldrh	r3, [r3, r2]
 8007f24:	001a      	movs	r2, r3
 8007f26:	3a01      	subs	r2, #1
 8007f28:	21f2      	movs	r1, #242	; 0xf2
 8007f2a:	0049      	lsls	r1, r1, #1
 8007f2c:	2018      	movs	r0, #24
 8007f2e:	1809      	adds	r1, r1, r0
 8007f30:	19c9      	adds	r1, r1, r7
 8007f32:	600a      	str	r2, [r1, #0]
 8007f34:	001c      	movs	r4, r3
 8007f36:	2200      	movs	r2, #0
 8007f38:	0015      	movs	r5, r2
 8007f3a:	0020      	movs	r0, r4
 8007f3c:	0029      	movs	r1, r5
 8007f3e:	0004      	movs	r4, r0
 8007f40:	0f62      	lsrs	r2, r4, #29
 8007f42:	000c      	movs	r4, r1
 8007f44:	00e4      	lsls	r4, r4, #3
 8007f46:	617c      	str	r4, [r7, #20]
 8007f48:	697c      	ldr	r4, [r7, #20]
 8007f4a:	4314      	orrs	r4, r2
 8007f4c:	617c      	str	r4, [r7, #20]
 8007f4e:	0001      	movs	r1, r0
 8007f50:	00c9      	lsls	r1, r1, #3
 8007f52:	6139      	str	r1, [r7, #16]
 8007f54:	603b      	str	r3, [r7, #0]
 8007f56:	2200      	movs	r2, #0
 8007f58:	607a      	str	r2, [r7, #4]
 8007f5a:	6838      	ldr	r0, [r7, #0]
 8007f5c:	6879      	ldr	r1, [r7, #4]
 8007f5e:	0004      	movs	r4, r0
 8007f60:	0f62      	lsrs	r2, r4, #29
 8007f62:	000c      	movs	r4, r1
 8007f64:	00e4      	lsls	r4, r4, #3
 8007f66:	60fc      	str	r4, [r7, #12]
 8007f68:	68fc      	ldr	r4, [r7, #12]
 8007f6a:	4314      	orrs	r4, r2
 8007f6c:	60fc      	str	r4, [r7, #12]
 8007f6e:	0001      	movs	r1, r0
 8007f70:	00ca      	lsls	r2, r1, #3
 8007f72:	60ba      	str	r2, [r7, #8]
 8007f74:	3307      	adds	r3, #7
 8007f76:	08db      	lsrs	r3, r3, #3
 8007f78:	00db      	lsls	r3, r3, #3
 8007f7a:	4669      	mov	r1, sp
 8007f7c:	1acb      	subs	r3, r1, r3
 8007f7e:	469d      	mov	sp, r3
 8007f80:	466b      	mov	r3, sp
 8007f82:	3300      	adds	r3, #0
 8007f84:	20f0      	movs	r0, #240	; 0xf0
 8007f86:	0040      	lsls	r0, r0, #1
 8007f88:	2218      	movs	r2, #24
 8007f8a:	1882      	adds	r2, r0, r2
 8007f8c:	19d1      	adds	r1, r2, r7
 8007f8e:	600b      	str	r3, [r1, #0]
            uint16_t command_content_size = snprintf(command_content, (answer.payload_len - 4) + 1, "%s", &answer.p_payload[4]);
 8007f90:	4b41      	ldr	r3, [pc, #260]	; (8008098 <astronode_send_cmd_rr+0x2b8>)
 8007f92:	22f8      	movs	r2, #248	; 0xf8
 8007f94:	0052      	lsls	r2, r2, #1
 8007f96:	189b      	adds	r3, r3, r2
 8007f98:	2218      	movs	r2, #24
 8007f9a:	4694      	mov	ip, r2
 8007f9c:	44bc      	add	ip, r7
 8007f9e:	4463      	add	r3, ip
 8007fa0:	22c4      	movs	r2, #196	; 0xc4
 8007fa2:	5a9b      	ldrh	r3, [r3, r2]
 8007fa4:	3b03      	subs	r3, #3
 8007fa6:	0019      	movs	r1, r3
 8007fa8:	2350      	movs	r3, #80	; 0x50
 8007faa:	2218      	movs	r2, #24
 8007fac:	189b      	adds	r3, r3, r2
 8007fae:	19db      	adds	r3, r3, r7
 8007fb0:	3305      	adds	r3, #5
 8007fb2:	4a3d      	ldr	r2, [pc, #244]	; (80080a8 <astronode_send_cmd_rr+0x2c8>)
 8007fb4:	2418      	movs	r4, #24
 8007fb6:	1900      	adds	r0, r0, r4
 8007fb8:	19c0      	adds	r0, r0, r7
 8007fba:	6800      	ldr	r0, [r0, #0]
 8007fbc:	f001 f94e 	bl	800925c <snprintf>
 8007fc0:	0002      	movs	r2, r0
 8007fc2:	23ef      	movs	r3, #239	; 0xef
 8007fc4:	005b      	lsls	r3, r3, #1
 8007fc6:	2118      	movs	r1, #24
 8007fc8:	185b      	adds	r3, r3, r1
 8007fca:	19db      	adds	r3, r3, r7
 8007fcc:	801a      	strh	r2, [r3, #0]
            for (uint8_t index = 0; index < command_content_size; index++)
 8007fce:	23f0      	movs	r3, #240	; 0xf0
 8007fd0:	33ff      	adds	r3, #255	; 0xff
 8007fd2:	2218      	movs	r2, #24
 8007fd4:	189b      	adds	r3, r3, r2
 8007fd6:	19db      	adds	r3, r3, r7
 8007fd8:	2200      	movs	r2, #0
 8007fda:	701a      	strb	r2, [r3, #0]
 8007fdc:	e024      	b.n	8008028 <astronode_send_cmd_rr+0x248>
            {
            	if (isprint((unsigned char)command_content[index]) == 0)
 8007fde:	23f0      	movs	r3, #240	; 0xf0
 8007fe0:	33ff      	adds	r3, #255	; 0xff
 8007fe2:	2218      	movs	r2, #24
 8007fe4:	189b      	adds	r3, r3, r2
 8007fe6:	19db      	adds	r3, r3, r7
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	22f0      	movs	r2, #240	; 0xf0
 8007fec:	0052      	lsls	r2, r2, #1
 8007fee:	2118      	movs	r1, #24
 8007ff0:	1852      	adds	r2, r2, r1
 8007ff2:	19d2      	adds	r2, r2, r7
 8007ff4:	6812      	ldr	r2, [r2, #0]
 8007ff6:	5cd3      	ldrb	r3, [r2, r3]
 8007ff8:	1c5a      	adds	r2, r3, #1
 8007ffa:	4b2c      	ldr	r3, [pc, #176]	; (80080ac <astronode_send_cmd_rr+0x2cc>)
 8007ffc:	18d3      	adds	r3, r2, r3
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	001a      	movs	r2, r3
 8008002:	2397      	movs	r3, #151	; 0x97
 8008004:	4013      	ands	r3, r2
 8008006:	d104      	bne.n	8008012 <astronode_send_cmd_rr+0x232>
                {
                    send_debug_logs("Command contains non printable characters");
 8008008:	4b29      	ldr	r3, [pc, #164]	; (80080b0 <astronode_send_cmd_rr+0x2d0>)
 800800a:	0018      	movs	r0, r3
 800800c:	f7fa fff2 	bl	8002ff4 <send_debug_logs>
                    return;
 8008010:	e035      	b.n	800807e <astronode_send_cmd_rr+0x29e>
            for (uint8_t index = 0; index < command_content_size; index++)
 8008012:	21f0      	movs	r1, #240	; 0xf0
 8008014:	31ff      	adds	r1, #255	; 0xff
 8008016:	2318      	movs	r3, #24
 8008018:	18cb      	adds	r3, r1, r3
 800801a:	19db      	adds	r3, r3, r7
 800801c:	781a      	ldrb	r2, [r3, #0]
 800801e:	2318      	movs	r3, #24
 8008020:	18cb      	adds	r3, r1, r3
 8008022:	19db      	adds	r3, r3, r7
 8008024:	3201      	adds	r2, #1
 8008026:	701a      	strb	r2, [r3, #0]
 8008028:	23f0      	movs	r3, #240	; 0xf0
 800802a:	33ff      	adds	r3, #255	; 0xff
 800802c:	2218      	movs	r2, #24
 800802e:	189b      	adds	r3, r3, r2
 8008030:	19db      	adds	r3, r3, r7
 8008032:	781b      	ldrb	r3, [r3, #0]
 8008034:	b29b      	uxth	r3, r3
 8008036:	22ef      	movs	r2, #239	; 0xef
 8008038:	0052      	lsls	r2, r2, #1
 800803a:	2118      	movs	r1, #24
 800803c:	1852      	adds	r2, r2, r1
 800803e:	19d2      	adds	r2, r2, r7
 8008040:	8812      	ldrh	r2, [r2, #0]
 8008042:	429a      	cmp	r2, r3
 8008044:	d8cb      	bhi.n	8007fde <astronode_send_cmd_rr+0x1fe>
                }
            }
            send_debug_logs("Command content is: ");
 8008046:	4b1b      	ldr	r3, [pc, #108]	; (80080b4 <astronode_send_cmd_rr+0x2d4>)
 8008048:	0018      	movs	r0, r3
 800804a:	f7fa ffd3 	bl	8002ff4 <send_debug_logs>
            sprintf(command_content, "%s ", &answer.p_payload[4]);
 800804e:	2350      	movs	r3, #80	; 0x50
 8008050:	2218      	movs	r2, #24
 8008052:	189b      	adds	r3, r3, r2
 8008054:	19db      	adds	r3, r3, r7
 8008056:	1d5a      	adds	r2, r3, #5
 8008058:	4917      	ldr	r1, [pc, #92]	; (80080b8 <astronode_send_cmd_rr+0x2d8>)
 800805a:	24f0      	movs	r4, #240	; 0xf0
 800805c:	0064      	lsls	r4, r4, #1
 800805e:	2318      	movs	r3, #24
 8008060:	18e3      	adds	r3, r4, r3
 8008062:	19db      	adds	r3, r3, r7
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	0018      	movs	r0, r3
 8008068:	f001 f92c 	bl	80092c4 <sprintf>
            send_debug_logs(command_content);
 800806c:	2318      	movs	r3, #24
 800806e:	18e3      	adds	r3, r4, r3
 8008070:	19db      	adds	r3, r3, r7
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	0018      	movs	r0, r3
 8008076:	f7fa ffbd 	bl	8002ff4 <send_debug_logs>
 800807a:	46b5      	mov	sp, r6
 800807c:	e005      	b.n	800808a <astronode_send_cmd_rr+0x2aa>
                return;
 800807e:	46b5      	mov	sp, r6
 8008080:	e003      	b.n	800808a <astronode_send_cmd_rr+0x2aa>
        }
        else
        {
            send_debug_logs("No command available.");
 8008082:	4b0e      	ldr	r3, [pc, #56]	; (80080bc <astronode_send_cmd_rr+0x2dc>)
 8008084:	0018      	movs	r0, r3
 8008086:	f7fa ffb5 	bl	8002ff4 <send_debug_logs>
        }
    }
}
 800808a:	46bd      	mov	sp, r7
 800808c:	2383      	movs	r3, #131	; 0x83
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	449d      	add	sp, r3
 8008092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008094:	fffffdf4 	.word	0xfffffdf4
 8008098:	fffffe60 	.word	0xfffffe60
 800809c:	0800eebc 	.word	0x0800eebc
 80080a0:	0800eed8 	.word	0x0800eed8
 80080a4:	0800ef28 	.word	0x0800ef28
 80080a8:	0800e568 	.word	0x0800e568
 80080ac:	0800fa24 	.word	0x0800fa24
 80080b0:	0800ef3c 	.word	0x0800ef3c
 80080b4:	0800ef68 	.word	0x0800ef68
 80080b8:	0800ef80 	.word	0x0800ef80
 80080bc:	0800ef84 	.word	0x0800ef84

080080c0 <is_sak_available>:
        }
    }
}

bool is_sak_available()
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	af00      	add	r7, sp, #0
    return g_is_sak_available;
 80080c4:	4b02      	ldr	r3, [pc, #8]	; (80080d0 <is_sak_available+0x10>)
 80080c6:	781b      	ldrb	r3, [r3, #0]
}
 80080c8:	0018      	movs	r0, r3
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	46c0      	nop			; (mov r8, r8)
 80080d0:	20000aec 	.word	0x20000aec

080080d4 <is_astronode_reset>:

bool is_astronode_reset()
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	af00      	add	r7, sp, #0
    return g_is_astronode_reset;
 80080d8:	4b02      	ldr	r3, [pc, #8]	; (80080e4 <is_astronode_reset+0x10>)
 80080da:	781b      	ldrb	r3, [r3, #0]
}
 80080dc:	0018      	movs	r0, r3
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
 80080e2:	46c0      	nop			; (mov r8, r8)
 80080e4:	20000aed 	.word	0x20000aed

080080e8 <is_command_available>:

bool is_command_available()
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	af00      	add	r7, sp, #0
    return g_is_command_available;
 80080ec:	4b02      	ldr	r3, [pc, #8]	; (80080f8 <is_command_available+0x10>)
 80080ee:	781b      	ldrb	r3, [r3, #0]
}
 80080f0:	0018      	movs	r0, r3
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	46c0      	nop			; (mov r8, r8)
 80080f8:	20000aee 	.word	0x20000aee

080080fc <ascii_to_value>:

//------------------------------------------------------------------------------
// Function definitions
//------------------------------------------------------------------------------
static bool ascii_to_value(const uint8_t ascii, uint8_t *p_value)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b082      	sub	sp, #8
 8008100:	af00      	add	r7, sp, #0
 8008102:	0002      	movs	r2, r0
 8008104:	6039      	str	r1, [r7, #0]
 8008106:	1dfb      	adds	r3, r7, #7
 8008108:	701a      	strb	r2, [r3, #0]
    if (ascii >= '0' && ascii <= '9')
 800810a:	1dfb      	adds	r3, r7, #7
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	2b2f      	cmp	r3, #47	; 0x2f
 8008110:	d90b      	bls.n	800812a <ascii_to_value+0x2e>
 8008112:	1dfb      	adds	r3, r7, #7
 8008114:	781b      	ldrb	r3, [r3, #0]
 8008116:	2b39      	cmp	r3, #57	; 0x39
 8008118:	d807      	bhi.n	800812a <ascii_to_value+0x2e>
    {
        *p_value = ascii - '0';
 800811a:	1dfb      	adds	r3, r7, #7
 800811c:	781b      	ldrb	r3, [r3, #0]
 800811e:	3b30      	subs	r3, #48	; 0x30
 8008120:	b2da      	uxtb	r2, r3
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	701a      	strb	r2, [r3, #0]
        return true;
 8008126:	2301      	movs	r3, #1
 8008128:	e010      	b.n	800814c <ascii_to_value+0x50>
    }
    else if (ascii >= 'A' && ascii <= 'F')
 800812a:	1dfb      	adds	r3, r7, #7
 800812c:	781b      	ldrb	r3, [r3, #0]
 800812e:	2b40      	cmp	r3, #64	; 0x40
 8008130:	d90b      	bls.n	800814a <ascii_to_value+0x4e>
 8008132:	1dfb      	adds	r3, r7, #7
 8008134:	781b      	ldrb	r3, [r3, #0]
 8008136:	2b46      	cmp	r3, #70	; 0x46
 8008138:	d807      	bhi.n	800814a <ascii_to_value+0x4e>
    {
        *p_value = ascii - 'A' + 10;
 800813a:	1dfb      	adds	r3, r7, #7
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	3b37      	subs	r3, #55	; 0x37
 8008140:	b2da      	uxtb	r2, r3
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	701a      	strb	r2, [r3, #0]
        return true;
 8008146:	2301      	movs	r3, #1
 8008148:	e000      	b.n	800814c <ascii_to_value+0x50>
    }
    else
    {
        return false;
 800814a:	2300      	movs	r3, #0
    }
}
 800814c:	0018      	movs	r0, r3
 800814e:	46bd      	mov	sp, r7
 8008150:	b002      	add	sp, #8
 8008152:	bd80      	pop	{r7, pc}

08008154 <astronode_create_request_transport>:

static uint16_t astronode_create_request_transport(astronode_app_msg_t *p_source_message, uint8_t *p_destination_buffer)
{
 8008154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008156:	b085      	sub	sp, #20
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
 800815c:	6039      	str	r1, [r7, #0]
    uint16_t index = 0;
 800815e:	250e      	movs	r5, #14
 8008160:	197b      	adds	r3, r7, r5
 8008162:	2200      	movs	r2, #0
 8008164:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_STX;
 8008166:	197b      	adds	r3, r7, r5
 8008168:	881b      	ldrh	r3, [r3, #0]
 800816a:	197a      	adds	r2, r7, r5
 800816c:	1c59      	adds	r1, r3, #1
 800816e:	8011      	strh	r1, [r2, #0]
 8008170:	001a      	movs	r2, r3
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	189b      	adds	r3, r3, r2
 8008176:	2202      	movs	r2, #2
 8008178:	701a      	strb	r2, [r3, #0]

    uint16_t crc = calculate_crc((const uint8_t *)&p_source_message->op_code, 1, 0xFFFF);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	260a      	movs	r6, #10
 800817e:	19bc      	adds	r4, r7, r6
 8008180:	4a44      	ldr	r2, [pc, #272]	; (8008294 <astronode_create_request_transport+0x140>)
 8008182:	2101      	movs	r1, #1
 8008184:	0018      	movs	r0, r3
 8008186:	f000 fa7d 	bl	8008684 <calculate_crc>
 800818a:	0003      	movs	r3, r0
 800818c:	8023      	strh	r3, [r4, #0]
    crc = calculate_crc((const uint8_t *)&p_source_message->p_payload, p_source_message->payload_len, crc);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	1c58      	adds	r0, r3, #1
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	22c4      	movs	r2, #196	; 0xc4
 8008196:	5a99      	ldrh	r1, [r3, r2]
 8008198:	19bc      	adds	r4, r7, r6
 800819a:	19bb      	adds	r3, r7, r6
 800819c:	881b      	ldrh	r3, [r3, #0]
 800819e:	001a      	movs	r2, r3
 80081a0:	f000 fa70 	bl	8008684 <calculate_crc>
 80081a4:	0003      	movs	r3, r0
 80081a6:	8023      	strh	r3, [r4, #0]
    crc = ((crc << 8) & 0xff00) | ((crc >> 8) & 0x00ff);
 80081a8:	19bb      	adds	r3, r7, r6
 80081aa:	881b      	ldrh	r3, [r3, #0]
 80081ac:	021b      	lsls	r3, r3, #8
 80081ae:	b21a      	sxth	r2, r3
 80081b0:	0031      	movs	r1, r6
 80081b2:	19bb      	adds	r3, r7, r6
 80081b4:	881b      	ldrh	r3, [r3, #0]
 80081b6:	0a1b      	lsrs	r3, r3, #8
 80081b8:	b29b      	uxth	r3, r3
 80081ba:	b21b      	sxth	r3, r3
 80081bc:	4313      	orrs	r3, r2
 80081be:	b21a      	sxth	r2, r3
 80081c0:	187b      	adds	r3, r7, r1
 80081c2:	801a      	strh	r2, [r3, #0]

    uint8_to_ascii_buffer(p_source_message->op_code, &p_destination_buffer[index]);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	7818      	ldrb	r0, [r3, #0]
 80081c8:	197b      	adds	r3, r7, r5
 80081ca:	881b      	ldrh	r3, [r3, #0]
 80081cc:	683a      	ldr	r2, [r7, #0]
 80081ce:	18d3      	adds	r3, r2, r3
 80081d0:	0019      	movs	r1, r3
 80081d2:	f000 fbeb 	bl	80089ac <uint8_to_ascii_buffer>
    index += 2;
 80081d6:	197b      	adds	r3, r7, r5
 80081d8:	197a      	adds	r2, r7, r5
 80081da:	8812      	ldrh	r2, [r2, #0]
 80081dc:	3202      	adds	r2, #2
 80081de:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 80081e0:	230c      	movs	r3, #12
 80081e2:	18fb      	adds	r3, r7, r3
 80081e4:	2200      	movs	r2, #0
 80081e6:	801a      	strh	r2, [r3, #0]
 80081e8:	e017      	b.n	800821a <astronode_create_request_transport+0xc6>
    {
        uint8_to_ascii_buffer(p_source_message->p_payload[i], &p_destination_buffer[index]);
 80081ea:	240c      	movs	r4, #12
 80081ec:	193b      	adds	r3, r7, r4
 80081ee:	881b      	ldrh	r3, [r3, #0]
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	18d3      	adds	r3, r2, r3
 80081f4:	7858      	ldrb	r0, [r3, #1]
 80081f6:	250e      	movs	r5, #14
 80081f8:	197b      	adds	r3, r7, r5
 80081fa:	881b      	ldrh	r3, [r3, #0]
 80081fc:	683a      	ldr	r2, [r7, #0]
 80081fe:	18d3      	adds	r3, r2, r3
 8008200:	0019      	movs	r1, r3
 8008202:	f000 fbd3 	bl	80089ac <uint8_to_ascii_buffer>
        index += 2;
 8008206:	197b      	adds	r3, r7, r5
 8008208:	197a      	adds	r2, r7, r5
 800820a:	8812      	ldrh	r2, [r2, #0]
 800820c:	3202      	adds	r2, #2
 800820e:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < p_source_message->payload_len; i++)
 8008210:	193b      	adds	r3, r7, r4
 8008212:	881a      	ldrh	r2, [r3, #0]
 8008214:	193b      	adds	r3, r7, r4
 8008216:	3201      	adds	r2, #1
 8008218:	801a      	strh	r2, [r3, #0]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	22c4      	movs	r2, #196	; 0xc4
 800821e:	5a9b      	ldrh	r3, [r3, r2]
 8008220:	220c      	movs	r2, #12
 8008222:	18ba      	adds	r2, r7, r2
 8008224:	8812      	ldrh	r2, [r2, #0]
 8008226:	429a      	cmp	r2, r3
 8008228:	d3df      	bcc.n	80081ea <astronode_create_request_transport+0x96>
    }

    uint8_to_ascii_buffer(crc >> 8, &p_destination_buffer[index]);
 800822a:	250a      	movs	r5, #10
 800822c:	197b      	adds	r3, r7, r5
 800822e:	881b      	ldrh	r3, [r3, #0]
 8008230:	0a1b      	lsrs	r3, r3, #8
 8008232:	b29b      	uxth	r3, r3
 8008234:	b2d8      	uxtb	r0, r3
 8008236:	240e      	movs	r4, #14
 8008238:	193b      	adds	r3, r7, r4
 800823a:	881b      	ldrh	r3, [r3, #0]
 800823c:	683a      	ldr	r2, [r7, #0]
 800823e:	18d3      	adds	r3, r2, r3
 8008240:	0019      	movs	r1, r3
 8008242:	f000 fbb3 	bl	80089ac <uint8_to_ascii_buffer>
    index += 2;
 8008246:	0021      	movs	r1, r4
 8008248:	187b      	adds	r3, r7, r1
 800824a:	187a      	adds	r2, r7, r1
 800824c:	8812      	ldrh	r2, [r2, #0]
 800824e:	3202      	adds	r2, #2
 8008250:	801a      	strh	r2, [r3, #0]
    uint8_to_ascii_buffer(crc & 0xFF, &p_destination_buffer[index]);
 8008252:	197b      	adds	r3, r7, r5
 8008254:	881b      	ldrh	r3, [r3, #0]
 8008256:	b2d8      	uxtb	r0, r3
 8008258:	000c      	movs	r4, r1
 800825a:	187b      	adds	r3, r7, r1
 800825c:	881b      	ldrh	r3, [r3, #0]
 800825e:	683a      	ldr	r2, [r7, #0]
 8008260:	18d3      	adds	r3, r2, r3
 8008262:	0019      	movs	r1, r3
 8008264:	f000 fba2 	bl	80089ac <uint8_to_ascii_buffer>
    index += 2;
 8008268:	0020      	movs	r0, r4
 800826a:	183b      	adds	r3, r7, r0
 800826c:	183a      	adds	r2, r7, r0
 800826e:	8812      	ldrh	r2, [r2, #0]
 8008270:	3202      	adds	r2, #2
 8008272:	801a      	strh	r2, [r3, #0]

    p_destination_buffer[index++] = ASTRONODE_TRANSPORT_ETX;
 8008274:	183b      	adds	r3, r7, r0
 8008276:	881b      	ldrh	r3, [r3, #0]
 8008278:	183a      	adds	r2, r7, r0
 800827a:	1c59      	adds	r1, r3, #1
 800827c:	8011      	strh	r1, [r2, #0]
 800827e:	001a      	movs	r2, r3
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	189b      	adds	r3, r3, r2
 8008284:	2203      	movs	r2, #3
 8008286:	701a      	strb	r2, [r3, #0]

    return index;
 8008288:	183b      	adds	r3, r7, r0
 800828a:	881b      	ldrh	r3, [r3, #0]
}
 800828c:	0018      	movs	r0, r3
 800828e:	46bd      	mov	sp, r7
 8008290:	b005      	add	sp, #20
 8008292:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008294:	0000ffff 	.word	0x0000ffff

08008298 <astronode_decode_answer_transport>:

static return_status_t astronode_decode_answer_transport(uint8_t *p_source_buffer, uint16_t length_buffer, astronode_app_msg_t *p_destination_message)
{
 8008298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800829a:	b089      	sub	sp, #36	; 0x24
 800829c:	af00      	add	r7, sp, #0
 800829e:	60f8      	str	r0, [r7, #12]
 80082a0:	607a      	str	r2, [r7, #4]
 80082a2:	230a      	movs	r3, #10
 80082a4:	18fb      	adds	r3, r7, r3
 80082a6:	1c0a      	adds	r2, r1, #0
 80082a8:	801a      	strh	r2, [r3, #0]
    if (p_source_buffer[0] != ASTRONODE_TRANSPORT_STX)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	2b02      	cmp	r3, #2
 80082b0:	d005      	beq.n	80082be <astronode_decode_answer_transport+0x26>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not start with STX character.");
 80082b2:	4bbd      	ldr	r3, [pc, #756]	; (80085a8 <astronode_decode_answer_transport+0x310>)
 80082b4:	0018      	movs	r0, r3
 80082b6:	f7fa fe9d 	bl	8002ff4 <send_debug_logs>
        return RS_FAILURE;
 80082ba:	2300      	movs	r3, #0
 80082bc:	e170      	b.n	80085a0 <astronode_decode_answer_transport+0x308>
    }

    if (length_buffer % 2 == 1 || length_buffer < 8) // 8: STX, ETX, 2 x opcode, 4 x CRC
 80082be:	210a      	movs	r1, #10
 80082c0:	187b      	adds	r3, r7, r1
 80082c2:	881b      	ldrh	r3, [r3, #0]
 80082c4:	2201      	movs	r2, #1
 80082c6:	4013      	ands	r3, r2
 80082c8:	b29b      	uxth	r3, r3
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d103      	bne.n	80082d6 <astronode_decode_answer_transport+0x3e>
 80082ce:	187b      	adds	r3, r7, r1
 80082d0:	881b      	ldrh	r3, [r3, #0]
 80082d2:	2b07      	cmp	r3, #7
 80082d4:	d805      	bhi.n	80082e2 <astronode_decode_answer_transport+0x4a>
    {
        send_debug_logs("ERROR : Message received from the Astronode is missing at least one character.");
 80082d6:	4bb5      	ldr	r3, [pc, #724]	; (80085ac <astronode_decode_answer_transport+0x314>)
 80082d8:	0018      	movs	r0, r3
 80082da:	f7fa fe8b 	bl	8002ff4 <send_debug_logs>
        return RS_FAILURE;
 80082de:	2300      	movs	r3, #0
 80082e0:	e15e      	b.n	80085a0 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->payload_len = (length_buffer - 8) / 2;
 80082e2:	230a      	movs	r3, #10
 80082e4:	18fb      	adds	r3, r7, r3
 80082e6:	881b      	ldrh	r3, [r3, #0]
 80082e8:	3b08      	subs	r3, #8
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	da00      	bge.n	80082f0 <astronode_decode_answer_transport+0x58>
 80082ee:	3301      	adds	r3, #1
 80082f0:	105b      	asrs	r3, r3, #1
 80082f2:	b299      	uxth	r1, r3
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	22c4      	movs	r2, #196	; 0xc4
 80082f8:	5299      	strh	r1, [r3, r2]

    if (p_source_buffer[length_buffer - 1] != ASTRONODE_TRANSPORT_ETX)
 80082fa:	230a      	movs	r3, #10
 80082fc:	18fb      	adds	r3, r7, r3
 80082fe:	881b      	ldrh	r3, [r3, #0]
 8008300:	3b01      	subs	r3, #1
 8008302:	68fa      	ldr	r2, [r7, #12]
 8008304:	18d3      	adds	r3, r2, r3
 8008306:	781b      	ldrb	r3, [r3, #0]
 8008308:	2b03      	cmp	r3, #3
 800830a:	d005      	beq.n	8008318 <astronode_decode_answer_transport+0x80>
    {
        send_debug_logs("ERROR : Message received from the Astronode does not end with ETX character.");
 800830c:	4ba8      	ldr	r3, [pc, #672]	; (80085b0 <astronode_decode_answer_transport+0x318>)
 800830e:	0018      	movs	r0, r3
 8008310:	f7fa fe70 	bl	8002ff4 <send_debug_logs>
        return RS_FAILURE;
 8008314:	2300      	movs	r3, #0
 8008316:	e143      	b.n	80085a0 <astronode_decode_answer_transport+0x308>
    }

    uint8_t nibble_high = 0;
 8008318:	2117      	movs	r1, #23
 800831a:	187b      	adds	r3, r7, r1
 800831c:	2200      	movs	r2, #0
 800831e:	701a      	strb	r2, [r3, #0]
    uint8_t nibble_low = 0;
 8008320:	2416      	movs	r4, #22
 8008322:	193b      	adds	r3, r7, r4
 8008324:	2200      	movs	r2, #0
 8008326:	701a      	strb	r2, [r3, #0]

    // Op code
    if (ascii_to_value(p_source_buffer[1], &nibble_high) == false
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	3301      	adds	r3, #1
 800832c:	781b      	ldrb	r3, [r3, #0]
 800832e:	187a      	adds	r2, r7, r1
 8008330:	0011      	movs	r1, r2
 8008332:	0018      	movs	r0, r3
 8008334:	f7ff fee2 	bl	80080fc <ascii_to_value>
 8008338:	0003      	movs	r3, r0
 800833a:	001a      	movs	r2, r3
 800833c:	2301      	movs	r3, #1
 800833e:	4053      	eors	r3, r2
 8008340:	b2db      	uxtb	r3, r3
 8008342:	2b00      	cmp	r3, #0
 8008344:	d10e      	bne.n	8008364 <astronode_decode_answer_transport+0xcc>
        || ascii_to_value(p_source_buffer[2], &nibble_low) == false)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	3302      	adds	r3, #2
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	193a      	adds	r2, r7, r4
 800834e:	0011      	movs	r1, r2
 8008350:	0018      	movs	r0, r3
 8008352:	f7ff fed3 	bl	80080fc <ascii_to_value>
 8008356:	0003      	movs	r3, r0
 8008358:	001a      	movs	r2, r3
 800835a:	2301      	movs	r3, #1
 800835c:	4053      	eors	r3, r2
 800835e:	b2db      	uxtb	r3, r3
 8008360:	2b00      	cmp	r3, #0
 8008362:	d005      	beq.n	8008370 <astronode_decode_answer_transport+0xd8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008364:	4b93      	ldr	r3, [pc, #588]	; (80085b4 <astronode_decode_answer_transport+0x31c>)
 8008366:	0018      	movs	r0, r3
 8008368:	f7fa fe44 	bl	8002ff4 <send_debug_logs>
        return RS_FAILURE;
 800836c:	2300      	movs	r3, #0
 800836e:	e117      	b.n	80085a0 <astronode_decode_answer_transport+0x308>
    }

    p_destination_message->op_code = (nibble_high << 4) + nibble_low;
 8008370:	2317      	movs	r3, #23
 8008372:	18fb      	adds	r3, r7, r3
 8008374:	781b      	ldrb	r3, [r3, #0]
 8008376:	011b      	lsls	r3, r3, #4
 8008378:	b2da      	uxtb	r2, r3
 800837a:	2316      	movs	r3, #22
 800837c:	18fb      	adds	r3, r7, r3
 800837e:	781b      	ldrb	r3, [r3, #0]
 8008380:	18d3      	adds	r3, r2, r3
 8008382:	b2da      	uxtb	r2, r3
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	701a      	strb	r2, [r3, #0]

    // Payload
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 8008388:	231e      	movs	r3, #30
 800838a:	18fb      	adds	r3, r7, r3
 800838c:	2203      	movs	r2, #3
 800838e:	801a      	strh	r2, [r3, #0]
 8008390:	231c      	movs	r3, #28
 8008392:	18fb      	adds	r3, r7, r3
 8008394:	2200      	movs	r2, #0
 8008396:	801a      	strh	r2, [r3, #0]
 8008398:	e045      	b.n	8008426 <astronode_decode_answer_transport+0x18e>
    {
        if (ascii_to_value(p_source_buffer[i], &nibble_high) == false
 800839a:	241e      	movs	r4, #30
 800839c:	193b      	adds	r3, r7, r4
 800839e:	881b      	ldrh	r3, [r3, #0]
 80083a0:	68fa      	ldr	r2, [r7, #12]
 80083a2:	18d3      	adds	r3, r2, r3
 80083a4:	781b      	ldrb	r3, [r3, #0]
 80083a6:	2217      	movs	r2, #23
 80083a8:	18ba      	adds	r2, r7, r2
 80083aa:	0011      	movs	r1, r2
 80083ac:	0018      	movs	r0, r3
 80083ae:	f7ff fea5 	bl	80080fc <ascii_to_value>
 80083b2:	0003      	movs	r3, r0
 80083b4:	001a      	movs	r2, r3
 80083b6:	2301      	movs	r3, #1
 80083b8:	4053      	eors	r3, r2
 80083ba:	b2db      	uxtb	r3, r3
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d112      	bne.n	80083e6 <astronode_decode_answer_transport+0x14e>
            || ascii_to_value(p_source_buffer[i + 1], &nibble_low) == false)
 80083c0:	193b      	adds	r3, r7, r4
 80083c2:	881b      	ldrh	r3, [r3, #0]
 80083c4:	3301      	adds	r3, #1
 80083c6:	68fa      	ldr	r2, [r7, #12]
 80083c8:	18d3      	adds	r3, r2, r3
 80083ca:	781b      	ldrb	r3, [r3, #0]
 80083cc:	2216      	movs	r2, #22
 80083ce:	18ba      	adds	r2, r7, r2
 80083d0:	0011      	movs	r1, r2
 80083d2:	0018      	movs	r0, r3
 80083d4:	f7ff fe92 	bl	80080fc <ascii_to_value>
 80083d8:	0003      	movs	r3, r0
 80083da:	001a      	movs	r2, r3
 80083dc:	2301      	movs	r3, #1
 80083de:	4053      	eors	r3, r2
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d005      	beq.n	80083f2 <astronode_decode_answer_transport+0x15a>
        {
            send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80083e6:	4b73      	ldr	r3, [pc, #460]	; (80085b4 <astronode_decode_answer_transport+0x31c>)
 80083e8:	0018      	movs	r0, r3
 80083ea:	f7fa fe03 	bl	8002ff4 <send_debug_logs>
            return RS_FAILURE;
 80083ee:	2300      	movs	r3, #0
 80083f0:	e0d6      	b.n	80085a0 <astronode_decode_answer_transport+0x308>
        }

        p_destination_message->p_payload[j++] = (nibble_high << 4) + nibble_low;
 80083f2:	2317      	movs	r3, #23
 80083f4:	18fb      	adds	r3, r7, r3
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	011b      	lsls	r3, r3, #4
 80083fa:	b2d9      	uxtb	r1, r3
 80083fc:	2316      	movs	r3, #22
 80083fe:	18fb      	adds	r3, r7, r3
 8008400:	781a      	ldrb	r2, [r3, #0]
 8008402:	201c      	movs	r0, #28
 8008404:	183b      	adds	r3, r7, r0
 8008406:	881b      	ldrh	r3, [r3, #0]
 8008408:	1838      	adds	r0, r7, r0
 800840a:	1c5c      	adds	r4, r3, #1
 800840c:	8004      	strh	r4, [r0, #0]
 800840e:	0018      	movs	r0, r3
 8008410:	188b      	adds	r3, r1, r2
 8008412:	b2da      	uxtb	r2, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	181b      	adds	r3, r3, r0
 8008418:	705a      	strb	r2, [r3, #1]
    for (uint16_t i = 3, j = 0; i < length_buffer - 5; i += 2)
 800841a:	221e      	movs	r2, #30
 800841c:	18bb      	adds	r3, r7, r2
 800841e:	18ba      	adds	r2, r7, r2
 8008420:	8812      	ldrh	r2, [r2, #0]
 8008422:	3202      	adds	r2, #2
 8008424:	801a      	strh	r2, [r3, #0]
 8008426:	231e      	movs	r3, #30
 8008428:	18fb      	adds	r3, r7, r3
 800842a:	881a      	ldrh	r2, [r3, #0]
 800842c:	260a      	movs	r6, #10
 800842e:	19bb      	adds	r3, r7, r6
 8008430:	881b      	ldrh	r3, [r3, #0]
 8008432:	3b05      	subs	r3, #5
 8008434:	429a      	cmp	r2, r3
 8008436:	dbb0      	blt.n	800839a <astronode_decode_answer_transport+0x102>
    }

    // CRC
    uint16_t crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->op_code, 1, 0xFFFF);
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	251a      	movs	r5, #26
 800843c:	197c      	adds	r4, r7, r5
 800843e:	4a5e      	ldr	r2, [pc, #376]	; (80085b8 <astronode_decode_answer_transport+0x320>)
 8008440:	2101      	movs	r1, #1
 8008442:	0018      	movs	r0, r3
 8008444:	f000 f91e 	bl	8008684 <calculate_crc>
 8008448:	0003      	movs	r3, r0
 800844a:	8023      	strh	r3, [r4, #0]
    crc_calculated = calculate_crc((const uint8_t *)&p_destination_message->p_payload, p_destination_message->payload_len, crc_calculated);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	1c58      	adds	r0, r3, #1
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	22c4      	movs	r2, #196	; 0xc4
 8008454:	5a99      	ldrh	r1, [r3, r2]
 8008456:	197c      	adds	r4, r7, r5
 8008458:	197b      	adds	r3, r7, r5
 800845a:	881b      	ldrh	r3, [r3, #0]
 800845c:	001a      	movs	r2, r3
 800845e:	f000 f911 	bl	8008684 <calculate_crc>
 8008462:	0003      	movs	r3, r0
 8008464:	8023      	strh	r3, [r4, #0]
    crc_calculated = ((crc_calculated << 8) & 0xff00) | ((crc_calculated >> 8) & 0x00ff);
 8008466:	197b      	adds	r3, r7, r5
 8008468:	881b      	ldrh	r3, [r3, #0]
 800846a:	021b      	lsls	r3, r3, #8
 800846c:	b21a      	sxth	r2, r3
 800846e:	0029      	movs	r1, r5
 8008470:	197b      	adds	r3, r7, r5
 8008472:	881b      	ldrh	r3, [r3, #0]
 8008474:	0a1b      	lsrs	r3, r3, #8
 8008476:	b29b      	uxth	r3, r3
 8008478:	b21b      	sxth	r3, r3
 800847a:	4313      	orrs	r3, r2
 800847c:	b21a      	sxth	r2, r3
 800847e:	187b      	adds	r3, r7, r1
 8008480:	801a      	strh	r2, [r3, #0]


    if (ascii_to_value(p_source_buffer[length_buffer - 5], &nibble_high) == false
 8008482:	19bb      	adds	r3, r7, r6
 8008484:	881b      	ldrh	r3, [r3, #0]
 8008486:	3b05      	subs	r3, #5
 8008488:	68fa      	ldr	r2, [r7, #12]
 800848a:	18d3      	adds	r3, r2, r3
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	2217      	movs	r2, #23
 8008490:	18ba      	adds	r2, r7, r2
 8008492:	0011      	movs	r1, r2
 8008494:	0018      	movs	r0, r3
 8008496:	f7ff fe31 	bl	80080fc <ascii_to_value>
 800849a:	0003      	movs	r3, r0
 800849c:	001a      	movs	r2, r3
 800849e:	2301      	movs	r3, #1
 80084a0:	4053      	eors	r3, r2
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d112      	bne.n	80084ce <astronode_decode_answer_transport+0x236>
        || ascii_to_value(p_source_buffer[length_buffer - 4], &nibble_low) == false)
 80084a8:	19bb      	adds	r3, r7, r6
 80084aa:	881b      	ldrh	r3, [r3, #0]
 80084ac:	3b04      	subs	r3, #4
 80084ae:	68fa      	ldr	r2, [r7, #12]
 80084b0:	18d3      	adds	r3, r2, r3
 80084b2:	781b      	ldrb	r3, [r3, #0]
 80084b4:	2216      	movs	r2, #22
 80084b6:	18ba      	adds	r2, r7, r2
 80084b8:	0011      	movs	r1, r2
 80084ba:	0018      	movs	r0, r3
 80084bc:	f7ff fe1e 	bl	80080fc <ascii_to_value>
 80084c0:	0003      	movs	r3, r0
 80084c2:	001a      	movs	r2, r3
 80084c4:	2301      	movs	r3, #1
 80084c6:	4053      	eors	r3, r2
 80084c8:	b2db      	uxtb	r3, r3
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d005      	beq.n	80084da <astronode_decode_answer_transport+0x242>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 80084ce:	4b39      	ldr	r3, [pc, #228]	; (80085b4 <astronode_decode_answer_transport+0x31c>)
 80084d0:	0018      	movs	r0, r3
 80084d2:	f7fa fd8f 	bl	8002ff4 <send_debug_logs>
        return RS_FAILURE;
 80084d6:	2300      	movs	r3, #0
 80084d8:	e062      	b.n	80085a0 <astronode_decode_answer_transport+0x308>
    }

    uint16_t crc_received = (nibble_high << 12) + (nibble_low << 8);
 80084da:	2017      	movs	r0, #23
 80084dc:	183b      	adds	r3, r7, r0
 80084de:	781b      	ldrb	r3, [r3, #0]
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	031b      	lsls	r3, r3, #12
 80084e4:	b299      	uxth	r1, r3
 80084e6:	2416      	movs	r4, #22
 80084e8:	193b      	adds	r3, r7, r4
 80084ea:	781b      	ldrb	r3, [r3, #0]
 80084ec:	b29b      	uxth	r3, r3
 80084ee:	021b      	lsls	r3, r3, #8
 80084f0:	b29a      	uxth	r2, r3
 80084f2:	2318      	movs	r3, #24
 80084f4:	18fb      	adds	r3, r7, r3
 80084f6:	188a      	adds	r2, r1, r2
 80084f8:	801a      	strh	r2, [r3, #0]

    if (ascii_to_value(p_source_buffer[length_buffer - 3], &nibble_high) == false
 80084fa:	250a      	movs	r5, #10
 80084fc:	197b      	adds	r3, r7, r5
 80084fe:	881b      	ldrh	r3, [r3, #0]
 8008500:	3b03      	subs	r3, #3
 8008502:	68fa      	ldr	r2, [r7, #12]
 8008504:	18d3      	adds	r3, r2, r3
 8008506:	781b      	ldrb	r3, [r3, #0]
 8008508:	183a      	adds	r2, r7, r0
 800850a:	0011      	movs	r1, r2
 800850c:	0018      	movs	r0, r3
 800850e:	f7ff fdf5 	bl	80080fc <ascii_to_value>
 8008512:	0003      	movs	r3, r0
 8008514:	001a      	movs	r2, r3
 8008516:	2301      	movs	r3, #1
 8008518:	4053      	eors	r3, r2
 800851a:	b2db      	uxtb	r3, r3
 800851c:	2b00      	cmp	r3, #0
 800851e:	d111      	bne.n	8008544 <astronode_decode_answer_transport+0x2ac>
        || ascii_to_value(p_source_buffer[length_buffer - 2], &nibble_low) == false)
 8008520:	197b      	adds	r3, r7, r5
 8008522:	881b      	ldrh	r3, [r3, #0]
 8008524:	3b02      	subs	r3, #2
 8008526:	68fa      	ldr	r2, [r7, #12]
 8008528:	18d3      	adds	r3, r2, r3
 800852a:	781b      	ldrb	r3, [r3, #0]
 800852c:	193a      	adds	r2, r7, r4
 800852e:	0011      	movs	r1, r2
 8008530:	0018      	movs	r0, r3
 8008532:	f7ff fde3 	bl	80080fc <ascii_to_value>
 8008536:	0003      	movs	r3, r0
 8008538:	001a      	movs	r2, r3
 800853a:	2301      	movs	r3, #1
 800853c:	4053      	eors	r3, r2
 800853e:	b2db      	uxtb	r3, r3
 8008540:	2b00      	cmp	r3, #0
 8008542:	d005      	beq.n	8008550 <astronode_decode_answer_transport+0x2b8>
    {
        send_debug_logs("ERROR : Message received from the Astronode contains a non-ASCII character.");
 8008544:	4b1b      	ldr	r3, [pc, #108]	; (80085b4 <astronode_decode_answer_transport+0x31c>)
 8008546:	0018      	movs	r0, r3
 8008548:	f7fa fd54 	bl	8002ff4 <send_debug_logs>
        return RS_FAILURE;
 800854c:	2300      	movs	r3, #0
 800854e:	e027      	b.n	80085a0 <astronode_decode_answer_transport+0x308>
    }

    crc_received += (nibble_high << 4) + nibble_low;
 8008550:	2317      	movs	r3, #23
 8008552:	18fb      	adds	r3, r7, r3
 8008554:	781b      	ldrb	r3, [r3, #0]
 8008556:	b29b      	uxth	r3, r3
 8008558:	011b      	lsls	r3, r3, #4
 800855a:	b29a      	uxth	r2, r3
 800855c:	2316      	movs	r3, #22
 800855e:	18fb      	adds	r3, r7, r3
 8008560:	781b      	ldrb	r3, [r3, #0]
 8008562:	b29b      	uxth	r3, r3
 8008564:	18d3      	adds	r3, r2, r3
 8008566:	b299      	uxth	r1, r3
 8008568:	2018      	movs	r0, #24
 800856a:	183b      	adds	r3, r7, r0
 800856c:	183a      	adds	r2, r7, r0
 800856e:	8812      	ldrh	r2, [r2, #0]
 8008570:	188a      	adds	r2, r1, r2
 8008572:	801a      	strh	r2, [r3, #0]

    if (crc_received != crc_calculated)
 8008574:	183a      	adds	r2, r7, r0
 8008576:	231a      	movs	r3, #26
 8008578:	18fb      	adds	r3, r7, r3
 800857a:	8812      	ldrh	r2, [r2, #0]
 800857c:	881b      	ldrh	r3, [r3, #0]
 800857e:	429a      	cmp	r2, r3
 8008580:	d005      	beq.n	800858e <astronode_decode_answer_transport+0x2f6>
    {
        send_debug_logs("ERROR : CRC sent by the Astronode does not match the expected CRC");
 8008582:	4b0e      	ldr	r3, [pc, #56]	; (80085bc <astronode_decode_answer_transport+0x324>)
 8008584:	0018      	movs	r0, r3
 8008586:	f7fa fd35 	bl	8002ff4 <send_debug_logs>
        return RS_FAILURE;
 800858a:	2300      	movs	r3, #0
 800858c:	e008      	b.n	80085a0 <astronode_decode_answer_transport+0x308>
    }

    if (p_destination_message->op_code == ASTRONODE_OP_CODE_ERROR)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	781b      	ldrb	r3, [r3, #0]
 8008592:	2bff      	cmp	r3, #255	; 0xff
 8008594:	d103      	bne.n	800859e <astronode_decode_answer_transport+0x306>
    {
        check_for_error(p_destination_message);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	0018      	movs	r0, r3
 800859a:	f000 f8c3 	bl	8008724 <check_for_error>
    }

    return RS_SUCCESS;
 800859e:	2301      	movs	r3, #1
}
 80085a0:	0018      	movs	r0, r3
 80085a2:	46bd      	mov	sp, r7
 80085a4:	b009      	add	sp, #36	; 0x24
 80085a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085a8:	0800f014 	.word	0x0800f014
 80085ac:	0800f064 	.word	0x0800f064
 80085b0:	0800f0b4 	.word	0x0800f0b4
 80085b4:	0800f104 	.word	0x0800f104
 80085b8:	0000ffff 	.word	0x0000ffff
 80085bc:	0800f150 	.word	0x0800f150

080085c0 <astronode_transport_send_receive>:

return_status_t astronode_transport_send_receive(astronode_app_msg_t *p_request, astronode_app_msg_t *p_answer)
{
 80085c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085c2:	4c2b      	ldr	r4, [pc, #172]	; (8008670 <astronode_transport_send_receive+0xb0>)
 80085c4:	44a5      	add	sp, r4
 80085c6:	af00      	add	r7, sp, #0
 80085c8:	6078      	str	r0, [r7, #4]
 80085ca:	6039      	str	r1, [r7, #0]
    uint8_t request_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 80085cc:	4b29      	ldr	r3, [pc, #164]	; (8008674 <astronode_transport_send_receive+0xb4>)
 80085ce:	25ca      	movs	r5, #202	; 0xca
 80085d0:	00ad      	lsls	r5, r5, #2
 80085d2:	195b      	adds	r3, r3, r5
 80085d4:	19db      	adds	r3, r3, r7
 80085d6:	2200      	movs	r2, #0
 80085d8:	601a      	str	r2, [r3, #0]
 80085da:	3304      	adds	r3, #4
 80085dc:	22c4      	movs	r2, #196	; 0xc4
 80085de:	0052      	lsls	r2, r2, #1
 80085e0:	2100      	movs	r1, #0
 80085e2:	0018      	movs	r0, r3
 80085e4:	f000 feda 	bl	800939c <memset>
    uint8_t answer_transport[ASTRONODE_TRANSPORT_MSG_MAX_LEN_BYTES] = {0};
 80085e8:	4b23      	ldr	r3, [pc, #140]	; (8008678 <astronode_transport_send_receive+0xb8>)
 80085ea:	195b      	adds	r3, r3, r5
 80085ec:	19db      	adds	r3, r3, r7
 80085ee:	2200      	movs	r2, #0
 80085f0:	601a      	str	r2, [r3, #0]
 80085f2:	3304      	adds	r3, #4
 80085f4:	22c4      	movs	r2, #196	; 0xc4
 80085f6:	0052      	lsls	r2, r2, #1
 80085f8:	2100      	movs	r1, #0
 80085fa:	0018      	movs	r0, r3
 80085fc:	f000 fece 	bl	800939c <memset>
    uint16_t answer_length =  0;
 8008600:	4b1e      	ldr	r3, [pc, #120]	; (800867c <astronode_transport_send_receive+0xbc>)
 8008602:	195b      	adds	r3, r3, r5
 8008604:	19db      	adds	r3, r3, r7
 8008606:	2200      	movs	r2, #0
 8008608:	801a      	strh	r2, [r3, #0]

    uint16_t request_length = astronode_create_request_transport(p_request, request_transport);
 800860a:	4e1d      	ldr	r6, [pc, #116]	; (8008680 <astronode_transport_send_receive+0xc0>)
 800860c:	19bc      	adds	r4, r7, r6
 800860e:	23cc      	movs	r3, #204	; 0xcc
 8008610:	005b      	lsls	r3, r3, #1
 8008612:	18fa      	adds	r2, r7, r3
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	0011      	movs	r1, r2
 8008618:	0018      	movs	r0, r3
 800861a:	f7ff fd9b 	bl	8008154 <astronode_create_request_transport>
 800861e:	0003      	movs	r3, r0
 8008620:	8023      	strh	r3, [r4, #0]

    send_astronode_request(request_transport, request_length);
 8008622:	19bb      	adds	r3, r7, r6
 8008624:	881a      	ldrh	r2, [r3, #0]
 8008626:	23cc      	movs	r3, #204	; 0xcc
 8008628:	005b      	lsls	r3, r3, #1
 800862a:	18fb      	adds	r3, r7, r3
 800862c:	0011      	movs	r1, r2
 800862e:	0018      	movs	r0, r3
 8008630:	f7fa fd2a 	bl	8003088 <send_astronode_request>
    if(receive_astronode_answer(answer_transport, &answer_length) == RS_SUCCESS)
 8008634:	230a      	movs	r3, #10
 8008636:	18fa      	adds	r2, r7, r3
 8008638:	240c      	movs	r4, #12
 800863a:	193b      	adds	r3, r7, r4
 800863c:	0011      	movs	r1, r2
 800863e:	0018      	movs	r0, r3
 8008640:	f000 f92c 	bl	800889c <receive_astronode_answer>
 8008644:	0003      	movs	r3, r0
 8008646:	2b01      	cmp	r3, #1
 8008648:	d10a      	bne.n	8008660 <astronode_transport_send_receive+0xa0>
    {
        return astronode_decode_answer_transport(answer_transport, answer_length, p_answer);
 800864a:	4b0c      	ldr	r3, [pc, #48]	; (800867c <astronode_transport_send_receive+0xbc>)
 800864c:	195b      	adds	r3, r3, r5
 800864e:	19db      	adds	r3, r3, r7
 8008650:	8819      	ldrh	r1, [r3, #0]
 8008652:	683a      	ldr	r2, [r7, #0]
 8008654:	193b      	adds	r3, r7, r4
 8008656:	0018      	movs	r0, r3
 8008658:	f7ff fe1e 	bl	8008298 <astronode_decode_answer_transport>
 800865c:	0003      	movs	r3, r0
 800865e:	e000      	b.n	8008662 <astronode_transport_send_receive+0xa2>
    }
    else
    {
        return RS_FAILURE;
 8008660:	2300      	movs	r3, #0
    }
}
 8008662:	0018      	movs	r0, r3
 8008664:	46bd      	mov	sp, r7
 8008666:	23cb      	movs	r3, #203	; 0xcb
 8008668:	009b      	lsls	r3, r3, #2
 800866a:	449d      	add	sp, r3
 800866c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800866e:	46c0      	nop			; (mov r8, r8)
 8008670:	fffffcd4 	.word	0xfffffcd4
 8008674:	fffffe70 	.word	0xfffffe70
 8008678:	fffffce4 	.word	0xfffffce4
 800867c:	fffffce2 	.word	0xfffffce2
 8008680:	00000326 	.word	0x00000326

08008684 <calculate_crc>:

static uint16_t calculate_crc(const uint8_t *p_data, uint16_t data_len, uint16_t init_value)
{
 8008684:	b590      	push	{r4, r7, lr}
 8008686:	b085      	sub	sp, #20
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	0008      	movs	r0, r1
 800868e:	0011      	movs	r1, r2
 8008690:	1cbb      	adds	r3, r7, #2
 8008692:	1c02      	adds	r2, r0, #0
 8008694:	801a      	strh	r2, [r3, #0]
 8008696:	003b      	movs	r3, r7
 8008698:	1c0a      	adds	r2, r1, #0
 800869a:	801a      	strh	r2, [r3, #0]
    uint16_t crc = init_value;
 800869c:	230e      	movs	r3, #14
 800869e:	18fb      	adds	r3, r7, r3
 80086a0:	003a      	movs	r2, r7
 80086a2:	8812      	ldrh	r2, [r2, #0]
 80086a4:	801a      	strh	r2, [r3, #0]

    while (data_len--)
 80086a6:	e02e      	b.n	8008706 <calculate_crc+0x82>
    {
        uint16_t x = crc >> 8 ^ *p_data++;
 80086a8:	240e      	movs	r4, #14
 80086aa:	193b      	adds	r3, r7, r4
 80086ac:	881b      	ldrh	r3, [r3, #0]
 80086ae:	0a1b      	lsrs	r3, r3, #8
 80086b0:	b299      	uxth	r1, r3
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	1c5a      	adds	r2, r3, #1
 80086b6:	607a      	str	r2, [r7, #4]
 80086b8:	781b      	ldrb	r3, [r3, #0]
 80086ba:	b29a      	uxth	r2, r3
 80086bc:	200c      	movs	r0, #12
 80086be:	183b      	adds	r3, r7, r0
 80086c0:	404a      	eors	r2, r1
 80086c2:	801a      	strh	r2, [r3, #0]
        x ^= x >> 4;
 80086c4:	183b      	adds	r3, r7, r0
 80086c6:	881b      	ldrh	r3, [r3, #0]
 80086c8:	091b      	lsrs	r3, r3, #4
 80086ca:	b299      	uxth	r1, r3
 80086cc:	183b      	adds	r3, r7, r0
 80086ce:	183a      	adds	r2, r7, r0
 80086d0:	8812      	ldrh	r2, [r2, #0]
 80086d2:	404a      	eors	r2, r1
 80086d4:	801a      	strh	r2, [r3, #0]
        crc = (crc << 8) ^ (x << 12) ^ (x << 5) ^ (x);
 80086d6:	0021      	movs	r1, r4
 80086d8:	187b      	adds	r3, r7, r1
 80086da:	881b      	ldrh	r3, [r3, #0]
 80086dc:	021b      	lsls	r3, r3, #8
 80086de:	b21a      	sxth	r2, r3
 80086e0:	183b      	adds	r3, r7, r0
 80086e2:	881b      	ldrh	r3, [r3, #0]
 80086e4:	031b      	lsls	r3, r3, #12
 80086e6:	b21b      	sxth	r3, r3
 80086e8:	4053      	eors	r3, r2
 80086ea:	b21a      	sxth	r2, r3
 80086ec:	183b      	adds	r3, r7, r0
 80086ee:	881b      	ldrh	r3, [r3, #0]
 80086f0:	015b      	lsls	r3, r3, #5
 80086f2:	b21b      	sxth	r3, r3
 80086f4:	4053      	eors	r3, r2
 80086f6:	b21a      	sxth	r2, r3
 80086f8:	183b      	adds	r3, r7, r0
 80086fa:	2000      	movs	r0, #0
 80086fc:	5e1b      	ldrsh	r3, [r3, r0]
 80086fe:	4053      	eors	r3, r2
 8008700:	b21a      	sxth	r2, r3
 8008702:	187b      	adds	r3, r7, r1
 8008704:	801a      	strh	r2, [r3, #0]
    while (data_len--)
 8008706:	1cbb      	adds	r3, r7, #2
 8008708:	881b      	ldrh	r3, [r3, #0]
 800870a:	1cba      	adds	r2, r7, #2
 800870c:	1e59      	subs	r1, r3, #1
 800870e:	8011      	strh	r1, [r2, #0]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1c9      	bne.n	80086a8 <calculate_crc+0x24>
    }
    return crc;
 8008714:	230e      	movs	r3, #14
 8008716:	18fb      	adds	r3, r7, r3
 8008718:	881b      	ldrh	r3, [r3, #0]
}
 800871a:	0018      	movs	r0, r3
 800871c:	46bd      	mov	sp, r7
 800871e:	b005      	add	sp, #20
 8008720:	bd90      	pop	{r4, r7, pc}
	...

08008724 <check_for_error>:

static void check_for_error(astronode_app_msg_t *p_answer)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
    uint16_t error_code = p_answer->p_payload[0] + (p_answer->p_payload[1] << 8);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	785b      	ldrb	r3, [r3, #1]
 8008730:	b299      	uxth	r1, r3
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	789b      	ldrb	r3, [r3, #2]
 8008736:	b29b      	uxth	r3, r3
 8008738:	021b      	lsls	r3, r3, #8
 800873a:	b29a      	uxth	r2, r3
 800873c:	200e      	movs	r0, #14
 800873e:	183b      	adds	r3, r7, r0
 8008740:	188a      	adds	r2, r1, r2
 8008742:	801a      	strh	r2, [r3, #0]

    switch (error_code)
 8008744:	183b      	adds	r3, r7, r0
 8008746:	881b      	ldrh	r3, [r3, #0]
 8008748:	4a40      	ldr	r2, [pc, #256]	; (800884c <check_for_error+0x128>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d100      	bne.n	8008750 <check_for_error+0x2c>
 800874e:	e06f      	b.n	8008830 <check_for_error+0x10c>
 8008750:	4a3e      	ldr	r2, [pc, #248]	; (800884c <check_for_error+0x128>)
 8008752:	4293      	cmp	r3, r2
 8008754:	dd00      	ble.n	8008758 <check_for_error+0x34>
 8008756:	e070      	b.n	800883a <check_for_error+0x116>
 8008758:	4a3d      	ldr	r2, [pc, #244]	; (8008850 <check_for_error+0x12c>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d100      	bne.n	8008760 <check_for_error+0x3c>
 800875e:	e062      	b.n	8008826 <check_for_error+0x102>
 8008760:	4a3b      	ldr	r2, [pc, #236]	; (8008850 <check_for_error+0x12c>)
 8008762:	4293      	cmp	r3, r2
 8008764:	dd00      	ble.n	8008768 <check_for_error+0x44>
 8008766:	e068      	b.n	800883a <check_for_error+0x116>
 8008768:	4a3a      	ldr	r2, [pc, #232]	; (8008854 <check_for_error+0x130>)
 800876a:	4293      	cmp	r3, r2
 800876c:	d056      	beq.n	800881c <check_for_error+0xf8>
 800876e:	4a39      	ldr	r2, [pc, #228]	; (8008854 <check_for_error+0x130>)
 8008770:	4293      	cmp	r3, r2
 8008772:	dd00      	ble.n	8008776 <check_for_error+0x52>
 8008774:	e061      	b.n	800883a <check_for_error+0x116>
 8008776:	4a38      	ldr	r2, [pc, #224]	; (8008858 <check_for_error+0x134>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d04a      	beq.n	8008812 <check_for_error+0xee>
 800877c:	4a36      	ldr	r2, [pc, #216]	; (8008858 <check_for_error+0x134>)
 800877e:	4293      	cmp	r3, r2
 8008780:	dc5b      	bgt.n	800883a <check_for_error+0x116>
 8008782:	4a36      	ldr	r2, [pc, #216]	; (800885c <check_for_error+0x138>)
 8008784:	4293      	cmp	r3, r2
 8008786:	d03f      	beq.n	8008808 <check_for_error+0xe4>
 8008788:	4a34      	ldr	r2, [pc, #208]	; (800885c <check_for_error+0x138>)
 800878a:	4293      	cmp	r3, r2
 800878c:	dc55      	bgt.n	800883a <check_for_error+0x116>
 800878e:	4a34      	ldr	r2, [pc, #208]	; (8008860 <check_for_error+0x13c>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d034      	beq.n	80087fe <check_for_error+0xda>
 8008794:	4a32      	ldr	r2, [pc, #200]	; (8008860 <check_for_error+0x13c>)
 8008796:	4293      	cmp	r3, r2
 8008798:	dc4f      	bgt.n	800883a <check_for_error+0x116>
 800879a:	4a32      	ldr	r2, [pc, #200]	; (8008864 <check_for_error+0x140>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d029      	beq.n	80087f4 <check_for_error+0xd0>
 80087a0:	4a30      	ldr	r2, [pc, #192]	; (8008864 <check_for_error+0x140>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	dc49      	bgt.n	800883a <check_for_error+0x116>
 80087a6:	4a30      	ldr	r2, [pc, #192]	; (8008868 <check_for_error+0x144>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d01e      	beq.n	80087ea <check_for_error+0xc6>
 80087ac:	4a2e      	ldr	r2, [pc, #184]	; (8008868 <check_for_error+0x144>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	dc43      	bgt.n	800883a <check_for_error+0x116>
 80087b2:	2222      	movs	r2, #34	; 0x22
 80087b4:	32ff      	adds	r2, #255	; 0xff
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d012      	beq.n	80087e0 <check_for_error+0xbc>
 80087ba:	2291      	movs	r2, #145	; 0x91
 80087bc:	0052      	lsls	r2, r2, #1
 80087be:	4293      	cmp	r3, r2
 80087c0:	da3b      	bge.n	800883a <check_for_error+0x116>
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	d002      	beq.n	80087cc <check_for_error+0xa8>
 80087c6:	2b11      	cmp	r3, #17
 80087c8:	d005      	beq.n	80087d6 <check_for_error+0xb2>
 80087ca:	e036      	b.n	800883a <check_for_error+0x116>
    {
        case ASTRONODE_ERR_CODE_CRC_NOT_VALID:
            send_debug_logs("[ERROR] CRC_NOT_VALID : Discrepancy between provided CRC and expected CRC.");
 80087cc:	4b27      	ldr	r3, [pc, #156]	; (800886c <check_for_error+0x148>)
 80087ce:	0018      	movs	r0, r3
 80087d0:	f7fa fc10 	bl	8002ff4 <send_debug_logs>
            break;
 80087d4:	e036      	b.n	8008844 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_LENGTH_NOT_VALID:
            send_debug_logs("[ERROR] LENGTH_NOT_VALID : Message exceeds the maximum length allowed by the given operation code.");
 80087d6:	4b26      	ldr	r3, [pc, #152]	; (8008870 <check_for_error+0x14c>)
 80087d8:	0018      	movs	r0, r3
 80087da:	f7fa fc0b 	bl	8002ff4 <send_debug_logs>
            break;
 80087de:	e031      	b.n	8008844 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_OPCODE_NOT_VALID:
            send_debug_logs("[ERROR] OPCODE_NOT_VALID : Invalid operation code used.");
 80087e0:	4b24      	ldr	r3, [pc, #144]	; (8008874 <check_for_error+0x150>)
 80087e2:	0018      	movs	r0, r3
 80087e4:	f7fa fc06 	bl	8002ff4 <send_debug_logs>
            break;
 80087e8:	e02c      	b.n	8008844 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FORMAT_NOT_VALID:
            send_debug_logs("[ERROR] FORMAT_NOT_VALID : At least one of the fields (SSID, password, token) is not composed of exclusively printable standard ASCII characters (0x20 to 0x7E).");
 80087ea:	4b23      	ldr	r3, [pc, #140]	; (8008878 <check_for_error+0x154>)
 80087ec:	0018      	movs	r0, r3
 80087ee:	f7fa fc01 	bl	8002ff4 <send_debug_logs>
            break;
 80087f2:	e027      	b.n	8008844 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_FLASH_WRITING_FAILED:
            send_debug_logs("[ERROR] FLASH_WRITING_FAILED : Failed to write the Wi-Fi settings (SSID, password, token) to the flash.");
 80087f4:	4b21      	ldr	r3, [pc, #132]	; (800887c <check_for_error+0x158>)
 80087f6:	0018      	movs	r0, r3
 80087f8:	f7fa fbfc 	bl	8002ff4 <send_debug_logs>
            break;
 80087fc:	e022      	b.n	8008844 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_FULL:
            send_debug_logs("[ERROR] BUFFER_FULL : Failed to queue the payload because the sending queue is already full.");
 80087fe:	4b20      	ldr	r3, [pc, #128]	; (8008880 <check_for_error+0x15c>)
 8008800:	0018      	movs	r0, r3
 8008802:	f7fa fbf7 	bl	8002ff4 <send_debug_logs>
            break;
 8008806:	e01d      	b.n	8008844 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_DUPLICATE_ID:
            send_debug_logs("[ERROR] DUPLICATE_ID : Failed to queue the payload because the Payload ID provided by the asset is already in use in the Astronode queue.");
 8008808:	4b1e      	ldr	r3, [pc, #120]	; (8008884 <check_for_error+0x160>)
 800880a:	0018      	movs	r0, r3
 800880c:	f7fa fbf2 	bl	8002ff4 <send_debug_logs>
            break;
 8008810:	e018      	b.n	8008844 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_BUFFER_EMPTY:
            send_debug_logs("[ERROR] BUFFER_EMPTY : Failed to dequeue a payload from the buffer because the buffer is empty.");
 8008812:	4b1d      	ldr	r3, [pc, #116]	; (8008888 <check_for_error+0x164>)
 8008814:	0018      	movs	r0, r3
 8008816:	f7fa fbed 	bl	8002ff4 <send_debug_logs>
            break;
 800881a:	e013      	b.n	8008844 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_INVALID_POS:
            send_debug_logs("[ERROR] INVALID_POS : Failed to update the geolocation information. Latitude and longitude fields must in the range [-90,90] degrees and [-180,180] degrees, respectively.");
 800881c:	4b1b      	ldr	r3, [pc, #108]	; (800888c <check_for_error+0x168>)
 800881e:	0018      	movs	r0, r3
 8008820:	f7fa fbe8 	bl	8002ff4 <send_debug_logs>
            break;
 8008824:	e00e      	b.n	8008844 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_ACK:
            send_debug_logs("[ERROR] NO_ACK : No satellite acknowledgement available for any payload.");
 8008826:	4b1a      	ldr	r3, [pc, #104]	; (8008890 <check_for_error+0x16c>)
 8008828:	0018      	movs	r0, r3
 800882a:	f7fa fbe3 	bl	8002ff4 <send_debug_logs>
            break;
 800882e:	e009      	b.n	8008844 <check_for_error+0x120>

        case ASTRONODE_ERR_CODE_NO_CLEAR:
            send_debug_logs("[ERROR] NO_CLEAR : No payload ack to clear, or it was already cleared.");
 8008830:	4b18      	ldr	r3, [pc, #96]	; (8008894 <check_for_error+0x170>)
 8008832:	0018      	movs	r0, r3
 8008834:	f7fa fbde 	bl	8002ff4 <send_debug_logs>
            break;
 8008838:	e004      	b.n	8008844 <check_for_error+0x120>

        default:
            send_debug_logs("[ERROR] error_code is not defined.");
 800883a:	4b17      	ldr	r3, [pc, #92]	; (8008898 <check_for_error+0x174>)
 800883c:	0018      	movs	r0, r3
 800883e:	f7fa fbd9 	bl	8002ff4 <send_debug_logs>
            break;
 8008842:	46c0      	nop			; (mov r8, r8)
    }
}
 8008844:	46c0      	nop			; (mov r8, r8)
 8008846:	46bd      	mov	sp, r7
 8008848:	b004      	add	sp, #16
 800884a:	bd80      	pop	{r7, pc}
 800884c:	00004601 	.word	0x00004601
 8008850:	00004501 	.word	0x00004501
 8008854:	00003501 	.word	0x00003501
 8008858:	00002601 	.word	0x00002601
 800885c:	00002511 	.word	0x00002511
 8008860:	00002501 	.word	0x00002501
 8008864:	00000611 	.word	0x00000611
 8008868:	00000601 	.word	0x00000601
 800886c:	0800f194 	.word	0x0800f194
 8008870:	0800f1e0 	.word	0x0800f1e0
 8008874:	0800f244 	.word	0x0800f244
 8008878:	0800f27c 	.word	0x0800f27c
 800887c:	0800f320 	.word	0x0800f320
 8008880:	0800f388 	.word	0x0800f388
 8008884:	0800f3e8 	.word	0x0800f3e8
 8008888:	0800f474 	.word	0x0800f474
 800888c:	0800f4d4 	.word	0x0800f4d4
 8008890:	0800f580 	.word	0x0800f580
 8008894:	0800f5cc 	.word	0x0800f5cc
 8008898:	0800f614 	.word	0x0800f614

0800889c <receive_astronode_answer>:

static return_status_t receive_astronode_answer(uint8_t *p_rx_buffer, uint16_t *p_buffer_length)
{
 800889c:	b5b0      	push	{r4, r5, r7, lr}
 800889e:	b086      	sub	sp, #24
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
 80088a4:	6039      	str	r1, [r7, #0]
    uint8_t rx_char = 0;
 80088a6:	230f      	movs	r3, #15
 80088a8:	18fb      	adds	r3, r7, r3
 80088aa:	2200      	movs	r2, #0
 80088ac:	701a      	strb	r2, [r3, #0]
    uint16_t length = 0;
 80088ae:	2316      	movs	r3, #22
 80088b0:	18fb      	adds	r3, r7, r3
 80088b2:	2200      	movs	r2, #0
 80088b4:	801a      	strh	r2, [r3, #0]
    uint32_t timeout_answer_received = get_systick();
 80088b6:	f7fa fc2b 	bl	8003110 <get_systick>
 80088ba:	0003      	movs	r3, r0
 80088bc:	613b      	str	r3, [r7, #16]
    bool is_answer_received = false;
 80088be:	2315      	movs	r3, #21
 80088c0:	18fb      	adds	r3, r7, r3
 80088c2:	2200      	movs	r2, #0
 80088c4:	701a      	strb	r2, [r3, #0]

    while (is_answer_received == false)
 80088c6:	e054      	b.n	8008972 <receive_astronode_answer+0xd6>
    {
        if (is_systick_timeout_over(timeout_answer_received, ASTRONODE_ANSWER_TIMEOUT_MS))
 80088c8:	4a34      	ldr	r2, [pc, #208]	; (800899c <receive_astronode_answer+0x100>)
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	0011      	movs	r1, r2
 80088ce:	0018      	movs	r0, r3
 80088d0:	f7fa fc26 	bl	8003120 <is_systick_timeout_over>
 80088d4:	1e03      	subs	r3, r0, #0
 80088d6:	d005      	beq.n	80088e4 <receive_astronode_answer+0x48>
        {
            send_debug_logs("ERROR : Received answer timeout..");
 80088d8:	4b31      	ldr	r3, [pc, #196]	; (80089a0 <receive_astronode_answer+0x104>)
 80088da:	0018      	movs	r0, r3
 80088dc:	f7fa fb8a 	bl	8002ff4 <send_debug_logs>
            return RS_FAILURE;
 80088e0:	2300      	movs	r3, #0
 80088e2:	e057      	b.n	8008994 <receive_astronode_answer+0xf8>
        }
        if (is_astronode_character_received(&rx_char))
 80088e4:	250f      	movs	r5, #15
 80088e6:	197b      	adds	r3, r7, r5
 80088e8:	0018      	movs	r0, r3
 80088ea:	f7fa fbeb 	bl	80030c4 <is_astronode_character_received>
 80088ee:	0003      	movs	r3, r0
 80088f0:	0019      	movs	r1, r3
 80088f2:	2016      	movs	r0, #22
 80088f4:	183b      	adds	r3, r7, r0
 80088f6:	183a      	adds	r2, r7, r0
 80088f8:	8812      	ldrh	r2, [r2, #0]
 80088fa:	801a      	strh	r2, [r3, #0]
 80088fc:	2415      	movs	r4, #21
 80088fe:	193b      	adds	r3, r7, r4
 8008900:	193a      	adds	r2, r7, r4
 8008902:	7812      	ldrb	r2, [r2, #0]
 8008904:	701a      	strb	r2, [r3, #0]
 8008906:	2900      	cmp	r1, #0
 8008908:	d033      	beq.n	8008972 <receive_astronode_answer+0xd6>
        {
            if (rx_char == ASTRONODE_TRANSPORT_STX)
 800890a:	197b      	adds	r3, r7, r5
 800890c:	781b      	ldrb	r3, [r3, #0]
 800890e:	2b02      	cmp	r3, #2
 8008910:	d105      	bne.n	800891e <receive_astronode_answer+0x82>
            {
                is_answer_received = false;
 8008912:	193b      	adds	r3, r7, r4
 8008914:	2200      	movs	r2, #0
 8008916:	701a      	strb	r2, [r3, #0]
                length = 0;
 8008918:	183b      	adds	r3, r7, r0
 800891a:	2200      	movs	r2, #0
 800891c:	801a      	strh	r2, [r3, #0]
            }

            p_rx_buffer[length] = rx_char;
 800891e:	2116      	movs	r1, #22
 8008920:	187b      	adds	r3, r7, r1
 8008922:	881b      	ldrh	r3, [r3, #0]
 8008924:	687a      	ldr	r2, [r7, #4]
 8008926:	18d3      	adds	r3, r2, r3
 8008928:	220f      	movs	r2, #15
 800892a:	18ba      	adds	r2, r7, r2
 800892c:	7812      	ldrb	r2, [r2, #0]
 800892e:	701a      	strb	r2, [r3, #0]
            length++;
 8008930:	187b      	adds	r3, r7, r1
 8008932:	881a      	ldrh	r2, [r3, #0]
 8008934:	187b      	adds	r3, r7, r1
 8008936:	3201      	adds	r2, #1
 8008938:	801a      	strh	r2, [r3, #0]

            if (length > ASTRONODE_MAX_LENGTH_RESPONSE)
 800893a:	187b      	adds	r3, r7, r1
 800893c:	881b      	ldrh	r3, [r3, #0]
 800893e:	2bb2      	cmp	r3, #178	; 0xb2
 8008940:	d905      	bls.n	800894e <receive_astronode_answer+0xb2>
            {
                send_debug_logs("ERROR : Message received from the Astronode exceed maximum length allowed.");
 8008942:	4b18      	ldr	r3, [pc, #96]	; (80089a4 <receive_astronode_answer+0x108>)
 8008944:	0018      	movs	r0, r3
 8008946:	f7fa fb55 	bl	8002ff4 <send_debug_logs>
                return RS_FAILURE;
 800894a:	2300      	movs	r3, #0
 800894c:	e022      	b.n	8008994 <receive_astronode_answer+0xf8>
            }

            if (rx_char == ASTRONODE_TRANSPORT_ETX)
 800894e:	230f      	movs	r3, #15
 8008950:	18fb      	adds	r3, r7, r3
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	2b03      	cmp	r3, #3
 8008956:	d10c      	bne.n	8008972 <receive_astronode_answer+0xd6>
            {
                if (length > 1)
 8008958:	2216      	movs	r2, #22
 800895a:	18bb      	adds	r3, r7, r2
 800895c:	881b      	ldrh	r3, [r3, #0]
 800895e:	2b01      	cmp	r3, #1
 8008960:	d907      	bls.n	8008972 <receive_astronode_answer+0xd6>
                {
                    *p_buffer_length = length;
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	18ba      	adds	r2, r7, r2
 8008966:	8812      	ldrh	r2, [r2, #0]
 8008968:	801a      	strh	r2, [r3, #0]
                    is_answer_received = true;
 800896a:	2315      	movs	r3, #21
 800896c:	18fb      	adds	r3, r7, r3
 800896e:	2201      	movs	r2, #1
 8008970:	701a      	strb	r2, [r3, #0]
    while (is_answer_received == false)
 8008972:	2315      	movs	r3, #21
 8008974:	18fb      	adds	r3, r7, r3
 8008976:	781b      	ldrb	r3, [r3, #0]
 8008978:	2201      	movs	r2, #1
 800897a:	4053      	eors	r3, r2
 800897c:	b2db      	uxtb	r3, r3
 800897e:	2b00      	cmp	r3, #0
 8008980:	d1a2      	bne.n	80088c8 <receive_astronode_answer+0x2c>
                }
            }
        }
    }
    send_debug_logs("Message received from the Astronode <-- ");
 8008982:	4b09      	ldr	r3, [pc, #36]	; (80089a8 <receive_astronode_answer+0x10c>)
 8008984:	0018      	movs	r0, r3
 8008986:	f7fa fb35 	bl	8002ff4 <send_debug_logs>
    send_debug_logs((char *) p_rx_buffer);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	0018      	movs	r0, r3
 800898e:	f7fa fb31 	bl	8002ff4 <send_debug_logs>

    return RS_SUCCESS;
 8008992:	2301      	movs	r3, #1
}
 8008994:	0018      	movs	r0, r3
 8008996:	46bd      	mov	sp, r7
 8008998:	b006      	add	sp, #24
 800899a:	bdb0      	pop	{r4, r5, r7, pc}
 800899c:	000005dc 	.word	0x000005dc
 80089a0:	0800f638 	.word	0x0800f638
 80089a4:	0800f65c 	.word	0x0800f65c
 80089a8:	0800f6a8 	.word	0x0800f6a8

080089ac <uint8_to_ascii_buffer>:

static void uint8_to_ascii_buffer(const uint8_t value, uint8_t *p_target_buffer)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b082      	sub	sp, #8
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	0002      	movs	r2, r0
 80089b4:	6039      	str	r1, [r7, #0]
 80089b6:	1dfb      	adds	r3, r7, #7
 80089b8:	701a      	strb	r2, [r3, #0]
    p_target_buffer[0] = g_ascii_lookup[value >> 4];
 80089ba:	1dfb      	adds	r3, r7, #7
 80089bc:	781b      	ldrb	r3, [r3, #0]
 80089be:	091b      	lsrs	r3, r3, #4
 80089c0:	b2db      	uxtb	r3, r3
 80089c2:	001a      	movs	r2, r3
 80089c4:	4b08      	ldr	r3, [pc, #32]	; (80089e8 <uint8_to_ascii_buffer+0x3c>)
 80089c6:	5c9a      	ldrb	r2, [r3, r2]
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	701a      	strb	r2, [r3, #0]
    p_target_buffer[1] = g_ascii_lookup[value & 0x0F];
 80089cc:	1dfb      	adds	r3, r7, #7
 80089ce:	781b      	ldrb	r3, [r3, #0]
 80089d0:	220f      	movs	r2, #15
 80089d2:	401a      	ands	r2, r3
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	3301      	adds	r3, #1
 80089d8:	4903      	ldr	r1, [pc, #12]	; (80089e8 <uint8_to_ascii_buffer+0x3c>)
 80089da:	5c8a      	ldrb	r2, [r1, r2]
 80089dc:	701a      	strb	r2, [r3, #0]
}
 80089de:	46c0      	nop			; (mov r8, r8)
 80089e0:	46bd      	mov	sp, r7
 80089e2:	b002      	add	sp, #8
 80089e4:	bd80      	pop	{r7, pc}
 80089e6:	46c0      	nop			; (mov r8, r8)
 80089e8:	0800f9f0 	.word	0x0800f9f0

080089ec <my_astro_add_payload_2_queue>:
 */
#include "my_astronode.h"


bool my_astro_add_payload_2_queue ( uint16_t id , char* payload )
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b084      	sub	sp, #16
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	0002      	movs	r2, r0
 80089f4:	6039      	str	r1, [r7, #0]
 80089f6:	1dbb      	adds	r3, r7, #6
 80089f8:	801a      	strh	r2, [r3, #0]
	size_t l = strlen ( payload ) ;
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	0018      	movs	r0, r3
 80089fe:	f7f7 fb81 	bl	8000104 <strlen>
 8008a02:	0003      	movs	r3, r0
 8008a04:	60fb      	str	r3, [r7, #12]
	if ( l <= ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES )
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2ba0      	cmp	r3, #160	; 0xa0
 8008a0a:	d80b      	bhi.n	8008a24 <my_astro_add_payload_2_queue+0x38>
	{
		if ( astronode_send_pld_er ( id , payload , l ) )
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	b29a      	uxth	r2, r3
 8008a10:	6839      	ldr	r1, [r7, #0]
 8008a12:	1dbb      	adds	r3, r7, #6
 8008a14:	881b      	ldrh	r3, [r3, #0]
 8008a16:	0018      	movs	r0, r3
 8008a18:	f7fe fede 	bl	80077d8 <astronode_send_pld_er>
 8008a1c:	1e03      	subs	r3, r0, #0
 8008a1e:	d005      	beq.n	8008a2c <my_astro_add_payload_2_queue+0x40>
		{
			return true ;
 8008a20:	2301      	movs	r3, #1
 8008a22:	e004      	b.n	8008a2e <my_astro_add_payload_2_queue+0x42>
		}
	}
	else
	{
		send_debug_logs ( "my_astronode.c,my_astro_add_payload_2_queue,Payload exceeded ASTRONODE_APP_PAYLOAD_MAX_LEN_BYTES value." ) ;
 8008a24:	4b04      	ldr	r3, [pc, #16]	; (8008a38 <my_astro_add_payload_2_queue+0x4c>)
 8008a26:	0018      	movs	r0, r3
 8008a28:	f7fa fae4 	bl	8002ff4 <send_debug_logs>
	}
	return false ;
 8008a2c:	2300      	movs	r3, #0
}
 8008a2e:	0018      	movs	r0, r3
 8008a30:	46bd      	mov	sp, r7
 8008a32:	b004      	add	sp, #16
 8008a34:	bd80      	pop	{r7, pc}
 8008a36:	46c0      	nop			; (mov r8, r8)
 8008a38:	0800f6d4 	.word	0x0800f6d4

08008a3c <my_astro_read_evt_reg>:
bool my_astro_read_evt_reg ( void )
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	af00      	add	r7, sp, #0
	send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,evt pin is high." ) ;
 8008a40:	4b15      	ldr	r3, [pc, #84]	; (8008a98 <my_astro_read_evt_reg+0x5c>)
 8008a42:	0018      	movs	r0, r3
 8008a44:	f7fa fad6 	bl	8002ff4 <send_debug_logs>
	astronode_send_evt_rr () ;
 8008a48:	f7fe fd86 	bl	8007558 <astronode_send_evt_rr>
	if (is_sak_available () )
 8008a4c:	f7ff fb38 	bl	80080c0 <is_sak_available>
 8008a50:	1e03      	subs	r3, r0, #0
 8008a52:	d007      	beq.n	8008a64 <my_astro_read_evt_reg+0x28>
	{
	  astronode_send_sak_rr () ;
 8008a54:	f7ff f844 	bl	8007ae0 <astronode_send_sak_rr>
	  astronode_send_sak_cr () ;
 8008a58:	f7ff f898 	bl	8007b8c <astronode_send_sak_cr>
	  send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,message has been acknowledged." ) ;
 8008a5c:	4b0f      	ldr	r3, [pc, #60]	; (8008a9c <my_astro_read_evt_reg+0x60>)
 8008a5e:	0018      	movs	r0, r3
 8008a60:	f7fa fac8 	bl	8002ff4 <send_debug_logs>
	  //astronode_send_per_rr () ;
	}
	if ( is_astronode_reset () )
 8008a64:	f7ff fb36 	bl	80080d4 <is_astronode_reset>
 8008a68:	1e03      	subs	r3, r0, #0
 8008a6a:	d005      	beq.n	8008a78 <my_astro_read_evt_reg+0x3c>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,terminal has been reset." ) ;
 8008a6c:	4b0c      	ldr	r3, [pc, #48]	; (8008aa0 <my_astro_read_evt_reg+0x64>)
 8008a6e:	0018      	movs	r0, r3
 8008a70:	f7fa fac0 	bl	8002ff4 <send_debug_logs>
	  astronode_send_res_cr () ;
 8008a74:	f7fe ff90 	bl	8007998 <astronode_send_res_cr>
	}
	if ( is_command_available () )
 8008a78:	f7ff fb36 	bl	80080e8 <is_command_available>
 8008a7c:	1e03      	subs	r3, r0, #0
 8008a7e:	d007      	beq.n	8008a90 <my_astro_read_evt_reg+0x54>
	{
	  send_debug_logs ( "my_astronode.c,my_astro_read_evt_reg,unicast command is available" ) ;
 8008a80:	4b08      	ldr	r3, [pc, #32]	; (8008aa4 <my_astro_read_evt_reg+0x68>)
 8008a82:	0018      	movs	r0, r3
 8008a84:	f7fa fab6 	bl	8002ff4 <send_debug_logs>
	  astronode_send_cmd_rr () ;
 8008a88:	f7ff f9aa 	bl	8007de0 <astronode_send_cmd_rr>
	  astronode_send_cmd_cr () ;
 8008a8c:	f7ff f968 	bl	8007d60 <astronode_send_cmd_cr>
	}
	return true ;
 8008a90:	2301      	movs	r3, #1
}
 8008a92:	0018      	movs	r0, r3
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}
 8008a98:	0800f73c 	.word	0x0800f73c
 8008a9c:	0800f774 	.word	0x0800f774
 8008aa0:	0800f7b8 	.word	0x0800f7b8
 8008aa4:	0800f7f8 	.word	0x0800f7f8

08008aa8 <my_astro_write_coordinates>:
	//astronode_send_per_rr () ;
	return true ;
}

void my_astro_write_coordinates ( int32_t astro_geo_wr_latitude , int32_t astro_geo_wr_longitude )
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b082      	sub	sp, #8
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	6039      	str	r1, [r7, #0]
	astronode_send_geo_wr ( astro_geo_wr_latitude , astro_geo_wr_longitude ) ;
 8008ab2:	683a      	ldr	r2, [r7, #0]
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	0011      	movs	r1, r2
 8008ab8:	0018      	movs	r0, r3
 8008aba:	f7fe fdcd 	bl	8007658 <astronode_send_geo_wr>
}
 8008abe:	46c0      	nop			; (mov r8, r8)
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	b002      	add	sp, #8
 8008ac4:	bd80      	pop	{r7, pc}
	...

08008ac8 <my_rtc_get_dt>:
** Synopsis: $<TalkerID>RMC,<UTC>,<Status>,<Lat>,<N/S>,<Lon>,<E/W>,<SOG>,<COG>,<Date>,<MagVar>,<MagVarDir>,<ModeInd>,<NavStatus>*<Checksum><CR><LF>
** m message example from Quectel L86: "$GPRMC,085151.187,V,,,,,0.00,0.00,291023,,,N,V*3A". \r\n have been wiped out.
*/

void my_rtc_get_dt ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b082      	sub	sp, #8
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
 8008ad0:	6039      	str	r1, [r7, #0]
	HAL_RTC_GetDate ( &hrtc , d , RTC_FORMAT_BIN ) ;
 8008ad2:	6879      	ldr	r1, [r7, #4]
 8008ad4:	4b07      	ldr	r3, [pc, #28]	; (8008af4 <my_rtc_get_dt+0x2c>)
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	0018      	movs	r0, r3
 8008ada:	f7fc fcdd 	bl	8005498 <HAL_RTC_GetDate>
	HAL_RTC_GetTime ( &hrtc , t , RTC_FORMAT_BIN ) ;
 8008ade:	6839      	ldr	r1, [r7, #0]
 8008ae0:	4b04      	ldr	r3, [pc, #16]	; (8008af4 <my_rtc_get_dt+0x2c>)
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	0018      	movs	r0, r3
 8008ae6:	f7fc fbe9 	bl	80052bc <HAL_RTC_GetTime>
}
 8008aea:	46c0      	nop			; (mov r8, r8)
 8008aec:	46bd      	mov	sp, r7
 8008aee:	b002      	add	sp, #8
 8008af0:	bd80      	pop	{r7, pc}
 8008af2:	46c0      	nop			; (mov r8, r8)
 8008af4:	200006ec 	.word	0x200006ec

08008af8 <my_rtc_get_dt_s>:
uint16_t my_rtc_get_dt_s ( char* dt_s )
{
 8008af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008afa:	b08d      	sub	sp, #52	; 0x34
 8008afc:	af04      	add	r7, sp, #16
 8008afe:	6078      	str	r0, [r7, #4]
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	//char cdt[20];

	HAL_RTC_GetTime ( &hrtc , &gTime , RTC_FORMAT_BIN ) ;
 8008b00:	2508      	movs	r5, #8
 8008b02:	1979      	adds	r1, r7, r5
 8008b04:	4b1b      	ldr	r3, [pc, #108]	; (8008b74 <my_rtc_get_dt_s+0x7c>)
 8008b06:	2200      	movs	r2, #0
 8008b08:	0018      	movs	r0, r3
 8008b0a:	f7fc fbd7 	bl	80052bc <HAL_RTC_GetTime>
	HAL_RTC_GetDate ( &hrtc , &gDate , RTC_FORMAT_BIN ) ;
 8008b0e:	241c      	movs	r4, #28
 8008b10:	1939      	adds	r1, r7, r4
 8008b12:	4b18      	ldr	r3, [pc, #96]	; (8008b74 <my_rtc_get_dt_s+0x7c>)
 8008b14:	2200      	movs	r2, #0
 8008b16:	0018      	movs	r0, r3
 8008b18:	f7fc fcbe 	bl	8005498 <HAL_RTC_GetDate>

	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + gDate.Year , gDate.Month , gDate.Date , gTime.Hours , gTime.Minutes , gTime.Seconds ) ;
 8008b1c:	0021      	movs	r1, r4
 8008b1e:	187b      	adds	r3, r7, r1
 8008b20:	78db      	ldrb	r3, [r3, #3]
 8008b22:	22fa      	movs	r2, #250	; 0xfa
 8008b24:	00d2      	lsls	r2, r2, #3
 8008b26:	189a      	adds	r2, r3, r2
 8008b28:	187b      	adds	r3, r7, r1
 8008b2a:	785b      	ldrb	r3, [r3, #1]
 8008b2c:	469c      	mov	ip, r3
 8008b2e:	187b      	adds	r3, r7, r1
 8008b30:	789b      	ldrb	r3, [r3, #2]
 8008b32:	001c      	movs	r4, r3
 8008b34:	0028      	movs	r0, r5
 8008b36:	183b      	adds	r3, r7, r0
 8008b38:	781b      	ldrb	r3, [r3, #0]
 8008b3a:	001d      	movs	r5, r3
 8008b3c:	183b      	adds	r3, r7, r0
 8008b3e:	785b      	ldrb	r3, [r3, #1]
 8008b40:	001e      	movs	r6, r3
 8008b42:	183b      	adds	r3, r7, r0
 8008b44:	789b      	ldrb	r3, [r3, #2]
 8008b46:	490c      	ldr	r1, [pc, #48]	; (8008b78 <my_rtc_get_dt_s+0x80>)
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	9303      	str	r3, [sp, #12]
 8008b4c:	9602      	str	r6, [sp, #8]
 8008b4e:	9501      	str	r5, [sp, #4]
 8008b50:	9400      	str	r4, [sp, #0]
 8008b52:	4663      	mov	r3, ip
 8008b54:	f000 fbb6 	bl	80092c4 <sprintf>

	return (uint16_t) ( 2000 + gDate.Year ) ;
 8008b58:	211c      	movs	r1, #28
 8008b5a:	187b      	adds	r3, r7, r1
 8008b5c:	78db      	ldrb	r3, [r3, #3]
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	22fa      	movs	r2, #250	; 0xfa
 8008b62:	00d2      	lsls	r2, r2, #3
 8008b64:	4694      	mov	ip, r2
 8008b66:	4463      	add	r3, ip
 8008b68:	b29b      	uxth	r3, r3
}
 8008b6a:	0018      	movs	r0, r3
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	b009      	add	sp, #36	; 0x24
 8008b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b72:	46c0      	nop			; (mov r8, r8)
 8008b74:	200006ec 	.word	0x200006ec
 8008b78:	0800f83c 	.word	0x0800f83c

08008b7c <my_rtc_set_alarm>:
bool my_rtc_set_alarm ( uint32_t s )
{
 8008b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b7e:	b0ab      	sub	sp, #172	; 0xac
 8008b80:	af02      	add	r7, sp, #8
 8008b82:	6078      	str	r0, [r7, #4]
	const char* cf = "my_rtc.c,my_rtc_set_alarm," ;
 8008b84:	4b49      	ldr	r3, [pc, #292]	; (8008cac <my_rtc_set_alarm+0x130>)
 8008b86:	229c      	movs	r2, #156	; 0x9c
 8008b88:	18b9      	adds	r1, r7, r2
 8008b8a:	600b      	str	r3, [r1, #0]
	const char* cdt = "dt," ;
 8008b8c:	4b48      	ldr	r3, [pc, #288]	; (8008cb0 <my_rtc_set_alarm+0x134>)
 8008b8e:	2498      	movs	r4, #152	; 0x98
 8008b90:	1939      	adds	r1, r7, r4
 8008b92:	600b      	str	r3, [r1, #0]
	const char* cal = "al," ;
 8008b94:	4b47      	ldr	r3, [pc, #284]	; (8008cb4 <my_rtc_set_alarm+0x138>)
 8008b96:	2194      	movs	r1, #148	; 0x94
 8008b98:	1878      	adds	r0, r7, r1
 8008b9a:	6003      	str	r3, [r0, #0]
	char  rtc_dt_s[20] ;
	char  m[52] ;

	tim_seconds = 0 ;
 8008b9c:	4b46      	ldr	r3, [pc, #280]	; (8008cb8 <my_rtc_set_alarm+0x13c>)
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	801a      	strh	r2, [r3, #0]

	RTC_DateTypeDef 	d ;
	RTC_TimeTypeDef 	t ;
	RTC_AlarmTypeDef	a ;

	my_rtc_get_dt ( &d , &t ) ;
 8008ba2:	2530      	movs	r5, #48	; 0x30
 8008ba4:	197a      	adds	r2, r7, r5
 8008ba6:	2644      	movs	r6, #68	; 0x44
 8008ba8:	19bb      	adds	r3, r7, r6
 8008baa:	0011      	movs	r1, r2
 8008bac:	0018      	movs	r0, r3
 8008bae:	f7ff ff8b 	bl	8008ac8 <my_rtc_get_dt>
	my_rtc_get_dt_s ( rtc_dt_s ) ; // Bez tej linii będzie błąd funkcji, która zacznie ustawiać alarm na wartość poprzedniego alarmu i wszystko się zawiesi
 8008bb2:	237c      	movs	r3, #124	; 0x7c
 8008bb4:	18fb      	adds	r3, r7, r3
 8008bb6:	0018      	movs	r0, r3
 8008bb8:	f7ff ff9e 	bl	8008af8 <my_rtc_get_dt_s>
	sprintf ( m , "%s%s%s" , cf , cdt , rtc_dt_s ) ;
 8008bbc:	1938      	adds	r0, r7, r4
 8008bbe:	6804      	ldr	r4, [r0, #0]
 8008bc0:	229c      	movs	r2, #156	; 0x9c
 8008bc2:	18b8      	adds	r0, r7, r2
 8008bc4:	6802      	ldr	r2, [r0, #0]
 8008bc6:	493d      	ldr	r1, [pc, #244]	; (8008cbc <my_rtc_set_alarm+0x140>)
 8008bc8:	2048      	movs	r0, #72	; 0x48
 8008bca:	1838      	adds	r0, r7, r0
 8008bcc:	237c      	movs	r3, #124	; 0x7c
 8008bce:	18fb      	adds	r3, r7, r3
 8008bd0:	9300      	str	r3, [sp, #0]
 8008bd2:	0023      	movs	r3, r4
 8008bd4:	f000 fb76 	bl	80092c4 <sprintf>
	send_debug_logs ( m ) ;
 8008bd8:	2048      	movs	r0, #72	; 0x48
 8008bda:	183b      	adds	r3, r7, r0
 8008bdc:	0018      	movs	r0, r3
 8008bde:	f7fa fa09 	bl	8002ff4 <send_debug_logs>
	uint32_t alarm_ts = my_conv_rtc2timestamp ( &d , &t ) + s ;
 8008be2:	197a      	adds	r2, r7, r5
 8008be4:	19bb      	adds	r3, r7, r6
 8008be6:	0011      	movs	r1, r2
 8008be8:	0018      	movs	r0, r3
 8008bea:	f000 f86b 	bl	8008cc4 <my_conv_rtc2timestamp>
 8008bee:	0002      	movs	r2, r0
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	189b      	adds	r3, r3, r2
 8008bf4:	2490      	movs	r4, #144	; 0x90
 8008bf6:	1938      	adds	r0, r7, r4
 8008bf8:	6003      	str	r3, [r0, #0]
	my_conv_timestamp2rtc ( alarm_ts , &d , &t ) ;
 8008bfa:	197a      	adds	r2, r7, r5
 8008bfc:	19b9      	adds	r1, r7, r6
 8008bfe:	193c      	adds	r4, r7, r4
 8008c00:	6823      	ldr	r3, [r4, #0]
 8008c02:	0018      	movs	r0, r3
 8008c04:	f000 f8d2 	bl	8008dac <my_conv_timestamp2rtc>

	/** Enable the Alarm A		  */
	a.AlarmTime.Hours = t.Hours ;
 8008c08:	002c      	movs	r4, r5
 8008c0a:	193b      	adds	r3, r7, r4
 8008c0c:	781a      	ldrb	r2, [r3, #0]
 8008c0e:	2108      	movs	r1, #8
 8008c10:	187b      	adds	r3, r7, r1
 8008c12:	701a      	strb	r2, [r3, #0]
	a.AlarmTime.Minutes = t.Minutes ;
 8008c14:	193b      	adds	r3, r7, r4
 8008c16:	785a      	ldrb	r2, [r3, #1]
 8008c18:	187b      	adds	r3, r7, r1
 8008c1a:	705a      	strb	r2, [r3, #1]
	a.AlarmTime.Seconds = t.Seconds ;
 8008c1c:	193b      	adds	r3, r7, r4
 8008c1e:	789a      	ldrb	r2, [r3, #2]
 8008c20:	187b      	adds	r3, r7, r1
 8008c22:	709a      	strb	r2, [r3, #2]
	a.AlarmTime.SubSeconds = 0;
 8008c24:	0008      	movs	r0, r1
 8008c26:	183b      	adds	r3, r7, r0
 8008c28:	2200      	movs	r2, #0
 8008c2a:	605a      	str	r2, [r3, #4]
	a.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE ;
 8008c2c:	183b      	adds	r3, r7, r0
 8008c2e:	2200      	movs	r2, #0
 8008c30:	60da      	str	r2, [r3, #12]
	a.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET ;
 8008c32:	183b      	adds	r3, r7, r0
 8008c34:	2200      	movs	r2, #0
 8008c36:	611a      	str	r2, [r3, #16]
	a.AlarmMask = RTC_ALARMMASK_NONE ;
 8008c38:	183b      	adds	r3, r7, r0
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	615a      	str	r2, [r3, #20]
	a.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL ;
 8008c3e:	183b      	adds	r3, r7, r0
 8008c40:	2200      	movs	r2, #0
 8008c42:	619a      	str	r2, [r3, #24]
	a.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE ;
 8008c44:	183b      	adds	r3, r7, r0
 8008c46:	2200      	movs	r2, #0
 8008c48:	61da      	str	r2, [r3, #28]
	a.AlarmDateWeekDay = d.Date ;
 8008c4a:	19bb      	adds	r3, r7, r6
 8008c4c:	7899      	ldrb	r1, [r3, #2]
 8008c4e:	183b      	adds	r3, r7, r0
 8008c50:	2220      	movs	r2, #32
 8008c52:	5499      	strb	r1, [r3, r2]
	a.Alarm = RTC_ALARM_A ;
 8008c54:	183b      	adds	r3, r7, r0
 8008c56:	2280      	movs	r2, #128	; 0x80
 8008c58:	0052      	lsls	r2, r2, #1
 8008c5a:	625a      	str	r2, [r3, #36]	; 0x24
	if ( HAL_RTC_SetAlarm_IT ( &hrtc , &a , RTC_FORMAT_BIN ) == HAL_OK )
 8008c5c:	1839      	adds	r1, r7, r0
 8008c5e:	4b18      	ldr	r3, [pc, #96]	; (8008cc0 <my_rtc_set_alarm+0x144>)
 8008c60:	2200      	movs	r2, #0
 8008c62:	0018      	movs	r0, r3
 8008c64:	f7fc fc66 	bl	8005534 <HAL_RTC_SetAlarm_IT>
 8008c68:	1e03      	subs	r3, r0, #0
 8008c6a:	d11a      	bne.n	8008ca2 <my_rtc_set_alarm+0x126>
	{
		my_conv_dt_2_dts ( &d , &t , rtc_dt_s ) ;
 8008c6c:	257c      	movs	r5, #124	; 0x7c
 8008c6e:	197a      	adds	r2, r7, r5
 8008c70:	1939      	adds	r1, r7, r4
 8008c72:	19bb      	adds	r3, r7, r6
 8008c74:	0018      	movs	r0, r3
 8008c76:	f000 f95b 	bl	8008f30 <my_conv_dt_2_dts>
		sprintf ( m , "%s%s%s" , cf , cal , rtc_dt_s ) ;
 8008c7a:	2194      	movs	r1, #148	; 0x94
 8008c7c:	187b      	adds	r3, r7, r1
 8008c7e:	681c      	ldr	r4, [r3, #0]
 8008c80:	229c      	movs	r2, #156	; 0x9c
 8008c82:	18bb      	adds	r3, r7, r2
 8008c84:	681a      	ldr	r2, [r3, #0]
 8008c86:	490d      	ldr	r1, [pc, #52]	; (8008cbc <my_rtc_set_alarm+0x140>)
 8008c88:	2648      	movs	r6, #72	; 0x48
 8008c8a:	19b8      	adds	r0, r7, r6
 8008c8c:	197b      	adds	r3, r7, r5
 8008c8e:	9300      	str	r3, [sp, #0]
 8008c90:	0023      	movs	r3, r4
 8008c92:	f000 fb17 	bl	80092c4 <sprintf>
		send_debug_logs ( m ) ;
 8008c96:	19bb      	adds	r3, r7, r6
 8008c98:	0018      	movs	r0, r3
 8008c9a:	f7fa f9ab 	bl	8002ff4 <send_debug_logs>
		return true ;
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	e000      	b.n	8008ca4 <my_rtc_set_alarm+0x128>
	}
	return false ;
 8008ca2:	2300      	movs	r3, #0
}
 8008ca4:	0018      	movs	r0, r3
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	b029      	add	sp, #164	; 0xa4
 8008caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cac:	0800f85c 	.word	0x0800f85c
 8008cb0:	0800f878 	.word	0x0800f878
 8008cb4:	0800f87c 	.word	0x0800f87c
 8008cb8:	20000934 	.word	0x20000934
 8008cbc:	0800f880 	.word	0x0800f880
 8008cc0:	200006ec 	.word	0x200006ec

08008cc4 <my_conv_rtc2timestamp>:
	return i ;
}

// Function converting RTC date and time to Unix timestamp (ts): number of seconds after the Epoch (1970.01.01).
uint32_t my_conv_rtc2timestamp ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b086      	sub	sp, #24
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
    // Number of days in months (considering leap years).
    static const uint8_t monthDays[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;

    // Conversion of years into days.
    uint32_t years = d->Year + 2000;  // RTC starts from 20
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	78db      	ldrb	r3, [r3, #3]
 8008cd2:	22fa      	movs	r2, #250	; 0xfa
 8008cd4:	00d2      	lsls	r2, r2, #3
 8008cd6:	4694      	mov	ip, r2
 8008cd8:	4463      	add	r3, ip
 8008cda:	60fb      	str	r3, [r7, #12]
    uint32_t days = ( years - 1970 ) * 365 + ( ( years - 1969 ) / 4 ) ;  // Days for years and leap years.
 8008cdc:	68fa      	ldr	r2, [r7, #12]
 8008cde:	0013      	movs	r3, r2
 8008ce0:	00db      	lsls	r3, r3, #3
 8008ce2:	189b      	adds	r3, r3, r2
 8008ce4:	00db      	lsls	r3, r3, #3
 8008ce6:	189b      	adds	r3, r3, r2
 8008ce8:	009a      	lsls	r2, r3, #2
 8008cea:	189a      	adds	r2, r3, r2
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	492c      	ldr	r1, [pc, #176]	; (8008da0 <my_conv_rtc2timestamp+0xdc>)
 8008cf0:	468c      	mov	ip, r1
 8008cf2:	4463      	add	r3, ip
 8008cf4:	089b      	lsrs	r3, r3, #2
 8008cf6:	18d3      	adds	r3, r2, r3
 8008cf8:	4a2a      	ldr	r2, [pc, #168]	; (8008da4 <my_conv_rtc2timestamp+0xe0>)
 8008cfa:	4694      	mov	ip, r2
 8008cfc:	4463      	add	r3, ip
 8008cfe:	617b      	str	r3, [r7, #20]
    // Conversion of months into days.
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8008d00:	2300      	movs	r3, #0
 8008d02:	613b      	str	r3, [r7, #16]
 8008d04:	e00a      	b.n	8008d1c <my_conv_rtc2timestamp+0x58>
    {
        days += monthDays[i] ;
 8008d06:	4a28      	ldr	r2, [pc, #160]	; (8008da8 <my_conv_rtc2timestamp+0xe4>)
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	18d3      	adds	r3, r2, r3
 8008d0c:	781b      	ldrb	r3, [r3, #0]
 8008d0e:	001a      	movs	r2, r3
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	189b      	adds	r3, r3, r2
 8008d14:	617b      	str	r3, [r7, #20]
    for ( int i = 0 ; i < d->Month - 1 ; i++ )
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	3301      	adds	r3, #1
 8008d1a:	613b      	str	r3, [r7, #16]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	785b      	ldrb	r3, [r3, #1]
 8008d20:	3b01      	subs	r3, #1
 8008d22:	693a      	ldr	r2, [r7, #16]
 8008d24:	429a      	cmp	r2, r3
 8008d26:	dbee      	blt.n	8008d06 <my_conv_rtc2timestamp+0x42>
    }
    if ( d->Month > 2 && my_conv_is_leap_year ( years ) )
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	785b      	ldrb	r3, [r3, #1]
 8008d2c:	2b02      	cmp	r3, #2
 8008d2e:	d908      	bls.n	8008d42 <my_conv_rtc2timestamp+0x7e>
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	0018      	movs	r0, r3
 8008d34:	f000 f8de 	bl	8008ef4 <my_conv_is_leap_year>
 8008d38:	1e03      	subs	r3, r0, #0
 8008d3a:	d002      	beq.n	8008d42 <my_conv_rtc2timestamp+0x7e>
    {
        days++ ;  // Add one day in a leap year.
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	3301      	adds	r3, #1
 8008d40:	617b      	str	r3, [r7, #20]
    }
    // add the days of the month
    days += d->Date - 1 ;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	789b      	ldrb	r3, [r3, #2]
 8008d46:	001a      	movs	r2, r3
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	18d3      	adds	r3, r2, r3
 8008d4c:	3b01      	subs	r3, #1
 8008d4e:	617b      	str	r3, [r7, #20]
    // Convert days into seconds and add hours, minutes, seconds.
    uint32_t ts = days * 86400 + t->Hours * 3600 + t->Minutes * 60 + t->Seconds ;
 8008d50:	697a      	ldr	r2, [r7, #20]
 8008d52:	0013      	movs	r3, r2
 8008d54:	005b      	lsls	r3, r3, #1
 8008d56:	189b      	adds	r3, r3, r2
 8008d58:	011a      	lsls	r2, r3, #4
 8008d5a:	1ad2      	subs	r2, r2, r3
 8008d5c:	0113      	lsls	r3, r2, #4
 8008d5e:	1a9b      	subs	r3, r3, r2
 8008d60:	01db      	lsls	r3, r3, #7
 8008d62:	0019      	movs	r1, r3
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	001a      	movs	r2, r3
 8008d6a:	0013      	movs	r3, r2
 8008d6c:	011b      	lsls	r3, r3, #4
 8008d6e:	1a9b      	subs	r3, r3, r2
 8008d70:	011a      	lsls	r2, r3, #4
 8008d72:	1ad2      	subs	r2, r2, r3
 8008d74:	0113      	lsls	r3, r2, #4
 8008d76:	001a      	movs	r2, r3
 8008d78:	0013      	movs	r3, r2
 8008d7a:	18ca      	adds	r2, r1, r3
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	785b      	ldrb	r3, [r3, #1]
 8008d80:	0019      	movs	r1, r3
 8008d82:	000b      	movs	r3, r1
 8008d84:	011b      	lsls	r3, r3, #4
 8008d86:	1a5b      	subs	r3, r3, r1
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	18d3      	adds	r3, r2, r3
 8008d8c:	683a      	ldr	r2, [r7, #0]
 8008d8e:	7892      	ldrb	r2, [r2, #2]
 8008d90:	189b      	adds	r3, r3, r2
 8008d92:	60bb      	str	r3, [r7, #8]

    return ts ;
 8008d94:	68bb      	ldr	r3, [r7, #8]
}
 8008d96:	0018      	movs	r0, r3
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	b006      	add	sp, #24
 8008d9c:	bd80      	pop	{r7, pc}
 8008d9e:	46c0      	nop			; (mov r8, r8)
 8008da0:	fffff84f 	.word	0xfffff84f
 8008da4:	fff50736 	.word	0xfff50736
 8008da8:	0800fa00 	.word	0x0800fa00

08008dac <my_conv_timestamp2rtc>:

// Function converting Unix timestamp (ts) to RTC date and time
void my_conv_timestamp2rtc ( uint32_t ts , RTC_DateTypeDef* d , RTC_TimeTypeDef* t )
{
 8008dac:	b590      	push	{r4, r7, lr}
 8008dae:	b08b      	sub	sp, #44	; 0x2c
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	607a      	str	r2, [r7, #4]
	static const uint16_t daysInMonth[12] = { 31 , 28 , 31 , 30 , 31 , 30 , 31 , 31 , 30 , 31 , 30 , 31 } ;
	uint32_t seconds = ts % 60 ;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	213c      	movs	r1, #60	; 0x3c
 8008dbc:	0018      	movs	r0, r3
 8008dbe:	f7f7 fa43 	bl	8000248 <__aeabi_uidivmod>
 8008dc2:	000b      	movs	r3, r1
 8008dc4:	61bb      	str	r3, [r7, #24]
	uint32_t minutes = ( ts / 60 ) % 60 ;
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	213c      	movs	r1, #60	; 0x3c
 8008dca:	0018      	movs	r0, r3
 8008dcc:	f7f7 f9b6 	bl	800013c <__udivsi3>
 8008dd0:	0003      	movs	r3, r0
 8008dd2:	213c      	movs	r1, #60	; 0x3c
 8008dd4:	0018      	movs	r0, r3
 8008dd6:	f7f7 fa37 	bl	8000248 <__aeabi_uidivmod>
 8008dda:	000b      	movs	r3, r1
 8008ddc:	617b      	str	r3, [r7, #20]
	uint32_t hours = ( ts / 3600 ) % 24 ;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	22e1      	movs	r2, #225	; 0xe1
 8008de2:	0111      	lsls	r1, r2, #4
 8008de4:	0018      	movs	r0, r3
 8008de6:	f7f7 f9a9 	bl	800013c <__udivsi3>
 8008dea:	0003      	movs	r3, r0
 8008dec:	2118      	movs	r1, #24
 8008dee:	0018      	movs	r0, r3
 8008df0:	f7f7 fa2a 	bl	8000248 <__aeabi_uidivmod>
 8008df4:	000b      	movs	r3, r1
 8008df6:	613b      	str	r3, [r7, #16]

	// Counting days since Epoch
	uint32_t days = ts / 86400 ;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	493b      	ldr	r1, [pc, #236]	; (8008ee8 <my_conv_timestamp2rtc+0x13c>)
 8008dfc:	0018      	movs	r0, r3
 8008dfe:	f7f7 f99d 	bl	800013c <__udivsi3>
 8008e02:	0003      	movs	r3, r0
 8008e04:	627b      	str	r3, [r7, #36]	; 0x24

	// Calculating the year
	uint32_t year = 1970 ;
 8008e06:	4b39      	ldr	r3, [pc, #228]	; (8008eec <my_conv_timestamp2rtc+0x140>)
 8008e08:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8008e0a:	e00d      	b.n	8008e28 <my_conv_timestamp2rtc+0x7c>
	{
		days -= 365 + my_conv_is_leap_year ( year ) ;
 8008e0c:	6a3b      	ldr	r3, [r7, #32]
 8008e0e:	0018      	movs	r0, r3
 8008e10:	f000 f870 	bl	8008ef4 <my_conv_is_leap_year>
 8008e14:	0003      	movs	r3, r0
 8008e16:	336e      	adds	r3, #110	; 0x6e
 8008e18:	33ff      	adds	r3, #255	; 0xff
 8008e1a:	001a      	movs	r2, r3
 8008e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e1e:	1a9b      	subs	r3, r3, r2
 8008e20:	627b      	str	r3, [r7, #36]	; 0x24
		year++ ;
 8008e22:	6a3b      	ldr	r3, [r7, #32]
 8008e24:	3301      	adds	r3, #1
 8008e26:	623b      	str	r3, [r7, #32]
	while ( days >= 365 + my_conv_is_leap_year ( year ) )
 8008e28:	6a3b      	ldr	r3, [r7, #32]
 8008e2a:	0018      	movs	r0, r3
 8008e2c:	f000 f862 	bl	8008ef4 <my_conv_is_leap_year>
 8008e30:	0003      	movs	r3, r0
 8008e32:	336e      	adds	r3, #110	; 0x6e
 8008e34:	33ff      	adds	r3, #255	; 0xff
 8008e36:	001a      	movs	r2, r3
 8008e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d2e6      	bcs.n	8008e0c <my_conv_timestamp2rtc+0x60>
	}

	// Calculating the month
	uint32_t month = 0 ;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8008e42:	e018      	b.n	8008e76 <my_conv_timestamp2rtc+0xca>
		days -= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ;
 8008e44:	4b2a      	ldr	r3, [pc, #168]	; (8008ef0 <my_conv_timestamp2rtc+0x144>)
 8008e46:	69fa      	ldr	r2, [r7, #28]
 8008e48:	0052      	lsls	r2, r2, #1
 8008e4a:	5ad3      	ldrh	r3, [r2, r3]
 8008e4c:	001c      	movs	r4, r3
 8008e4e:	69fb      	ldr	r3, [r7, #28]
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d107      	bne.n	8008e64 <my_conv_timestamp2rtc+0xb8>
 8008e54:	6a3b      	ldr	r3, [r7, #32]
 8008e56:	0018      	movs	r0, r3
 8008e58:	f000 f84c 	bl	8008ef4 <my_conv_is_leap_year>
 8008e5c:	1e03      	subs	r3, r0, #0
 8008e5e:	d001      	beq.n	8008e64 <my_conv_timestamp2rtc+0xb8>
 8008e60:	2301      	movs	r3, #1
 8008e62:	e000      	b.n	8008e66 <my_conv_timestamp2rtc+0xba>
 8008e64:	2300      	movs	r3, #0
 8008e66:	191b      	adds	r3, r3, r4
 8008e68:	001a      	movs	r2, r3
 8008e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e6c:	1a9b      	subs	r3, r3, r2
 8008e6e:	627b      	str	r3, [r7, #36]	; 0x24
		month++ ;
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	3301      	adds	r3, #1
 8008e74:	61fb      	str	r3, [r7, #28]
	while ( days >= daysInMonth[month] + ( month == 1 && my_conv_is_leap_year ( year ) ) ) {
 8008e76:	4b1e      	ldr	r3, [pc, #120]	; (8008ef0 <my_conv_timestamp2rtc+0x144>)
 8008e78:	69fa      	ldr	r2, [r7, #28]
 8008e7a:	0052      	lsls	r2, r2, #1
 8008e7c:	5ad3      	ldrh	r3, [r2, r3]
 8008e7e:	001c      	movs	r4, r3
 8008e80:	69fb      	ldr	r3, [r7, #28]
 8008e82:	2b01      	cmp	r3, #1
 8008e84:	d107      	bne.n	8008e96 <my_conv_timestamp2rtc+0xea>
 8008e86:	6a3b      	ldr	r3, [r7, #32]
 8008e88:	0018      	movs	r0, r3
 8008e8a:	f000 f833 	bl	8008ef4 <my_conv_is_leap_year>
 8008e8e:	1e03      	subs	r3, r0, #0
 8008e90:	d001      	beq.n	8008e96 <my_conv_timestamp2rtc+0xea>
 8008e92:	2301      	movs	r3, #1
 8008e94:	e000      	b.n	8008e98 <my_conv_timestamp2rtc+0xec>
 8008e96:	2300      	movs	r3, #0
 8008e98:	191b      	adds	r3, r3, r4
 8008e9a:	001a      	movs	r2, r3
 8008e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d2d0      	bcs.n	8008e44 <my_conv_timestamp2rtc+0x98>
	}

	// Setting date and time in RTC structures
	d->Year = year - 2000 ; // RTC_DateTypeDef.Year expects years since 2000
 8008ea2:	6a3b      	ldr	r3, [r7, #32]
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	3330      	adds	r3, #48	; 0x30
 8008ea8:	b2da      	uxtb	r2, r3
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	70da      	strb	r2, [r3, #3]
	d->Month = month + 1 ;  // +1 because month is counted from 0
 8008eae:	69fb      	ldr	r3, [r7, #28]
 8008eb0:	b2db      	uxtb	r3, r3
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	b2da      	uxtb	r2, r3
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	705a      	strb	r2, [r3, #1]
	d->Date = days + 1 ;    // +1 because days are counted from 0
 8008eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ebc:	b2db      	uxtb	r3, r3
 8008ebe:	3301      	adds	r3, #1
 8008ec0:	b2da      	uxtb	r2, r3
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	709a      	strb	r2, [r3, #2]
	t->Hours = hours ;
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	b2da      	uxtb	r2, r3
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	701a      	strb	r2, [r3, #0]
	t->Minutes = minutes ;
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	b2da      	uxtb	r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	705a      	strb	r2, [r3, #1]
	t->Seconds = seconds ;
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	b2da      	uxtb	r2, r3
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	709a      	strb	r2, [r3, #2]
}
 8008ede:	46c0      	nop			; (mov r8, r8)
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	b00b      	add	sp, #44	; 0x2c
 8008ee4:	bd90      	pop	{r4, r7, pc}
 8008ee6:	46c0      	nop			; (mov r8, r8)
 8008ee8:	00015180 	.word	0x00015180
 8008eec:	000007b2 	.word	0x000007b2
 8008ef0:	0800fa0c 	.word	0x0800fa0c

08008ef4 <my_conv_is_leap_year>:

// Function checking for leap years
int my_conv_is_leap_year ( int yyyy )
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
    return ( ( yyyy % 4 == 0 ) && ( yyyy % 100 != 0 ) ) || ( yyyy % 400 == 0 ) ;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2203      	movs	r2, #3
 8008f00:	4013      	ands	r3, r2
 8008f02:	d106      	bne.n	8008f12 <my_conv_is_leap_year+0x1e>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2164      	movs	r1, #100	; 0x64
 8008f08:	0018      	movs	r0, r3
 8008f0a:	f7f7 fa87 	bl	800041c <__aeabi_idivmod>
 8008f0e:	1e0b      	subs	r3, r1, #0
 8008f10:	d107      	bne.n	8008f22 <my_conv_is_leap_year+0x2e>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	22c8      	movs	r2, #200	; 0xc8
 8008f16:	0051      	lsls	r1, r2, #1
 8008f18:	0018      	movs	r0, r3
 8008f1a:	f7f7 fa7f 	bl	800041c <__aeabi_idivmod>
 8008f1e:	1e0b      	subs	r3, r1, #0
 8008f20:	d101      	bne.n	8008f26 <my_conv_is_leap_year+0x32>
 8008f22:	2301      	movs	r3, #1
 8008f24:	e000      	b.n	8008f28 <my_conv_is_leap_year+0x34>
 8008f26:	2300      	movs	r3, #0
}
 8008f28:	0018      	movs	r0, r3
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	b002      	add	sp, #8
 8008f2e:	bd80      	pop	{r7, pc}

08008f30 <my_conv_dt_2_dts>:

void my_conv_dt_2_dts ( RTC_DateTypeDef* d , RTC_TimeTypeDef* t , char* dt_s )
{
 8008f30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f32:	b089      	sub	sp, #36	; 0x24
 8008f34:	af04      	add	r7, sp, #16
 8008f36:	60f8      	str	r0, [r7, #12]
 8008f38:	60b9      	str	r1, [r7, #8]
 8008f3a:	607a      	str	r2, [r7, #4]
	sprintf ( dt_s , "%4d.%02d.%02d %02d:%02d:%02d" , 2000 + d->Year , d->Month , d->Date , t->Hours , t->Minutes , t->Seconds ) ;
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	78db      	ldrb	r3, [r3, #3]
 8008f40:	22fa      	movs	r2, #250	; 0xfa
 8008f42:	00d2      	lsls	r2, r2, #3
 8008f44:	189a      	adds	r2, r3, r2
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	785b      	ldrb	r3, [r3, #1]
 8008f4a:	469c      	mov	ip, r3
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	789b      	ldrb	r3, [r3, #2]
 8008f50:	001c      	movs	r4, r3
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	781b      	ldrb	r3, [r3, #0]
 8008f56:	001d      	movs	r5, r3
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	785b      	ldrb	r3, [r3, #1]
 8008f5c:	001e      	movs	r6, r3
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	789b      	ldrb	r3, [r3, #2]
 8008f62:	4906      	ldr	r1, [pc, #24]	; (8008f7c <my_conv_dt_2_dts+0x4c>)
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	9303      	str	r3, [sp, #12]
 8008f68:	9602      	str	r6, [sp, #8]
 8008f6a:	9501      	str	r5, [sp, #4]
 8008f6c:	9400      	str	r4, [sp, #0]
 8008f6e:	4663      	mov	r3, ip
 8008f70:	f000 f9a8 	bl	80092c4 <sprintf>
}
 8008f74:	46c0      	nop			; (mov r8, r8)
 8008f76:	46bd      	mov	sp, r7
 8008f78:	b005      	add	sp, #20
 8008f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f7c:	0800f888 	.word	0x0800f888

08008f80 <my_rand_get_coordinates>:

#include "stm32g0xx_hal.h"
#include <stdlib.h>

void my_rand_get_coordinates ( int32_t* last_latitude_astro_geo_wr , int32_t* last_longitude_astro_geo_wr , int32_t* latitude_astro_geo_wr , int32_t* longitude_astro_geo_wr )
{
 8008f80:	b590      	push	{r4, r7, lr}
 8008f82:	b089      	sub	sp, #36	; 0x24
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	60f8      	str	r0, [r7, #12]
 8008f88:	60b9      	str	r1, [r7, #8]
 8008f8a:	607a      	str	r2, [r7, #4]
 8008f8c:	603b      	str	r3, [r7, #0]

    // Wartości współrzędnych przemnożone przez 10000000
    int32_t last_lat = *last_latitude_astro_geo_wr ;
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	61fb      	str	r3, [r7, #28]
    int32_t last_lon = *last_longitude_astro_geo_wr ;
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	61bb      	str	r3, [r7, #24]

    // Losowa odległość w zakresie 0-100 km (jako różnica współrzędnych)
    int32_t delta_lat = ( rand() % 100000 - 50000 ) * 10 ;  // zakres: -50000 do 49999
 8008f9a:	f000 f881 	bl	80090a0 <rand>
 8008f9e:	0003      	movs	r3, r0
 8008fa0:	4936      	ldr	r1, [pc, #216]	; (800907c <my_rand_get_coordinates+0xfc>)
 8008fa2:	0018      	movs	r0, r3
 8008fa4:	f7f7 fa3a 	bl	800041c <__aeabi_idivmod>
 8008fa8:	000b      	movs	r3, r1
 8008faa:	4c35      	ldr	r4, [pc, #212]	; (8009080 <my_rand_get_coordinates+0x100>)
 8008fac:	191a      	adds	r2, r3, r4
 8008fae:	0013      	movs	r3, r2
 8008fb0:	009b      	lsls	r3, r3, #2
 8008fb2:	189b      	adds	r3, r3, r2
 8008fb4:	005b      	lsls	r3, r3, #1
 8008fb6:	617b      	str	r3, [r7, #20]
    int32_t delta_lon = ( rand() % 100000 - 50000 ) * 10 ;  // zakres: -50000 do 49999
 8008fb8:	f000 f872 	bl	80090a0 <rand>
 8008fbc:	0003      	movs	r3, r0
 8008fbe:	492f      	ldr	r1, [pc, #188]	; (800907c <my_rand_get_coordinates+0xfc>)
 8008fc0:	0018      	movs	r0, r3
 8008fc2:	f7f7 fa2b 	bl	800041c <__aeabi_idivmod>
 8008fc6:	000b      	movs	r3, r1
 8008fc8:	191a      	adds	r2, r3, r4
 8008fca:	0013      	movs	r3, r2
 8008fcc:	009b      	lsls	r3, r3, #2
 8008fce:	189b      	adds	r3, r3, r2
 8008fd0:	005b      	lsls	r3, r3, #1
 8008fd2:	613b      	str	r3, [r7, #16]

    // Nowe współrzędne
    *latitude_astro_geo_wr = last_lat + delta_lat;
 8008fd4:	69fa      	ldr	r2, [r7, #28]
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	18d2      	adds	r2, r2, r3
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	601a      	str	r2, [r3, #0]
    *longitude_astro_geo_wr = last_lon + delta_lon;
 8008fde:	69ba      	ldr	r2, [r7, #24]
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	18d2      	adds	r2, r2, r3
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	601a      	str	r2, [r3, #0]

    // Sprawdź, czy współrzędne są w zakresie poprawnym dla półkul
    if ( *latitude_astro_geo_wr > 900000000 || *latitude_astro_geo_wr < -900000000 )
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4a25      	ldr	r2, [pc, #148]	; (8009084 <my_rand_get_coordinates+0x104>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	dc04      	bgt.n	8008ffc <my_rand_get_coordinates+0x7c>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a24      	ldr	r2, [pc, #144]	; (8009088 <my_rand_get_coordinates+0x108>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	da04      	bge.n	8009006 <my_rand_get_coordinates+0x86>
    {
        // Poza zakresem dla półkuli północnej i południowej, więc odwróć znak
        *latitude_astro_geo_wr = -*latitude_astro_geo_wr;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	425a      	negs	r2, r3
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	601a      	str	r2, [r3, #0]
    }

    // Zakres dla współrzędnych geograficznych to -1800000000 do 1800000000
    // Zakres dla współrzędnych geograficznych w kodzie zakodowanym * 10000000
    if ( *longitude_astro_geo_wr > 1800000000 )
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4a20      	ldr	r2, [pc, #128]	; (800908c <my_rand_get_coordinates+0x10c>)
 800900c:	4293      	cmp	r3, r2
 800900e:	dd08      	ble.n	8009022 <my_rand_get_coordinates+0xa2>
    {
        *longitude_astro_geo_wr = *longitude_astro_geo_wr - 3600000000 ;
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a1e      	ldr	r2, [pc, #120]	; (8009090 <my_rand_get_coordinates+0x110>)
 8009016:	4694      	mov	ip, r2
 8009018:	4463      	add	r3, ip
 800901a:	001a      	movs	r2, r3
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	601a      	str	r2, [r3, #0]
 8009020:	e00c      	b.n	800903c <my_rand_get_coordinates+0xbc>
    }
    else if ( *longitude_astro_geo_wr < -1800000000 )
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a1b      	ldr	r2, [pc, #108]	; (8009094 <my_rand_get_coordinates+0x114>)
 8009028:	4293      	cmp	r3, r2
 800902a:	da07      	bge.n	800903c <my_rand_get_coordinates+0xbc>
    {
        *longitude_astro_geo_wr = *longitude_astro_geo_wr + 3600000000 ;
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a19      	ldr	r2, [pc, #100]	; (8009098 <my_rand_get_coordinates+0x118>)
 8009032:	4694      	mov	ip, r2
 8009034:	4463      	add	r3, ip
 8009036:	001a      	movs	r2, r3
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	601a      	str	r2, [r3, #0]
    }
    // Ogranicz do 8 cyfr
	*latitude_astro_geo_wr %= 100000000 ;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4916      	ldr	r1, [pc, #88]	; (800909c <my_rand_get_coordinates+0x11c>)
 8009042:	0018      	movs	r0, r3
 8009044:	f7f7 f9ea 	bl	800041c <__aeabi_idivmod>
 8009048:	000b      	movs	r3, r1
 800904a:	001a      	movs	r2, r3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	601a      	str	r2, [r3, #0]
	*longitude_astro_geo_wr %= 100000000 ;
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4911      	ldr	r1, [pc, #68]	; (800909c <my_rand_get_coordinates+0x11c>)
 8009056:	0018      	movs	r0, r3
 8009058:	f7f7 f9e0 	bl	800041c <__aeabi_idivmod>
 800905c:	000b      	movs	r3, r1
 800905e:	001a      	movs	r2, r3
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	601a      	str	r2, [r3, #0]
    *last_latitude_astro_geo_wr = *latitude_astro_geo_wr ; *last_longitude_astro_geo_wr = *longitude_astro_geo_wr ;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681a      	ldr	r2, [r3, #0]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	601a      	str	r2, [r3, #0]
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	681a      	ldr	r2, [r3, #0]
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	601a      	str	r2, [r3, #0]
}
 8009074:	46c0      	nop			; (mov r8, r8)
 8009076:	46bd      	mov	sp, r7
 8009078:	b009      	add	sp, #36	; 0x24
 800907a:	bd90      	pop	{r4, r7, pc}
 800907c:	000186a0 	.word	0x000186a0
 8009080:	ffff3cb0 	.word	0xffff3cb0
 8009084:	35a4e900 	.word	0x35a4e900
 8009088:	ca5b1700 	.word	0xca5b1700
 800908c:	6b49d200 	.word	0x6b49d200
 8009090:	296c5c00 	.word	0x296c5c00
 8009094:	94b62e00 	.word	0x94b62e00
 8009098:	d693a400 	.word	0xd693a400
 800909c:	05f5e100 	.word	0x05f5e100

080090a0 <rand>:
 80090a0:	4b09      	ldr	r3, [pc, #36]	; (80090c8 <rand+0x28>)
 80090a2:	b510      	push	{r4, lr}
 80090a4:	681c      	ldr	r4, [r3, #0]
 80090a6:	4a09      	ldr	r2, [pc, #36]	; (80090cc <rand+0x2c>)
 80090a8:	3498      	adds	r4, #152	; 0x98
 80090aa:	6820      	ldr	r0, [r4, #0]
 80090ac:	6861      	ldr	r1, [r4, #4]
 80090ae:	4b08      	ldr	r3, [pc, #32]	; (80090d0 <rand+0x30>)
 80090b0:	f7f7 fa18 	bl	80004e4 <__aeabi_lmul>
 80090b4:	2201      	movs	r2, #1
 80090b6:	2300      	movs	r3, #0
 80090b8:	1880      	adds	r0, r0, r2
 80090ba:	4159      	adcs	r1, r3
 80090bc:	6020      	str	r0, [r4, #0]
 80090be:	6061      	str	r1, [r4, #4]
 80090c0:	0048      	lsls	r0, r1, #1
 80090c2:	0840      	lsrs	r0, r0, #1
 80090c4:	bd10      	pop	{r4, pc}
 80090c6:	46c0      	nop			; (mov r8, r8)
 80090c8:	200002b8 	.word	0x200002b8
 80090cc:	4c957f2d 	.word	0x4c957f2d
 80090d0:	5851f42d 	.word	0x5851f42d

080090d4 <std>:
 80090d4:	2300      	movs	r3, #0
 80090d6:	b510      	push	{r4, lr}
 80090d8:	0004      	movs	r4, r0
 80090da:	6003      	str	r3, [r0, #0]
 80090dc:	6043      	str	r3, [r0, #4]
 80090de:	6083      	str	r3, [r0, #8]
 80090e0:	8181      	strh	r1, [r0, #12]
 80090e2:	6643      	str	r3, [r0, #100]	; 0x64
 80090e4:	81c2      	strh	r2, [r0, #14]
 80090e6:	6103      	str	r3, [r0, #16]
 80090e8:	6143      	str	r3, [r0, #20]
 80090ea:	6183      	str	r3, [r0, #24]
 80090ec:	0019      	movs	r1, r3
 80090ee:	2208      	movs	r2, #8
 80090f0:	305c      	adds	r0, #92	; 0x5c
 80090f2:	f000 f953 	bl	800939c <memset>
 80090f6:	4b0b      	ldr	r3, [pc, #44]	; (8009124 <std+0x50>)
 80090f8:	61e4      	str	r4, [r4, #28]
 80090fa:	6223      	str	r3, [r4, #32]
 80090fc:	4b0a      	ldr	r3, [pc, #40]	; (8009128 <std+0x54>)
 80090fe:	6263      	str	r3, [r4, #36]	; 0x24
 8009100:	4b0a      	ldr	r3, [pc, #40]	; (800912c <std+0x58>)
 8009102:	62a3      	str	r3, [r4, #40]	; 0x28
 8009104:	4b0a      	ldr	r3, [pc, #40]	; (8009130 <std+0x5c>)
 8009106:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009108:	4b0a      	ldr	r3, [pc, #40]	; (8009134 <std+0x60>)
 800910a:	429c      	cmp	r4, r3
 800910c:	d005      	beq.n	800911a <std+0x46>
 800910e:	4b0a      	ldr	r3, [pc, #40]	; (8009138 <std+0x64>)
 8009110:	429c      	cmp	r4, r3
 8009112:	d002      	beq.n	800911a <std+0x46>
 8009114:	4b09      	ldr	r3, [pc, #36]	; (800913c <std+0x68>)
 8009116:	429c      	cmp	r4, r3
 8009118:	d103      	bne.n	8009122 <std+0x4e>
 800911a:	0020      	movs	r0, r4
 800911c:	3058      	adds	r0, #88	; 0x58
 800911e:	f000 f9c5 	bl	80094ac <__retarget_lock_init_recursive>
 8009122:	bd10      	pop	{r4, pc}
 8009124:	08009305 	.word	0x08009305
 8009128:	0800932d 	.word	0x0800932d
 800912c:	08009365 	.word	0x08009365
 8009130:	08009391 	.word	0x08009391
 8009134:	20000af0 	.word	0x20000af0
 8009138:	20000b58 	.word	0x20000b58
 800913c:	20000bc0 	.word	0x20000bc0

08009140 <stdio_exit_handler>:
 8009140:	b510      	push	{r4, lr}
 8009142:	4a03      	ldr	r2, [pc, #12]	; (8009150 <stdio_exit_handler+0x10>)
 8009144:	4903      	ldr	r1, [pc, #12]	; (8009154 <stdio_exit_handler+0x14>)
 8009146:	4804      	ldr	r0, [pc, #16]	; (8009158 <stdio_exit_handler+0x18>)
 8009148:	f000 f86c 	bl	8009224 <_fwalk_sglue>
 800914c:	bd10      	pop	{r4, pc}
 800914e:	46c0      	nop			; (mov r8, r8)
 8009150:	20000020 	.word	0x20000020
 8009154:	0800b69d 	.word	0x0800b69d
 8009158:	20000198 	.word	0x20000198

0800915c <cleanup_stdio>:
 800915c:	6841      	ldr	r1, [r0, #4]
 800915e:	4b0b      	ldr	r3, [pc, #44]	; (800918c <cleanup_stdio+0x30>)
 8009160:	b510      	push	{r4, lr}
 8009162:	0004      	movs	r4, r0
 8009164:	4299      	cmp	r1, r3
 8009166:	d001      	beq.n	800916c <cleanup_stdio+0x10>
 8009168:	f002 fa98 	bl	800b69c <_fclose_r>
 800916c:	68a1      	ldr	r1, [r4, #8]
 800916e:	4b08      	ldr	r3, [pc, #32]	; (8009190 <cleanup_stdio+0x34>)
 8009170:	4299      	cmp	r1, r3
 8009172:	d002      	beq.n	800917a <cleanup_stdio+0x1e>
 8009174:	0020      	movs	r0, r4
 8009176:	f002 fa91 	bl	800b69c <_fclose_r>
 800917a:	68e1      	ldr	r1, [r4, #12]
 800917c:	4b05      	ldr	r3, [pc, #20]	; (8009194 <cleanup_stdio+0x38>)
 800917e:	4299      	cmp	r1, r3
 8009180:	d002      	beq.n	8009188 <cleanup_stdio+0x2c>
 8009182:	0020      	movs	r0, r4
 8009184:	f002 fa8a 	bl	800b69c <_fclose_r>
 8009188:	bd10      	pop	{r4, pc}
 800918a:	46c0      	nop			; (mov r8, r8)
 800918c:	20000af0 	.word	0x20000af0
 8009190:	20000b58 	.word	0x20000b58
 8009194:	20000bc0 	.word	0x20000bc0

08009198 <global_stdio_init.part.0>:
 8009198:	b510      	push	{r4, lr}
 800919a:	4b09      	ldr	r3, [pc, #36]	; (80091c0 <global_stdio_init.part.0+0x28>)
 800919c:	4a09      	ldr	r2, [pc, #36]	; (80091c4 <global_stdio_init.part.0+0x2c>)
 800919e:	2104      	movs	r1, #4
 80091a0:	601a      	str	r2, [r3, #0]
 80091a2:	4809      	ldr	r0, [pc, #36]	; (80091c8 <global_stdio_init.part.0+0x30>)
 80091a4:	2200      	movs	r2, #0
 80091a6:	f7ff ff95 	bl	80090d4 <std>
 80091aa:	2201      	movs	r2, #1
 80091ac:	2109      	movs	r1, #9
 80091ae:	4807      	ldr	r0, [pc, #28]	; (80091cc <global_stdio_init.part.0+0x34>)
 80091b0:	f7ff ff90 	bl	80090d4 <std>
 80091b4:	2202      	movs	r2, #2
 80091b6:	2112      	movs	r1, #18
 80091b8:	4805      	ldr	r0, [pc, #20]	; (80091d0 <global_stdio_init.part.0+0x38>)
 80091ba:	f7ff ff8b 	bl	80090d4 <std>
 80091be:	bd10      	pop	{r4, pc}
 80091c0:	20000c28 	.word	0x20000c28
 80091c4:	08009141 	.word	0x08009141
 80091c8:	20000af0 	.word	0x20000af0
 80091cc:	20000b58 	.word	0x20000b58
 80091d0:	20000bc0 	.word	0x20000bc0

080091d4 <__sfp_lock_acquire>:
 80091d4:	b510      	push	{r4, lr}
 80091d6:	4802      	ldr	r0, [pc, #8]	; (80091e0 <__sfp_lock_acquire+0xc>)
 80091d8:	f000 f96a 	bl	80094b0 <__retarget_lock_acquire_recursive>
 80091dc:	bd10      	pop	{r4, pc}
 80091de:	46c0      	nop			; (mov r8, r8)
 80091e0:	20000c32 	.word	0x20000c32

080091e4 <__sfp_lock_release>:
 80091e4:	b510      	push	{r4, lr}
 80091e6:	4802      	ldr	r0, [pc, #8]	; (80091f0 <__sfp_lock_release+0xc>)
 80091e8:	f000 f963 	bl	80094b2 <__retarget_lock_release_recursive>
 80091ec:	bd10      	pop	{r4, pc}
 80091ee:	46c0      	nop			; (mov r8, r8)
 80091f0:	20000c32 	.word	0x20000c32

080091f4 <__sinit>:
 80091f4:	b510      	push	{r4, lr}
 80091f6:	0004      	movs	r4, r0
 80091f8:	f7ff ffec 	bl	80091d4 <__sfp_lock_acquire>
 80091fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d002      	beq.n	8009208 <__sinit+0x14>
 8009202:	f7ff ffef 	bl	80091e4 <__sfp_lock_release>
 8009206:	bd10      	pop	{r4, pc}
 8009208:	4b04      	ldr	r3, [pc, #16]	; (800921c <__sinit+0x28>)
 800920a:	6363      	str	r3, [r4, #52]	; 0x34
 800920c:	4b04      	ldr	r3, [pc, #16]	; (8009220 <__sinit+0x2c>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	2b00      	cmp	r3, #0
 8009212:	d1f6      	bne.n	8009202 <__sinit+0xe>
 8009214:	f7ff ffc0 	bl	8009198 <global_stdio_init.part.0>
 8009218:	e7f3      	b.n	8009202 <__sinit+0xe>
 800921a:	46c0      	nop			; (mov r8, r8)
 800921c:	0800915d 	.word	0x0800915d
 8009220:	20000c28 	.word	0x20000c28

08009224 <_fwalk_sglue>:
 8009224:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009226:	0014      	movs	r4, r2
 8009228:	2600      	movs	r6, #0
 800922a:	9000      	str	r0, [sp, #0]
 800922c:	9101      	str	r1, [sp, #4]
 800922e:	68a5      	ldr	r5, [r4, #8]
 8009230:	6867      	ldr	r7, [r4, #4]
 8009232:	3f01      	subs	r7, #1
 8009234:	d504      	bpl.n	8009240 <_fwalk_sglue+0x1c>
 8009236:	6824      	ldr	r4, [r4, #0]
 8009238:	2c00      	cmp	r4, #0
 800923a:	d1f8      	bne.n	800922e <_fwalk_sglue+0xa>
 800923c:	0030      	movs	r0, r6
 800923e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009240:	89ab      	ldrh	r3, [r5, #12]
 8009242:	2b01      	cmp	r3, #1
 8009244:	d908      	bls.n	8009258 <_fwalk_sglue+0x34>
 8009246:	220e      	movs	r2, #14
 8009248:	5eab      	ldrsh	r3, [r5, r2]
 800924a:	3301      	adds	r3, #1
 800924c:	d004      	beq.n	8009258 <_fwalk_sglue+0x34>
 800924e:	0029      	movs	r1, r5
 8009250:	9800      	ldr	r0, [sp, #0]
 8009252:	9b01      	ldr	r3, [sp, #4]
 8009254:	4798      	blx	r3
 8009256:	4306      	orrs	r6, r0
 8009258:	3568      	adds	r5, #104	; 0x68
 800925a:	e7ea      	b.n	8009232 <_fwalk_sglue+0xe>

0800925c <snprintf>:
 800925c:	b40c      	push	{r2, r3}
 800925e:	b530      	push	{r4, r5, lr}
 8009260:	4b17      	ldr	r3, [pc, #92]	; (80092c0 <snprintf+0x64>)
 8009262:	000c      	movs	r4, r1
 8009264:	681d      	ldr	r5, [r3, #0]
 8009266:	b09d      	sub	sp, #116	; 0x74
 8009268:	2900      	cmp	r1, #0
 800926a:	da08      	bge.n	800927e <snprintf+0x22>
 800926c:	238b      	movs	r3, #139	; 0x8b
 800926e:	2001      	movs	r0, #1
 8009270:	602b      	str	r3, [r5, #0]
 8009272:	4240      	negs	r0, r0
 8009274:	b01d      	add	sp, #116	; 0x74
 8009276:	bc30      	pop	{r4, r5}
 8009278:	bc08      	pop	{r3}
 800927a:	b002      	add	sp, #8
 800927c:	4718      	bx	r3
 800927e:	2382      	movs	r3, #130	; 0x82
 8009280:	466a      	mov	r2, sp
 8009282:	009b      	lsls	r3, r3, #2
 8009284:	8293      	strh	r3, [r2, #20]
 8009286:	2300      	movs	r3, #0
 8009288:	9002      	str	r0, [sp, #8]
 800928a:	9006      	str	r0, [sp, #24]
 800928c:	4299      	cmp	r1, r3
 800928e:	d000      	beq.n	8009292 <snprintf+0x36>
 8009290:	1e4b      	subs	r3, r1, #1
 8009292:	9304      	str	r3, [sp, #16]
 8009294:	9307      	str	r3, [sp, #28]
 8009296:	2301      	movs	r3, #1
 8009298:	466a      	mov	r2, sp
 800929a:	425b      	negs	r3, r3
 800929c:	82d3      	strh	r3, [r2, #22]
 800929e:	0028      	movs	r0, r5
 80092a0:	ab21      	add	r3, sp, #132	; 0x84
 80092a2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80092a4:	a902      	add	r1, sp, #8
 80092a6:	9301      	str	r3, [sp, #4]
 80092a8:	f000 ffb6 	bl	800a218 <_svfprintf_r>
 80092ac:	1c43      	adds	r3, r0, #1
 80092ae:	da01      	bge.n	80092b4 <snprintf+0x58>
 80092b0:	238b      	movs	r3, #139	; 0x8b
 80092b2:	602b      	str	r3, [r5, #0]
 80092b4:	2c00      	cmp	r4, #0
 80092b6:	d0dd      	beq.n	8009274 <snprintf+0x18>
 80092b8:	2200      	movs	r2, #0
 80092ba:	9b02      	ldr	r3, [sp, #8]
 80092bc:	701a      	strb	r2, [r3, #0]
 80092be:	e7d9      	b.n	8009274 <snprintf+0x18>
 80092c0:	200002b8 	.word	0x200002b8

080092c4 <sprintf>:
 80092c4:	b40e      	push	{r1, r2, r3}
 80092c6:	b500      	push	{lr}
 80092c8:	490b      	ldr	r1, [pc, #44]	; (80092f8 <sprintf+0x34>)
 80092ca:	b09c      	sub	sp, #112	; 0x70
 80092cc:	ab1d      	add	r3, sp, #116	; 0x74
 80092ce:	9002      	str	r0, [sp, #8]
 80092d0:	9006      	str	r0, [sp, #24]
 80092d2:	9107      	str	r1, [sp, #28]
 80092d4:	9104      	str	r1, [sp, #16]
 80092d6:	4809      	ldr	r0, [pc, #36]	; (80092fc <sprintf+0x38>)
 80092d8:	4909      	ldr	r1, [pc, #36]	; (8009300 <sprintf+0x3c>)
 80092da:	cb04      	ldmia	r3!, {r2}
 80092dc:	9105      	str	r1, [sp, #20]
 80092de:	6800      	ldr	r0, [r0, #0]
 80092e0:	a902      	add	r1, sp, #8
 80092e2:	9301      	str	r3, [sp, #4]
 80092e4:	f000 ff98 	bl	800a218 <_svfprintf_r>
 80092e8:	2200      	movs	r2, #0
 80092ea:	9b02      	ldr	r3, [sp, #8]
 80092ec:	701a      	strb	r2, [r3, #0]
 80092ee:	b01c      	add	sp, #112	; 0x70
 80092f0:	bc08      	pop	{r3}
 80092f2:	b003      	add	sp, #12
 80092f4:	4718      	bx	r3
 80092f6:	46c0      	nop			; (mov r8, r8)
 80092f8:	7fffffff 	.word	0x7fffffff
 80092fc:	200002b8 	.word	0x200002b8
 8009300:	ffff0208 	.word	0xffff0208

08009304 <__sread>:
 8009304:	b570      	push	{r4, r5, r6, lr}
 8009306:	000c      	movs	r4, r1
 8009308:	250e      	movs	r5, #14
 800930a:	5f49      	ldrsh	r1, [r1, r5]
 800930c:	f000 f87c 	bl	8009408 <_read_r>
 8009310:	2800      	cmp	r0, #0
 8009312:	db03      	blt.n	800931c <__sread+0x18>
 8009314:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8009316:	181b      	adds	r3, r3, r0
 8009318:	6523      	str	r3, [r4, #80]	; 0x50
 800931a:	bd70      	pop	{r4, r5, r6, pc}
 800931c:	89a3      	ldrh	r3, [r4, #12]
 800931e:	4a02      	ldr	r2, [pc, #8]	; (8009328 <__sread+0x24>)
 8009320:	4013      	ands	r3, r2
 8009322:	81a3      	strh	r3, [r4, #12]
 8009324:	e7f9      	b.n	800931a <__sread+0x16>
 8009326:	46c0      	nop			; (mov r8, r8)
 8009328:	ffffefff 	.word	0xffffefff

0800932c <__swrite>:
 800932c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800932e:	001f      	movs	r7, r3
 8009330:	898b      	ldrh	r3, [r1, #12]
 8009332:	0005      	movs	r5, r0
 8009334:	000c      	movs	r4, r1
 8009336:	0016      	movs	r6, r2
 8009338:	05db      	lsls	r3, r3, #23
 800933a:	d505      	bpl.n	8009348 <__swrite+0x1c>
 800933c:	230e      	movs	r3, #14
 800933e:	5ec9      	ldrsh	r1, [r1, r3]
 8009340:	2200      	movs	r2, #0
 8009342:	2302      	movs	r3, #2
 8009344:	f000 f84c 	bl	80093e0 <_lseek_r>
 8009348:	89a3      	ldrh	r3, [r4, #12]
 800934a:	4a05      	ldr	r2, [pc, #20]	; (8009360 <__swrite+0x34>)
 800934c:	0028      	movs	r0, r5
 800934e:	4013      	ands	r3, r2
 8009350:	81a3      	strh	r3, [r4, #12]
 8009352:	0032      	movs	r2, r6
 8009354:	230e      	movs	r3, #14
 8009356:	5ee1      	ldrsh	r1, [r4, r3]
 8009358:	003b      	movs	r3, r7
 800935a:	f000 f869 	bl	8009430 <_write_r>
 800935e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009360:	ffffefff 	.word	0xffffefff

08009364 <__sseek>:
 8009364:	b570      	push	{r4, r5, r6, lr}
 8009366:	000c      	movs	r4, r1
 8009368:	250e      	movs	r5, #14
 800936a:	5f49      	ldrsh	r1, [r1, r5]
 800936c:	f000 f838 	bl	80093e0 <_lseek_r>
 8009370:	89a3      	ldrh	r3, [r4, #12]
 8009372:	1c42      	adds	r2, r0, #1
 8009374:	d103      	bne.n	800937e <__sseek+0x1a>
 8009376:	4a05      	ldr	r2, [pc, #20]	; (800938c <__sseek+0x28>)
 8009378:	4013      	ands	r3, r2
 800937a:	81a3      	strh	r3, [r4, #12]
 800937c:	bd70      	pop	{r4, r5, r6, pc}
 800937e:	2280      	movs	r2, #128	; 0x80
 8009380:	0152      	lsls	r2, r2, #5
 8009382:	4313      	orrs	r3, r2
 8009384:	81a3      	strh	r3, [r4, #12]
 8009386:	6520      	str	r0, [r4, #80]	; 0x50
 8009388:	e7f8      	b.n	800937c <__sseek+0x18>
 800938a:	46c0      	nop			; (mov r8, r8)
 800938c:	ffffefff 	.word	0xffffefff

08009390 <__sclose>:
 8009390:	b510      	push	{r4, lr}
 8009392:	230e      	movs	r3, #14
 8009394:	5ec9      	ldrsh	r1, [r1, r3]
 8009396:	f000 f811 	bl	80093bc <_close_r>
 800939a:	bd10      	pop	{r4, pc}

0800939c <memset>:
 800939c:	0003      	movs	r3, r0
 800939e:	1882      	adds	r2, r0, r2
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d100      	bne.n	80093a6 <memset+0xa>
 80093a4:	4770      	bx	lr
 80093a6:	7019      	strb	r1, [r3, #0]
 80093a8:	3301      	adds	r3, #1
 80093aa:	e7f9      	b.n	80093a0 <memset+0x4>

080093ac <__locale_mb_cur_max>:
 80093ac:	2294      	movs	r2, #148	; 0x94
 80093ae:	4b02      	ldr	r3, [pc, #8]	; (80093b8 <__locale_mb_cur_max+0xc>)
 80093b0:	0052      	lsls	r2, r2, #1
 80093b2:	5c98      	ldrb	r0, [r3, r2]
 80093b4:	4770      	bx	lr
 80093b6:	46c0      	nop			; (mov r8, r8)
 80093b8:	2000002c 	.word	0x2000002c

080093bc <_close_r>:
 80093bc:	2300      	movs	r3, #0
 80093be:	b570      	push	{r4, r5, r6, lr}
 80093c0:	4d06      	ldr	r5, [pc, #24]	; (80093dc <_close_r+0x20>)
 80093c2:	0004      	movs	r4, r0
 80093c4:	0008      	movs	r0, r1
 80093c6:	602b      	str	r3, [r5, #0]
 80093c8:	f7fa fa19 	bl	80037fe <_close>
 80093cc:	1c43      	adds	r3, r0, #1
 80093ce:	d103      	bne.n	80093d8 <_close_r+0x1c>
 80093d0:	682b      	ldr	r3, [r5, #0]
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d000      	beq.n	80093d8 <_close_r+0x1c>
 80093d6:	6023      	str	r3, [r4, #0]
 80093d8:	bd70      	pop	{r4, r5, r6, pc}
 80093da:	46c0      	nop			; (mov r8, r8)
 80093dc:	20000c2c 	.word	0x20000c2c

080093e0 <_lseek_r>:
 80093e0:	b570      	push	{r4, r5, r6, lr}
 80093e2:	0004      	movs	r4, r0
 80093e4:	0008      	movs	r0, r1
 80093e6:	0011      	movs	r1, r2
 80093e8:	001a      	movs	r2, r3
 80093ea:	2300      	movs	r3, #0
 80093ec:	4d05      	ldr	r5, [pc, #20]	; (8009404 <_lseek_r+0x24>)
 80093ee:	602b      	str	r3, [r5, #0]
 80093f0:	f7fa fa26 	bl	8003840 <_lseek>
 80093f4:	1c43      	adds	r3, r0, #1
 80093f6:	d103      	bne.n	8009400 <_lseek_r+0x20>
 80093f8:	682b      	ldr	r3, [r5, #0]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d000      	beq.n	8009400 <_lseek_r+0x20>
 80093fe:	6023      	str	r3, [r4, #0]
 8009400:	bd70      	pop	{r4, r5, r6, pc}
 8009402:	46c0      	nop			; (mov r8, r8)
 8009404:	20000c2c 	.word	0x20000c2c

08009408 <_read_r>:
 8009408:	b570      	push	{r4, r5, r6, lr}
 800940a:	0004      	movs	r4, r0
 800940c:	0008      	movs	r0, r1
 800940e:	0011      	movs	r1, r2
 8009410:	001a      	movs	r2, r3
 8009412:	2300      	movs	r3, #0
 8009414:	4d05      	ldr	r5, [pc, #20]	; (800942c <_read_r+0x24>)
 8009416:	602b      	str	r3, [r5, #0]
 8009418:	f7fa f9b8 	bl	800378c <_read>
 800941c:	1c43      	adds	r3, r0, #1
 800941e:	d103      	bne.n	8009428 <_read_r+0x20>
 8009420:	682b      	ldr	r3, [r5, #0]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d000      	beq.n	8009428 <_read_r+0x20>
 8009426:	6023      	str	r3, [r4, #0]
 8009428:	bd70      	pop	{r4, r5, r6, pc}
 800942a:	46c0      	nop			; (mov r8, r8)
 800942c:	20000c2c 	.word	0x20000c2c

08009430 <_write_r>:
 8009430:	b570      	push	{r4, r5, r6, lr}
 8009432:	0004      	movs	r4, r0
 8009434:	0008      	movs	r0, r1
 8009436:	0011      	movs	r1, r2
 8009438:	001a      	movs	r2, r3
 800943a:	2300      	movs	r3, #0
 800943c:	4d05      	ldr	r5, [pc, #20]	; (8009454 <_write_r+0x24>)
 800943e:	602b      	str	r3, [r5, #0]
 8009440:	f7fa f9c1 	bl	80037c6 <_write>
 8009444:	1c43      	adds	r3, r0, #1
 8009446:	d103      	bne.n	8009450 <_write_r+0x20>
 8009448:	682b      	ldr	r3, [r5, #0]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d000      	beq.n	8009450 <_write_r+0x20>
 800944e:	6023      	str	r3, [r4, #0]
 8009450:	bd70      	pop	{r4, r5, r6, pc}
 8009452:	46c0      	nop			; (mov r8, r8)
 8009454:	20000c2c 	.word	0x20000c2c

08009458 <__errno>:
 8009458:	4b01      	ldr	r3, [pc, #4]	; (8009460 <__errno+0x8>)
 800945a:	6818      	ldr	r0, [r3, #0]
 800945c:	4770      	bx	lr
 800945e:	46c0      	nop			; (mov r8, r8)
 8009460:	200002b8 	.word	0x200002b8

08009464 <__libc_init_array>:
 8009464:	b570      	push	{r4, r5, r6, lr}
 8009466:	2600      	movs	r6, #0
 8009468:	4c0c      	ldr	r4, [pc, #48]	; (800949c <__libc_init_array+0x38>)
 800946a:	4d0d      	ldr	r5, [pc, #52]	; (80094a0 <__libc_init_array+0x3c>)
 800946c:	1b64      	subs	r4, r4, r5
 800946e:	10a4      	asrs	r4, r4, #2
 8009470:	42a6      	cmp	r6, r4
 8009472:	d109      	bne.n	8009488 <__libc_init_array+0x24>
 8009474:	2600      	movs	r6, #0
 8009476:	f004 fced 	bl	800de54 <_init>
 800947a:	4c0a      	ldr	r4, [pc, #40]	; (80094a4 <__libc_init_array+0x40>)
 800947c:	4d0a      	ldr	r5, [pc, #40]	; (80094a8 <__libc_init_array+0x44>)
 800947e:	1b64      	subs	r4, r4, r5
 8009480:	10a4      	asrs	r4, r4, #2
 8009482:	42a6      	cmp	r6, r4
 8009484:	d105      	bne.n	8009492 <__libc_init_array+0x2e>
 8009486:	bd70      	pop	{r4, r5, r6, pc}
 8009488:	00b3      	lsls	r3, r6, #2
 800948a:	58eb      	ldr	r3, [r5, r3]
 800948c:	4798      	blx	r3
 800948e:	3601      	adds	r6, #1
 8009490:	e7ee      	b.n	8009470 <__libc_init_array+0xc>
 8009492:	00b3      	lsls	r3, r6, #2
 8009494:	58eb      	ldr	r3, [r5, r3]
 8009496:	4798      	blx	r3
 8009498:	3601      	adds	r6, #1
 800949a:	e7f2      	b.n	8009482 <__libc_init_array+0x1e>
 800949c:	0800fdbc 	.word	0x0800fdbc
 80094a0:	0800fdbc 	.word	0x0800fdbc
 80094a4:	0800fdc4 	.word	0x0800fdc4
 80094a8:	0800fdbc 	.word	0x0800fdbc

080094ac <__retarget_lock_init_recursive>:
 80094ac:	4770      	bx	lr

080094ae <__retarget_lock_close_recursive>:
 80094ae:	4770      	bx	lr

080094b0 <__retarget_lock_acquire_recursive>:
 80094b0:	4770      	bx	lr

080094b2 <__retarget_lock_release_recursive>:
 80094b2:	4770      	bx	lr

080094b4 <memcpy>:
 80094b4:	2300      	movs	r3, #0
 80094b6:	b510      	push	{r4, lr}
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d100      	bne.n	80094be <memcpy+0xa>
 80094bc:	bd10      	pop	{r4, pc}
 80094be:	5ccc      	ldrb	r4, [r1, r3]
 80094c0:	54c4      	strb	r4, [r0, r3]
 80094c2:	3301      	adds	r3, #1
 80094c4:	e7f8      	b.n	80094b8 <memcpy+0x4>
	...

080094c8 <register_fini>:
 80094c8:	4b03      	ldr	r3, [pc, #12]	; (80094d8 <register_fini+0x10>)
 80094ca:	b510      	push	{r4, lr}
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d002      	beq.n	80094d6 <register_fini+0xe>
 80094d0:	4802      	ldr	r0, [pc, #8]	; (80094dc <register_fini+0x14>)
 80094d2:	f000 f805 	bl	80094e0 <atexit>
 80094d6:	bd10      	pop	{r4, pc}
 80094d8:	00000000 	.word	0x00000000
 80094dc:	0800b929 	.word	0x0800b929

080094e0 <atexit>:
 80094e0:	2300      	movs	r3, #0
 80094e2:	b510      	push	{r4, lr}
 80094e4:	0001      	movs	r1, r0
 80094e6:	001a      	movs	r2, r3
 80094e8:	0018      	movs	r0, r3
 80094ea:	f002 fa79 	bl	800b9e0 <__register_exitproc>
 80094ee:	bd10      	pop	{r4, pc}

080094f0 <_malloc_trim_r>:
 80094f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80094f2:	0004      	movs	r4, r0
 80094f4:	2008      	movs	r0, #8
 80094f6:	000d      	movs	r5, r1
 80094f8:	f002 fa2a 	bl	800b950 <sysconf>
 80094fc:	0006      	movs	r6, r0
 80094fe:	0020      	movs	r0, r4
 8009500:	f000 fb22 	bl	8009b48 <__malloc_lock>
 8009504:	2203      	movs	r2, #3
 8009506:	4f21      	ldr	r7, [pc, #132]	; (800958c <_malloc_trim_r+0x9c>)
 8009508:	0031      	movs	r1, r6
 800950a:	68bb      	ldr	r3, [r7, #8]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	4393      	bics	r3, r2
 8009510:	1b58      	subs	r0, r3, r5
 8009512:	3811      	subs	r0, #17
 8009514:	1980      	adds	r0, r0, r6
 8009516:	9301      	str	r3, [sp, #4]
 8009518:	f7f6 fe10 	bl	800013c <__udivsi3>
 800951c:	1e45      	subs	r5, r0, #1
 800951e:	4375      	muls	r5, r6
 8009520:	42ae      	cmp	r6, r5
 8009522:	dd04      	ble.n	800952e <_malloc_trim_r+0x3e>
 8009524:	0020      	movs	r0, r4
 8009526:	f000 fb17 	bl	8009b58 <__malloc_unlock>
 800952a:	2000      	movs	r0, #0
 800952c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800952e:	2100      	movs	r1, #0
 8009530:	0020      	movs	r0, r4
 8009532:	f002 f9e7 	bl	800b904 <_sbrk_r>
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	9a01      	ldr	r2, [sp, #4]
 800953a:	189b      	adds	r3, r3, r2
 800953c:	4298      	cmp	r0, r3
 800953e:	d1f1      	bne.n	8009524 <_malloc_trim_r+0x34>
 8009540:	0020      	movs	r0, r4
 8009542:	4269      	negs	r1, r5
 8009544:	f002 f9de 	bl	800b904 <_sbrk_r>
 8009548:	3001      	adds	r0, #1
 800954a:	d110      	bne.n	800956e <_malloc_trim_r+0x7e>
 800954c:	2100      	movs	r1, #0
 800954e:	0020      	movs	r0, r4
 8009550:	f002 f9d8 	bl	800b904 <_sbrk_r>
 8009554:	68ba      	ldr	r2, [r7, #8]
 8009556:	1a81      	subs	r1, r0, r2
 8009558:	290f      	cmp	r1, #15
 800955a:	dde3      	ble.n	8009524 <_malloc_trim_r+0x34>
 800955c:	4d0c      	ldr	r5, [pc, #48]	; (8009590 <_malloc_trim_r+0xa0>)
 800955e:	4b0d      	ldr	r3, [pc, #52]	; (8009594 <_malloc_trim_r+0xa4>)
 8009560:	682d      	ldr	r5, [r5, #0]
 8009562:	1b40      	subs	r0, r0, r5
 8009564:	6018      	str	r0, [r3, #0]
 8009566:	2301      	movs	r3, #1
 8009568:	430b      	orrs	r3, r1
 800956a:	6053      	str	r3, [r2, #4]
 800956c:	e7da      	b.n	8009524 <_malloc_trim_r+0x34>
 800956e:	2601      	movs	r6, #1
 8009570:	9b01      	ldr	r3, [sp, #4]
 8009572:	68ba      	ldr	r2, [r7, #8]
 8009574:	1b5b      	subs	r3, r3, r5
 8009576:	4333      	orrs	r3, r6
 8009578:	6053      	str	r3, [r2, #4]
 800957a:	4a06      	ldr	r2, [pc, #24]	; (8009594 <_malloc_trim_r+0xa4>)
 800957c:	0020      	movs	r0, r4
 800957e:	6813      	ldr	r3, [r2, #0]
 8009580:	1b5b      	subs	r3, r3, r5
 8009582:	6013      	str	r3, [r2, #0]
 8009584:	f000 fae8 	bl	8009b58 <__malloc_unlock>
 8009588:	0030      	movs	r0, r6
 800958a:	e7cf      	b.n	800952c <_malloc_trim_r+0x3c>
 800958c:	200002c0 	.word	0x200002c0
 8009590:	200006c8 	.word	0x200006c8
 8009594:	20000c38 	.word	0x20000c38

08009598 <_free_r>:
 8009598:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800959a:	1e0d      	subs	r5, r1, #0
 800959c:	9001      	str	r0, [sp, #4]
 800959e:	d02d      	beq.n	80095fc <_free_r+0x64>
 80095a0:	f000 fad2 	bl	8009b48 <__malloc_lock>
 80095a4:	2301      	movs	r3, #1
 80095a6:	0029      	movs	r1, r5
 80095a8:	469c      	mov	ip, r3
 80095aa:	3908      	subs	r1, #8
 80095ac:	684f      	ldr	r7, [r1, #4]
 80095ae:	4662      	mov	r2, ip
 80095b0:	003b      	movs	r3, r7
 80095b2:	4664      	mov	r4, ip
 80095b4:	4393      	bics	r3, r2
 80095b6:	18c8      	adds	r0, r1, r3
 80095b8:	6845      	ldr	r5, [r0, #4]
 80095ba:	3202      	adds	r2, #2
 80095bc:	4395      	bics	r5, r2
 80095be:	4a4a      	ldr	r2, [pc, #296]	; (80096e8 <_free_r+0x150>)
 80095c0:	4027      	ands	r7, r4
 80095c2:	6896      	ldr	r6, [r2, #8]
 80095c4:	4286      	cmp	r6, r0
 80095c6:	d11a      	bne.n	80095fe <_free_r+0x66>
 80095c8:	195b      	adds	r3, r3, r5
 80095ca:	2f00      	cmp	r7, #0
 80095cc:	d106      	bne.n	80095dc <_free_r+0x44>
 80095ce:	6808      	ldr	r0, [r1, #0]
 80095d0:	1a09      	subs	r1, r1, r0
 80095d2:	688d      	ldr	r5, [r1, #8]
 80095d4:	181b      	adds	r3, r3, r0
 80095d6:	68c8      	ldr	r0, [r1, #12]
 80095d8:	60e8      	str	r0, [r5, #12]
 80095da:	6085      	str	r5, [r0, #8]
 80095dc:	2001      	movs	r0, #1
 80095de:	4318      	orrs	r0, r3
 80095e0:	6048      	str	r0, [r1, #4]
 80095e2:	6091      	str	r1, [r2, #8]
 80095e4:	4a41      	ldr	r2, [pc, #260]	; (80096ec <_free_r+0x154>)
 80095e6:	6812      	ldr	r2, [r2, #0]
 80095e8:	429a      	cmp	r2, r3
 80095ea:	d804      	bhi.n	80095f6 <_free_r+0x5e>
 80095ec:	4b40      	ldr	r3, [pc, #256]	; (80096f0 <_free_r+0x158>)
 80095ee:	9801      	ldr	r0, [sp, #4]
 80095f0:	6819      	ldr	r1, [r3, #0]
 80095f2:	f7ff ff7d 	bl	80094f0 <_malloc_trim_r>
 80095f6:	9801      	ldr	r0, [sp, #4]
 80095f8:	f000 faae 	bl	8009b58 <__malloc_unlock>
 80095fc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80095fe:	2600      	movs	r6, #0
 8009600:	6045      	str	r5, [r0, #4]
 8009602:	42b7      	cmp	r7, r6
 8009604:	d109      	bne.n	800961a <_free_r+0x82>
 8009606:	680f      	ldr	r7, [r1, #0]
 8009608:	4c3a      	ldr	r4, [pc, #232]	; (80096f4 <_free_r+0x15c>)
 800960a:	1bc9      	subs	r1, r1, r7
 800960c:	19db      	adds	r3, r3, r7
 800960e:	688f      	ldr	r7, [r1, #8]
 8009610:	42a7      	cmp	r7, r4
 8009612:	d02c      	beq.n	800966e <_free_r+0xd6>
 8009614:	68cc      	ldr	r4, [r1, #12]
 8009616:	60fc      	str	r4, [r7, #12]
 8009618:	60a7      	str	r7, [r4, #8]
 800961a:	1947      	adds	r7, r0, r5
 800961c:	687c      	ldr	r4, [r7, #4]
 800961e:	2701      	movs	r7, #1
 8009620:	423c      	tst	r4, r7
 8009622:	d10b      	bne.n	800963c <_free_r+0xa4>
 8009624:	195b      	adds	r3, r3, r5
 8009626:	6885      	ldr	r5, [r0, #8]
 8009628:	2e00      	cmp	r6, #0
 800962a:	d122      	bne.n	8009672 <_free_r+0xda>
 800962c:	4c31      	ldr	r4, [pc, #196]	; (80096f4 <_free_r+0x15c>)
 800962e:	42a5      	cmp	r5, r4
 8009630:	d11f      	bne.n	8009672 <_free_r+0xda>
 8009632:	003e      	movs	r6, r7
 8009634:	6151      	str	r1, [r2, #20]
 8009636:	6111      	str	r1, [r2, #16]
 8009638:	60cd      	str	r5, [r1, #12]
 800963a:	608d      	str	r5, [r1, #8]
 800963c:	2501      	movs	r5, #1
 800963e:	0028      	movs	r0, r5
 8009640:	4318      	orrs	r0, r3
 8009642:	6048      	str	r0, [r1, #4]
 8009644:	50cb      	str	r3, [r1, r3]
 8009646:	2e00      	cmp	r6, #0
 8009648:	d1d5      	bne.n	80095f6 <_free_r+0x5e>
 800964a:	2080      	movs	r0, #128	; 0x80
 800964c:	0080      	lsls	r0, r0, #2
 800964e:	4283      	cmp	r3, r0
 8009650:	d213      	bcs.n	800967a <_free_r+0xe2>
 8009652:	08d8      	lsrs	r0, r3, #3
 8009654:	095b      	lsrs	r3, r3, #5
 8009656:	409d      	lsls	r5, r3
 8009658:	6853      	ldr	r3, [r2, #4]
 800965a:	431d      	orrs	r5, r3
 800965c:	00c3      	lsls	r3, r0, #3
 800965e:	189b      	adds	r3, r3, r2
 8009660:	6055      	str	r5, [r2, #4]
 8009662:	689a      	ldr	r2, [r3, #8]
 8009664:	60cb      	str	r3, [r1, #12]
 8009666:	608a      	str	r2, [r1, #8]
 8009668:	6099      	str	r1, [r3, #8]
 800966a:	60d1      	str	r1, [r2, #12]
 800966c:	e7c3      	b.n	80095f6 <_free_r+0x5e>
 800966e:	4666      	mov	r6, ip
 8009670:	e7d3      	b.n	800961a <_free_r+0x82>
 8009672:	68c0      	ldr	r0, [r0, #12]
 8009674:	60e8      	str	r0, [r5, #12]
 8009676:	6085      	str	r5, [r0, #8]
 8009678:	e7e0      	b.n	800963c <_free_r+0xa4>
 800967a:	0a5d      	lsrs	r5, r3, #9
 800967c:	2d04      	cmp	r5, #4
 800967e:	d812      	bhi.n	80096a6 <_free_r+0x10e>
 8009680:	0998      	lsrs	r0, r3, #6
 8009682:	3038      	adds	r0, #56	; 0x38
 8009684:	00c6      	lsls	r6, r0, #3
 8009686:	18b6      	adds	r6, r6, r2
 8009688:	68b5      	ldr	r5, [r6, #8]
 800968a:	2703      	movs	r7, #3
 800968c:	42ae      	cmp	r6, r5
 800968e:	d125      	bne.n	80096dc <_free_r+0x144>
 8009690:	2301      	movs	r3, #1
 8009692:	1080      	asrs	r0, r0, #2
 8009694:	4083      	lsls	r3, r0
 8009696:	6850      	ldr	r0, [r2, #4]
 8009698:	4303      	orrs	r3, r0
 800969a:	6053      	str	r3, [r2, #4]
 800969c:	60ce      	str	r6, [r1, #12]
 800969e:	608d      	str	r5, [r1, #8]
 80096a0:	60b1      	str	r1, [r6, #8]
 80096a2:	60e9      	str	r1, [r5, #12]
 80096a4:	e7a7      	b.n	80095f6 <_free_r+0x5e>
 80096a6:	2d14      	cmp	r5, #20
 80096a8:	d802      	bhi.n	80096b0 <_free_r+0x118>
 80096aa:	0028      	movs	r0, r5
 80096ac:	305b      	adds	r0, #91	; 0x5b
 80096ae:	e7e9      	b.n	8009684 <_free_r+0xec>
 80096b0:	2d54      	cmp	r5, #84	; 0x54
 80096b2:	d802      	bhi.n	80096ba <_free_r+0x122>
 80096b4:	0b18      	lsrs	r0, r3, #12
 80096b6:	306e      	adds	r0, #110	; 0x6e
 80096b8:	e7e4      	b.n	8009684 <_free_r+0xec>
 80096ba:	20aa      	movs	r0, #170	; 0xaa
 80096bc:	0040      	lsls	r0, r0, #1
 80096be:	4285      	cmp	r5, r0
 80096c0:	d802      	bhi.n	80096c8 <_free_r+0x130>
 80096c2:	0bd8      	lsrs	r0, r3, #15
 80096c4:	3077      	adds	r0, #119	; 0x77
 80096c6:	e7dd      	b.n	8009684 <_free_r+0xec>
 80096c8:	4e0b      	ldr	r6, [pc, #44]	; (80096f8 <_free_r+0x160>)
 80096ca:	207e      	movs	r0, #126	; 0x7e
 80096cc:	42b5      	cmp	r5, r6
 80096ce:	d8d9      	bhi.n	8009684 <_free_r+0xec>
 80096d0:	0c98      	lsrs	r0, r3, #18
 80096d2:	307c      	adds	r0, #124	; 0x7c
 80096d4:	e7d6      	b.n	8009684 <_free_r+0xec>
 80096d6:	68ad      	ldr	r5, [r5, #8]
 80096d8:	42ae      	cmp	r6, r5
 80096da:	d003      	beq.n	80096e4 <_free_r+0x14c>
 80096dc:	686a      	ldr	r2, [r5, #4]
 80096de:	43ba      	bics	r2, r7
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d8f8      	bhi.n	80096d6 <_free_r+0x13e>
 80096e4:	68ee      	ldr	r6, [r5, #12]
 80096e6:	e7d9      	b.n	800969c <_free_r+0x104>
 80096e8:	200002c0 	.word	0x200002c0
 80096ec:	200006cc 	.word	0x200006cc
 80096f0:	20000c68 	.word	0x20000c68
 80096f4:	200002c8 	.word	0x200002c8
 80096f8:	00000554 	.word	0x00000554

080096fc <_malloc_r>:
 80096fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096fe:	000d      	movs	r5, r1
 8009700:	b087      	sub	sp, #28
 8009702:	350b      	adds	r5, #11
 8009704:	9001      	str	r0, [sp, #4]
 8009706:	2d16      	cmp	r5, #22
 8009708:	d908      	bls.n	800971c <_malloc_r+0x20>
 800970a:	2207      	movs	r2, #7
 800970c:	4395      	bics	r5, r2
 800970e:	d506      	bpl.n	800971e <_malloc_r+0x22>
 8009710:	230c      	movs	r3, #12
 8009712:	9a01      	ldr	r2, [sp, #4]
 8009714:	6013      	str	r3, [r2, #0]
 8009716:	2000      	movs	r0, #0
 8009718:	b007      	add	sp, #28
 800971a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800971c:	2510      	movs	r5, #16
 800971e:	42a9      	cmp	r1, r5
 8009720:	d8f6      	bhi.n	8009710 <_malloc_r+0x14>
 8009722:	9801      	ldr	r0, [sp, #4]
 8009724:	f000 fa10 	bl	8009b48 <__malloc_lock>
 8009728:	23fc      	movs	r3, #252	; 0xfc
 800972a:	4ebe      	ldr	r6, [pc, #760]	; (8009a24 <_malloc_r+0x328>)
 800972c:	005b      	lsls	r3, r3, #1
 800972e:	429d      	cmp	r5, r3
 8009730:	d219      	bcs.n	8009766 <_malloc_r+0x6a>
 8009732:	002a      	movs	r2, r5
 8009734:	3208      	adds	r2, #8
 8009736:	18b2      	adds	r2, r6, r2
 8009738:	0011      	movs	r1, r2
 800973a:	6854      	ldr	r4, [r2, #4]
 800973c:	3908      	subs	r1, #8
 800973e:	08eb      	lsrs	r3, r5, #3
 8009740:	428c      	cmp	r4, r1
 8009742:	d103      	bne.n	800974c <_malloc_r+0x50>
 8009744:	68d4      	ldr	r4, [r2, #12]
 8009746:	3302      	adds	r3, #2
 8009748:	42a2      	cmp	r2, r4
 800974a:	d022      	beq.n	8009792 <_malloc_r+0x96>
 800974c:	2203      	movs	r2, #3
 800974e:	6863      	ldr	r3, [r4, #4]
 8009750:	68a1      	ldr	r1, [r4, #8]
 8009752:	4393      	bics	r3, r2
 8009754:	68e2      	ldr	r2, [r4, #12]
 8009756:	18e3      	adds	r3, r4, r3
 8009758:	60ca      	str	r2, [r1, #12]
 800975a:	6091      	str	r1, [r2, #8]
 800975c:	2201      	movs	r2, #1
 800975e:	6859      	ldr	r1, [r3, #4]
 8009760:	430a      	orrs	r2, r1
 8009762:	605a      	str	r2, [r3, #4]
 8009764:	e02a      	b.n	80097bc <_malloc_r+0xc0>
 8009766:	233f      	movs	r3, #63	; 0x3f
 8009768:	0a6a      	lsrs	r2, r5, #9
 800976a:	d003      	beq.n	8009774 <_malloc_r+0x78>
 800976c:	2a04      	cmp	r2, #4
 800976e:	d82b      	bhi.n	80097c8 <_malloc_r+0xcc>
 8009770:	09ab      	lsrs	r3, r5, #6
 8009772:	3338      	adds	r3, #56	; 0x38
 8009774:	2203      	movs	r2, #3
 8009776:	4694      	mov	ip, r2
 8009778:	00d9      	lsls	r1, r3, #3
 800977a:	1989      	adds	r1, r1, r6
 800977c:	68cc      	ldr	r4, [r1, #12]
 800977e:	428c      	cmp	r4, r1
 8009780:	d006      	beq.n	8009790 <_malloc_r+0x94>
 8009782:	4660      	mov	r0, ip
 8009784:	6862      	ldr	r2, [r4, #4]
 8009786:	4382      	bics	r2, r0
 8009788:	1b57      	subs	r7, r2, r5
 800978a:	2f0f      	cmp	r7, #15
 800978c:	dd34      	ble.n	80097f8 <_malloc_r+0xfc>
 800978e:	3b01      	subs	r3, #1
 8009790:	3301      	adds	r3, #1
 8009792:	6934      	ldr	r4, [r6, #16]
 8009794:	49a4      	ldr	r1, [pc, #656]	; (8009a28 <_malloc_r+0x32c>)
 8009796:	428c      	cmp	r4, r1
 8009798:	d055      	beq.n	8009846 <_malloc_r+0x14a>
 800979a:	2003      	movs	r0, #3
 800979c:	6862      	ldr	r2, [r4, #4]
 800979e:	4382      	bics	r2, r0
 80097a0:	1b50      	subs	r0, r2, r5
 80097a2:	280f      	cmp	r0, #15
 80097a4:	dd36      	ble.n	8009814 <_malloc_r+0x118>
 80097a6:	2301      	movs	r3, #1
 80097a8:	1967      	adds	r7, r4, r5
 80097aa:	431d      	orrs	r5, r3
 80097ac:	4303      	orrs	r3, r0
 80097ae:	6065      	str	r5, [r4, #4]
 80097b0:	6177      	str	r7, [r6, #20]
 80097b2:	6137      	str	r7, [r6, #16]
 80097b4:	60f9      	str	r1, [r7, #12]
 80097b6:	60b9      	str	r1, [r7, #8]
 80097b8:	607b      	str	r3, [r7, #4]
 80097ba:	50a0      	str	r0, [r4, r2]
 80097bc:	9801      	ldr	r0, [sp, #4]
 80097be:	f000 f9cb 	bl	8009b58 <__malloc_unlock>
 80097c2:	0020      	movs	r0, r4
 80097c4:	3008      	adds	r0, #8
 80097c6:	e7a7      	b.n	8009718 <_malloc_r+0x1c>
 80097c8:	2a14      	cmp	r2, #20
 80097ca:	d802      	bhi.n	80097d2 <_malloc_r+0xd6>
 80097cc:	0013      	movs	r3, r2
 80097ce:	335b      	adds	r3, #91	; 0x5b
 80097d0:	e7d0      	b.n	8009774 <_malloc_r+0x78>
 80097d2:	2a54      	cmp	r2, #84	; 0x54
 80097d4:	d802      	bhi.n	80097dc <_malloc_r+0xe0>
 80097d6:	0b2b      	lsrs	r3, r5, #12
 80097d8:	336e      	adds	r3, #110	; 0x6e
 80097da:	e7cb      	b.n	8009774 <_malloc_r+0x78>
 80097dc:	23aa      	movs	r3, #170	; 0xaa
 80097de:	005b      	lsls	r3, r3, #1
 80097e0:	429a      	cmp	r2, r3
 80097e2:	d802      	bhi.n	80097ea <_malloc_r+0xee>
 80097e4:	0beb      	lsrs	r3, r5, #15
 80097e6:	3377      	adds	r3, #119	; 0x77
 80097e8:	e7c4      	b.n	8009774 <_malloc_r+0x78>
 80097ea:	4990      	ldr	r1, [pc, #576]	; (8009a2c <_malloc_r+0x330>)
 80097ec:	237e      	movs	r3, #126	; 0x7e
 80097ee:	428a      	cmp	r2, r1
 80097f0:	d8c0      	bhi.n	8009774 <_malloc_r+0x78>
 80097f2:	0cab      	lsrs	r3, r5, #18
 80097f4:	337c      	adds	r3, #124	; 0x7c
 80097f6:	e7bd      	b.n	8009774 <_malloc_r+0x78>
 80097f8:	68e0      	ldr	r0, [r4, #12]
 80097fa:	2f00      	cmp	r7, #0
 80097fc:	db08      	blt.n	8009810 <_malloc_r+0x114>
 80097fe:	68a3      	ldr	r3, [r4, #8]
 8009800:	60d8      	str	r0, [r3, #12]
 8009802:	6083      	str	r3, [r0, #8]
 8009804:	2301      	movs	r3, #1
 8009806:	18a2      	adds	r2, r4, r2
 8009808:	6851      	ldr	r1, [r2, #4]
 800980a:	430b      	orrs	r3, r1
 800980c:	6053      	str	r3, [r2, #4]
 800980e:	e7d5      	b.n	80097bc <_malloc_r+0xc0>
 8009810:	0004      	movs	r4, r0
 8009812:	e7b4      	b.n	800977e <_malloc_r+0x82>
 8009814:	6171      	str	r1, [r6, #20]
 8009816:	6131      	str	r1, [r6, #16]
 8009818:	2800      	cmp	r0, #0
 800981a:	daf3      	bge.n	8009804 <_malloc_r+0x108>
 800981c:	6871      	ldr	r1, [r6, #4]
 800981e:	468c      	mov	ip, r1
 8009820:	2180      	movs	r1, #128	; 0x80
 8009822:	0089      	lsls	r1, r1, #2
 8009824:	428a      	cmp	r2, r1
 8009826:	d300      	bcc.n	800982a <_malloc_r+0x12e>
 8009828:	e08c      	b.n	8009944 <_malloc_r+0x248>
 800982a:	08d1      	lsrs	r1, r2, #3
 800982c:	0950      	lsrs	r0, r2, #5
 800982e:	2201      	movs	r2, #1
 8009830:	4082      	lsls	r2, r0
 8009832:	4660      	mov	r0, ip
 8009834:	4302      	orrs	r2, r0
 8009836:	6072      	str	r2, [r6, #4]
 8009838:	00ca      	lsls	r2, r1, #3
 800983a:	1992      	adds	r2, r2, r6
 800983c:	6891      	ldr	r1, [r2, #8]
 800983e:	60e2      	str	r2, [r4, #12]
 8009840:	60a1      	str	r1, [r4, #8]
 8009842:	6094      	str	r4, [r2, #8]
 8009844:	60cc      	str	r4, [r1, #12]
 8009846:	2201      	movs	r2, #1
 8009848:	4876      	ldr	r0, [pc, #472]	; (8009a24 <_malloc_r+0x328>)
 800984a:	1099      	asrs	r1, r3, #2
 800984c:	408a      	lsls	r2, r1
 800984e:	6841      	ldr	r1, [r0, #4]
 8009850:	4291      	cmp	r1, r2
 8009852:	d328      	bcc.n	80098a6 <_malloc_r+0x1aa>
 8009854:	420a      	tst	r2, r1
 8009856:	d105      	bne.n	8009864 <_malloc_r+0x168>
 8009858:	2403      	movs	r4, #3
 800985a:	43a3      	bics	r3, r4
 800985c:	0052      	lsls	r2, r2, #1
 800985e:	3304      	adds	r3, #4
 8009860:	420a      	tst	r2, r1
 8009862:	d0fb      	beq.n	800985c <_malloc_r+0x160>
 8009864:	496f      	ldr	r1, [pc, #444]	; (8009a24 <_malloc_r+0x328>)
 8009866:	9104      	str	r1, [sp, #16]
 8009868:	00d9      	lsls	r1, r3, #3
 800986a:	1841      	adds	r1, r0, r1
 800986c:	468c      	mov	ip, r1
 800986e:	000f      	movs	r7, r1
 8009870:	9302      	str	r3, [sp, #8]
 8009872:	68fc      	ldr	r4, [r7, #12]
 8009874:	42bc      	cmp	r4, r7
 8009876:	d000      	beq.n	800987a <_malloc_r+0x17e>
 8009878:	e09b      	b.n	80099b2 <_malloc_r+0x2b6>
 800987a:	2403      	movs	r4, #3
 800987c:	9902      	ldr	r1, [sp, #8]
 800987e:	3708      	adds	r7, #8
 8009880:	3101      	adds	r1, #1
 8009882:	9102      	str	r1, [sp, #8]
 8009884:	4221      	tst	r1, r4
 8009886:	d1f4      	bne.n	8009872 <_malloc_r+0x176>
 8009888:	2103      	movs	r1, #3
 800988a:	420b      	tst	r3, r1
 800988c:	d000      	beq.n	8009890 <_malloc_r+0x194>
 800988e:	e0b7      	b.n	8009a00 <_malloc_r+0x304>
 8009890:	6843      	ldr	r3, [r0, #4]
 8009892:	4393      	bics	r3, r2
 8009894:	6043      	str	r3, [r0, #4]
 8009896:	9b04      	ldr	r3, [sp, #16]
 8009898:	0052      	lsls	r2, r2, #1
 800989a:	6859      	ldr	r1, [r3, #4]
 800989c:	4291      	cmp	r1, r2
 800989e:	d302      	bcc.n	80098a6 <_malloc_r+0x1aa>
 80098a0:	2a00      	cmp	r2, #0
 80098a2:	d000      	beq.n	80098a6 <_malloc_r+0x1aa>
 80098a4:	e0bb      	b.n	8009a1e <_malloc_r+0x322>
 80098a6:	2203      	movs	r2, #3
 80098a8:	6883      	ldr	r3, [r0, #8]
 80098aa:	9302      	str	r3, [sp, #8]
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	4393      	bics	r3, r2
 80098b0:	9303      	str	r3, [sp, #12]
 80098b2:	42ab      	cmp	r3, r5
 80098b4:	d303      	bcc.n	80098be <_malloc_r+0x1c2>
 80098b6:	1b59      	subs	r1, r3, r5
 80098b8:	290f      	cmp	r1, #15
 80098ba:	dd00      	ble.n	80098be <_malloc_r+0x1c2>
 80098bc:	e123      	b.n	8009b06 <_malloc_r+0x40a>
 80098be:	9b02      	ldr	r3, [sp, #8]
 80098c0:	9a03      	ldr	r2, [sp, #12]
 80098c2:	2008      	movs	r0, #8
 80098c4:	189e      	adds	r6, r3, r2
 80098c6:	4b5a      	ldr	r3, [pc, #360]	; (8009a30 <_malloc_r+0x334>)
 80098c8:	681f      	ldr	r7, [r3, #0]
 80098ca:	f002 f841 	bl	800b950 <sysconf>
 80098ce:	4b59      	ldr	r3, [pc, #356]	; (8009a34 <_malloc_r+0x338>)
 80098d0:	3710      	adds	r7, #16
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	197f      	adds	r7, r7, r5
 80098d6:	9004      	str	r0, [sp, #16]
 80098d8:	3301      	adds	r3, #1
 80098da:	d003      	beq.n	80098e4 <_malloc_r+0x1e8>
 80098dc:	1e7b      	subs	r3, r7, #1
 80098de:	181b      	adds	r3, r3, r0
 80098e0:	4247      	negs	r7, r0
 80098e2:	401f      	ands	r7, r3
 80098e4:	0039      	movs	r1, r7
 80098e6:	9801      	ldr	r0, [sp, #4]
 80098e8:	f002 f80c 	bl	800b904 <_sbrk_r>
 80098ec:	0004      	movs	r4, r0
 80098ee:	1c43      	adds	r3, r0, #1
 80098f0:	d100      	bne.n	80098f4 <_malloc_r+0x1f8>
 80098f2:	e0de      	b.n	8009ab2 <_malloc_r+0x3b6>
 80098f4:	4286      	cmp	r6, r0
 80098f6:	d904      	bls.n	8009902 <_malloc_r+0x206>
 80098f8:	4b4a      	ldr	r3, [pc, #296]	; (8009a24 <_malloc_r+0x328>)
 80098fa:	9a02      	ldr	r2, [sp, #8]
 80098fc:	429a      	cmp	r2, r3
 80098fe:	d000      	beq.n	8009902 <_malloc_r+0x206>
 8009900:	e0d7      	b.n	8009ab2 <_malloc_r+0x3b6>
 8009902:	4a4d      	ldr	r2, [pc, #308]	; (8009a38 <_malloc_r+0x33c>)
 8009904:	6813      	ldr	r3, [r2, #0]
 8009906:	18fb      	adds	r3, r7, r3
 8009908:	6013      	str	r3, [r2, #0]
 800990a:	9a04      	ldr	r2, [sp, #16]
 800990c:	3a01      	subs	r2, #1
 800990e:	42a6      	cmp	r6, r4
 8009910:	d000      	beq.n	8009914 <_malloc_r+0x218>
 8009912:	e097      	b.n	8009a44 <_malloc_r+0x348>
 8009914:	4216      	tst	r6, r2
 8009916:	d000      	beq.n	800991a <_malloc_r+0x21e>
 8009918:	e094      	b.n	8009a44 <_malloc_r+0x348>
 800991a:	4b42      	ldr	r3, [pc, #264]	; (8009a24 <_malloc_r+0x328>)
 800991c:	689a      	ldr	r2, [r3, #8]
 800991e:	9b03      	ldr	r3, [sp, #12]
 8009920:	19df      	adds	r7, r3, r7
 8009922:	2301      	movs	r3, #1
 8009924:	433b      	orrs	r3, r7
 8009926:	6053      	str	r3, [r2, #4]
 8009928:	4b43      	ldr	r3, [pc, #268]	; (8009a38 <_malloc_r+0x33c>)
 800992a:	4a44      	ldr	r2, [pc, #272]	; (8009a3c <_malloc_r+0x340>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	6811      	ldr	r1, [r2, #0]
 8009930:	428b      	cmp	r3, r1
 8009932:	d900      	bls.n	8009936 <_malloc_r+0x23a>
 8009934:	6013      	str	r3, [r2, #0]
 8009936:	4a42      	ldr	r2, [pc, #264]	; (8009a40 <_malloc_r+0x344>)
 8009938:	6811      	ldr	r1, [r2, #0]
 800993a:	428b      	cmp	r3, r1
 800993c:	d800      	bhi.n	8009940 <_malloc_r+0x244>
 800993e:	e0b8      	b.n	8009ab2 <_malloc_r+0x3b6>
 8009940:	6013      	str	r3, [r2, #0]
 8009942:	e0b6      	b.n	8009ab2 <_malloc_r+0x3b6>
 8009944:	0a50      	lsrs	r0, r2, #9
 8009946:	2804      	cmp	r0, #4
 8009948:	d811      	bhi.n	800996e <_malloc_r+0x272>
 800994a:	0991      	lsrs	r1, r2, #6
 800994c:	3138      	adds	r1, #56	; 0x38
 800994e:	00cf      	lsls	r7, r1, #3
 8009950:	19bf      	adds	r7, r7, r6
 8009952:	68b8      	ldr	r0, [r7, #8]
 8009954:	4287      	cmp	r7, r0
 8009956:	d125      	bne.n	80099a4 <_malloc_r+0x2a8>
 8009958:	2201      	movs	r2, #1
 800995a:	1089      	asrs	r1, r1, #2
 800995c:	408a      	lsls	r2, r1
 800995e:	4661      	mov	r1, ip
 8009960:	430a      	orrs	r2, r1
 8009962:	6072      	str	r2, [r6, #4]
 8009964:	60e7      	str	r7, [r4, #12]
 8009966:	60a0      	str	r0, [r4, #8]
 8009968:	60bc      	str	r4, [r7, #8]
 800996a:	60c4      	str	r4, [r0, #12]
 800996c:	e76b      	b.n	8009846 <_malloc_r+0x14a>
 800996e:	2814      	cmp	r0, #20
 8009970:	d802      	bhi.n	8009978 <_malloc_r+0x27c>
 8009972:	0001      	movs	r1, r0
 8009974:	315b      	adds	r1, #91	; 0x5b
 8009976:	e7ea      	b.n	800994e <_malloc_r+0x252>
 8009978:	2854      	cmp	r0, #84	; 0x54
 800997a:	d802      	bhi.n	8009982 <_malloc_r+0x286>
 800997c:	0b11      	lsrs	r1, r2, #12
 800997e:	316e      	adds	r1, #110	; 0x6e
 8009980:	e7e5      	b.n	800994e <_malloc_r+0x252>
 8009982:	21aa      	movs	r1, #170	; 0xaa
 8009984:	0049      	lsls	r1, r1, #1
 8009986:	4288      	cmp	r0, r1
 8009988:	d802      	bhi.n	8009990 <_malloc_r+0x294>
 800998a:	0bd1      	lsrs	r1, r2, #15
 800998c:	3177      	adds	r1, #119	; 0x77
 800998e:	e7de      	b.n	800994e <_malloc_r+0x252>
 8009990:	4f26      	ldr	r7, [pc, #152]	; (8009a2c <_malloc_r+0x330>)
 8009992:	217e      	movs	r1, #126	; 0x7e
 8009994:	42b8      	cmp	r0, r7
 8009996:	d8da      	bhi.n	800994e <_malloc_r+0x252>
 8009998:	0c91      	lsrs	r1, r2, #18
 800999a:	317c      	adds	r1, #124	; 0x7c
 800999c:	e7d7      	b.n	800994e <_malloc_r+0x252>
 800999e:	6880      	ldr	r0, [r0, #8]
 80099a0:	4287      	cmp	r7, r0
 80099a2:	d004      	beq.n	80099ae <_malloc_r+0x2b2>
 80099a4:	2603      	movs	r6, #3
 80099a6:	6841      	ldr	r1, [r0, #4]
 80099a8:	43b1      	bics	r1, r6
 80099aa:	4291      	cmp	r1, r2
 80099ac:	d8f7      	bhi.n	800999e <_malloc_r+0x2a2>
 80099ae:	68c7      	ldr	r7, [r0, #12]
 80099b0:	e7d8      	b.n	8009964 <_malloc_r+0x268>
 80099b2:	2603      	movs	r6, #3
 80099b4:	6861      	ldr	r1, [r4, #4]
 80099b6:	43b1      	bics	r1, r6
 80099b8:	9103      	str	r1, [sp, #12]
 80099ba:	68e6      	ldr	r6, [r4, #12]
 80099bc:	1b49      	subs	r1, r1, r5
 80099be:	290f      	cmp	r1, #15
 80099c0:	dd10      	ble.n	80099e4 <_malloc_r+0x2e8>
 80099c2:	2201      	movs	r2, #1
 80099c4:	1963      	adds	r3, r4, r5
 80099c6:	4315      	orrs	r5, r2
 80099c8:	6065      	str	r5, [r4, #4]
 80099ca:	68a5      	ldr	r5, [r4, #8]
 80099cc:	430a      	orrs	r2, r1
 80099ce:	60ee      	str	r6, [r5, #12]
 80099d0:	60b5      	str	r5, [r6, #8]
 80099d2:	6143      	str	r3, [r0, #20]
 80099d4:	6103      	str	r3, [r0, #16]
 80099d6:	4814      	ldr	r0, [pc, #80]	; (8009a28 <_malloc_r+0x32c>)
 80099d8:	605a      	str	r2, [r3, #4]
 80099da:	60d8      	str	r0, [r3, #12]
 80099dc:	6098      	str	r0, [r3, #8]
 80099de:	9b03      	ldr	r3, [sp, #12]
 80099e0:	50e1      	str	r1, [r4, r3]
 80099e2:	e6eb      	b.n	80097bc <_malloc_r+0xc0>
 80099e4:	2900      	cmp	r1, #0
 80099e6:	db09      	blt.n	80099fc <_malloc_r+0x300>
 80099e8:	9b03      	ldr	r3, [sp, #12]
 80099ea:	18e1      	adds	r1, r4, r3
 80099ec:	2301      	movs	r3, #1
 80099ee:	684a      	ldr	r2, [r1, #4]
 80099f0:	4313      	orrs	r3, r2
 80099f2:	604b      	str	r3, [r1, #4]
 80099f4:	68a3      	ldr	r3, [r4, #8]
 80099f6:	60de      	str	r6, [r3, #12]
 80099f8:	60b3      	str	r3, [r6, #8]
 80099fa:	e6df      	b.n	80097bc <_malloc_r+0xc0>
 80099fc:	0034      	movs	r4, r6
 80099fe:	e739      	b.n	8009874 <_malloc_r+0x178>
 8009a00:	2108      	movs	r1, #8
 8009a02:	4249      	negs	r1, r1
 8009a04:	448c      	add	ip, r1
 8009a06:	4661      	mov	r1, ip
 8009a08:	6889      	ldr	r1, [r1, #8]
 8009a0a:	3b01      	subs	r3, #1
 8009a0c:	4561      	cmp	r1, ip
 8009a0e:	d100      	bne.n	8009a12 <_malloc_r+0x316>
 8009a10:	e73a      	b.n	8009888 <_malloc_r+0x18c>
 8009a12:	e740      	b.n	8009896 <_malloc_r+0x19a>
 8009a14:	3304      	adds	r3, #4
 8009a16:	0052      	lsls	r2, r2, #1
 8009a18:	420a      	tst	r2, r1
 8009a1a:	d0fb      	beq.n	8009a14 <_malloc_r+0x318>
 8009a1c:	e724      	b.n	8009868 <_malloc_r+0x16c>
 8009a1e:	9b02      	ldr	r3, [sp, #8]
 8009a20:	e7fa      	b.n	8009a18 <_malloc_r+0x31c>
 8009a22:	46c0      	nop			; (mov r8, r8)
 8009a24:	200002c0 	.word	0x200002c0
 8009a28:	200002c8 	.word	0x200002c8
 8009a2c:	00000554 	.word	0x00000554
 8009a30:	20000c68 	.word	0x20000c68
 8009a34:	200006c8 	.word	0x200006c8
 8009a38:	20000c38 	.word	0x20000c38
 8009a3c:	20000c60 	.word	0x20000c60
 8009a40:	20000c64 	.word	0x20000c64
 8009a44:	4934      	ldr	r1, [pc, #208]	; (8009b18 <_malloc_r+0x41c>)
 8009a46:	6808      	ldr	r0, [r1, #0]
 8009a48:	3001      	adds	r0, #1
 8009a4a:	d140      	bne.n	8009ace <_malloc_r+0x3d2>
 8009a4c:	600c      	str	r4, [r1, #0]
 8009a4e:	2107      	movs	r1, #7
 8009a50:	0026      	movs	r6, r4
 8009a52:	2300      	movs	r3, #0
 8009a54:	400e      	ands	r6, r1
 8009a56:	420c      	tst	r4, r1
 8009a58:	d002      	beq.n	8009a60 <_malloc_r+0x364>
 8009a5a:	3308      	adds	r3, #8
 8009a5c:	1b9b      	subs	r3, r3, r6
 8009a5e:	18e4      	adds	r4, r4, r3
 8009a60:	19e1      	adds	r1, r4, r7
 8009a62:	9105      	str	r1, [sp, #20]
 8009a64:	9f05      	ldr	r7, [sp, #20]
 8009a66:	9904      	ldr	r1, [sp, #16]
 8009a68:	4017      	ands	r7, r2
 8009a6a:	18cb      	adds	r3, r1, r3
 8009a6c:	1bdf      	subs	r7, r3, r7
 8009a6e:	4017      	ands	r7, r2
 8009a70:	0039      	movs	r1, r7
 8009a72:	9801      	ldr	r0, [sp, #4]
 8009a74:	f001 ff46 	bl	800b904 <_sbrk_r>
 8009a78:	1c43      	adds	r3, r0, #1
 8009a7a:	d107      	bne.n	8009a8c <_malloc_r+0x390>
 8009a7c:	1e37      	subs	r7, r6, #0
 8009a7e:	9805      	ldr	r0, [sp, #20]
 8009a80:	d004      	beq.n	8009a8c <_malloc_r+0x390>
 8009a82:	0030      	movs	r0, r6
 8009a84:	2700      	movs	r7, #0
 8009a86:	9b05      	ldr	r3, [sp, #20]
 8009a88:	3808      	subs	r0, #8
 8009a8a:	1818      	adds	r0, r3, r0
 8009a8c:	4a23      	ldr	r2, [pc, #140]	; (8009b1c <_malloc_r+0x420>)
 8009a8e:	1b00      	subs	r0, r0, r4
 8009a90:	6813      	ldr	r3, [r2, #0]
 8009a92:	19c0      	adds	r0, r0, r7
 8009a94:	19db      	adds	r3, r3, r7
 8009a96:	6013      	str	r3, [r2, #0]
 8009a98:	2201      	movs	r2, #1
 8009a9a:	4b21      	ldr	r3, [pc, #132]	; (8009b20 <_malloc_r+0x424>)
 8009a9c:	9902      	ldr	r1, [sp, #8]
 8009a9e:	4310      	orrs	r0, r2
 8009aa0:	609c      	str	r4, [r3, #8]
 8009aa2:	6060      	str	r0, [r4, #4]
 8009aa4:	4299      	cmp	r1, r3
 8009aa6:	d100      	bne.n	8009aaa <_malloc_r+0x3ae>
 8009aa8:	e73e      	b.n	8009928 <_malloc_r+0x22c>
 8009aaa:	9b03      	ldr	r3, [sp, #12]
 8009aac:	2b0f      	cmp	r3, #15
 8009aae:	d813      	bhi.n	8009ad8 <_malloc_r+0x3dc>
 8009ab0:	6062      	str	r2, [r4, #4]
 8009ab2:	2203      	movs	r2, #3
 8009ab4:	4b1a      	ldr	r3, [pc, #104]	; (8009b20 <_malloc_r+0x424>)
 8009ab6:	689b      	ldr	r3, [r3, #8]
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	4393      	bics	r3, r2
 8009abc:	1b59      	subs	r1, r3, r5
 8009abe:	42ab      	cmp	r3, r5
 8009ac0:	d301      	bcc.n	8009ac6 <_malloc_r+0x3ca>
 8009ac2:	290f      	cmp	r1, #15
 8009ac4:	dc1f      	bgt.n	8009b06 <_malloc_r+0x40a>
 8009ac6:	9801      	ldr	r0, [sp, #4]
 8009ac8:	f000 f846 	bl	8009b58 <__malloc_unlock>
 8009acc:	e623      	b.n	8009716 <_malloc_r+0x1a>
 8009ace:	4913      	ldr	r1, [pc, #76]	; (8009b1c <_malloc_r+0x420>)
 8009ad0:	1ba6      	subs	r6, r4, r6
 8009ad2:	18f6      	adds	r6, r6, r3
 8009ad4:	600e      	str	r6, [r1, #0]
 8009ad6:	e7ba      	b.n	8009a4e <_malloc_r+0x352>
 8009ad8:	2107      	movs	r1, #7
 8009ada:	9b03      	ldr	r3, [sp, #12]
 8009adc:	3b0c      	subs	r3, #12
 8009ade:	438b      	bics	r3, r1
 8009ae0:	9902      	ldr	r1, [sp, #8]
 8009ae2:	6849      	ldr	r1, [r1, #4]
 8009ae4:	400a      	ands	r2, r1
 8009ae6:	9902      	ldr	r1, [sp, #8]
 8009ae8:	431a      	orrs	r2, r3
 8009aea:	604a      	str	r2, [r1, #4]
 8009aec:	18ca      	adds	r2, r1, r3
 8009aee:	2105      	movs	r1, #5
 8009af0:	6051      	str	r1, [r2, #4]
 8009af2:	6091      	str	r1, [r2, #8]
 8009af4:	2b0f      	cmp	r3, #15
 8009af6:	d800      	bhi.n	8009afa <_malloc_r+0x3fe>
 8009af8:	e716      	b.n	8009928 <_malloc_r+0x22c>
 8009afa:	9902      	ldr	r1, [sp, #8]
 8009afc:	9801      	ldr	r0, [sp, #4]
 8009afe:	3108      	adds	r1, #8
 8009b00:	f7ff fd4a 	bl	8009598 <_free_r>
 8009b04:	e710      	b.n	8009928 <_malloc_r+0x22c>
 8009b06:	2201      	movs	r2, #1
 8009b08:	0013      	movs	r3, r2
 8009b0a:	4805      	ldr	r0, [pc, #20]	; (8009b20 <_malloc_r+0x424>)
 8009b0c:	432b      	orrs	r3, r5
 8009b0e:	6884      	ldr	r4, [r0, #8]
 8009b10:	6063      	str	r3, [r4, #4]
 8009b12:	1963      	adds	r3, r4, r5
 8009b14:	6083      	str	r3, [r0, #8]
 8009b16:	e623      	b.n	8009760 <_malloc_r+0x64>
 8009b18:	200006c8 	.word	0x200006c8
 8009b1c:	20000c38 	.word	0x20000c38
 8009b20:	200002c0 	.word	0x200002c0

08009b24 <__ascii_mbtowc>:
 8009b24:	b082      	sub	sp, #8
 8009b26:	2900      	cmp	r1, #0
 8009b28:	d100      	bne.n	8009b2c <__ascii_mbtowc+0x8>
 8009b2a:	a901      	add	r1, sp, #4
 8009b2c:	1e10      	subs	r0, r2, #0
 8009b2e:	d006      	beq.n	8009b3e <__ascii_mbtowc+0x1a>
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d006      	beq.n	8009b42 <__ascii_mbtowc+0x1e>
 8009b34:	7813      	ldrb	r3, [r2, #0]
 8009b36:	600b      	str	r3, [r1, #0]
 8009b38:	7810      	ldrb	r0, [r2, #0]
 8009b3a:	1e43      	subs	r3, r0, #1
 8009b3c:	4198      	sbcs	r0, r3
 8009b3e:	b002      	add	sp, #8
 8009b40:	4770      	bx	lr
 8009b42:	2002      	movs	r0, #2
 8009b44:	4240      	negs	r0, r0
 8009b46:	e7fa      	b.n	8009b3e <__ascii_mbtowc+0x1a>

08009b48 <__malloc_lock>:
 8009b48:	b510      	push	{r4, lr}
 8009b4a:	4802      	ldr	r0, [pc, #8]	; (8009b54 <__malloc_lock+0xc>)
 8009b4c:	f7ff fcb0 	bl	80094b0 <__retarget_lock_acquire_recursive>
 8009b50:	bd10      	pop	{r4, pc}
 8009b52:	46c0      	nop			; (mov r8, r8)
 8009b54:	20000c31 	.word	0x20000c31

08009b58 <__malloc_unlock>:
 8009b58:	b510      	push	{r4, lr}
 8009b5a:	4802      	ldr	r0, [pc, #8]	; (8009b64 <__malloc_unlock+0xc>)
 8009b5c:	f7ff fca9 	bl	80094b2 <__retarget_lock_release_recursive>
 8009b60:	bd10      	pop	{r4, pc}
 8009b62:	46c0      	nop			; (mov r8, r8)
 8009b64:	20000c31 	.word	0x20000c31

08009b68 <_Balloc>:
 8009b68:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009b6a:	b570      	push	{r4, r5, r6, lr}
 8009b6c:	0006      	movs	r6, r0
 8009b6e:	000c      	movs	r4, r1
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d012      	beq.n	8009b9a <_Balloc+0x32>
 8009b74:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8009b76:	00a2      	lsls	r2, r4, #2
 8009b78:	189b      	adds	r3, r3, r2
 8009b7a:	6818      	ldr	r0, [r3, #0]
 8009b7c:	2800      	cmp	r0, #0
 8009b7e:	d115      	bne.n	8009bac <_Balloc+0x44>
 8009b80:	2101      	movs	r1, #1
 8009b82:	000d      	movs	r5, r1
 8009b84:	40a5      	lsls	r5, r4
 8009b86:	1d6a      	adds	r2, r5, #5
 8009b88:	0030      	movs	r0, r6
 8009b8a:	0092      	lsls	r2, r2, #2
 8009b8c:	f001 ff86 	bl	800ba9c <_calloc_r>
 8009b90:	2800      	cmp	r0, #0
 8009b92:	d009      	beq.n	8009ba8 <_Balloc+0x40>
 8009b94:	6044      	str	r4, [r0, #4]
 8009b96:	6085      	str	r5, [r0, #8]
 8009b98:	e00a      	b.n	8009bb0 <_Balloc+0x48>
 8009b9a:	2221      	movs	r2, #33	; 0x21
 8009b9c:	2104      	movs	r1, #4
 8009b9e:	f001 ff7d 	bl	800ba9c <_calloc_r>
 8009ba2:	6470      	str	r0, [r6, #68]	; 0x44
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	d1e5      	bne.n	8009b74 <_Balloc+0xc>
 8009ba8:	2000      	movs	r0, #0
 8009baa:	bd70      	pop	{r4, r5, r6, pc}
 8009bac:	6802      	ldr	r2, [r0, #0]
 8009bae:	601a      	str	r2, [r3, #0]
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	6103      	str	r3, [r0, #16]
 8009bb4:	60c3      	str	r3, [r0, #12]
 8009bb6:	e7f8      	b.n	8009baa <_Balloc+0x42>

08009bb8 <_Bfree>:
 8009bb8:	2900      	cmp	r1, #0
 8009bba:	d006      	beq.n	8009bca <_Bfree+0x12>
 8009bbc:	684a      	ldr	r2, [r1, #4]
 8009bbe:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8009bc0:	0092      	lsls	r2, r2, #2
 8009bc2:	189b      	adds	r3, r3, r2
 8009bc4:	681a      	ldr	r2, [r3, #0]
 8009bc6:	600a      	str	r2, [r1, #0]
 8009bc8:	6019      	str	r1, [r3, #0]
 8009bca:	4770      	bx	lr

08009bcc <__multadd>:
 8009bcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009bce:	000e      	movs	r6, r1
 8009bd0:	9001      	str	r0, [sp, #4]
 8009bd2:	000c      	movs	r4, r1
 8009bd4:	001d      	movs	r5, r3
 8009bd6:	2000      	movs	r0, #0
 8009bd8:	690f      	ldr	r7, [r1, #16]
 8009bda:	3614      	adds	r6, #20
 8009bdc:	6833      	ldr	r3, [r6, #0]
 8009bde:	3001      	adds	r0, #1
 8009be0:	b299      	uxth	r1, r3
 8009be2:	4351      	muls	r1, r2
 8009be4:	0c1b      	lsrs	r3, r3, #16
 8009be6:	4353      	muls	r3, r2
 8009be8:	1949      	adds	r1, r1, r5
 8009bea:	0c0d      	lsrs	r5, r1, #16
 8009bec:	195b      	adds	r3, r3, r5
 8009bee:	0c1d      	lsrs	r5, r3, #16
 8009bf0:	b289      	uxth	r1, r1
 8009bf2:	041b      	lsls	r3, r3, #16
 8009bf4:	185b      	adds	r3, r3, r1
 8009bf6:	c608      	stmia	r6!, {r3}
 8009bf8:	4287      	cmp	r7, r0
 8009bfa:	dcef      	bgt.n	8009bdc <__multadd+0x10>
 8009bfc:	2d00      	cmp	r5, #0
 8009bfe:	d022      	beq.n	8009c46 <__multadd+0x7a>
 8009c00:	68a3      	ldr	r3, [r4, #8]
 8009c02:	42bb      	cmp	r3, r7
 8009c04:	dc19      	bgt.n	8009c3a <__multadd+0x6e>
 8009c06:	6861      	ldr	r1, [r4, #4]
 8009c08:	9801      	ldr	r0, [sp, #4]
 8009c0a:	3101      	adds	r1, #1
 8009c0c:	f7ff ffac 	bl	8009b68 <_Balloc>
 8009c10:	1e06      	subs	r6, r0, #0
 8009c12:	d105      	bne.n	8009c20 <__multadd+0x54>
 8009c14:	0032      	movs	r2, r6
 8009c16:	21ba      	movs	r1, #186	; 0xba
 8009c18:	4b0c      	ldr	r3, [pc, #48]	; (8009c4c <__multadd+0x80>)
 8009c1a:	480d      	ldr	r0, [pc, #52]	; (8009c50 <__multadd+0x84>)
 8009c1c:	f001 ff20 	bl	800ba60 <__assert_func>
 8009c20:	0021      	movs	r1, r4
 8009c22:	6922      	ldr	r2, [r4, #16]
 8009c24:	310c      	adds	r1, #12
 8009c26:	3202      	adds	r2, #2
 8009c28:	0092      	lsls	r2, r2, #2
 8009c2a:	300c      	adds	r0, #12
 8009c2c:	f7ff fc42 	bl	80094b4 <memcpy>
 8009c30:	0021      	movs	r1, r4
 8009c32:	9801      	ldr	r0, [sp, #4]
 8009c34:	f7ff ffc0 	bl	8009bb8 <_Bfree>
 8009c38:	0034      	movs	r4, r6
 8009c3a:	1d3b      	adds	r3, r7, #4
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	18e3      	adds	r3, r4, r3
 8009c40:	605d      	str	r5, [r3, #4]
 8009c42:	1c7b      	adds	r3, r7, #1
 8009c44:	6123      	str	r3, [r4, #16]
 8009c46:	0020      	movs	r0, r4
 8009c48:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009c4a:	46c0      	nop			; (mov r8, r8)
 8009c4c:	0800fb2f 	.word	0x0800fb2f
 8009c50:	0800fb40 	.word	0x0800fb40

08009c54 <__hi0bits>:
 8009c54:	0003      	movs	r3, r0
 8009c56:	0c02      	lsrs	r2, r0, #16
 8009c58:	2000      	movs	r0, #0
 8009c5a:	4282      	cmp	r2, r0
 8009c5c:	d101      	bne.n	8009c62 <__hi0bits+0xe>
 8009c5e:	041b      	lsls	r3, r3, #16
 8009c60:	3010      	adds	r0, #16
 8009c62:	0e1a      	lsrs	r2, r3, #24
 8009c64:	d101      	bne.n	8009c6a <__hi0bits+0x16>
 8009c66:	3008      	adds	r0, #8
 8009c68:	021b      	lsls	r3, r3, #8
 8009c6a:	0f1a      	lsrs	r2, r3, #28
 8009c6c:	d101      	bne.n	8009c72 <__hi0bits+0x1e>
 8009c6e:	3004      	adds	r0, #4
 8009c70:	011b      	lsls	r3, r3, #4
 8009c72:	0f9a      	lsrs	r2, r3, #30
 8009c74:	d101      	bne.n	8009c7a <__hi0bits+0x26>
 8009c76:	3002      	adds	r0, #2
 8009c78:	009b      	lsls	r3, r3, #2
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	db03      	blt.n	8009c86 <__hi0bits+0x32>
 8009c7e:	3001      	adds	r0, #1
 8009c80:	005b      	lsls	r3, r3, #1
 8009c82:	d400      	bmi.n	8009c86 <__hi0bits+0x32>
 8009c84:	2020      	movs	r0, #32
 8009c86:	4770      	bx	lr

08009c88 <__lo0bits>:
 8009c88:	6803      	ldr	r3, [r0, #0]
 8009c8a:	0001      	movs	r1, r0
 8009c8c:	2207      	movs	r2, #7
 8009c8e:	0018      	movs	r0, r3
 8009c90:	4010      	ands	r0, r2
 8009c92:	4213      	tst	r3, r2
 8009c94:	d00d      	beq.n	8009cb2 <__lo0bits+0x2a>
 8009c96:	3a06      	subs	r2, #6
 8009c98:	2000      	movs	r0, #0
 8009c9a:	4213      	tst	r3, r2
 8009c9c:	d105      	bne.n	8009caa <__lo0bits+0x22>
 8009c9e:	3002      	adds	r0, #2
 8009ca0:	4203      	tst	r3, r0
 8009ca2:	d003      	beq.n	8009cac <__lo0bits+0x24>
 8009ca4:	40d3      	lsrs	r3, r2
 8009ca6:	0010      	movs	r0, r2
 8009ca8:	600b      	str	r3, [r1, #0]
 8009caa:	4770      	bx	lr
 8009cac:	089b      	lsrs	r3, r3, #2
 8009cae:	600b      	str	r3, [r1, #0]
 8009cb0:	e7fb      	b.n	8009caa <__lo0bits+0x22>
 8009cb2:	b29a      	uxth	r2, r3
 8009cb4:	2a00      	cmp	r2, #0
 8009cb6:	d101      	bne.n	8009cbc <__lo0bits+0x34>
 8009cb8:	2010      	movs	r0, #16
 8009cba:	0c1b      	lsrs	r3, r3, #16
 8009cbc:	b2da      	uxtb	r2, r3
 8009cbe:	2a00      	cmp	r2, #0
 8009cc0:	d101      	bne.n	8009cc6 <__lo0bits+0x3e>
 8009cc2:	3008      	adds	r0, #8
 8009cc4:	0a1b      	lsrs	r3, r3, #8
 8009cc6:	071a      	lsls	r2, r3, #28
 8009cc8:	d101      	bne.n	8009cce <__lo0bits+0x46>
 8009cca:	3004      	adds	r0, #4
 8009ccc:	091b      	lsrs	r3, r3, #4
 8009cce:	079a      	lsls	r2, r3, #30
 8009cd0:	d101      	bne.n	8009cd6 <__lo0bits+0x4e>
 8009cd2:	3002      	adds	r0, #2
 8009cd4:	089b      	lsrs	r3, r3, #2
 8009cd6:	07da      	lsls	r2, r3, #31
 8009cd8:	d4e9      	bmi.n	8009cae <__lo0bits+0x26>
 8009cda:	3001      	adds	r0, #1
 8009cdc:	085b      	lsrs	r3, r3, #1
 8009cde:	d1e6      	bne.n	8009cae <__lo0bits+0x26>
 8009ce0:	2020      	movs	r0, #32
 8009ce2:	e7e2      	b.n	8009caa <__lo0bits+0x22>

08009ce4 <__i2b>:
 8009ce4:	b510      	push	{r4, lr}
 8009ce6:	000c      	movs	r4, r1
 8009ce8:	2101      	movs	r1, #1
 8009cea:	f7ff ff3d 	bl	8009b68 <_Balloc>
 8009cee:	2800      	cmp	r0, #0
 8009cf0:	d107      	bne.n	8009d02 <__i2b+0x1e>
 8009cf2:	2146      	movs	r1, #70	; 0x46
 8009cf4:	4c05      	ldr	r4, [pc, #20]	; (8009d0c <__i2b+0x28>)
 8009cf6:	0002      	movs	r2, r0
 8009cf8:	4b05      	ldr	r3, [pc, #20]	; (8009d10 <__i2b+0x2c>)
 8009cfa:	0020      	movs	r0, r4
 8009cfc:	31ff      	adds	r1, #255	; 0xff
 8009cfe:	f001 feaf 	bl	800ba60 <__assert_func>
 8009d02:	2301      	movs	r3, #1
 8009d04:	6144      	str	r4, [r0, #20]
 8009d06:	6103      	str	r3, [r0, #16]
 8009d08:	bd10      	pop	{r4, pc}
 8009d0a:	46c0      	nop			; (mov r8, r8)
 8009d0c:	0800fb40 	.word	0x0800fb40
 8009d10:	0800fb2f 	.word	0x0800fb2f

08009d14 <__multiply>:
 8009d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d16:	0015      	movs	r5, r2
 8009d18:	690a      	ldr	r2, [r1, #16]
 8009d1a:	692b      	ldr	r3, [r5, #16]
 8009d1c:	000c      	movs	r4, r1
 8009d1e:	b08b      	sub	sp, #44	; 0x2c
 8009d20:	429a      	cmp	r2, r3
 8009d22:	da01      	bge.n	8009d28 <__multiply+0x14>
 8009d24:	002c      	movs	r4, r5
 8009d26:	000d      	movs	r5, r1
 8009d28:	6927      	ldr	r7, [r4, #16]
 8009d2a:	692e      	ldr	r6, [r5, #16]
 8009d2c:	6861      	ldr	r1, [r4, #4]
 8009d2e:	19bb      	adds	r3, r7, r6
 8009d30:	9303      	str	r3, [sp, #12]
 8009d32:	68a3      	ldr	r3, [r4, #8]
 8009d34:	19ba      	adds	r2, r7, r6
 8009d36:	4293      	cmp	r3, r2
 8009d38:	da00      	bge.n	8009d3c <__multiply+0x28>
 8009d3a:	3101      	adds	r1, #1
 8009d3c:	f7ff ff14 	bl	8009b68 <_Balloc>
 8009d40:	9002      	str	r0, [sp, #8]
 8009d42:	2800      	cmp	r0, #0
 8009d44:	d106      	bne.n	8009d54 <__multiply+0x40>
 8009d46:	21b1      	movs	r1, #177	; 0xb1
 8009d48:	4b48      	ldr	r3, [pc, #288]	; (8009e6c <__multiply+0x158>)
 8009d4a:	4849      	ldr	r0, [pc, #292]	; (8009e70 <__multiply+0x15c>)
 8009d4c:	9a02      	ldr	r2, [sp, #8]
 8009d4e:	0049      	lsls	r1, r1, #1
 8009d50:	f001 fe86 	bl	800ba60 <__assert_func>
 8009d54:	9b02      	ldr	r3, [sp, #8]
 8009d56:	2200      	movs	r2, #0
 8009d58:	3314      	adds	r3, #20
 8009d5a:	469c      	mov	ip, r3
 8009d5c:	19bb      	adds	r3, r7, r6
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	4463      	add	r3, ip
 8009d62:	9304      	str	r3, [sp, #16]
 8009d64:	4663      	mov	r3, ip
 8009d66:	9904      	ldr	r1, [sp, #16]
 8009d68:	428b      	cmp	r3, r1
 8009d6a:	d32a      	bcc.n	8009dc2 <__multiply+0xae>
 8009d6c:	0023      	movs	r3, r4
 8009d6e:	00bf      	lsls	r7, r7, #2
 8009d70:	3314      	adds	r3, #20
 8009d72:	3514      	adds	r5, #20
 8009d74:	9308      	str	r3, [sp, #32]
 8009d76:	00b6      	lsls	r6, r6, #2
 8009d78:	19db      	adds	r3, r3, r7
 8009d7a:	9305      	str	r3, [sp, #20]
 8009d7c:	19ab      	adds	r3, r5, r6
 8009d7e:	9309      	str	r3, [sp, #36]	; 0x24
 8009d80:	2304      	movs	r3, #4
 8009d82:	9306      	str	r3, [sp, #24]
 8009d84:	0023      	movs	r3, r4
 8009d86:	9a05      	ldr	r2, [sp, #20]
 8009d88:	3315      	adds	r3, #21
 8009d8a:	9501      	str	r5, [sp, #4]
 8009d8c:	429a      	cmp	r2, r3
 8009d8e:	d305      	bcc.n	8009d9c <__multiply+0x88>
 8009d90:	1b13      	subs	r3, r2, r4
 8009d92:	3b15      	subs	r3, #21
 8009d94:	089b      	lsrs	r3, r3, #2
 8009d96:	3301      	adds	r3, #1
 8009d98:	009b      	lsls	r3, r3, #2
 8009d9a:	9306      	str	r3, [sp, #24]
 8009d9c:	9b01      	ldr	r3, [sp, #4]
 8009d9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009da0:	4293      	cmp	r3, r2
 8009da2:	d310      	bcc.n	8009dc6 <__multiply+0xb2>
 8009da4:	9b03      	ldr	r3, [sp, #12]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	dd05      	ble.n	8009db6 <__multiply+0xa2>
 8009daa:	9b04      	ldr	r3, [sp, #16]
 8009dac:	3b04      	subs	r3, #4
 8009dae:	9304      	str	r3, [sp, #16]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d056      	beq.n	8009e64 <__multiply+0x150>
 8009db6:	9b02      	ldr	r3, [sp, #8]
 8009db8:	9a03      	ldr	r2, [sp, #12]
 8009dba:	0018      	movs	r0, r3
 8009dbc:	611a      	str	r2, [r3, #16]
 8009dbe:	b00b      	add	sp, #44	; 0x2c
 8009dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009dc2:	c304      	stmia	r3!, {r2}
 8009dc4:	e7cf      	b.n	8009d66 <__multiply+0x52>
 8009dc6:	9b01      	ldr	r3, [sp, #4]
 8009dc8:	6818      	ldr	r0, [r3, #0]
 8009dca:	b280      	uxth	r0, r0
 8009dcc:	2800      	cmp	r0, #0
 8009dce:	d01e      	beq.n	8009e0e <__multiply+0xfa>
 8009dd0:	4667      	mov	r7, ip
 8009dd2:	2500      	movs	r5, #0
 8009dd4:	9e08      	ldr	r6, [sp, #32]
 8009dd6:	ce02      	ldmia	r6!, {r1}
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	9307      	str	r3, [sp, #28]
 8009ddc:	b28b      	uxth	r3, r1
 8009dde:	4343      	muls	r3, r0
 8009de0:	001a      	movs	r2, r3
 8009de2:	466b      	mov	r3, sp
 8009de4:	8b9b      	ldrh	r3, [r3, #28]
 8009de6:	18d3      	adds	r3, r2, r3
 8009de8:	195b      	adds	r3, r3, r5
 8009dea:	0c0d      	lsrs	r5, r1, #16
 8009dec:	4345      	muls	r5, r0
 8009dee:	9a07      	ldr	r2, [sp, #28]
 8009df0:	0c11      	lsrs	r1, r2, #16
 8009df2:	1869      	adds	r1, r5, r1
 8009df4:	0c1a      	lsrs	r2, r3, #16
 8009df6:	188a      	adds	r2, r1, r2
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	0c15      	lsrs	r5, r2, #16
 8009dfc:	0412      	lsls	r2, r2, #16
 8009dfe:	431a      	orrs	r2, r3
 8009e00:	9b05      	ldr	r3, [sp, #20]
 8009e02:	c704      	stmia	r7!, {r2}
 8009e04:	42b3      	cmp	r3, r6
 8009e06:	d8e6      	bhi.n	8009dd6 <__multiply+0xc2>
 8009e08:	4663      	mov	r3, ip
 8009e0a:	9a06      	ldr	r2, [sp, #24]
 8009e0c:	509d      	str	r5, [r3, r2]
 8009e0e:	9b01      	ldr	r3, [sp, #4]
 8009e10:	6818      	ldr	r0, [r3, #0]
 8009e12:	0c00      	lsrs	r0, r0, #16
 8009e14:	d020      	beq.n	8009e58 <__multiply+0x144>
 8009e16:	4663      	mov	r3, ip
 8009e18:	0025      	movs	r5, r4
 8009e1a:	4661      	mov	r1, ip
 8009e1c:	2700      	movs	r7, #0
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	3514      	adds	r5, #20
 8009e22:	682a      	ldr	r2, [r5, #0]
 8009e24:	680e      	ldr	r6, [r1, #0]
 8009e26:	b292      	uxth	r2, r2
 8009e28:	4342      	muls	r2, r0
 8009e2a:	0c36      	lsrs	r6, r6, #16
 8009e2c:	1992      	adds	r2, r2, r6
 8009e2e:	19d2      	adds	r2, r2, r7
 8009e30:	0416      	lsls	r6, r2, #16
 8009e32:	b29b      	uxth	r3, r3
 8009e34:	431e      	orrs	r6, r3
 8009e36:	600e      	str	r6, [r1, #0]
 8009e38:	cd40      	ldmia	r5!, {r6}
 8009e3a:	684b      	ldr	r3, [r1, #4]
 8009e3c:	0c36      	lsrs	r6, r6, #16
 8009e3e:	4346      	muls	r6, r0
 8009e40:	b29b      	uxth	r3, r3
 8009e42:	0c12      	lsrs	r2, r2, #16
 8009e44:	18f3      	adds	r3, r6, r3
 8009e46:	189b      	adds	r3, r3, r2
 8009e48:	9a05      	ldr	r2, [sp, #20]
 8009e4a:	0c1f      	lsrs	r7, r3, #16
 8009e4c:	3104      	adds	r1, #4
 8009e4e:	42aa      	cmp	r2, r5
 8009e50:	d8e7      	bhi.n	8009e22 <__multiply+0x10e>
 8009e52:	4662      	mov	r2, ip
 8009e54:	9906      	ldr	r1, [sp, #24]
 8009e56:	5053      	str	r3, [r2, r1]
 8009e58:	9b01      	ldr	r3, [sp, #4]
 8009e5a:	3304      	adds	r3, #4
 8009e5c:	9301      	str	r3, [sp, #4]
 8009e5e:	2304      	movs	r3, #4
 8009e60:	449c      	add	ip, r3
 8009e62:	e79b      	b.n	8009d9c <__multiply+0x88>
 8009e64:	9b03      	ldr	r3, [sp, #12]
 8009e66:	3b01      	subs	r3, #1
 8009e68:	9303      	str	r3, [sp, #12]
 8009e6a:	e79b      	b.n	8009da4 <__multiply+0x90>
 8009e6c:	0800fb2f 	.word	0x0800fb2f
 8009e70:	0800fb40 	.word	0x0800fb40

08009e74 <__pow5mult>:
 8009e74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e76:	2303      	movs	r3, #3
 8009e78:	0015      	movs	r5, r2
 8009e7a:	0007      	movs	r7, r0
 8009e7c:	000e      	movs	r6, r1
 8009e7e:	401a      	ands	r2, r3
 8009e80:	421d      	tst	r5, r3
 8009e82:	d008      	beq.n	8009e96 <__pow5mult+0x22>
 8009e84:	491a      	ldr	r1, [pc, #104]	; (8009ef0 <__pow5mult+0x7c>)
 8009e86:	3a01      	subs	r2, #1
 8009e88:	0092      	lsls	r2, r2, #2
 8009e8a:	5852      	ldr	r2, [r2, r1]
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	0031      	movs	r1, r6
 8009e90:	f7ff fe9c 	bl	8009bcc <__multadd>
 8009e94:	0006      	movs	r6, r0
 8009e96:	10ad      	asrs	r5, r5, #2
 8009e98:	d027      	beq.n	8009eea <__pow5mult+0x76>
 8009e9a:	6c3c      	ldr	r4, [r7, #64]	; 0x40
 8009e9c:	2c00      	cmp	r4, #0
 8009e9e:	d107      	bne.n	8009eb0 <__pow5mult+0x3c>
 8009ea0:	0038      	movs	r0, r7
 8009ea2:	4914      	ldr	r1, [pc, #80]	; (8009ef4 <__pow5mult+0x80>)
 8009ea4:	f7ff ff1e 	bl	8009ce4 <__i2b>
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	0004      	movs	r4, r0
 8009eac:	6438      	str	r0, [r7, #64]	; 0x40
 8009eae:	6003      	str	r3, [r0, #0]
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	421d      	tst	r5, r3
 8009eb4:	d00a      	beq.n	8009ecc <__pow5mult+0x58>
 8009eb6:	0031      	movs	r1, r6
 8009eb8:	0022      	movs	r2, r4
 8009eba:	0038      	movs	r0, r7
 8009ebc:	f7ff ff2a 	bl	8009d14 <__multiply>
 8009ec0:	0031      	movs	r1, r6
 8009ec2:	9001      	str	r0, [sp, #4]
 8009ec4:	0038      	movs	r0, r7
 8009ec6:	f7ff fe77 	bl	8009bb8 <_Bfree>
 8009eca:	9e01      	ldr	r6, [sp, #4]
 8009ecc:	106d      	asrs	r5, r5, #1
 8009ece:	d00c      	beq.n	8009eea <__pow5mult+0x76>
 8009ed0:	6820      	ldr	r0, [r4, #0]
 8009ed2:	2800      	cmp	r0, #0
 8009ed4:	d107      	bne.n	8009ee6 <__pow5mult+0x72>
 8009ed6:	0022      	movs	r2, r4
 8009ed8:	0021      	movs	r1, r4
 8009eda:	0038      	movs	r0, r7
 8009edc:	f7ff ff1a 	bl	8009d14 <__multiply>
 8009ee0:	2300      	movs	r3, #0
 8009ee2:	6020      	str	r0, [r4, #0]
 8009ee4:	6003      	str	r3, [r0, #0]
 8009ee6:	0004      	movs	r4, r0
 8009ee8:	e7e2      	b.n	8009eb0 <__pow5mult+0x3c>
 8009eea:	0030      	movs	r0, r6
 8009eec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009eee:	46c0      	nop			; (mov r8, r8)
 8009ef0:	0800fc90 	.word	0x0800fc90
 8009ef4:	00000271 	.word	0x00000271

08009ef8 <__lshift>:
 8009ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009efa:	000c      	movs	r4, r1
 8009efc:	0017      	movs	r7, r2
 8009efe:	6923      	ldr	r3, [r4, #16]
 8009f00:	1155      	asrs	r5, r2, #5
 8009f02:	b087      	sub	sp, #28
 8009f04:	18eb      	adds	r3, r5, r3
 8009f06:	9302      	str	r3, [sp, #8]
 8009f08:	3301      	adds	r3, #1
 8009f0a:	9301      	str	r3, [sp, #4]
 8009f0c:	6849      	ldr	r1, [r1, #4]
 8009f0e:	68a3      	ldr	r3, [r4, #8]
 8009f10:	9004      	str	r0, [sp, #16]
 8009f12:	9a01      	ldr	r2, [sp, #4]
 8009f14:	4293      	cmp	r3, r2
 8009f16:	db10      	blt.n	8009f3a <__lshift+0x42>
 8009f18:	9804      	ldr	r0, [sp, #16]
 8009f1a:	f7ff fe25 	bl	8009b68 <_Balloc>
 8009f1e:	2300      	movs	r3, #0
 8009f20:	0002      	movs	r2, r0
 8009f22:	0006      	movs	r6, r0
 8009f24:	0019      	movs	r1, r3
 8009f26:	3214      	adds	r2, #20
 8009f28:	4298      	cmp	r0, r3
 8009f2a:	d10c      	bne.n	8009f46 <__lshift+0x4e>
 8009f2c:	31df      	adds	r1, #223	; 0xdf
 8009f2e:	0032      	movs	r2, r6
 8009f30:	4b26      	ldr	r3, [pc, #152]	; (8009fcc <__lshift+0xd4>)
 8009f32:	4827      	ldr	r0, [pc, #156]	; (8009fd0 <__lshift+0xd8>)
 8009f34:	31ff      	adds	r1, #255	; 0xff
 8009f36:	f001 fd93 	bl	800ba60 <__assert_func>
 8009f3a:	3101      	adds	r1, #1
 8009f3c:	005b      	lsls	r3, r3, #1
 8009f3e:	e7e8      	b.n	8009f12 <__lshift+0x1a>
 8009f40:	0098      	lsls	r0, r3, #2
 8009f42:	5011      	str	r1, [r2, r0]
 8009f44:	3301      	adds	r3, #1
 8009f46:	42ab      	cmp	r3, r5
 8009f48:	dbfa      	blt.n	8009f40 <__lshift+0x48>
 8009f4a:	43eb      	mvns	r3, r5
 8009f4c:	17db      	asrs	r3, r3, #31
 8009f4e:	401d      	ands	r5, r3
 8009f50:	211f      	movs	r1, #31
 8009f52:	0023      	movs	r3, r4
 8009f54:	0038      	movs	r0, r7
 8009f56:	00ad      	lsls	r5, r5, #2
 8009f58:	1955      	adds	r5, r2, r5
 8009f5a:	6922      	ldr	r2, [r4, #16]
 8009f5c:	3314      	adds	r3, #20
 8009f5e:	0092      	lsls	r2, r2, #2
 8009f60:	4008      	ands	r0, r1
 8009f62:	4684      	mov	ip, r0
 8009f64:	189a      	adds	r2, r3, r2
 8009f66:	420f      	tst	r7, r1
 8009f68:	d02a      	beq.n	8009fc0 <__lshift+0xc8>
 8009f6a:	3101      	adds	r1, #1
 8009f6c:	1a09      	subs	r1, r1, r0
 8009f6e:	9105      	str	r1, [sp, #20]
 8009f70:	2100      	movs	r1, #0
 8009f72:	9503      	str	r5, [sp, #12]
 8009f74:	4667      	mov	r7, ip
 8009f76:	6818      	ldr	r0, [r3, #0]
 8009f78:	40b8      	lsls	r0, r7
 8009f7a:	4308      	orrs	r0, r1
 8009f7c:	9903      	ldr	r1, [sp, #12]
 8009f7e:	c101      	stmia	r1!, {r0}
 8009f80:	9103      	str	r1, [sp, #12]
 8009f82:	9805      	ldr	r0, [sp, #20]
 8009f84:	cb02      	ldmia	r3!, {r1}
 8009f86:	40c1      	lsrs	r1, r0
 8009f88:	429a      	cmp	r2, r3
 8009f8a:	d8f3      	bhi.n	8009f74 <__lshift+0x7c>
 8009f8c:	0020      	movs	r0, r4
 8009f8e:	3015      	adds	r0, #21
 8009f90:	2304      	movs	r3, #4
 8009f92:	4282      	cmp	r2, r0
 8009f94:	d304      	bcc.n	8009fa0 <__lshift+0xa8>
 8009f96:	1b13      	subs	r3, r2, r4
 8009f98:	3b15      	subs	r3, #21
 8009f9a:	089b      	lsrs	r3, r3, #2
 8009f9c:	3301      	adds	r3, #1
 8009f9e:	009b      	lsls	r3, r3, #2
 8009fa0:	50e9      	str	r1, [r5, r3]
 8009fa2:	2900      	cmp	r1, #0
 8009fa4:	d002      	beq.n	8009fac <__lshift+0xb4>
 8009fa6:	9b02      	ldr	r3, [sp, #8]
 8009fa8:	3302      	adds	r3, #2
 8009faa:	9301      	str	r3, [sp, #4]
 8009fac:	9b01      	ldr	r3, [sp, #4]
 8009fae:	9804      	ldr	r0, [sp, #16]
 8009fb0:	3b01      	subs	r3, #1
 8009fb2:	0021      	movs	r1, r4
 8009fb4:	6133      	str	r3, [r6, #16]
 8009fb6:	f7ff fdff 	bl	8009bb8 <_Bfree>
 8009fba:	0030      	movs	r0, r6
 8009fbc:	b007      	add	sp, #28
 8009fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009fc0:	cb02      	ldmia	r3!, {r1}
 8009fc2:	c502      	stmia	r5!, {r1}
 8009fc4:	429a      	cmp	r2, r3
 8009fc6:	d8fb      	bhi.n	8009fc0 <__lshift+0xc8>
 8009fc8:	e7f0      	b.n	8009fac <__lshift+0xb4>
 8009fca:	46c0      	nop			; (mov r8, r8)
 8009fcc:	0800fb2f 	.word	0x0800fb2f
 8009fd0:	0800fb40 	.word	0x0800fb40

08009fd4 <__mcmp>:
 8009fd4:	b530      	push	{r4, r5, lr}
 8009fd6:	690b      	ldr	r3, [r1, #16]
 8009fd8:	6904      	ldr	r4, [r0, #16]
 8009fda:	0002      	movs	r2, r0
 8009fdc:	1ae0      	subs	r0, r4, r3
 8009fde:	429c      	cmp	r4, r3
 8009fe0:	d10e      	bne.n	800a000 <__mcmp+0x2c>
 8009fe2:	3214      	adds	r2, #20
 8009fe4:	009b      	lsls	r3, r3, #2
 8009fe6:	3114      	adds	r1, #20
 8009fe8:	0014      	movs	r4, r2
 8009fea:	18c9      	adds	r1, r1, r3
 8009fec:	18d2      	adds	r2, r2, r3
 8009fee:	3a04      	subs	r2, #4
 8009ff0:	3904      	subs	r1, #4
 8009ff2:	6815      	ldr	r5, [r2, #0]
 8009ff4:	680b      	ldr	r3, [r1, #0]
 8009ff6:	429d      	cmp	r5, r3
 8009ff8:	d003      	beq.n	800a002 <__mcmp+0x2e>
 8009ffa:	2001      	movs	r0, #1
 8009ffc:	429d      	cmp	r5, r3
 8009ffe:	d303      	bcc.n	800a008 <__mcmp+0x34>
 800a000:	bd30      	pop	{r4, r5, pc}
 800a002:	4294      	cmp	r4, r2
 800a004:	d3f3      	bcc.n	8009fee <__mcmp+0x1a>
 800a006:	e7fb      	b.n	800a000 <__mcmp+0x2c>
 800a008:	4240      	negs	r0, r0
 800a00a:	e7f9      	b.n	800a000 <__mcmp+0x2c>

0800a00c <__mdiff>:
 800a00c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a00e:	000e      	movs	r6, r1
 800a010:	0007      	movs	r7, r0
 800a012:	0011      	movs	r1, r2
 800a014:	0030      	movs	r0, r6
 800a016:	b087      	sub	sp, #28
 800a018:	0014      	movs	r4, r2
 800a01a:	f7ff ffdb 	bl	8009fd4 <__mcmp>
 800a01e:	1e05      	subs	r5, r0, #0
 800a020:	d110      	bne.n	800a044 <__mdiff+0x38>
 800a022:	0001      	movs	r1, r0
 800a024:	0038      	movs	r0, r7
 800a026:	f7ff fd9f 	bl	8009b68 <_Balloc>
 800a02a:	1e02      	subs	r2, r0, #0
 800a02c:	d104      	bne.n	800a038 <__mdiff+0x2c>
 800a02e:	4b3f      	ldr	r3, [pc, #252]	; (800a12c <__mdiff+0x120>)
 800a030:	483f      	ldr	r0, [pc, #252]	; (800a130 <__mdiff+0x124>)
 800a032:	4940      	ldr	r1, [pc, #256]	; (800a134 <__mdiff+0x128>)
 800a034:	f001 fd14 	bl	800ba60 <__assert_func>
 800a038:	2301      	movs	r3, #1
 800a03a:	6145      	str	r5, [r0, #20]
 800a03c:	6103      	str	r3, [r0, #16]
 800a03e:	0010      	movs	r0, r2
 800a040:	b007      	add	sp, #28
 800a042:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a044:	2301      	movs	r3, #1
 800a046:	9301      	str	r3, [sp, #4]
 800a048:	2800      	cmp	r0, #0
 800a04a:	db04      	blt.n	800a056 <__mdiff+0x4a>
 800a04c:	0023      	movs	r3, r4
 800a04e:	0034      	movs	r4, r6
 800a050:	001e      	movs	r6, r3
 800a052:	2300      	movs	r3, #0
 800a054:	9301      	str	r3, [sp, #4]
 800a056:	0038      	movs	r0, r7
 800a058:	6861      	ldr	r1, [r4, #4]
 800a05a:	f7ff fd85 	bl	8009b68 <_Balloc>
 800a05e:	1e02      	subs	r2, r0, #0
 800a060:	d103      	bne.n	800a06a <__mdiff+0x5e>
 800a062:	4b32      	ldr	r3, [pc, #200]	; (800a12c <__mdiff+0x120>)
 800a064:	4832      	ldr	r0, [pc, #200]	; (800a130 <__mdiff+0x124>)
 800a066:	4934      	ldr	r1, [pc, #208]	; (800a138 <__mdiff+0x12c>)
 800a068:	e7e4      	b.n	800a034 <__mdiff+0x28>
 800a06a:	9b01      	ldr	r3, [sp, #4]
 800a06c:	2700      	movs	r7, #0
 800a06e:	60c3      	str	r3, [r0, #12]
 800a070:	6920      	ldr	r0, [r4, #16]
 800a072:	3414      	adds	r4, #20
 800a074:	0083      	lsls	r3, r0, #2
 800a076:	18e3      	adds	r3, r4, r3
 800a078:	0021      	movs	r1, r4
 800a07a:	9401      	str	r4, [sp, #4]
 800a07c:	0034      	movs	r4, r6
 800a07e:	9302      	str	r3, [sp, #8]
 800a080:	6933      	ldr	r3, [r6, #16]
 800a082:	3414      	adds	r4, #20
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	18e3      	adds	r3, r4, r3
 800a088:	9303      	str	r3, [sp, #12]
 800a08a:	0013      	movs	r3, r2
 800a08c:	3314      	adds	r3, #20
 800a08e:	469c      	mov	ip, r3
 800a090:	9305      	str	r3, [sp, #20]
 800a092:	9104      	str	r1, [sp, #16]
 800a094:	9b04      	ldr	r3, [sp, #16]
 800a096:	cc02      	ldmia	r4!, {r1}
 800a098:	cb20      	ldmia	r3!, {r5}
 800a09a:	9304      	str	r3, [sp, #16]
 800a09c:	b2ab      	uxth	r3, r5
 800a09e:	19df      	adds	r7, r3, r7
 800a0a0:	b28b      	uxth	r3, r1
 800a0a2:	1afb      	subs	r3, r7, r3
 800a0a4:	0c09      	lsrs	r1, r1, #16
 800a0a6:	0c2d      	lsrs	r5, r5, #16
 800a0a8:	1a6d      	subs	r5, r5, r1
 800a0aa:	1419      	asrs	r1, r3, #16
 800a0ac:	1869      	adds	r1, r5, r1
 800a0ae:	b29b      	uxth	r3, r3
 800a0b0:	140f      	asrs	r7, r1, #16
 800a0b2:	0409      	lsls	r1, r1, #16
 800a0b4:	4319      	orrs	r1, r3
 800a0b6:	4663      	mov	r3, ip
 800a0b8:	c302      	stmia	r3!, {r1}
 800a0ba:	469c      	mov	ip, r3
 800a0bc:	9b03      	ldr	r3, [sp, #12]
 800a0be:	42a3      	cmp	r3, r4
 800a0c0:	d8e8      	bhi.n	800a094 <__mdiff+0x88>
 800a0c2:	0031      	movs	r1, r6
 800a0c4:	9c03      	ldr	r4, [sp, #12]
 800a0c6:	3115      	adds	r1, #21
 800a0c8:	2304      	movs	r3, #4
 800a0ca:	428c      	cmp	r4, r1
 800a0cc:	d304      	bcc.n	800a0d8 <__mdiff+0xcc>
 800a0ce:	1ba3      	subs	r3, r4, r6
 800a0d0:	3b15      	subs	r3, #21
 800a0d2:	089b      	lsrs	r3, r3, #2
 800a0d4:	3301      	adds	r3, #1
 800a0d6:	009b      	lsls	r3, r3, #2
 800a0d8:	9901      	ldr	r1, [sp, #4]
 800a0da:	18cd      	adds	r5, r1, r3
 800a0dc:	9905      	ldr	r1, [sp, #20]
 800a0de:	002e      	movs	r6, r5
 800a0e0:	18cb      	adds	r3, r1, r3
 800a0e2:	469c      	mov	ip, r3
 800a0e4:	9902      	ldr	r1, [sp, #8]
 800a0e6:	428e      	cmp	r6, r1
 800a0e8:	d310      	bcc.n	800a10c <__mdiff+0x100>
 800a0ea:	9e02      	ldr	r6, [sp, #8]
 800a0ec:	1ee9      	subs	r1, r5, #3
 800a0ee:	2400      	movs	r4, #0
 800a0f0:	428e      	cmp	r6, r1
 800a0f2:	d304      	bcc.n	800a0fe <__mdiff+0xf2>
 800a0f4:	0031      	movs	r1, r6
 800a0f6:	3103      	adds	r1, #3
 800a0f8:	1b49      	subs	r1, r1, r5
 800a0fa:	0889      	lsrs	r1, r1, #2
 800a0fc:	008c      	lsls	r4, r1, #2
 800a0fe:	191b      	adds	r3, r3, r4
 800a100:	3b04      	subs	r3, #4
 800a102:	6819      	ldr	r1, [r3, #0]
 800a104:	2900      	cmp	r1, #0
 800a106:	d00f      	beq.n	800a128 <__mdiff+0x11c>
 800a108:	6110      	str	r0, [r2, #16]
 800a10a:	e798      	b.n	800a03e <__mdiff+0x32>
 800a10c:	ce02      	ldmia	r6!, {r1}
 800a10e:	b28c      	uxth	r4, r1
 800a110:	19e4      	adds	r4, r4, r7
 800a112:	0c0f      	lsrs	r7, r1, #16
 800a114:	1421      	asrs	r1, r4, #16
 800a116:	1879      	adds	r1, r7, r1
 800a118:	b2a4      	uxth	r4, r4
 800a11a:	140f      	asrs	r7, r1, #16
 800a11c:	0409      	lsls	r1, r1, #16
 800a11e:	4321      	orrs	r1, r4
 800a120:	4664      	mov	r4, ip
 800a122:	c402      	stmia	r4!, {r1}
 800a124:	46a4      	mov	ip, r4
 800a126:	e7dd      	b.n	800a0e4 <__mdiff+0xd8>
 800a128:	3801      	subs	r0, #1
 800a12a:	e7e9      	b.n	800a100 <__mdiff+0xf4>
 800a12c:	0800fb2f 	.word	0x0800fb2f
 800a130:	0800fb40 	.word	0x0800fb40
 800a134:	00000237 	.word	0x00000237
 800a138:	00000245 	.word	0x00000245

0800a13c <__d2b>:
 800a13c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a13e:	2101      	movs	r1, #1
 800a140:	0014      	movs	r4, r2
 800a142:	001d      	movs	r5, r3
 800a144:	9f08      	ldr	r7, [sp, #32]
 800a146:	f7ff fd0f 	bl	8009b68 <_Balloc>
 800a14a:	1e06      	subs	r6, r0, #0
 800a14c:	d105      	bne.n	800a15a <__d2b+0x1e>
 800a14e:	0032      	movs	r2, r6
 800a150:	4b24      	ldr	r3, [pc, #144]	; (800a1e4 <__d2b+0xa8>)
 800a152:	4825      	ldr	r0, [pc, #148]	; (800a1e8 <__d2b+0xac>)
 800a154:	4925      	ldr	r1, [pc, #148]	; (800a1ec <__d2b+0xb0>)
 800a156:	f001 fc83 	bl	800ba60 <__assert_func>
 800a15a:	032b      	lsls	r3, r5, #12
 800a15c:	006d      	lsls	r5, r5, #1
 800a15e:	0b1b      	lsrs	r3, r3, #12
 800a160:	0d6d      	lsrs	r5, r5, #21
 800a162:	d125      	bne.n	800a1b0 <__d2b+0x74>
 800a164:	9301      	str	r3, [sp, #4]
 800a166:	2c00      	cmp	r4, #0
 800a168:	d028      	beq.n	800a1bc <__d2b+0x80>
 800a16a:	4668      	mov	r0, sp
 800a16c:	9400      	str	r4, [sp, #0]
 800a16e:	f7ff fd8b 	bl	8009c88 <__lo0bits>
 800a172:	9b01      	ldr	r3, [sp, #4]
 800a174:	9900      	ldr	r1, [sp, #0]
 800a176:	2800      	cmp	r0, #0
 800a178:	d01e      	beq.n	800a1b8 <__d2b+0x7c>
 800a17a:	2220      	movs	r2, #32
 800a17c:	001c      	movs	r4, r3
 800a17e:	1a12      	subs	r2, r2, r0
 800a180:	4094      	lsls	r4, r2
 800a182:	0022      	movs	r2, r4
 800a184:	40c3      	lsrs	r3, r0
 800a186:	430a      	orrs	r2, r1
 800a188:	6172      	str	r2, [r6, #20]
 800a18a:	9301      	str	r3, [sp, #4]
 800a18c:	9c01      	ldr	r4, [sp, #4]
 800a18e:	61b4      	str	r4, [r6, #24]
 800a190:	1e63      	subs	r3, r4, #1
 800a192:	419c      	sbcs	r4, r3
 800a194:	3401      	adds	r4, #1
 800a196:	6134      	str	r4, [r6, #16]
 800a198:	2d00      	cmp	r5, #0
 800a19a:	d017      	beq.n	800a1cc <__d2b+0x90>
 800a19c:	2435      	movs	r4, #53	; 0x35
 800a19e:	4b14      	ldr	r3, [pc, #80]	; (800a1f0 <__d2b+0xb4>)
 800a1a0:	18ed      	adds	r5, r5, r3
 800a1a2:	182d      	adds	r5, r5, r0
 800a1a4:	603d      	str	r5, [r7, #0]
 800a1a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a1a8:	1a24      	subs	r4, r4, r0
 800a1aa:	601c      	str	r4, [r3, #0]
 800a1ac:	0030      	movs	r0, r6
 800a1ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a1b0:	2280      	movs	r2, #128	; 0x80
 800a1b2:	0352      	lsls	r2, r2, #13
 800a1b4:	4313      	orrs	r3, r2
 800a1b6:	e7d5      	b.n	800a164 <__d2b+0x28>
 800a1b8:	6171      	str	r1, [r6, #20]
 800a1ba:	e7e7      	b.n	800a18c <__d2b+0x50>
 800a1bc:	a801      	add	r0, sp, #4
 800a1be:	f7ff fd63 	bl	8009c88 <__lo0bits>
 800a1c2:	9b01      	ldr	r3, [sp, #4]
 800a1c4:	2401      	movs	r4, #1
 800a1c6:	6173      	str	r3, [r6, #20]
 800a1c8:	3020      	adds	r0, #32
 800a1ca:	e7e4      	b.n	800a196 <__d2b+0x5a>
 800a1cc:	4b09      	ldr	r3, [pc, #36]	; (800a1f4 <__d2b+0xb8>)
 800a1ce:	18c0      	adds	r0, r0, r3
 800a1d0:	4b09      	ldr	r3, [pc, #36]	; (800a1f8 <__d2b+0xbc>)
 800a1d2:	6038      	str	r0, [r7, #0]
 800a1d4:	18e3      	adds	r3, r4, r3
 800a1d6:	009b      	lsls	r3, r3, #2
 800a1d8:	18f3      	adds	r3, r6, r3
 800a1da:	6958      	ldr	r0, [r3, #20]
 800a1dc:	f7ff fd3a 	bl	8009c54 <__hi0bits>
 800a1e0:	0164      	lsls	r4, r4, #5
 800a1e2:	e7e0      	b.n	800a1a6 <__d2b+0x6a>
 800a1e4:	0800fb2f 	.word	0x0800fb2f
 800a1e8:	0800fb40 	.word	0x0800fb40
 800a1ec:	0000030f 	.word	0x0000030f
 800a1f0:	fffffbcd 	.word	0xfffffbcd
 800a1f4:	fffffbce 	.word	0xfffffbce
 800a1f8:	3fffffff 	.word	0x3fffffff

0800a1fc <__ascii_wctomb>:
 800a1fc:	0003      	movs	r3, r0
 800a1fe:	1e08      	subs	r0, r1, #0
 800a200:	d005      	beq.n	800a20e <__ascii_wctomb+0x12>
 800a202:	2aff      	cmp	r2, #255	; 0xff
 800a204:	d904      	bls.n	800a210 <__ascii_wctomb+0x14>
 800a206:	228a      	movs	r2, #138	; 0x8a
 800a208:	2001      	movs	r0, #1
 800a20a:	601a      	str	r2, [r3, #0]
 800a20c:	4240      	negs	r0, r0
 800a20e:	4770      	bx	lr
 800a210:	2001      	movs	r0, #1
 800a212:	700a      	strb	r2, [r1, #0]
 800a214:	e7fb      	b.n	800a20e <__ascii_wctomb+0x12>
	...

0800a218 <_svfprintf_r>:
 800a218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a21a:	b0d9      	sub	sp, #356	; 0x164
 800a21c:	001c      	movs	r4, r3
 800a21e:	910b      	str	r1, [sp, #44]	; 0x2c
 800a220:	9208      	str	r2, [sp, #32]
 800a222:	900a      	str	r0, [sp, #40]	; 0x28
 800a224:	f001 fb6a 	bl	800b8fc <_localeconv_r>
 800a228:	6803      	ldr	r3, [r0, #0]
 800a22a:	0018      	movs	r0, r3
 800a22c:	931c      	str	r3, [sp, #112]	; 0x70
 800a22e:	f7f5 ff69 	bl	8000104 <strlen>
 800a232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a234:	9016      	str	r0, [sp, #88]	; 0x58
 800a236:	899b      	ldrh	r3, [r3, #12]
 800a238:	061b      	lsls	r3, r3, #24
 800a23a:	d517      	bpl.n	800a26c <_svfprintf_r+0x54>
 800a23c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a23e:	691b      	ldr	r3, [r3, #16]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d113      	bne.n	800a26c <_svfprintf_r+0x54>
 800a244:	2140      	movs	r1, #64	; 0x40
 800a246:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a248:	f7ff fa58 	bl	80096fc <_malloc_r>
 800a24c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a24e:	6018      	str	r0, [r3, #0]
 800a250:	6118      	str	r0, [r3, #16]
 800a252:	2800      	cmp	r0, #0
 800a254:	d107      	bne.n	800a266 <_svfprintf_r+0x4e>
 800a256:	230c      	movs	r3, #12
 800a258:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a25a:	6013      	str	r3, [r2, #0]
 800a25c:	3b0d      	subs	r3, #13
 800a25e:	9317      	str	r3, [sp, #92]	; 0x5c
 800a260:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800a262:	b059      	add	sp, #356	; 0x164
 800a264:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a266:	2340      	movs	r3, #64	; 0x40
 800a268:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a26a:	6153      	str	r3, [r2, #20]
 800a26c:	2300      	movs	r3, #0
 800a26e:	2200      	movs	r2, #0
 800a270:	932e      	str	r3, [sp, #184]	; 0xb8
 800a272:	932d      	str	r3, [sp, #180]	; 0xb4
 800a274:	930e      	str	r3, [sp, #56]	; 0x38
 800a276:	2300      	movs	r3, #0
 800a278:	9214      	str	r2, [sp, #80]	; 0x50
 800a27a:	9315      	str	r3, [sp, #84]	; 0x54
 800a27c:	2300      	movs	r3, #0
 800a27e:	af2f      	add	r7, sp, #188	; 0xbc
 800a280:	972c      	str	r7, [sp, #176]	; 0xb0
 800a282:	931f      	str	r3, [sp, #124]	; 0x7c
 800a284:	931e      	str	r3, [sp, #120]	; 0x78
 800a286:	9312      	str	r3, [sp, #72]	; 0x48
 800a288:	931b      	str	r3, [sp, #108]	; 0x6c
 800a28a:	931d      	str	r3, [sp, #116]	; 0x74
 800a28c:	9317      	str	r3, [sp, #92]	; 0x5c
 800a28e:	9d08      	ldr	r5, [sp, #32]
 800a290:	782b      	ldrb	r3, [r5, #0]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d002      	beq.n	800a29c <_svfprintf_r+0x84>
 800a296:	2b25      	cmp	r3, #37	; 0x25
 800a298:	d000      	beq.n	800a29c <_svfprintf_r+0x84>
 800a29a:	e091      	b.n	800a3c0 <_svfprintf_r+0x1a8>
 800a29c:	9b08      	ldr	r3, [sp, #32]
 800a29e:	1aee      	subs	r6, r5, r3
 800a2a0:	429d      	cmp	r5, r3
 800a2a2:	d016      	beq.n	800a2d2 <_svfprintf_r+0xba>
 800a2a4:	603b      	str	r3, [r7, #0]
 800a2a6:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a2a8:	607e      	str	r6, [r7, #4]
 800a2aa:	199b      	adds	r3, r3, r6
 800a2ac:	932e      	str	r3, [sp, #184]	; 0xb8
 800a2ae:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a2b0:	3708      	adds	r7, #8
 800a2b2:	3301      	adds	r3, #1
 800a2b4:	932d      	str	r3, [sp, #180]	; 0xb4
 800a2b6:	2b07      	cmp	r3, #7
 800a2b8:	dd08      	ble.n	800a2cc <_svfprintf_r+0xb4>
 800a2ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a2bc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a2be:	aa2c      	add	r2, sp, #176	; 0xb0
 800a2c0:	f002 face 	bl	800c860 <__ssprint_r>
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	d000      	beq.n	800a2ca <_svfprintf_r+0xb2>
 800a2c8:	e1cf      	b.n	800a66a <_svfprintf_r+0x452>
 800a2ca:	af2f      	add	r7, sp, #188	; 0xbc
 800a2cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a2ce:	199b      	adds	r3, r3, r6
 800a2d0:	9317      	str	r3, [sp, #92]	; 0x5c
 800a2d2:	782b      	ldrb	r3, [r5, #0]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d101      	bne.n	800a2dc <_svfprintf_r+0xc4>
 800a2d8:	f001 f99e 	bl	800b618 <_svfprintf_r+0x1400>
 800a2dc:	221b      	movs	r2, #27
 800a2de:	2300      	movs	r3, #0
 800a2e0:	a91e      	add	r1, sp, #120	; 0x78
 800a2e2:	1852      	adds	r2, r2, r1
 800a2e4:	7013      	strb	r3, [r2, #0]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	001e      	movs	r6, r3
 800a2ea:	4252      	negs	r2, r2
 800a2ec:	3501      	adds	r5, #1
 800a2ee:	9209      	str	r2, [sp, #36]	; 0x24
 800a2f0:	9318      	str	r3, [sp, #96]	; 0x60
 800a2f2:	1c6b      	adds	r3, r5, #1
 800a2f4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a2f6:	782b      	ldrb	r3, [r5, #0]
 800a2f8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a2fa:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a2fc:	3820      	subs	r0, #32
 800a2fe:	285a      	cmp	r0, #90	; 0x5a
 800a300:	d901      	bls.n	800a306 <_svfprintf_r+0xee>
 800a302:	f000 fe20 	bl	800af46 <_svfprintf_r+0xd2e>
 800a306:	f7f5 ff0f 	bl	8000128 <__gnu_thumb1_case_uhi>
 800a30a:	0078      	.short	0x0078
 800a30c:	061e061e 	.word	0x061e061e
 800a310:	061e0082 	.word	0x061e0082
 800a314:	061e061e 	.word	0x061e061e
 800a318:	061e005d 	.word	0x061e005d
 800a31c:	0084061e 	.word	0x0084061e
 800a320:	061e008c 	.word	0x061e008c
 800a324:	0091008a 	.word	0x0091008a
 800a328:	00b2061e 	.word	0x00b2061e
 800a32c:	00b400b4 	.word	0x00b400b4
 800a330:	00b400b4 	.word	0x00b400b4
 800a334:	00b400b4 	.word	0x00b400b4
 800a338:	00b400b4 	.word	0x00b400b4
 800a33c:	061e00b4 	.word	0x061e00b4
 800a340:	061e061e 	.word	0x061e061e
 800a344:	061e061e 	.word	0x061e061e
 800a348:	061e061e 	.word	0x061e061e
 800a34c:	061e013b 	.word	0x061e013b
 800a350:	00f400e0 	.word	0x00f400e0
 800a354:	013b013b 	.word	0x013b013b
 800a358:	061e013b 	.word	0x061e013b
 800a35c:	061e061e 	.word	0x061e061e
 800a360:	00c7061e 	.word	0x00c7061e
 800a364:	061e061e 	.word	0x061e061e
 800a368:	061e04c7 	.word	0x061e04c7
 800a36c:	061e061e 	.word	0x061e061e
 800a370:	061e050a 	.word	0x061e050a
 800a374:	061e052a 	.word	0x061e052a
 800a378:	055c061e 	.word	0x055c061e
 800a37c:	061e061e 	.word	0x061e061e
 800a380:	061e061e 	.word	0x061e061e
 800a384:	061e061e 	.word	0x061e061e
 800a388:	061e061e 	.word	0x061e061e
 800a38c:	061e013b 	.word	0x061e013b
 800a390:	00f600e0 	.word	0x00f600e0
 800a394:	013b013b 	.word	0x013b013b
 800a398:	00c9013b 	.word	0x00c9013b
 800a39c:	00dc00f6 	.word	0x00dc00f6
 800a3a0:	00d5061e 	.word	0x00d5061e
 800a3a4:	04a7061e 	.word	0x04a7061e
 800a3a8:	04fa04c9 	.word	0x04fa04c9
 800a3ac:	061e00dc 	.word	0x061e00dc
 800a3b0:	0080050a 	.word	0x0080050a
 800a3b4:	061e052c 	.word	0x061e052c
 800a3b8:	057c061e 	.word	0x057c061e
 800a3bc:	0080061e 	.word	0x0080061e
 800a3c0:	3501      	adds	r5, #1
 800a3c2:	e765      	b.n	800a290 <_svfprintf_r+0x78>
 800a3c4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a3c6:	f001 fa99 	bl	800b8fc <_localeconv_r>
 800a3ca:	6843      	ldr	r3, [r0, #4]
 800a3cc:	0018      	movs	r0, r3
 800a3ce:	931d      	str	r3, [sp, #116]	; 0x74
 800a3d0:	f7f5 fe98 	bl	8000104 <strlen>
 800a3d4:	901b      	str	r0, [sp, #108]	; 0x6c
 800a3d6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a3d8:	f001 fa90 	bl	800b8fc <_localeconv_r>
 800a3dc:	6883      	ldr	r3, [r0, #8]
 800a3de:	9312      	str	r3, [sp, #72]	; 0x48
 800a3e0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d011      	beq.n	800a40a <_svfprintf_r+0x1f2>
 800a3e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d00e      	beq.n	800a40a <_svfprintf_r+0x1f2>
 800a3ec:	781b      	ldrb	r3, [r3, #0]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d00b      	beq.n	800a40a <_svfprintf_r+0x1f2>
 800a3f2:	2380      	movs	r3, #128	; 0x80
 800a3f4:	00db      	lsls	r3, r3, #3
 800a3f6:	431e      	orrs	r6, r3
 800a3f8:	e007      	b.n	800a40a <_svfprintf_r+0x1f2>
 800a3fa:	231b      	movs	r3, #27
 800a3fc:	aa1e      	add	r2, sp, #120	; 0x78
 800a3fe:	189b      	adds	r3, r3, r2
 800a400:	781a      	ldrb	r2, [r3, #0]
 800a402:	2a00      	cmp	r2, #0
 800a404:	d101      	bne.n	800a40a <_svfprintf_r+0x1f2>
 800a406:	3220      	adds	r2, #32
 800a408:	701a      	strb	r2, [r3, #0]
 800a40a:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800a40c:	e771      	b.n	800a2f2 <_svfprintf_r+0xda>
 800a40e:	2301      	movs	r3, #1
 800a410:	e7f1      	b.n	800a3f6 <_svfprintf_r+0x1de>
 800a412:	cc08      	ldmia	r4!, {r3}
 800a414:	9318      	str	r3, [sp, #96]	; 0x60
 800a416:	2b00      	cmp	r3, #0
 800a418:	daf7      	bge.n	800a40a <_svfprintf_r+0x1f2>
 800a41a:	425b      	negs	r3, r3
 800a41c:	9318      	str	r3, [sp, #96]	; 0x60
 800a41e:	2304      	movs	r3, #4
 800a420:	e7e9      	b.n	800a3f6 <_svfprintf_r+0x1de>
 800a422:	231b      	movs	r3, #27
 800a424:	aa1e      	add	r2, sp, #120	; 0x78
 800a426:	189b      	adds	r3, r3, r2
 800a428:	222b      	movs	r2, #43	; 0x2b
 800a42a:	e7ed      	b.n	800a408 <_svfprintf_r+0x1f0>
 800a42c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a42e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a430:	7812      	ldrb	r2, [r2, #0]
 800a432:	3301      	adds	r3, #1
 800a434:	920f      	str	r2, [sp, #60]	; 0x3c
 800a436:	2a2a      	cmp	r2, #42	; 0x2a
 800a438:	d010      	beq.n	800a45c <_svfprintf_r+0x244>
 800a43a:	2200      	movs	r2, #0
 800a43c:	9209      	str	r2, [sp, #36]	; 0x24
 800a43e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a440:	9313      	str	r3, [sp, #76]	; 0x4c
 800a442:	3a30      	subs	r2, #48	; 0x30
 800a444:	2a09      	cmp	r2, #9
 800a446:	d900      	bls.n	800a44a <_svfprintf_r+0x232>
 800a448:	e757      	b.n	800a2fa <_svfprintf_r+0xe2>
 800a44a:	200a      	movs	r0, #10
 800a44c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a44e:	4341      	muls	r1, r0
 800a450:	188a      	adds	r2, r1, r2
 800a452:	9209      	str	r2, [sp, #36]	; 0x24
 800a454:	781a      	ldrb	r2, [r3, #0]
 800a456:	3301      	adds	r3, #1
 800a458:	920f      	str	r2, [sp, #60]	; 0x3c
 800a45a:	e7f0      	b.n	800a43e <_svfprintf_r+0x226>
 800a45c:	cc04      	ldmia	r4!, {r2}
 800a45e:	9209      	str	r2, [sp, #36]	; 0x24
 800a460:	2a00      	cmp	r2, #0
 800a462:	da02      	bge.n	800a46a <_svfprintf_r+0x252>
 800a464:	2201      	movs	r2, #1
 800a466:	4252      	negs	r2, r2
 800a468:	9209      	str	r2, [sp, #36]	; 0x24
 800a46a:	9313      	str	r3, [sp, #76]	; 0x4c
 800a46c:	e7cd      	b.n	800a40a <_svfprintf_r+0x1f2>
 800a46e:	2380      	movs	r3, #128	; 0x80
 800a470:	e7c1      	b.n	800a3f6 <_svfprintf_r+0x1de>
 800a472:	2200      	movs	r2, #0
 800a474:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a476:	9218      	str	r2, [sp, #96]	; 0x60
 800a478:	210a      	movs	r1, #10
 800a47a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a47c:	434a      	muls	r2, r1
 800a47e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a480:	3930      	subs	r1, #48	; 0x30
 800a482:	188a      	adds	r2, r1, r2
 800a484:	9218      	str	r2, [sp, #96]	; 0x60
 800a486:	001a      	movs	r2, r3
 800a488:	7812      	ldrb	r2, [r2, #0]
 800a48a:	3301      	adds	r3, #1
 800a48c:	920f      	str	r2, [sp, #60]	; 0x3c
 800a48e:	3a30      	subs	r2, #48	; 0x30
 800a490:	9313      	str	r3, [sp, #76]	; 0x4c
 800a492:	2a09      	cmp	r2, #9
 800a494:	d9f0      	bls.n	800a478 <_svfprintf_r+0x260>
 800a496:	e730      	b.n	800a2fa <_svfprintf_r+0xe2>
 800a498:	2308      	movs	r3, #8
 800a49a:	e7ac      	b.n	800a3f6 <_svfprintf_r+0x1de>
 800a49c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a49e:	781b      	ldrb	r3, [r3, #0]
 800a4a0:	2b68      	cmp	r3, #104	; 0x68
 800a4a2:	d105      	bne.n	800a4b0 <_svfprintf_r+0x298>
 800a4a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a4a6:	3301      	adds	r3, #1
 800a4a8:	9313      	str	r3, [sp, #76]	; 0x4c
 800a4aa:	2380      	movs	r3, #128	; 0x80
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	e7a2      	b.n	800a3f6 <_svfprintf_r+0x1de>
 800a4b0:	2340      	movs	r3, #64	; 0x40
 800a4b2:	e7a0      	b.n	800a3f6 <_svfprintf_r+0x1de>
 800a4b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a4b6:	781b      	ldrb	r3, [r3, #0]
 800a4b8:	2b6c      	cmp	r3, #108	; 0x6c
 800a4ba:	d104      	bne.n	800a4c6 <_svfprintf_r+0x2ae>
 800a4bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a4be:	3301      	adds	r3, #1
 800a4c0:	9313      	str	r3, [sp, #76]	; 0x4c
 800a4c2:	2320      	movs	r3, #32
 800a4c4:	e797      	b.n	800a3f6 <_svfprintf_r+0x1de>
 800a4c6:	2310      	movs	r3, #16
 800a4c8:	e795      	b.n	800a3f6 <_svfprintf_r+0x1de>
 800a4ca:	0021      	movs	r1, r4
 800a4cc:	c904      	ldmia	r1!, {r2}
 800a4ce:	ab3f      	add	r3, sp, #252	; 0xfc
 800a4d0:	910d      	str	r1, [sp, #52]	; 0x34
 800a4d2:	211b      	movs	r1, #27
 800a4d4:	701a      	strb	r2, [r3, #0]
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	a81e      	add	r0, sp, #120	; 0x78
 800a4da:	1809      	adds	r1, r1, r0
 800a4dc:	700a      	strb	r2, [r1, #0]
 800a4de:	920c      	str	r2, [sp, #48]	; 0x30
 800a4e0:	3201      	adds	r2, #1
 800a4e2:	9209      	str	r2, [sp, #36]	; 0x24
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	9308      	str	r3, [sp, #32]
 800a4e8:	0015      	movs	r5, r2
 800a4ea:	9219      	str	r2, [sp, #100]	; 0x64
 800a4ec:	9210      	str	r2, [sp, #64]	; 0x40
 800a4ee:	9211      	str	r2, [sp, #68]	; 0x44
 800a4f0:	e1f1      	b.n	800a8d6 <_svfprintf_r+0x6be>
 800a4f2:	2310      	movs	r3, #16
 800a4f4:	431e      	orrs	r6, r3
 800a4f6:	06b3      	lsls	r3, r6, #26
 800a4f8:	d531      	bpl.n	800a55e <_svfprintf_r+0x346>
 800a4fa:	2307      	movs	r3, #7
 800a4fc:	3407      	adds	r4, #7
 800a4fe:	439c      	bics	r4, r3
 800a500:	0022      	movs	r2, r4
 800a502:	ca18      	ldmia	r2!, {r3, r4}
 800a504:	9306      	str	r3, [sp, #24]
 800a506:	9407      	str	r4, [sp, #28]
 800a508:	920d      	str	r2, [sp, #52]	; 0x34
 800a50a:	9a07      	ldr	r2, [sp, #28]
 800a50c:	2301      	movs	r3, #1
 800a50e:	2a00      	cmp	r2, #0
 800a510:	da0b      	bge.n	800a52a <_svfprintf_r+0x312>
 800a512:	9c06      	ldr	r4, [sp, #24]
 800a514:	9d07      	ldr	r5, [sp, #28]
 800a516:	2200      	movs	r2, #0
 800a518:	4261      	negs	r1, r4
 800a51a:	41aa      	sbcs	r2, r5
 800a51c:	9106      	str	r1, [sp, #24]
 800a51e:	9207      	str	r2, [sp, #28]
 800a520:	221b      	movs	r2, #27
 800a522:	a91e      	add	r1, sp, #120	; 0x78
 800a524:	1852      	adds	r2, r2, r1
 800a526:	212d      	movs	r1, #45	; 0x2d
 800a528:	7011      	strb	r1, [r2, #0]
 800a52a:	9907      	ldr	r1, [sp, #28]
 800a52c:	9a06      	ldr	r2, [sp, #24]
 800a52e:	430a      	orrs	r2, r1
 800a530:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a532:	3101      	adds	r1, #1
 800a534:	d101      	bne.n	800a53a <_svfprintf_r+0x322>
 800a536:	f001 f87b 	bl	800b630 <_svfprintf_r+0x1418>
 800a53a:	2180      	movs	r1, #128	; 0x80
 800a53c:	0034      	movs	r4, r6
 800a53e:	438c      	bics	r4, r1
 800a540:	2a00      	cmp	r2, #0
 800a542:	d001      	beq.n	800a548 <_svfprintf_r+0x330>
 800a544:	f001 f879 	bl	800b63a <_svfprintf_r+0x1422>
 800a548:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a54a:	2a00      	cmp	r2, #0
 800a54c:	d101      	bne.n	800a552 <_svfprintf_r+0x33a>
 800a54e:	f000 fcef 	bl	800af30 <_svfprintf_r+0xd18>
 800a552:	2b01      	cmp	r3, #1
 800a554:	d001      	beq.n	800a55a <_svfprintf_r+0x342>
 800a556:	f001 f874 	bl	800b642 <_svfprintf_r+0x142a>
 800a55a:	f000 fc79 	bl	800ae50 <_svfprintf_r+0xc38>
 800a55e:	0022      	movs	r2, r4
 800a560:	ca08      	ldmia	r2!, {r3}
 800a562:	920d      	str	r2, [sp, #52]	; 0x34
 800a564:	06f2      	lsls	r2, r6, #27
 800a566:	d503      	bpl.n	800a570 <_svfprintf_r+0x358>
 800a568:	9306      	str	r3, [sp, #24]
 800a56a:	17db      	asrs	r3, r3, #31
 800a56c:	9307      	str	r3, [sp, #28]
 800a56e:	e7cc      	b.n	800a50a <_svfprintf_r+0x2f2>
 800a570:	0672      	lsls	r2, r6, #25
 800a572:	d501      	bpl.n	800a578 <_svfprintf_r+0x360>
 800a574:	b21b      	sxth	r3, r3
 800a576:	e7f7      	b.n	800a568 <_svfprintf_r+0x350>
 800a578:	05b2      	lsls	r2, r6, #22
 800a57a:	d5f5      	bpl.n	800a568 <_svfprintf_r+0x350>
 800a57c:	b25b      	sxtb	r3, r3
 800a57e:	e7f3      	b.n	800a568 <_svfprintf_r+0x350>
 800a580:	2307      	movs	r3, #7
 800a582:	3407      	adds	r4, #7
 800a584:	439c      	bics	r4, r3
 800a586:	0022      	movs	r2, r4
 800a588:	ca18      	ldmia	r2!, {r3, r4}
 800a58a:	920d      	str	r2, [sp, #52]	; 0x34
 800a58c:	2201      	movs	r2, #1
 800a58e:	9314      	str	r3, [sp, #80]	; 0x50
 800a590:	9415      	str	r4, [sp, #84]	; 0x54
 800a592:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a594:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a596:	005c      	lsls	r4, r3, #1
 800a598:	0864      	lsrs	r4, r4, #1
 800a59a:	0028      	movs	r0, r5
 800a59c:	0021      	movs	r1, r4
 800a59e:	4b3e      	ldr	r3, [pc, #248]	; (800a698 <_svfprintf_r+0x480>)
 800a5a0:	4252      	negs	r2, r2
 800a5a2:	f7f7 ffa3 	bl	80024ec <__aeabi_dcmpun>
 800a5a6:	2800      	cmp	r0, #0
 800a5a8:	d126      	bne.n	800a5f8 <_svfprintf_r+0x3e0>
 800a5aa:	2201      	movs	r2, #1
 800a5ac:	0028      	movs	r0, r5
 800a5ae:	0021      	movs	r1, r4
 800a5b0:	4b39      	ldr	r3, [pc, #228]	; (800a698 <_svfprintf_r+0x480>)
 800a5b2:	4252      	negs	r2, r2
 800a5b4:	f7f5 ff58 	bl	8000468 <__aeabi_dcmple>
 800a5b8:	2800      	cmp	r0, #0
 800a5ba:	d11d      	bne.n	800a5f8 <_svfprintf_r+0x3e0>
 800a5bc:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a5be:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	f7f5 ff46 	bl	8000454 <__aeabi_dcmplt>
 800a5c8:	2800      	cmp	r0, #0
 800a5ca:	d004      	beq.n	800a5d6 <_svfprintf_r+0x3be>
 800a5cc:	231b      	movs	r3, #27
 800a5ce:	aa1e      	add	r2, sp, #120	; 0x78
 800a5d0:	189b      	adds	r3, r3, r2
 800a5d2:	222d      	movs	r2, #45	; 0x2d
 800a5d4:	701a      	strb	r2, [r3, #0]
 800a5d6:	4b31      	ldr	r3, [pc, #196]	; (800a69c <_svfprintf_r+0x484>)
 800a5d8:	9308      	str	r3, [sp, #32]
 800a5da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a5dc:	2b47      	cmp	r3, #71	; 0x47
 800a5de:	dd01      	ble.n	800a5e4 <_svfprintf_r+0x3cc>
 800a5e0:	4b2f      	ldr	r3, [pc, #188]	; (800a6a0 <_svfprintf_r+0x488>)
 800a5e2:	9308      	str	r3, [sp, #32]
 800a5e4:	2380      	movs	r3, #128	; 0x80
 800a5e6:	439e      	bics	r6, r3
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	930c      	str	r3, [sp, #48]	; 0x30
 800a5ec:	3303      	adds	r3, #3
 800a5ee:	9309      	str	r3, [sp, #36]	; 0x24
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	9319      	str	r3, [sp, #100]	; 0x64
 800a5f4:	f000 fc78 	bl	800aee8 <_svfprintf_r+0xcd0>
 800a5f8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a5fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a5fc:	0010      	movs	r0, r2
 800a5fe:	0019      	movs	r1, r3
 800a600:	f7f7 ff74 	bl	80024ec <__aeabi_dcmpun>
 800a604:	2800      	cmp	r0, #0
 800a606:	d00e      	beq.n	800a626 <_svfprintf_r+0x40e>
 800a608:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	da04      	bge.n	800a618 <_svfprintf_r+0x400>
 800a60e:	231b      	movs	r3, #27
 800a610:	aa1e      	add	r2, sp, #120	; 0x78
 800a612:	189b      	adds	r3, r3, r2
 800a614:	222d      	movs	r2, #45	; 0x2d
 800a616:	701a      	strb	r2, [r3, #0]
 800a618:	4b22      	ldr	r3, [pc, #136]	; (800a6a4 <_svfprintf_r+0x48c>)
 800a61a:	9308      	str	r3, [sp, #32]
 800a61c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a61e:	2b47      	cmp	r3, #71	; 0x47
 800a620:	dde0      	ble.n	800a5e4 <_svfprintf_r+0x3cc>
 800a622:	4b21      	ldr	r3, [pc, #132]	; (800a6a8 <_svfprintf_r+0x490>)
 800a624:	e7dd      	b.n	800a5e2 <_svfprintf_r+0x3ca>
 800a626:	2320      	movs	r3, #32
 800a628:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a62a:	439a      	bics	r2, r3
 800a62c:	9210      	str	r2, [sp, #64]	; 0x40
 800a62e:	2a41      	cmp	r2, #65	; 0x41
 800a630:	d123      	bne.n	800a67a <_svfprintf_r+0x462>
 800a632:	2230      	movs	r2, #48	; 0x30
 800a634:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a636:	ab25      	add	r3, sp, #148	; 0x94
 800a638:	701a      	strb	r2, [r3, #0]
 800a63a:	3248      	adds	r2, #72	; 0x48
 800a63c:	2961      	cmp	r1, #97	; 0x61
 800a63e:	d000      	beq.n	800a642 <_svfprintf_r+0x42a>
 800a640:	3a20      	subs	r2, #32
 800a642:	705a      	strb	r2, [r3, #1]
 800a644:	2302      	movs	r3, #2
 800a646:	431e      	orrs	r6, r3
 800a648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a64a:	2b63      	cmp	r3, #99	; 0x63
 800a64c:	dd2e      	ble.n	800a6ac <_svfprintf_r+0x494>
 800a64e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a650:	1c59      	adds	r1, r3, #1
 800a652:	f7ff f853 	bl	80096fc <_malloc_r>
 800a656:	9008      	str	r0, [sp, #32]
 800a658:	2800      	cmp	r0, #0
 800a65a:	d000      	beq.n	800a65e <_svfprintf_r+0x446>
 800a65c:	e216      	b.n	800aa8c <_svfprintf_r+0x874>
 800a65e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a660:	899a      	ldrh	r2, [r3, #12]
 800a662:	2340      	movs	r3, #64	; 0x40
 800a664:	4313      	orrs	r3, r2
 800a666:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a668:	8193      	strh	r3, [r2, #12]
 800a66a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a66c:	899b      	ldrh	r3, [r3, #12]
 800a66e:	065b      	lsls	r3, r3, #25
 800a670:	d400      	bmi.n	800a674 <_svfprintf_r+0x45c>
 800a672:	e5f5      	b.n	800a260 <_svfprintf_r+0x48>
 800a674:	2301      	movs	r3, #1
 800a676:	425b      	negs	r3, r3
 800a678:	e5f1      	b.n	800a25e <_svfprintf_r+0x46>
 800a67a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a67c:	900c      	str	r0, [sp, #48]	; 0x30
 800a67e:	3301      	adds	r3, #1
 800a680:	d100      	bne.n	800a684 <_svfprintf_r+0x46c>
 800a682:	e206      	b.n	800aa92 <_svfprintf_r+0x87a>
 800a684:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a686:	2b47      	cmp	r3, #71	; 0x47
 800a688:	d114      	bne.n	800a6b4 <_svfprintf_r+0x49c>
 800a68a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d111      	bne.n	800a6b4 <_svfprintf_r+0x49c>
 800a690:	3301      	adds	r3, #1
 800a692:	9309      	str	r3, [sp, #36]	; 0x24
 800a694:	e00e      	b.n	800a6b4 <_svfprintf_r+0x49c>
 800a696:	46c0      	nop			; (mov r8, r8)
 800a698:	7fefffff 	.word	0x7fefffff
 800a69c:	0800fc9c 	.word	0x0800fc9c
 800a6a0:	0800fca0 	.word	0x0800fca0
 800a6a4:	0800fca4 	.word	0x0800fca4
 800a6a8:	0800fca8 	.word	0x0800fca8
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	930c      	str	r3, [sp, #48]	; 0x30
 800a6b0:	ab3f      	add	r3, sp, #252	; 0xfc
 800a6b2:	9308      	str	r3, [sp, #32]
 800a6b4:	2380      	movs	r3, #128	; 0x80
 800a6b6:	005b      	lsls	r3, r3, #1
 800a6b8:	4333      	orrs	r3, r6
 800a6ba:	931a      	str	r3, [sp, #104]	; 0x68
 800a6bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6be:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	db00      	blt.n	800a6c6 <_svfprintf_r+0x4ae>
 800a6c4:	e1e7      	b.n	800aa96 <_svfprintf_r+0x87e>
 800a6c6:	2280      	movs	r2, #128	; 0x80
 800a6c8:	0612      	lsls	r2, r2, #24
 800a6ca:	4694      	mov	ip, r2
 800a6cc:	4463      	add	r3, ip
 800a6ce:	930e      	str	r3, [sp, #56]	; 0x38
 800a6d0:	232d      	movs	r3, #45	; 0x2d
 800a6d2:	9322      	str	r3, [sp, #136]	; 0x88
 800a6d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6d6:	2b41      	cmp	r3, #65	; 0x41
 800a6d8:	d000      	beq.n	800a6dc <_svfprintf_r+0x4c4>
 800a6da:	e1f5      	b.n	800aac8 <_svfprintf_r+0x8b0>
 800a6dc:	0028      	movs	r0, r5
 800a6de:	aa26      	add	r2, sp, #152	; 0x98
 800a6e0:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a6e2:	f001 f94b 	bl	800b97c <frexp>
 800a6e6:	23ff      	movs	r3, #255	; 0xff
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	059b      	lsls	r3, r3, #22
 800a6ec:	f7f7 f8ba 	bl	8001864 <__aeabi_dmul>
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	0004      	movs	r4, r0
 800a6f6:	000d      	movs	r5, r1
 800a6f8:	f7f5 fea6 	bl	8000448 <__aeabi_dcmpeq>
 800a6fc:	2800      	cmp	r0, #0
 800a6fe:	d001      	beq.n	800a704 <_svfprintf_r+0x4ec>
 800a700:	2301      	movs	r3, #1
 800a702:	9326      	str	r3, [sp, #152]	; 0x98
 800a704:	4bda      	ldr	r3, [pc, #872]	; (800aa70 <_svfprintf_r+0x858>)
 800a706:	9319      	str	r3, [sp, #100]	; 0x64
 800a708:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a70a:	2b61      	cmp	r3, #97	; 0x61
 800a70c:	d001      	beq.n	800a712 <_svfprintf_r+0x4fa>
 800a70e:	4bd9      	ldr	r3, [pc, #868]	; (800aa74 <_svfprintf_r+0x85c>)
 800a710:	9319      	str	r3, [sp, #100]	; 0x64
 800a712:	9b08      	ldr	r3, [sp, #32]
 800a714:	930e      	str	r3, [sp, #56]	; 0x38
 800a716:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a718:	3b01      	subs	r3, #1
 800a71a:	9311      	str	r3, [sp, #68]	; 0x44
 800a71c:	2200      	movs	r2, #0
 800a71e:	4bd6      	ldr	r3, [pc, #856]	; (800aa78 <_svfprintf_r+0x860>)
 800a720:	0020      	movs	r0, r4
 800a722:	0029      	movs	r1, r5
 800a724:	f7f7 f89e 	bl	8001864 <__aeabi_dmul>
 800a728:	000d      	movs	r5, r1
 800a72a:	0004      	movs	r4, r0
 800a72c:	f7f7 fefc 	bl	8002528 <__aeabi_d2iz>
 800a730:	9021      	str	r0, [sp, #132]	; 0x84
 800a732:	f7f7 ff2f 	bl	8002594 <__aeabi_i2d>
 800a736:	0002      	movs	r2, r0
 800a738:	000b      	movs	r3, r1
 800a73a:	0020      	movs	r0, r4
 800a73c:	0029      	movs	r1, r5
 800a73e:	f7f7 fb53 	bl	8001de8 <__aeabi_dsub>
 800a742:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a744:	000d      	movs	r5, r1
 800a746:	001a      	movs	r2, r3
 800a748:	3201      	adds	r2, #1
 800a74a:	9921      	ldr	r1, [sp, #132]	; 0x84
 800a74c:	920e      	str	r2, [sp, #56]	; 0x38
 800a74e:	9223      	str	r2, [sp, #140]	; 0x8c
 800a750:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a752:	0004      	movs	r4, r0
 800a754:	5c52      	ldrb	r2, [r2, r1]
 800a756:	701a      	strb	r2, [r3, #0]
 800a758:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a75a:	9320      	str	r3, [sp, #128]	; 0x80
 800a75c:	3301      	adds	r3, #1
 800a75e:	d00a      	beq.n	800a776 <_svfprintf_r+0x55e>
 800a760:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a762:	2200      	movs	r2, #0
 800a764:	3b01      	subs	r3, #1
 800a766:	9311      	str	r3, [sp, #68]	; 0x44
 800a768:	0020      	movs	r0, r4
 800a76a:	2300      	movs	r3, #0
 800a76c:	0029      	movs	r1, r5
 800a76e:	f7f5 fe6b 	bl	8000448 <__aeabi_dcmpeq>
 800a772:	2800      	cmp	r0, #0
 800a774:	d0d2      	beq.n	800a71c <_svfprintf_r+0x504>
 800a776:	2200      	movs	r2, #0
 800a778:	0020      	movs	r0, r4
 800a77a:	0029      	movs	r1, r5
 800a77c:	4bbf      	ldr	r3, [pc, #764]	; (800aa7c <_svfprintf_r+0x864>)
 800a77e:	f7f5 fe7d 	bl	800047c <__aeabi_dcmpgt>
 800a782:	2800      	cmp	r0, #0
 800a784:	d10c      	bne.n	800a7a0 <_svfprintf_r+0x588>
 800a786:	2200      	movs	r2, #0
 800a788:	0020      	movs	r0, r4
 800a78a:	0029      	movs	r1, r5
 800a78c:	4bbb      	ldr	r3, [pc, #748]	; (800aa7c <_svfprintf_r+0x864>)
 800a78e:	f7f5 fe5b 	bl	8000448 <__aeabi_dcmpeq>
 800a792:	2800      	cmp	r0, #0
 800a794:	d100      	bne.n	800a798 <_svfprintf_r+0x580>
 800a796:	e191      	b.n	800aabc <_svfprintf_r+0x8a4>
 800a798:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a79a:	07db      	lsls	r3, r3, #31
 800a79c:	d400      	bmi.n	800a7a0 <_svfprintf_r+0x588>
 800a79e:	e18d      	b.n	800aabc <_svfprintf_r+0x8a4>
 800a7a0:	2030      	movs	r0, #48	; 0x30
 800a7a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7a4:	932a      	str	r3, [sp, #168]	; 0xa8
 800a7a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a7a8:	7bdb      	ldrb	r3, [r3, #15]
 800a7aa:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a7ac:	3a01      	subs	r2, #1
 800a7ae:	922a      	str	r2, [sp, #168]	; 0xa8
 800a7b0:	7811      	ldrb	r1, [r2, #0]
 800a7b2:	4299      	cmp	r1, r3
 800a7b4:	d100      	bne.n	800a7b8 <_svfprintf_r+0x5a0>
 800a7b6:	e171      	b.n	800aa9c <_svfprintf_r+0x884>
 800a7b8:	1c4b      	adds	r3, r1, #1
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	2939      	cmp	r1, #57	; 0x39
 800a7be:	d101      	bne.n	800a7c4 <_svfprintf_r+0x5ac>
 800a7c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a7c2:	7a9b      	ldrb	r3, [r3, #10]
 800a7c4:	7013      	strb	r3, [r2, #0]
 800a7c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800a7c8:	9a08      	ldr	r2, [sp, #32]
 800a7ca:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800a7cc:	1a9b      	subs	r3, r3, r2
 800a7ce:	930e      	str	r3, [sp, #56]	; 0x38
 800a7d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a7d2:	2b47      	cmp	r3, #71	; 0x47
 800a7d4:	d000      	beq.n	800a7d8 <_svfprintf_r+0x5c0>
 800a7d6:	e1c4      	b.n	800ab62 <_svfprintf_r+0x94a>
 800a7d8:	1ceb      	adds	r3, r5, #3
 800a7da:	db03      	blt.n	800a7e4 <_svfprintf_r+0x5cc>
 800a7dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7de:	42ab      	cmp	r3, r5
 800a7e0:	db00      	blt.n	800a7e4 <_svfprintf_r+0x5cc>
 800a7e2:	e1e6      	b.n	800abb2 <_svfprintf_r+0x99a>
 800a7e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7e6:	3b02      	subs	r3, #2
 800a7e8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7ea:	223c      	movs	r2, #60	; 0x3c
 800a7ec:	466b      	mov	r3, sp
 800a7ee:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a7f0:	189b      	adds	r3, r3, r2
 800a7f2:	1e6c      	subs	r4, r5, #1
 800a7f4:	3a1c      	subs	r2, #28
 800a7f6:	2000      	movs	r0, #0
 800a7f8:	781b      	ldrb	r3, [r3, #0]
 800a7fa:	9426      	str	r4, [sp, #152]	; 0x98
 800a7fc:	4391      	bics	r1, r2
 800a7fe:	2941      	cmp	r1, #65	; 0x41
 800a800:	d102      	bne.n	800a808 <_svfprintf_r+0x5f0>
 800a802:	330f      	adds	r3, #15
 800a804:	b2db      	uxtb	r3, r3
 800a806:	3001      	adds	r0, #1
 800a808:	a928      	add	r1, sp, #160	; 0xa0
 800a80a:	700b      	strb	r3, [r1, #0]
 800a80c:	232b      	movs	r3, #43	; 0x2b
 800a80e:	2c00      	cmp	r4, #0
 800a810:	da02      	bge.n	800a818 <_svfprintf_r+0x600>
 800a812:	2401      	movs	r4, #1
 800a814:	3302      	adds	r3, #2
 800a816:	1b64      	subs	r4, r4, r5
 800a818:	704b      	strb	r3, [r1, #1]
 800a81a:	2c09      	cmp	r4, #9
 800a81c:	dc00      	bgt.n	800a820 <_svfprintf_r+0x608>
 800a81e:	e1ba      	b.n	800ab96 <_svfprintf_r+0x97e>
 800a820:	2337      	movs	r3, #55	; 0x37
 800a822:	250a      	movs	r5, #10
 800a824:	aa1e      	add	r2, sp, #120	; 0x78
 800a826:	189b      	adds	r3, r3, r2
 800a828:	9310      	str	r3, [sp, #64]	; 0x40
 800a82a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a82c:	0020      	movs	r0, r4
 800a82e:	9309      	str	r3, [sp, #36]	; 0x24
 800a830:	0029      	movs	r1, r5
 800a832:	3b01      	subs	r3, #1
 800a834:	9310      	str	r3, [sp, #64]	; 0x40
 800a836:	f7f5 fdf1 	bl	800041c <__aeabi_idivmod>
 800a83a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a83c:	3130      	adds	r1, #48	; 0x30
 800a83e:	7019      	strb	r1, [r3, #0]
 800a840:	0020      	movs	r0, r4
 800a842:	0029      	movs	r1, r5
 800a844:	9411      	str	r4, [sp, #68]	; 0x44
 800a846:	f7f5 fd03 	bl	8000250 <__divsi3>
 800a84a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a84c:	0004      	movs	r4, r0
 800a84e:	2b63      	cmp	r3, #99	; 0x63
 800a850:	dceb      	bgt.n	800a82a <_svfprintf_r+0x612>
 800a852:	222a      	movs	r2, #42	; 0x2a
 800a854:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a856:	a81e      	add	r0, sp, #120	; 0x78
 800a858:	1e99      	subs	r1, r3, #2
 800a85a:	1812      	adds	r2, r2, r0
 800a85c:	2037      	movs	r0, #55	; 0x37
 800a85e:	000b      	movs	r3, r1
 800a860:	3430      	adds	r4, #48	; 0x30
 800a862:	700c      	strb	r4, [r1, #0]
 800a864:	ac1e      	add	r4, sp, #120	; 0x78
 800a866:	1900      	adds	r0, r0, r4
 800a868:	4283      	cmp	r3, r0
 800a86a:	d200      	bcs.n	800a86e <_svfprintf_r+0x656>
 800a86c:	e18e      	b.n	800ab8c <_svfprintf_r+0x974>
 800a86e:	2300      	movs	r3, #0
 800a870:	4281      	cmp	r1, r0
 800a872:	d804      	bhi.n	800a87e <_svfprintf_r+0x666>
 800a874:	aa1e      	add	r2, sp, #120	; 0x78
 800a876:	3339      	adds	r3, #57	; 0x39
 800a878:	189b      	adds	r3, r3, r2
 800a87a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a87c:	1a9b      	subs	r3, r3, r2
 800a87e:	222a      	movs	r2, #42	; 0x2a
 800a880:	a91e      	add	r1, sp, #120	; 0x78
 800a882:	1852      	adds	r2, r2, r1
 800a884:	18d3      	adds	r3, r2, r3
 800a886:	aa28      	add	r2, sp, #160	; 0xa0
 800a888:	1a9b      	subs	r3, r3, r2
 800a88a:	931e      	str	r3, [sp, #120]	; 0x78
 800a88c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800a88e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a890:	4694      	mov	ip, r2
 800a892:	4463      	add	r3, ip
 800a894:	9309      	str	r3, [sp, #36]	; 0x24
 800a896:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a898:	2b01      	cmp	r3, #1
 800a89a:	dc01      	bgt.n	800a8a0 <_svfprintf_r+0x688>
 800a89c:	07f3      	lsls	r3, r6, #31
 800a89e:	d504      	bpl.n	800a8aa <_svfprintf_r+0x692>
 800a8a0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a8a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a8a4:	4694      	mov	ip, r2
 800a8a6:	4463      	add	r3, ip
 800a8a8:	9309      	str	r3, [sp, #36]	; 0x24
 800a8aa:	2280      	movs	r2, #128	; 0x80
 800a8ac:	4b74      	ldr	r3, [pc, #464]	; (800aa80 <_svfprintf_r+0x868>)
 800a8ae:	0052      	lsls	r2, r2, #1
 800a8b0:	4033      	ands	r3, r6
 800a8b2:	431a      	orrs	r2, r3
 800a8b4:	2300      	movs	r3, #0
 800a8b6:	001d      	movs	r5, r3
 800a8b8:	921a      	str	r2, [sp, #104]	; 0x68
 800a8ba:	9310      	str	r3, [sp, #64]	; 0x40
 800a8bc:	9311      	str	r3, [sp, #68]	; 0x44
 800a8be:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a8c0:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800a8c2:	9319      	str	r3, [sp, #100]	; 0x64
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d006      	beq.n	800a8d6 <_svfprintf_r+0x6be>
 800a8c8:	231b      	movs	r3, #27
 800a8ca:	aa1e      	add	r2, sp, #120	; 0x78
 800a8cc:	189b      	adds	r3, r3, r2
 800a8ce:	222d      	movs	r2, #45	; 0x2d
 800a8d0:	701a      	strb	r2, [r3, #0]
 800a8d2:	2300      	movs	r3, #0
 800a8d4:	9319      	str	r3, [sp, #100]	; 0x64
 800a8d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a8d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a8da:	931a      	str	r3, [sp, #104]	; 0x68
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	da00      	bge.n	800a8e2 <_svfprintf_r+0x6ca>
 800a8e0:	921a      	str	r2, [sp, #104]	; 0x68
 800a8e2:	231b      	movs	r3, #27
 800a8e4:	aa1e      	add	r2, sp, #120	; 0x78
 800a8e6:	189b      	adds	r3, r3, r2
 800a8e8:	781b      	ldrb	r3, [r3, #0]
 800a8ea:	1e5a      	subs	r2, r3, #1
 800a8ec:	4193      	sbcs	r3, r2
 800a8ee:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a8f0:	18d3      	adds	r3, r2, r3
 800a8f2:	931a      	str	r3, [sp, #104]	; 0x68
 800a8f4:	0032      	movs	r2, r6
 800a8f6:	2302      	movs	r3, #2
 800a8f8:	401a      	ands	r2, r3
 800a8fa:	9220      	str	r2, [sp, #128]	; 0x80
 800a8fc:	421e      	tst	r6, r3
 800a8fe:	d002      	beq.n	800a906 <_svfprintf_r+0x6ee>
 800a900:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a902:	3302      	adds	r3, #2
 800a904:	931a      	str	r3, [sp, #104]	; 0x68
 800a906:	2384      	movs	r3, #132	; 0x84
 800a908:	0032      	movs	r2, r6
 800a90a:	401a      	ands	r2, r3
 800a90c:	9221      	str	r2, [sp, #132]	; 0x84
 800a90e:	421e      	tst	r6, r3
 800a910:	d11f      	bne.n	800a952 <_svfprintf_r+0x73a>
 800a912:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a914:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a916:	1a9c      	subs	r4, r3, r2
 800a918:	2c00      	cmp	r4, #0
 800a91a:	dd1a      	ble.n	800a952 <_svfprintf_r+0x73a>
 800a91c:	0039      	movs	r1, r7
 800a91e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a920:	4858      	ldr	r0, [pc, #352]	; (800aa84 <_svfprintf_r+0x86c>)
 800a922:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800a924:	3301      	adds	r3, #1
 800a926:	3108      	adds	r1, #8
 800a928:	6038      	str	r0, [r7, #0]
 800a92a:	2c10      	cmp	r4, #16
 800a92c:	dd00      	ble.n	800a930 <_svfprintf_r+0x718>
 800a92e:	e31c      	b.n	800af6a <_svfprintf_r+0xd52>
 800a930:	607c      	str	r4, [r7, #4]
 800a932:	18a4      	adds	r4, r4, r2
 800a934:	000f      	movs	r7, r1
 800a936:	942e      	str	r4, [sp, #184]	; 0xb8
 800a938:	932d      	str	r3, [sp, #180]	; 0xb4
 800a93a:	2b07      	cmp	r3, #7
 800a93c:	dd09      	ble.n	800a952 <_svfprintf_r+0x73a>
 800a93e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a940:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a942:	aa2c      	add	r2, sp, #176	; 0xb0
 800a944:	f001 ff8c 	bl	800c860 <__ssprint_r>
 800a948:	2800      	cmp	r0, #0
 800a94a:	d001      	beq.n	800a950 <_svfprintf_r+0x738>
 800a94c:	f000 fe43 	bl	800b5d6 <_svfprintf_r+0x13be>
 800a950:	af2f      	add	r7, sp, #188	; 0xbc
 800a952:	221b      	movs	r2, #27
 800a954:	a91e      	add	r1, sp, #120	; 0x78
 800a956:	1852      	adds	r2, r2, r1
 800a958:	7811      	ldrb	r1, [r2, #0]
 800a95a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a95c:	2900      	cmp	r1, #0
 800a95e:	d014      	beq.n	800a98a <_svfprintf_r+0x772>
 800a960:	603a      	str	r2, [r7, #0]
 800a962:	2201      	movs	r2, #1
 800a964:	189b      	adds	r3, r3, r2
 800a966:	932e      	str	r3, [sp, #184]	; 0xb8
 800a968:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a96a:	607a      	str	r2, [r7, #4]
 800a96c:	189b      	adds	r3, r3, r2
 800a96e:	932d      	str	r3, [sp, #180]	; 0xb4
 800a970:	3708      	adds	r7, #8
 800a972:	2b07      	cmp	r3, #7
 800a974:	dd09      	ble.n	800a98a <_svfprintf_r+0x772>
 800a976:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a978:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a97a:	aa2c      	add	r2, sp, #176	; 0xb0
 800a97c:	f001 ff70 	bl	800c860 <__ssprint_r>
 800a980:	2800      	cmp	r0, #0
 800a982:	d001      	beq.n	800a988 <_svfprintf_r+0x770>
 800a984:	f000 fe27 	bl	800b5d6 <_svfprintf_r+0x13be>
 800a988:	af2f      	add	r7, sp, #188	; 0xbc
 800a98a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a98c:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a98e:	2a00      	cmp	r2, #0
 800a990:	d015      	beq.n	800a9be <_svfprintf_r+0x7a6>
 800a992:	aa25      	add	r2, sp, #148	; 0x94
 800a994:	603a      	str	r2, [r7, #0]
 800a996:	2202      	movs	r2, #2
 800a998:	189b      	adds	r3, r3, r2
 800a99a:	932e      	str	r3, [sp, #184]	; 0xb8
 800a99c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a99e:	607a      	str	r2, [r7, #4]
 800a9a0:	3301      	adds	r3, #1
 800a9a2:	932d      	str	r3, [sp, #180]	; 0xb4
 800a9a4:	3708      	adds	r7, #8
 800a9a6:	2b07      	cmp	r3, #7
 800a9a8:	dd09      	ble.n	800a9be <_svfprintf_r+0x7a6>
 800a9aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a9ac:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a9ae:	aa2c      	add	r2, sp, #176	; 0xb0
 800a9b0:	f001 ff56 	bl	800c860 <__ssprint_r>
 800a9b4:	2800      	cmp	r0, #0
 800a9b6:	d001      	beq.n	800a9bc <_svfprintf_r+0x7a4>
 800a9b8:	f000 fe0d 	bl	800b5d6 <_svfprintf_r+0x13be>
 800a9bc:	af2f      	add	r7, sp, #188	; 0xbc
 800a9be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9c0:	2b80      	cmp	r3, #128	; 0x80
 800a9c2:	d11f      	bne.n	800aa04 <_svfprintf_r+0x7ec>
 800a9c4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a9c6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a9c8:	1a9c      	subs	r4, r3, r2
 800a9ca:	2c00      	cmp	r4, #0
 800a9cc:	dd1a      	ble.n	800aa04 <_svfprintf_r+0x7ec>
 800a9ce:	0039      	movs	r1, r7
 800a9d0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a9d2:	482d      	ldr	r0, [pc, #180]	; (800aa88 <_svfprintf_r+0x870>)
 800a9d4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800a9d6:	3301      	adds	r3, #1
 800a9d8:	3108      	adds	r1, #8
 800a9da:	6038      	str	r0, [r7, #0]
 800a9dc:	2c10      	cmp	r4, #16
 800a9de:	dd00      	ble.n	800a9e2 <_svfprintf_r+0x7ca>
 800a9e0:	e2d6      	b.n	800af90 <_svfprintf_r+0xd78>
 800a9e2:	607c      	str	r4, [r7, #4]
 800a9e4:	18a4      	adds	r4, r4, r2
 800a9e6:	000f      	movs	r7, r1
 800a9e8:	942e      	str	r4, [sp, #184]	; 0xb8
 800a9ea:	932d      	str	r3, [sp, #180]	; 0xb4
 800a9ec:	2b07      	cmp	r3, #7
 800a9ee:	dd09      	ble.n	800aa04 <_svfprintf_r+0x7ec>
 800a9f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a9f2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800a9f4:	aa2c      	add	r2, sp, #176	; 0xb0
 800a9f6:	f001 ff33 	bl	800c860 <__ssprint_r>
 800a9fa:	2800      	cmp	r0, #0
 800a9fc:	d001      	beq.n	800aa02 <_svfprintf_r+0x7ea>
 800a9fe:	f000 fdea 	bl	800b5d6 <_svfprintf_r+0x13be>
 800aa02:	af2f      	add	r7, sp, #188	; 0xbc
 800aa04:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa08:	1a9c      	subs	r4, r3, r2
 800aa0a:	2c00      	cmp	r4, #0
 800aa0c:	dd1a      	ble.n	800aa44 <_svfprintf_r+0x82c>
 800aa0e:	0039      	movs	r1, r7
 800aa10:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aa12:	481d      	ldr	r0, [pc, #116]	; (800aa88 <_svfprintf_r+0x870>)
 800aa14:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800aa16:	3301      	adds	r3, #1
 800aa18:	3108      	adds	r1, #8
 800aa1a:	6038      	str	r0, [r7, #0]
 800aa1c:	2c10      	cmp	r4, #16
 800aa1e:	dd00      	ble.n	800aa22 <_svfprintf_r+0x80a>
 800aa20:	e2c9      	b.n	800afb6 <_svfprintf_r+0xd9e>
 800aa22:	18a2      	adds	r2, r4, r2
 800aa24:	607c      	str	r4, [r7, #4]
 800aa26:	922e      	str	r2, [sp, #184]	; 0xb8
 800aa28:	000f      	movs	r7, r1
 800aa2a:	932d      	str	r3, [sp, #180]	; 0xb4
 800aa2c:	2b07      	cmp	r3, #7
 800aa2e:	dd09      	ble.n	800aa44 <_svfprintf_r+0x82c>
 800aa30:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa32:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aa34:	aa2c      	add	r2, sp, #176	; 0xb0
 800aa36:	f001 ff13 	bl	800c860 <__ssprint_r>
 800aa3a:	2800      	cmp	r0, #0
 800aa3c:	d001      	beq.n	800aa42 <_svfprintf_r+0x82a>
 800aa3e:	f000 fdca 	bl	800b5d6 <_svfprintf_r+0x13be>
 800aa42:	af2f      	add	r7, sp, #188	; 0xbc
 800aa44:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800aa46:	9319      	str	r3, [sp, #100]	; 0x64
 800aa48:	05f3      	lsls	r3, r6, #23
 800aa4a:	d500      	bpl.n	800aa4e <_svfprintf_r+0x836>
 800aa4c:	e2ce      	b.n	800afec <_svfprintf_r+0xdd4>
 800aa4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa50:	9b08      	ldr	r3, [sp, #32]
 800aa52:	4694      	mov	ip, r2
 800aa54:	603b      	str	r3, [r7, #0]
 800aa56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa58:	607b      	str	r3, [r7, #4]
 800aa5a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa5c:	4463      	add	r3, ip
 800aa5e:	932e      	str	r3, [sp, #184]	; 0xb8
 800aa60:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aa62:	3301      	adds	r3, #1
 800aa64:	932d      	str	r3, [sp, #180]	; 0xb4
 800aa66:	2b07      	cmp	r3, #7
 800aa68:	dd00      	ble.n	800aa6c <_svfprintf_r+0x854>
 800aa6a:	e3a3      	b.n	800b1b4 <_svfprintf_r+0xf9c>
 800aa6c:	3708      	adds	r7, #8
 800aa6e:	e301      	b.n	800b074 <_svfprintf_r+0xe5c>
 800aa70:	0800fcac 	.word	0x0800fcac
 800aa74:	0800fcbd 	.word	0x0800fcbd
 800aa78:	40300000 	.word	0x40300000
 800aa7c:	3fe00000 	.word	0x3fe00000
 800aa80:	fffffbff 	.word	0xfffffbff
 800aa84:	0800fcd0 	.word	0x0800fcd0
 800aa88:	0800fce0 	.word	0x0800fce0
 800aa8c:	9b08      	ldr	r3, [sp, #32]
 800aa8e:	930c      	str	r3, [sp, #48]	; 0x30
 800aa90:	e610      	b.n	800a6b4 <_svfprintf_r+0x49c>
 800aa92:	2306      	movs	r3, #6
 800aa94:	e5fd      	b.n	800a692 <_svfprintf_r+0x47a>
 800aa96:	930e      	str	r3, [sp, #56]	; 0x38
 800aa98:	2300      	movs	r3, #0
 800aa9a:	e61a      	b.n	800a6d2 <_svfprintf_r+0x4ba>
 800aa9c:	7010      	strb	r0, [r2, #0]
 800aa9e:	e684      	b.n	800a7aa <_svfprintf_r+0x592>
 800aaa0:	7018      	strb	r0, [r3, #0]
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	1aca      	subs	r2, r1, r3
 800aaa6:	d5fb      	bpl.n	800aaa0 <_svfprintf_r+0x888>
 800aaa8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800aaaa:	2300      	movs	r3, #0
 800aaac:	3201      	adds	r2, #1
 800aaae:	db01      	blt.n	800aab4 <_svfprintf_r+0x89c>
 800aab0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800aab2:	3301      	adds	r3, #1
 800aab4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aab6:	18d3      	adds	r3, r2, r3
 800aab8:	9323      	str	r3, [sp, #140]	; 0x8c
 800aaba:	e684      	b.n	800a7c6 <_svfprintf_r+0x5ae>
 800aabc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aabe:	9920      	ldr	r1, [sp, #128]	; 0x80
 800aac0:	2030      	movs	r0, #48	; 0x30
 800aac2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aac4:	1851      	adds	r1, r2, r1
 800aac6:	e7ed      	b.n	800aaa4 <_svfprintf_r+0x88c>
 800aac8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aaca:	2303      	movs	r3, #3
 800aacc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800aace:	2a46      	cmp	r2, #70	; 0x46
 800aad0:	d006      	beq.n	800aae0 <_svfprintf_r+0x8c8>
 800aad2:	0014      	movs	r4, r2
 800aad4:	3c45      	subs	r4, #69	; 0x45
 800aad6:	4262      	negs	r2, r4
 800aad8:	4154      	adcs	r4, r2
 800aada:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aadc:	3b01      	subs	r3, #1
 800aade:	1914      	adds	r4, r2, r4
 800aae0:	aa2a      	add	r2, sp, #168	; 0xa8
 800aae2:	9204      	str	r2, [sp, #16]
 800aae4:	aa27      	add	r2, sp, #156	; 0x9c
 800aae6:	9203      	str	r2, [sp, #12]
 800aae8:	aa26      	add	r2, sp, #152	; 0x98
 800aaea:	9202      	str	r2, [sp, #8]
 800aaec:	9300      	str	r3, [sp, #0]
 800aaee:	002a      	movs	r2, r5
 800aaf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aaf2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aaf4:	9401      	str	r4, [sp, #4]
 800aaf6:	f001 f8af 	bl	800bc58 <_dtoa_r>
 800aafa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aafc:	9008      	str	r0, [sp, #32]
 800aafe:	2b47      	cmp	r3, #71	; 0x47
 800ab00:	d103      	bne.n	800ab0a <_svfprintf_r+0x8f2>
 800ab02:	07f3      	lsls	r3, r6, #31
 800ab04:	d401      	bmi.n	800ab0a <_svfprintf_r+0x8f2>
 800ab06:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800ab08:	e65e      	b.n	800a7c8 <_svfprintf_r+0x5b0>
 800ab0a:	9b08      	ldr	r3, [sp, #32]
 800ab0c:	191b      	adds	r3, r3, r4
 800ab0e:	9311      	str	r3, [sp, #68]	; 0x44
 800ab10:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ab12:	2b46      	cmp	r3, #70	; 0x46
 800ab14:	d112      	bne.n	800ab3c <_svfprintf_r+0x924>
 800ab16:	9b08      	ldr	r3, [sp, #32]
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	2b30      	cmp	r3, #48	; 0x30
 800ab1c:	d10a      	bne.n	800ab34 <_svfprintf_r+0x91c>
 800ab1e:	2200      	movs	r2, #0
 800ab20:	2300      	movs	r3, #0
 800ab22:	0028      	movs	r0, r5
 800ab24:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ab26:	f7f5 fc8f 	bl	8000448 <__aeabi_dcmpeq>
 800ab2a:	2800      	cmp	r0, #0
 800ab2c:	d102      	bne.n	800ab34 <_svfprintf_r+0x91c>
 800ab2e:	2301      	movs	r3, #1
 800ab30:	1b1b      	subs	r3, r3, r4
 800ab32:	9326      	str	r3, [sp, #152]	; 0x98
 800ab34:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ab36:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ab38:	18d3      	adds	r3, r2, r3
 800ab3a:	9311      	str	r3, [sp, #68]	; 0x44
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	2300      	movs	r3, #0
 800ab40:	0028      	movs	r0, r5
 800ab42:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ab44:	f7f5 fc80 	bl	8000448 <__aeabi_dcmpeq>
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	d001      	beq.n	800ab50 <_svfprintf_r+0x938>
 800ab4c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ab4e:	932a      	str	r3, [sp, #168]	; 0xa8
 800ab50:	2230      	movs	r2, #48	; 0x30
 800ab52:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800ab54:	9911      	ldr	r1, [sp, #68]	; 0x44
 800ab56:	4299      	cmp	r1, r3
 800ab58:	d9d5      	bls.n	800ab06 <_svfprintf_r+0x8ee>
 800ab5a:	1c59      	adds	r1, r3, #1
 800ab5c:	912a      	str	r1, [sp, #168]	; 0xa8
 800ab5e:	701a      	strb	r2, [r3, #0]
 800ab60:	e7f7      	b.n	800ab52 <_svfprintf_r+0x93a>
 800ab62:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ab64:	2b46      	cmp	r3, #70	; 0x46
 800ab66:	d000      	beq.n	800ab6a <_svfprintf_r+0x952>
 800ab68:	e63f      	b.n	800a7ea <_svfprintf_r+0x5d2>
 800ab6a:	2201      	movs	r2, #1
 800ab6c:	0033      	movs	r3, r6
 800ab6e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ab70:	4013      	ands	r3, r2
 800ab72:	430b      	orrs	r3, r1
 800ab74:	2d00      	cmp	r5, #0
 800ab76:	dd2c      	ble.n	800abd2 <_svfprintf_r+0x9ba>
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d046      	beq.n	800ac0a <_svfprintf_r+0x9f2>
 800ab7c:	000a      	movs	r2, r1
 800ab7e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800ab80:	18eb      	adds	r3, r5, r3
 800ab82:	18d3      	adds	r3, r2, r3
 800ab84:	9309      	str	r3, [sp, #36]	; 0x24
 800ab86:	2366      	movs	r3, #102	; 0x66
 800ab88:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab8a:	e030      	b.n	800abee <_svfprintf_r+0x9d6>
 800ab8c:	781c      	ldrb	r4, [r3, #0]
 800ab8e:	3301      	adds	r3, #1
 800ab90:	7014      	strb	r4, [r2, #0]
 800ab92:	3201      	adds	r2, #1
 800ab94:	e668      	b.n	800a868 <_svfprintf_r+0x650>
 800ab96:	222a      	movs	r2, #42	; 0x2a
 800ab98:	ab1e      	add	r3, sp, #120	; 0x78
 800ab9a:	18d2      	adds	r2, r2, r3
 800ab9c:	2800      	cmp	r0, #0
 800ab9e:	d104      	bne.n	800abaa <_svfprintf_r+0x992>
 800aba0:	2330      	movs	r3, #48	; 0x30
 800aba2:	222b      	movs	r2, #43	; 0x2b
 800aba4:	708b      	strb	r3, [r1, #2]
 800aba6:	ab1e      	add	r3, sp, #120	; 0x78
 800aba8:	18d2      	adds	r2, r2, r3
 800abaa:	3430      	adds	r4, #48	; 0x30
 800abac:	1c53      	adds	r3, r2, #1
 800abae:	7014      	strb	r4, [r2, #0]
 800abb0:	e669      	b.n	800a886 <_svfprintf_r+0x66e>
 800abb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800abb4:	42ab      	cmp	r3, r5
 800abb6:	dd12      	ble.n	800abde <_svfprintf_r+0x9c6>
 800abb8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800abba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800abbc:	4694      	mov	ip, r2
 800abbe:	4463      	add	r3, ip
 800abc0:	9309      	str	r3, [sp, #36]	; 0x24
 800abc2:	2367      	movs	r3, #103	; 0x67
 800abc4:	930f      	str	r3, [sp, #60]	; 0x3c
 800abc6:	2d00      	cmp	r5, #0
 800abc8:	dc11      	bgt.n	800abee <_svfprintf_r+0x9d6>
 800abca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abcc:	1b5b      	subs	r3, r3, r5
 800abce:	3301      	adds	r3, #1
 800abd0:	e00c      	b.n	800abec <_svfprintf_r+0x9d4>
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d01b      	beq.n	800ac0e <_svfprintf_r+0x9f6>
 800abd6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800abd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800abda:	3301      	adds	r3, #1
 800abdc:	e7d1      	b.n	800ab82 <_svfprintf_r+0x96a>
 800abde:	2367      	movs	r3, #103	; 0x67
 800abe0:	9509      	str	r5, [sp, #36]	; 0x24
 800abe2:	930f      	str	r3, [sp, #60]	; 0x3c
 800abe4:	07f3      	lsls	r3, r6, #31
 800abe6:	d502      	bpl.n	800abee <_svfprintf_r+0x9d6>
 800abe8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800abea:	18eb      	adds	r3, r5, r3
 800abec:	9309      	str	r3, [sp, #36]	; 0x24
 800abee:	2380      	movs	r3, #128	; 0x80
 800abf0:	0032      	movs	r2, r6
 800abf2:	00db      	lsls	r3, r3, #3
 800abf4:	401a      	ands	r2, r3
 800abf6:	9211      	str	r2, [sp, #68]	; 0x44
 800abf8:	2200      	movs	r2, #0
 800abfa:	9210      	str	r2, [sp, #64]	; 0x40
 800abfc:	421e      	tst	r6, r3
 800abfe:	d100      	bne.n	800ac02 <_svfprintf_r+0x9ea>
 800ac00:	e65d      	b.n	800a8be <_svfprintf_r+0x6a6>
 800ac02:	4295      	cmp	r5, r2
 800ac04:	dc25      	bgt.n	800ac52 <_svfprintf_r+0xa3a>
 800ac06:	9211      	str	r2, [sp, #68]	; 0x44
 800ac08:	e659      	b.n	800a8be <_svfprintf_r+0x6a6>
 800ac0a:	9509      	str	r5, [sp, #36]	; 0x24
 800ac0c:	e7bb      	b.n	800ab86 <_svfprintf_r+0x96e>
 800ac0e:	2366      	movs	r3, #102	; 0x66
 800ac10:	9209      	str	r2, [sp, #36]	; 0x24
 800ac12:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac14:	e7eb      	b.n	800abee <_svfprintf_r+0x9d6>
 800ac16:	42ab      	cmp	r3, r5
 800ac18:	da0e      	bge.n	800ac38 <_svfprintf_r+0xa20>
 800ac1a:	1aed      	subs	r5, r5, r3
 800ac1c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac1e:	785b      	ldrb	r3, [r3, #1]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d012      	beq.n	800ac4a <_svfprintf_r+0xa32>
 800ac24:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac26:	3301      	adds	r3, #1
 800ac28:	9311      	str	r3, [sp, #68]	; 0x44
 800ac2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac2c:	3301      	adds	r3, #1
 800ac2e:	9312      	str	r3, [sp, #72]	; 0x48
 800ac30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	2bff      	cmp	r3, #255	; 0xff
 800ac36:	d1ee      	bne.n	800ac16 <_svfprintf_r+0x9fe>
 800ac38:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800ac3a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac3c:	189b      	adds	r3, r3, r2
 800ac3e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800ac40:	4353      	muls	r3, r2
 800ac42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ac44:	189b      	adds	r3, r3, r2
 800ac46:	9309      	str	r3, [sp, #36]	; 0x24
 800ac48:	e639      	b.n	800a8be <_svfprintf_r+0x6a6>
 800ac4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac4c:	3301      	adds	r3, #1
 800ac4e:	9310      	str	r3, [sp, #64]	; 0x40
 800ac50:	e7ee      	b.n	800ac30 <_svfprintf_r+0xa18>
 800ac52:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac54:	9311      	str	r3, [sp, #68]	; 0x44
 800ac56:	e7eb      	b.n	800ac30 <_svfprintf_r+0xa18>
 800ac58:	1d23      	adds	r3, r4, #4
 800ac5a:	930d      	str	r3, [sp, #52]	; 0x34
 800ac5c:	06b3      	lsls	r3, r6, #26
 800ac5e:	d509      	bpl.n	800ac74 <_svfprintf_r+0xa5c>
 800ac60:	6823      	ldr	r3, [r4, #0]
 800ac62:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ac64:	601a      	str	r2, [r3, #0]
 800ac66:	17d2      	asrs	r2, r2, #31
 800ac68:	605a      	str	r2, [r3, #4]
 800ac6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac6c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800ac6e:	9308      	str	r3, [sp, #32]
 800ac70:	f7ff fb0d 	bl	800a28e <_svfprintf_r+0x76>
 800ac74:	06f3      	lsls	r3, r6, #27
 800ac76:	d503      	bpl.n	800ac80 <_svfprintf_r+0xa68>
 800ac78:	6823      	ldr	r3, [r4, #0]
 800ac7a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ac7c:	601a      	str	r2, [r3, #0]
 800ac7e:	e7f4      	b.n	800ac6a <_svfprintf_r+0xa52>
 800ac80:	0673      	lsls	r3, r6, #25
 800ac82:	d503      	bpl.n	800ac8c <_svfprintf_r+0xa74>
 800ac84:	6823      	ldr	r3, [r4, #0]
 800ac86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ac88:	801a      	strh	r2, [r3, #0]
 800ac8a:	e7ee      	b.n	800ac6a <_svfprintf_r+0xa52>
 800ac8c:	05b6      	lsls	r6, r6, #22
 800ac8e:	d5f3      	bpl.n	800ac78 <_svfprintf_r+0xa60>
 800ac90:	6823      	ldr	r3, [r4, #0]
 800ac92:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ac94:	701a      	strb	r2, [r3, #0]
 800ac96:	e7e8      	b.n	800ac6a <_svfprintf_r+0xa52>
 800ac98:	2310      	movs	r3, #16
 800ac9a:	431e      	orrs	r6, r3
 800ac9c:	2320      	movs	r3, #32
 800ac9e:	0030      	movs	r0, r6
 800aca0:	4018      	ands	r0, r3
 800aca2:	421e      	tst	r6, r3
 800aca4:	d00f      	beq.n	800acc6 <_svfprintf_r+0xaae>
 800aca6:	3b19      	subs	r3, #25
 800aca8:	3407      	adds	r4, #7
 800acaa:	439c      	bics	r4, r3
 800acac:	0022      	movs	r2, r4
 800acae:	ca18      	ldmia	r2!, {r3, r4}
 800acb0:	9306      	str	r3, [sp, #24]
 800acb2:	9407      	str	r4, [sp, #28]
 800acb4:	920d      	str	r2, [sp, #52]	; 0x34
 800acb6:	4bc9      	ldr	r3, [pc, #804]	; (800afdc <_svfprintf_r+0xdc4>)
 800acb8:	401e      	ands	r6, r3
 800acba:	2300      	movs	r3, #0
 800acbc:	221b      	movs	r2, #27
 800acbe:	a91e      	add	r1, sp, #120	; 0x78
 800acc0:	1852      	adds	r2, r2, r1
 800acc2:	2100      	movs	r1, #0
 800acc4:	e430      	b.n	800a528 <_svfprintf_r+0x310>
 800acc6:	0022      	movs	r2, r4
 800acc8:	ca08      	ldmia	r2!, {r3}
 800acca:	0031      	movs	r1, r6
 800accc:	920d      	str	r2, [sp, #52]	; 0x34
 800acce:	2210      	movs	r2, #16
 800acd0:	4011      	ands	r1, r2
 800acd2:	4216      	tst	r6, r2
 800acd4:	d002      	beq.n	800acdc <_svfprintf_r+0xac4>
 800acd6:	9306      	str	r3, [sp, #24]
 800acd8:	9007      	str	r0, [sp, #28]
 800acda:	e7ec      	b.n	800acb6 <_svfprintf_r+0xa9e>
 800acdc:	2240      	movs	r2, #64	; 0x40
 800acde:	0030      	movs	r0, r6
 800ace0:	4010      	ands	r0, r2
 800ace2:	4216      	tst	r6, r2
 800ace4:	d003      	beq.n	800acee <_svfprintf_r+0xad6>
 800ace6:	b29b      	uxth	r3, r3
 800ace8:	9306      	str	r3, [sp, #24]
 800acea:	9107      	str	r1, [sp, #28]
 800acec:	e7e3      	b.n	800acb6 <_svfprintf_r+0xa9e>
 800acee:	2280      	movs	r2, #128	; 0x80
 800acf0:	0031      	movs	r1, r6
 800acf2:	0092      	lsls	r2, r2, #2
 800acf4:	4011      	ands	r1, r2
 800acf6:	4216      	tst	r6, r2
 800acf8:	d0f6      	beq.n	800ace8 <_svfprintf_r+0xad0>
 800acfa:	b2db      	uxtb	r3, r3
 800acfc:	e7eb      	b.n	800acd6 <_svfprintf_r+0xabe>
 800acfe:	0023      	movs	r3, r4
 800ad00:	cb04      	ldmia	r3!, {r2}
 800ad02:	49b7      	ldr	r1, [pc, #732]	; (800afe0 <_svfprintf_r+0xdc8>)
 800ad04:	9206      	str	r2, [sp, #24]
 800ad06:	aa25      	add	r2, sp, #148	; 0x94
 800ad08:	8011      	strh	r1, [r2, #0]
 800ad0a:	4ab6      	ldr	r2, [pc, #728]	; (800afe4 <_svfprintf_r+0xdcc>)
 800ad0c:	930d      	str	r3, [sp, #52]	; 0x34
 800ad0e:	2300      	movs	r3, #0
 800ad10:	921f      	str	r2, [sp, #124]	; 0x7c
 800ad12:	2278      	movs	r2, #120	; 0x78
 800ad14:	9307      	str	r3, [sp, #28]
 800ad16:	3302      	adds	r3, #2
 800ad18:	431e      	orrs	r6, r3
 800ad1a:	920f      	str	r2, [sp, #60]	; 0x3c
 800ad1c:	e7ce      	b.n	800acbc <_svfprintf_r+0xaa4>
 800ad1e:	0023      	movs	r3, r4
 800ad20:	cb04      	ldmia	r3!, {r2}
 800ad22:	2400      	movs	r4, #0
 800ad24:	930d      	str	r3, [sp, #52]	; 0x34
 800ad26:	231b      	movs	r3, #27
 800ad28:	9208      	str	r2, [sp, #32]
 800ad2a:	aa1e      	add	r2, sp, #120	; 0x78
 800ad2c:	189b      	adds	r3, r3, r2
 800ad2e:	701c      	strb	r4, [r3, #0]
 800ad30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad32:	3301      	adds	r3, #1
 800ad34:	d00e      	beq.n	800ad54 <_svfprintf_r+0xb3c>
 800ad36:	0021      	movs	r1, r4
 800ad38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad3a:	9808      	ldr	r0, [sp, #32]
 800ad3c:	f000 fe13 	bl	800b966 <memchr>
 800ad40:	900c      	str	r0, [sp, #48]	; 0x30
 800ad42:	42a0      	cmp	r0, r4
 800ad44:	d100      	bne.n	800ad48 <_svfprintf_r+0xb30>
 800ad46:	e10d      	b.n	800af64 <_svfprintf_r+0xd4c>
 800ad48:	9a08      	ldr	r2, [sp, #32]
 800ad4a:	1a83      	subs	r3, r0, r2
 800ad4c:	9309      	str	r3, [sp, #36]	; 0x24
 800ad4e:	0023      	movs	r3, r4
 800ad50:	940c      	str	r4, [sp, #48]	; 0x30
 800ad52:	e44e      	b.n	800a5f2 <_svfprintf_r+0x3da>
 800ad54:	9808      	ldr	r0, [sp, #32]
 800ad56:	f7f5 f9d5 	bl	8000104 <strlen>
 800ad5a:	9009      	str	r0, [sp, #36]	; 0x24
 800ad5c:	e7f7      	b.n	800ad4e <_svfprintf_r+0xb36>
 800ad5e:	2310      	movs	r3, #16
 800ad60:	431e      	orrs	r6, r3
 800ad62:	2320      	movs	r3, #32
 800ad64:	0030      	movs	r0, r6
 800ad66:	4018      	ands	r0, r3
 800ad68:	421e      	tst	r6, r3
 800ad6a:	d009      	beq.n	800ad80 <_svfprintf_r+0xb68>
 800ad6c:	3b19      	subs	r3, #25
 800ad6e:	3407      	adds	r4, #7
 800ad70:	439c      	bics	r4, r3
 800ad72:	0022      	movs	r2, r4
 800ad74:	ca18      	ldmia	r2!, {r3, r4}
 800ad76:	9306      	str	r3, [sp, #24]
 800ad78:	9407      	str	r4, [sp, #28]
 800ad7a:	920d      	str	r2, [sp, #52]	; 0x34
 800ad7c:	2301      	movs	r3, #1
 800ad7e:	e79d      	b.n	800acbc <_svfprintf_r+0xaa4>
 800ad80:	0023      	movs	r3, r4
 800ad82:	cb04      	ldmia	r3!, {r2}
 800ad84:	0031      	movs	r1, r6
 800ad86:	930d      	str	r3, [sp, #52]	; 0x34
 800ad88:	2310      	movs	r3, #16
 800ad8a:	4019      	ands	r1, r3
 800ad8c:	421e      	tst	r6, r3
 800ad8e:	d003      	beq.n	800ad98 <_svfprintf_r+0xb80>
 800ad90:	9206      	str	r2, [sp, #24]
 800ad92:	9007      	str	r0, [sp, #28]
 800ad94:	3b0f      	subs	r3, #15
 800ad96:	e791      	b.n	800acbc <_svfprintf_r+0xaa4>
 800ad98:	2340      	movs	r3, #64	; 0x40
 800ad9a:	0030      	movs	r0, r6
 800ad9c:	4018      	ands	r0, r3
 800ad9e:	421e      	tst	r6, r3
 800ada0:	d003      	beq.n	800adaa <_svfprintf_r+0xb92>
 800ada2:	b293      	uxth	r3, r2
 800ada4:	9306      	str	r3, [sp, #24]
 800ada6:	9107      	str	r1, [sp, #28]
 800ada8:	e7e8      	b.n	800ad7c <_svfprintf_r+0xb64>
 800adaa:	2380      	movs	r3, #128	; 0x80
 800adac:	0031      	movs	r1, r6
 800adae:	009b      	lsls	r3, r3, #2
 800adb0:	4019      	ands	r1, r3
 800adb2:	421e      	tst	r6, r3
 800adb4:	d003      	beq.n	800adbe <_svfprintf_r+0xba6>
 800adb6:	b2d3      	uxtb	r3, r2
 800adb8:	9306      	str	r3, [sp, #24]
 800adba:	9007      	str	r0, [sp, #28]
 800adbc:	e7de      	b.n	800ad7c <_svfprintf_r+0xb64>
 800adbe:	9206      	str	r2, [sp, #24]
 800adc0:	e7f1      	b.n	800ada6 <_svfprintf_r+0xb8e>
 800adc2:	4b89      	ldr	r3, [pc, #548]	; (800afe8 <_svfprintf_r+0xdd0>)
 800adc4:	0030      	movs	r0, r6
 800adc6:	931f      	str	r3, [sp, #124]	; 0x7c
 800adc8:	2320      	movs	r3, #32
 800adca:	4018      	ands	r0, r3
 800adcc:	421e      	tst	r6, r3
 800adce:	d01a      	beq.n	800ae06 <_svfprintf_r+0xbee>
 800add0:	3b19      	subs	r3, #25
 800add2:	3407      	adds	r4, #7
 800add4:	439c      	bics	r4, r3
 800add6:	0022      	movs	r2, r4
 800add8:	ca18      	ldmia	r2!, {r3, r4}
 800adda:	9306      	str	r3, [sp, #24]
 800addc:	9407      	str	r4, [sp, #28]
 800adde:	920d      	str	r2, [sp, #52]	; 0x34
 800ade0:	07f3      	lsls	r3, r6, #31
 800ade2:	d50a      	bpl.n	800adfa <_svfprintf_r+0xbe2>
 800ade4:	9b06      	ldr	r3, [sp, #24]
 800ade6:	9a07      	ldr	r2, [sp, #28]
 800ade8:	4313      	orrs	r3, r2
 800adea:	d006      	beq.n	800adfa <_svfprintf_r+0xbe2>
 800adec:	2230      	movs	r2, #48	; 0x30
 800adee:	ab25      	add	r3, sp, #148	; 0x94
 800adf0:	701a      	strb	r2, [r3, #0]
 800adf2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800adf4:	705a      	strb	r2, [r3, #1]
 800adf6:	2302      	movs	r3, #2
 800adf8:	431e      	orrs	r6, r3
 800adfa:	4b78      	ldr	r3, [pc, #480]	; (800afdc <_svfprintf_r+0xdc4>)
 800adfc:	401e      	ands	r6, r3
 800adfe:	2302      	movs	r3, #2
 800ae00:	e75c      	b.n	800acbc <_svfprintf_r+0xaa4>
 800ae02:	4b78      	ldr	r3, [pc, #480]	; (800afe4 <_svfprintf_r+0xdcc>)
 800ae04:	e7de      	b.n	800adc4 <_svfprintf_r+0xbac>
 800ae06:	0023      	movs	r3, r4
 800ae08:	cb04      	ldmia	r3!, {r2}
 800ae0a:	0031      	movs	r1, r6
 800ae0c:	930d      	str	r3, [sp, #52]	; 0x34
 800ae0e:	2310      	movs	r3, #16
 800ae10:	4019      	ands	r1, r3
 800ae12:	421e      	tst	r6, r3
 800ae14:	d002      	beq.n	800ae1c <_svfprintf_r+0xc04>
 800ae16:	9206      	str	r2, [sp, #24]
 800ae18:	9007      	str	r0, [sp, #28]
 800ae1a:	e7e1      	b.n	800ade0 <_svfprintf_r+0xbc8>
 800ae1c:	2340      	movs	r3, #64	; 0x40
 800ae1e:	0030      	movs	r0, r6
 800ae20:	4018      	ands	r0, r3
 800ae22:	421e      	tst	r6, r3
 800ae24:	d003      	beq.n	800ae2e <_svfprintf_r+0xc16>
 800ae26:	b293      	uxth	r3, r2
 800ae28:	9306      	str	r3, [sp, #24]
 800ae2a:	9107      	str	r1, [sp, #28]
 800ae2c:	e7d8      	b.n	800ade0 <_svfprintf_r+0xbc8>
 800ae2e:	2380      	movs	r3, #128	; 0x80
 800ae30:	0031      	movs	r1, r6
 800ae32:	009b      	lsls	r3, r3, #2
 800ae34:	4019      	ands	r1, r3
 800ae36:	421e      	tst	r6, r3
 800ae38:	d002      	beq.n	800ae40 <_svfprintf_r+0xc28>
 800ae3a:	b2d3      	uxtb	r3, r2
 800ae3c:	9306      	str	r3, [sp, #24]
 800ae3e:	e7eb      	b.n	800ae18 <_svfprintf_r+0xc00>
 800ae40:	9206      	str	r2, [sp, #24]
 800ae42:	e7f2      	b.n	800ae2a <_svfprintf_r+0xc12>
 800ae44:	9b07      	ldr	r3, [sp, #28]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d10a      	bne.n	800ae60 <_svfprintf_r+0xc48>
 800ae4a:	9b06      	ldr	r3, [sp, #24]
 800ae4c:	2b09      	cmp	r3, #9
 800ae4e:	d807      	bhi.n	800ae60 <_svfprintf_r+0xc48>
 800ae50:	23e7      	movs	r3, #231	; 0xe7
 800ae52:	aa1e      	add	r2, sp, #120	; 0x78
 800ae54:	189b      	adds	r3, r3, r2
 800ae56:	9a06      	ldr	r2, [sp, #24]
 800ae58:	3230      	adds	r2, #48	; 0x30
 800ae5a:	701a      	strb	r2, [r3, #0]
 800ae5c:	f000 fc18 	bl	800b690 <_svfprintf_r+0x1478>
 800ae60:	2680      	movs	r6, #128	; 0x80
 800ae62:	2300      	movs	r3, #0
 800ae64:	00f6      	lsls	r6, r6, #3
 800ae66:	930e      	str	r3, [sp, #56]	; 0x38
 800ae68:	ad58      	add	r5, sp, #352	; 0x160
 800ae6a:	4026      	ands	r6, r4
 800ae6c:	220a      	movs	r2, #10
 800ae6e:	9806      	ldr	r0, [sp, #24]
 800ae70:	9907      	ldr	r1, [sp, #28]
 800ae72:	2300      	movs	r3, #0
 800ae74:	f7f5 fb16 	bl	80004a4 <__aeabi_uldivmod>
 800ae78:	1e6b      	subs	r3, r5, #1
 800ae7a:	3230      	adds	r2, #48	; 0x30
 800ae7c:	9308      	str	r3, [sp, #32]
 800ae7e:	701a      	strb	r2, [r3, #0]
 800ae80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae82:	900c      	str	r0, [sp, #48]	; 0x30
 800ae84:	3301      	adds	r3, #1
 800ae86:	9110      	str	r1, [sp, #64]	; 0x40
 800ae88:	930e      	str	r3, [sp, #56]	; 0x38
 800ae8a:	2e00      	cmp	r6, #0
 800ae8c:	d01d      	beq.n	800aeca <_svfprintf_r+0xcb2>
 800ae8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ae90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae92:	781b      	ldrb	r3, [r3, #0]
 800ae94:	429a      	cmp	r2, r3
 800ae96:	d118      	bne.n	800aeca <_svfprintf_r+0xcb2>
 800ae98:	2aff      	cmp	r2, #255	; 0xff
 800ae9a:	d016      	beq.n	800aeca <_svfprintf_r+0xcb2>
 800ae9c:	9b07      	ldr	r3, [sp, #28]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d102      	bne.n	800aea8 <_svfprintf_r+0xc90>
 800aea2:	9b06      	ldr	r3, [sp, #24]
 800aea4:	2b09      	cmp	r3, #9
 800aea6:	d910      	bls.n	800aeca <_svfprintf_r+0xcb2>
 800aea8:	9b08      	ldr	r3, [sp, #32]
 800aeaa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800aeac:	991d      	ldr	r1, [sp, #116]	; 0x74
 800aeae:	1a9b      	subs	r3, r3, r2
 800aeb0:	0018      	movs	r0, r3
 800aeb2:	9308      	str	r3, [sp, #32]
 800aeb4:	f000 fd0e 	bl	800b8d4 <strncpy>
 800aeb8:	2200      	movs	r2, #0
 800aeba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aebc:	920e      	str	r2, [sp, #56]	; 0x38
 800aebe:	785b      	ldrb	r3, [r3, #1]
 800aec0:	1e5a      	subs	r2, r3, #1
 800aec2:	4193      	sbcs	r3, r2
 800aec4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aec6:	18d3      	adds	r3, r2, r3
 800aec8:	9312      	str	r3, [sp, #72]	; 0x48
 800aeca:	9b07      	ldr	r3, [sp, #28]
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d10f      	bne.n	800aef0 <_svfprintf_r+0xcd8>
 800aed0:	9b06      	ldr	r3, [sp, #24]
 800aed2:	2b09      	cmp	r3, #9
 800aed4:	d80c      	bhi.n	800aef0 <_svfprintf_r+0xcd8>
 800aed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aed8:	9a08      	ldr	r2, [sp, #32]
 800aeda:	9319      	str	r3, [sp, #100]	; 0x64
 800aedc:	ab58      	add	r3, sp, #352	; 0x160
 800aede:	1a9b      	subs	r3, r3, r2
 800aee0:	9309      	str	r3, [sp, #36]	; 0x24
 800aee2:	2300      	movs	r3, #0
 800aee4:	0026      	movs	r6, r4
 800aee6:	930c      	str	r3, [sp, #48]	; 0x30
 800aee8:	001d      	movs	r5, r3
 800aeea:	9310      	str	r3, [sp, #64]	; 0x40
 800aeec:	9311      	str	r3, [sp, #68]	; 0x44
 800aeee:	e4f2      	b.n	800a8d6 <_svfprintf_r+0x6be>
 800aef0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aef2:	9d08      	ldr	r5, [sp, #32]
 800aef4:	9306      	str	r3, [sp, #24]
 800aef6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aef8:	9307      	str	r3, [sp, #28]
 800aefa:	e7b7      	b.n	800ae6c <_svfprintf_r+0xc54>
 800aefc:	200f      	movs	r0, #15
 800aefe:	ab58      	add	r3, sp, #352	; 0x160
 800af00:	9308      	str	r3, [sp, #32]
 800af02:	9b08      	ldr	r3, [sp, #32]
 800af04:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800af06:	3b01      	subs	r3, #1
 800af08:	9308      	str	r3, [sp, #32]
 800af0a:	9b06      	ldr	r3, [sp, #24]
 800af0c:	4003      	ands	r3, r0
 800af0e:	5cd3      	ldrb	r3, [r2, r3]
 800af10:	9a08      	ldr	r2, [sp, #32]
 800af12:	7013      	strb	r3, [r2, #0]
 800af14:	9b07      	ldr	r3, [sp, #28]
 800af16:	0719      	lsls	r1, r3, #28
 800af18:	9b06      	ldr	r3, [sp, #24]
 800af1a:	091a      	lsrs	r2, r3, #4
 800af1c:	9b07      	ldr	r3, [sp, #28]
 800af1e:	4311      	orrs	r1, r2
 800af20:	091b      	lsrs	r3, r3, #4
 800af22:	9307      	str	r3, [sp, #28]
 800af24:	000b      	movs	r3, r1
 800af26:	9a07      	ldr	r2, [sp, #28]
 800af28:	9106      	str	r1, [sp, #24]
 800af2a:	4313      	orrs	r3, r2
 800af2c:	d1e9      	bne.n	800af02 <_svfprintf_r+0xcea>
 800af2e:	e7d2      	b.n	800aed6 <_svfprintf_r+0xcbe>
 800af30:	aa58      	add	r2, sp, #352	; 0x160
 800af32:	9208      	str	r2, [sp, #32]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d1ce      	bne.n	800aed6 <_svfprintf_r+0xcbe>
 800af38:	07f6      	lsls	r6, r6, #31
 800af3a:	d5cc      	bpl.n	800aed6 <_svfprintf_r+0xcbe>
 800af3c:	aa1e      	add	r2, sp, #120	; 0x78
 800af3e:	33e7      	adds	r3, #231	; 0xe7
 800af40:	189b      	adds	r3, r3, r2
 800af42:	2230      	movs	r2, #48	; 0x30
 800af44:	e789      	b.n	800ae5a <_svfprintf_r+0xc42>
 800af46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d100      	bne.n	800af4e <_svfprintf_r+0xd36>
 800af4c:	e364      	b.n	800b618 <_svfprintf_r+0x1400>
 800af4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af50:	211b      	movs	r1, #27
 800af52:	ab3f      	add	r3, sp, #252	; 0xfc
 800af54:	701a      	strb	r2, [r3, #0]
 800af56:	2200      	movs	r2, #0
 800af58:	a81e      	add	r0, sp, #120	; 0x78
 800af5a:	1809      	adds	r1, r1, r0
 800af5c:	700a      	strb	r2, [r1, #0]
 800af5e:	940d      	str	r4, [sp, #52]	; 0x34
 800af60:	f7ff fabd 	bl	800a4de <_svfprintf_r+0x2c6>
 800af64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af66:	f7ff fb44 	bl	800a5f2 <_svfprintf_r+0x3da>
 800af6a:	2010      	movs	r0, #16
 800af6c:	1812      	adds	r2, r2, r0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	922e      	str	r2, [sp, #184]	; 0xb8
 800af72:	932d      	str	r3, [sp, #180]	; 0xb4
 800af74:	2b07      	cmp	r3, #7
 800af76:	dd08      	ble.n	800af8a <_svfprintf_r+0xd72>
 800af78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800af7a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800af7c:	aa2c      	add	r2, sp, #176	; 0xb0
 800af7e:	f001 fc6f 	bl	800c860 <__ssprint_r>
 800af82:	2800      	cmp	r0, #0
 800af84:	d000      	beq.n	800af88 <_svfprintf_r+0xd70>
 800af86:	e326      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800af88:	a92f      	add	r1, sp, #188	; 0xbc
 800af8a:	000f      	movs	r7, r1
 800af8c:	3c10      	subs	r4, #16
 800af8e:	e4c5      	b.n	800a91c <_svfprintf_r+0x704>
 800af90:	2010      	movs	r0, #16
 800af92:	1812      	adds	r2, r2, r0
 800af94:	6078      	str	r0, [r7, #4]
 800af96:	922e      	str	r2, [sp, #184]	; 0xb8
 800af98:	932d      	str	r3, [sp, #180]	; 0xb4
 800af9a:	2b07      	cmp	r3, #7
 800af9c:	dd08      	ble.n	800afb0 <_svfprintf_r+0xd98>
 800af9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800afa0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800afa2:	aa2c      	add	r2, sp, #176	; 0xb0
 800afa4:	f001 fc5c 	bl	800c860 <__ssprint_r>
 800afa8:	2800      	cmp	r0, #0
 800afaa:	d000      	beq.n	800afae <_svfprintf_r+0xd96>
 800afac:	e313      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800afae:	a92f      	add	r1, sp, #188	; 0xbc
 800afb0:	000f      	movs	r7, r1
 800afb2:	3c10      	subs	r4, #16
 800afb4:	e50b      	b.n	800a9ce <_svfprintf_r+0x7b6>
 800afb6:	2010      	movs	r0, #16
 800afb8:	1812      	adds	r2, r2, r0
 800afba:	6078      	str	r0, [r7, #4]
 800afbc:	922e      	str	r2, [sp, #184]	; 0xb8
 800afbe:	932d      	str	r3, [sp, #180]	; 0xb4
 800afc0:	2b07      	cmp	r3, #7
 800afc2:	dd08      	ble.n	800afd6 <_svfprintf_r+0xdbe>
 800afc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800afc6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800afc8:	aa2c      	add	r2, sp, #176	; 0xb0
 800afca:	f001 fc49 	bl	800c860 <__ssprint_r>
 800afce:	2800      	cmp	r0, #0
 800afd0:	d000      	beq.n	800afd4 <_svfprintf_r+0xdbc>
 800afd2:	e300      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800afd4:	a92f      	add	r1, sp, #188	; 0xbc
 800afd6:	000f      	movs	r7, r1
 800afd8:	3c10      	subs	r4, #16
 800afda:	e518      	b.n	800aa0e <_svfprintf_r+0x7f6>
 800afdc:	fffffbff 	.word	0xfffffbff
 800afe0:	00007830 	.word	0x00007830
 800afe4:	0800fcac 	.word	0x0800fcac
 800afe8:	0800fcbd 	.word	0x0800fcbd
 800afec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800afee:	2b65      	cmp	r3, #101	; 0x65
 800aff0:	dc00      	bgt.n	800aff4 <_svfprintf_r+0xddc>
 800aff2:	e241      	b.n	800b478 <_svfprintf_r+0x1260>
 800aff4:	9814      	ldr	r0, [sp, #80]	; 0x50
 800aff6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800aff8:	2200      	movs	r2, #0
 800affa:	2300      	movs	r3, #0
 800affc:	f7f5 fa24 	bl	8000448 <__aeabi_dcmpeq>
 800b000:	2800      	cmp	r0, #0
 800b002:	d077      	beq.n	800b0f4 <_svfprintf_r+0xedc>
 800b004:	4bca      	ldr	r3, [pc, #808]	; (800b330 <_svfprintf_r+0x1118>)
 800b006:	603b      	str	r3, [r7, #0]
 800b008:	2301      	movs	r3, #1
 800b00a:	607b      	str	r3, [r7, #4]
 800b00c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b00e:	3708      	adds	r7, #8
 800b010:	3301      	adds	r3, #1
 800b012:	932e      	str	r3, [sp, #184]	; 0xb8
 800b014:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b016:	3301      	adds	r3, #1
 800b018:	932d      	str	r3, [sp, #180]	; 0xb4
 800b01a:	2b07      	cmp	r3, #7
 800b01c:	dd08      	ble.n	800b030 <_svfprintf_r+0xe18>
 800b01e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b020:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b022:	aa2c      	add	r2, sp, #176	; 0xb0
 800b024:	f001 fc1c 	bl	800c860 <__ssprint_r>
 800b028:	2800      	cmp	r0, #0
 800b02a:	d000      	beq.n	800b02e <_svfprintf_r+0xe16>
 800b02c:	e2d3      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b02e:	af2f      	add	r7, sp, #188	; 0xbc
 800b030:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b032:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b034:	4293      	cmp	r3, r2
 800b036:	db01      	blt.n	800b03c <_svfprintf_r+0xe24>
 800b038:	07f3      	lsls	r3, r6, #31
 800b03a:	d51b      	bpl.n	800b074 <_svfprintf_r+0xe5c>
 800b03c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b03e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b040:	603b      	str	r3, [r7, #0]
 800b042:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b044:	607b      	str	r3, [r7, #4]
 800b046:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b048:	3708      	adds	r7, #8
 800b04a:	189b      	adds	r3, r3, r2
 800b04c:	932e      	str	r3, [sp, #184]	; 0xb8
 800b04e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b050:	3301      	adds	r3, #1
 800b052:	932d      	str	r3, [sp, #180]	; 0xb4
 800b054:	2b07      	cmp	r3, #7
 800b056:	dd08      	ble.n	800b06a <_svfprintf_r+0xe52>
 800b058:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b05a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b05c:	aa2c      	add	r2, sp, #176	; 0xb0
 800b05e:	f001 fbff 	bl	800c860 <__ssprint_r>
 800b062:	2800      	cmp	r0, #0
 800b064:	d000      	beq.n	800b068 <_svfprintf_r+0xe50>
 800b066:	e2b6      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b068:	af2f      	add	r7, sp, #188	; 0xbc
 800b06a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b06c:	2510      	movs	r5, #16
 800b06e:	1e5c      	subs	r4, r3, #1
 800b070:	2c00      	cmp	r4, #0
 800b072:	dc2e      	bgt.n	800b0d2 <_svfprintf_r+0xeba>
 800b074:	0776      	lsls	r6, r6, #29
 800b076:	d500      	bpl.n	800b07a <_svfprintf_r+0xe62>
 800b078:	e290      	b.n	800b59c <_svfprintf_r+0x1384>
 800b07a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b07c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b07e:	4293      	cmp	r3, r2
 800b080:	da00      	bge.n	800b084 <_svfprintf_r+0xe6c>
 800b082:	0013      	movs	r3, r2
 800b084:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b086:	18d3      	adds	r3, r2, r3
 800b088:	9317      	str	r3, [sp, #92]	; 0x5c
 800b08a:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d007      	beq.n	800b0a0 <_svfprintf_r+0xe88>
 800b090:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b092:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b094:	aa2c      	add	r2, sp, #176	; 0xb0
 800b096:	f001 fbe3 	bl	800c860 <__ssprint_r>
 800b09a:	2800      	cmp	r0, #0
 800b09c:	d000      	beq.n	800b0a0 <_svfprintf_r+0xe88>
 800b09e:	e29a      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	932d      	str	r3, [sp, #180]	; 0xb4
 800b0a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d000      	beq.n	800b0ac <_svfprintf_r+0xe94>
 800b0aa:	e2b0      	b.n	800b60e <_svfprintf_r+0x13f6>
 800b0ac:	af2f      	add	r7, sp, #188	; 0xbc
 800b0ae:	e5dc      	b.n	800ac6a <_svfprintf_r+0xa52>
 800b0b0:	3210      	adds	r2, #16
 800b0b2:	607d      	str	r5, [r7, #4]
 800b0b4:	922e      	str	r2, [sp, #184]	; 0xb8
 800b0b6:	932d      	str	r3, [sp, #180]	; 0xb4
 800b0b8:	2b07      	cmp	r3, #7
 800b0ba:	dd08      	ble.n	800b0ce <_svfprintf_r+0xeb6>
 800b0bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b0be:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b0c0:	aa2c      	add	r2, sp, #176	; 0xb0
 800b0c2:	f001 fbcd 	bl	800c860 <__ssprint_r>
 800b0c6:	2800      	cmp	r0, #0
 800b0c8:	d000      	beq.n	800b0cc <_svfprintf_r+0xeb4>
 800b0ca:	e284      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b0cc:	a92f      	add	r1, sp, #188	; 0xbc
 800b0ce:	000f      	movs	r7, r1
 800b0d0:	3c10      	subs	r4, #16
 800b0d2:	0039      	movs	r1, r7
 800b0d4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b0d6:	4897      	ldr	r0, [pc, #604]	; (800b334 <_svfprintf_r+0x111c>)
 800b0d8:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b0da:	3301      	adds	r3, #1
 800b0dc:	3108      	adds	r1, #8
 800b0de:	6038      	str	r0, [r7, #0]
 800b0e0:	2c10      	cmp	r4, #16
 800b0e2:	dce5      	bgt.n	800b0b0 <_svfprintf_r+0xe98>
 800b0e4:	607c      	str	r4, [r7, #4]
 800b0e6:	18a4      	adds	r4, r4, r2
 800b0e8:	942e      	str	r4, [sp, #184]	; 0xb8
 800b0ea:	000f      	movs	r7, r1
 800b0ec:	932d      	str	r3, [sp, #180]	; 0xb4
 800b0ee:	2b07      	cmp	r3, #7
 800b0f0:	ddc0      	ble.n	800b074 <_svfprintf_r+0xe5c>
 800b0f2:	e05f      	b.n	800b1b4 <_svfprintf_r+0xf9c>
 800b0f4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	dc78      	bgt.n	800b1ec <_svfprintf_r+0xfd4>
 800b0fa:	4b8d      	ldr	r3, [pc, #564]	; (800b330 <_svfprintf_r+0x1118>)
 800b0fc:	603b      	str	r3, [r7, #0]
 800b0fe:	2301      	movs	r3, #1
 800b100:	607b      	str	r3, [r7, #4]
 800b102:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b104:	3708      	adds	r7, #8
 800b106:	3301      	adds	r3, #1
 800b108:	932e      	str	r3, [sp, #184]	; 0xb8
 800b10a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b10c:	3301      	adds	r3, #1
 800b10e:	932d      	str	r3, [sp, #180]	; 0xb4
 800b110:	2b07      	cmp	r3, #7
 800b112:	dd08      	ble.n	800b126 <_svfprintf_r+0xf0e>
 800b114:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b116:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b118:	aa2c      	add	r2, sp, #176	; 0xb0
 800b11a:	f001 fba1 	bl	800c860 <__ssprint_r>
 800b11e:	2800      	cmp	r0, #0
 800b120:	d000      	beq.n	800b124 <_svfprintf_r+0xf0c>
 800b122:	e258      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b124:	af2f      	add	r7, sp, #188	; 0xbc
 800b126:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b128:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b12a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b12c:	430b      	orrs	r3, r1
 800b12e:	2101      	movs	r1, #1
 800b130:	4031      	ands	r1, r6
 800b132:	430b      	orrs	r3, r1
 800b134:	d09e      	beq.n	800b074 <_svfprintf_r+0xe5c>
 800b136:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b138:	603b      	str	r3, [r7, #0]
 800b13a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b13c:	607b      	str	r3, [r7, #4]
 800b13e:	189a      	adds	r2, r3, r2
 800b140:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b142:	922e      	str	r2, [sp, #184]	; 0xb8
 800b144:	3301      	adds	r3, #1
 800b146:	932d      	str	r3, [sp, #180]	; 0xb4
 800b148:	3708      	adds	r7, #8
 800b14a:	2b07      	cmp	r3, #7
 800b14c:	dd08      	ble.n	800b160 <_svfprintf_r+0xf48>
 800b14e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b150:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b152:	aa2c      	add	r2, sp, #176	; 0xb0
 800b154:	f001 fb84 	bl	800c860 <__ssprint_r>
 800b158:	2800      	cmp	r0, #0
 800b15a:	d000      	beq.n	800b15e <_svfprintf_r+0xf46>
 800b15c:	e23b      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b15e:	af2f      	add	r7, sp, #188	; 0xbc
 800b160:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800b162:	2c00      	cmp	r4, #0
 800b164:	da19      	bge.n	800b19a <_svfprintf_r+0xf82>
 800b166:	0038      	movs	r0, r7
 800b168:	2510      	movs	r5, #16
 800b16a:	4264      	negs	r4, r4
 800b16c:	992d      	ldr	r1, [sp, #180]	; 0xb4
 800b16e:	4a71      	ldr	r2, [pc, #452]	; (800b334 <_svfprintf_r+0x111c>)
 800b170:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b172:	3101      	adds	r1, #1
 800b174:	3708      	adds	r7, #8
 800b176:	6002      	str	r2, [r0, #0]
 800b178:	2c10      	cmp	r4, #16
 800b17a:	dc25      	bgt.n	800b1c8 <_svfprintf_r+0xfb0>
 800b17c:	6044      	str	r4, [r0, #4]
 800b17e:	18e4      	adds	r4, r4, r3
 800b180:	942e      	str	r4, [sp, #184]	; 0xb8
 800b182:	912d      	str	r1, [sp, #180]	; 0xb4
 800b184:	2907      	cmp	r1, #7
 800b186:	dd08      	ble.n	800b19a <_svfprintf_r+0xf82>
 800b188:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b18a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b18c:	aa2c      	add	r2, sp, #176	; 0xb0
 800b18e:	f001 fb67 	bl	800c860 <__ssprint_r>
 800b192:	2800      	cmp	r0, #0
 800b194:	d000      	beq.n	800b198 <_svfprintf_r+0xf80>
 800b196:	e21e      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b198:	af2f      	add	r7, sp, #188	; 0xbc
 800b19a:	9b08      	ldr	r3, [sp, #32]
 800b19c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b19e:	603b      	str	r3, [r7, #0]
 800b1a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1a2:	18d2      	adds	r2, r2, r3
 800b1a4:	922e      	str	r2, [sp, #184]	; 0xb8
 800b1a6:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800b1a8:	607b      	str	r3, [r7, #4]
 800b1aa:	3201      	adds	r2, #1
 800b1ac:	922d      	str	r2, [sp, #180]	; 0xb4
 800b1ae:	2a07      	cmp	r2, #7
 800b1b0:	dc00      	bgt.n	800b1b4 <_svfprintf_r+0xf9c>
 800b1b2:	e45b      	b.n	800aa6c <_svfprintf_r+0x854>
 800b1b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b1b6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b1b8:	aa2c      	add	r2, sp, #176	; 0xb0
 800b1ba:	f001 fb51 	bl	800c860 <__ssprint_r>
 800b1be:	2800      	cmp	r0, #0
 800b1c0:	d000      	beq.n	800b1c4 <_svfprintf_r+0xfac>
 800b1c2:	e208      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b1c4:	af2f      	add	r7, sp, #188	; 0xbc
 800b1c6:	e755      	b.n	800b074 <_svfprintf_r+0xe5c>
 800b1c8:	3310      	adds	r3, #16
 800b1ca:	6045      	str	r5, [r0, #4]
 800b1cc:	932e      	str	r3, [sp, #184]	; 0xb8
 800b1ce:	912d      	str	r1, [sp, #180]	; 0xb4
 800b1d0:	2907      	cmp	r1, #7
 800b1d2:	dd08      	ble.n	800b1e6 <_svfprintf_r+0xfce>
 800b1d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b1d6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b1d8:	aa2c      	add	r2, sp, #176	; 0xb0
 800b1da:	f001 fb41 	bl	800c860 <__ssprint_r>
 800b1de:	2800      	cmp	r0, #0
 800b1e0:	d000      	beq.n	800b1e4 <_svfprintf_r+0xfcc>
 800b1e2:	e1f8      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b1e4:	af2f      	add	r7, sp, #188	; 0xbc
 800b1e6:	0038      	movs	r0, r7
 800b1e8:	3c10      	subs	r4, #16
 800b1ea:	e7bf      	b.n	800b16c <_svfprintf_r+0xf54>
 800b1ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1ee:	002c      	movs	r4, r5
 800b1f0:	429d      	cmp	r5, r3
 800b1f2:	dd00      	ble.n	800b1f6 <_svfprintf_r+0xfde>
 800b1f4:	001c      	movs	r4, r3
 800b1f6:	2c00      	cmp	r4, #0
 800b1f8:	dd14      	ble.n	800b224 <_svfprintf_r+0x100c>
 800b1fa:	9b08      	ldr	r3, [sp, #32]
 800b1fc:	607c      	str	r4, [r7, #4]
 800b1fe:	603b      	str	r3, [r7, #0]
 800b200:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b202:	3708      	adds	r7, #8
 800b204:	18e3      	adds	r3, r4, r3
 800b206:	932e      	str	r3, [sp, #184]	; 0xb8
 800b208:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b20a:	3301      	adds	r3, #1
 800b20c:	932d      	str	r3, [sp, #180]	; 0xb4
 800b20e:	2b07      	cmp	r3, #7
 800b210:	dd08      	ble.n	800b224 <_svfprintf_r+0x100c>
 800b212:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b214:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b216:	aa2c      	add	r2, sp, #176	; 0xb0
 800b218:	f001 fb22 	bl	800c860 <__ssprint_r>
 800b21c:	2800      	cmp	r0, #0
 800b21e:	d000      	beq.n	800b222 <_svfprintf_r+0x100a>
 800b220:	e1d9      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b222:	af2f      	add	r7, sp, #188	; 0xbc
 800b224:	43e3      	mvns	r3, r4
 800b226:	17db      	asrs	r3, r3, #31
 800b228:	401c      	ands	r4, r3
 800b22a:	1b2c      	subs	r4, r5, r4
 800b22c:	2c00      	cmp	r4, #0
 800b22e:	dd18      	ble.n	800b262 <_svfprintf_r+0x104a>
 800b230:	0039      	movs	r1, r7
 800b232:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b234:	483f      	ldr	r0, [pc, #252]	; (800b334 <_svfprintf_r+0x111c>)
 800b236:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b238:	3301      	adds	r3, #1
 800b23a:	3108      	adds	r1, #8
 800b23c:	6038      	str	r0, [r7, #0]
 800b23e:	2c10      	cmp	r4, #16
 800b240:	dc7a      	bgt.n	800b338 <_svfprintf_r+0x1120>
 800b242:	607c      	str	r4, [r7, #4]
 800b244:	18a4      	adds	r4, r4, r2
 800b246:	000f      	movs	r7, r1
 800b248:	942e      	str	r4, [sp, #184]	; 0xb8
 800b24a:	932d      	str	r3, [sp, #180]	; 0xb4
 800b24c:	2b07      	cmp	r3, #7
 800b24e:	dd08      	ble.n	800b262 <_svfprintf_r+0x104a>
 800b250:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b252:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b254:	aa2c      	add	r2, sp, #176	; 0xb0
 800b256:	f001 fb03 	bl	800c860 <__ssprint_r>
 800b25a:	2800      	cmp	r0, #0
 800b25c:	d000      	beq.n	800b260 <_svfprintf_r+0x1048>
 800b25e:	e1ba      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b260:	af2f      	add	r7, sp, #188	; 0xbc
 800b262:	9b08      	ldr	r3, [sp, #32]
 800b264:	195d      	adds	r5, r3, r5
 800b266:	0573      	lsls	r3, r6, #21
 800b268:	d50b      	bpl.n	800b282 <_svfprintf_r+0x106a>
 800b26a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d176      	bne.n	800b35e <_svfprintf_r+0x1146>
 800b270:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b272:	2b00      	cmp	r3, #0
 800b274:	d176      	bne.n	800b364 <_svfprintf_r+0x114c>
 800b276:	9b08      	ldr	r3, [sp, #32]
 800b278:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b27a:	189b      	adds	r3, r3, r2
 800b27c:	429d      	cmp	r5, r3
 800b27e:	d900      	bls.n	800b282 <_svfprintf_r+0x106a>
 800b280:	001d      	movs	r5, r3
 800b282:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b284:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b286:	4293      	cmp	r3, r2
 800b288:	db01      	blt.n	800b28e <_svfprintf_r+0x1076>
 800b28a:	07f3      	lsls	r3, r6, #31
 800b28c:	d516      	bpl.n	800b2bc <_svfprintf_r+0x10a4>
 800b28e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b290:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b292:	603b      	str	r3, [r7, #0]
 800b294:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b296:	607b      	str	r3, [r7, #4]
 800b298:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b29a:	3708      	adds	r7, #8
 800b29c:	189b      	adds	r3, r3, r2
 800b29e:	932e      	str	r3, [sp, #184]	; 0xb8
 800b2a0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b2a2:	3301      	adds	r3, #1
 800b2a4:	932d      	str	r3, [sp, #180]	; 0xb4
 800b2a6:	2b07      	cmp	r3, #7
 800b2a8:	dd08      	ble.n	800b2bc <_svfprintf_r+0x10a4>
 800b2aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b2ac:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b2ae:	aa2c      	add	r2, sp, #176	; 0xb0
 800b2b0:	f001 fad6 	bl	800c860 <__ssprint_r>
 800b2b4:	2800      	cmp	r0, #0
 800b2b6:	d000      	beq.n	800b2ba <_svfprintf_r+0x10a2>
 800b2b8:	e18d      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b2ba:	af2f      	add	r7, sp, #188	; 0xbc
 800b2bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b2be:	9b08      	ldr	r3, [sp, #32]
 800b2c0:	4694      	mov	ip, r2
 800b2c2:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800b2c4:	4463      	add	r3, ip
 800b2c6:	1b5b      	subs	r3, r3, r5
 800b2c8:	1b14      	subs	r4, r2, r4
 800b2ca:	429c      	cmp	r4, r3
 800b2cc:	dd00      	ble.n	800b2d0 <_svfprintf_r+0x10b8>
 800b2ce:	001c      	movs	r4, r3
 800b2d0:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b2d2:	2c00      	cmp	r4, #0
 800b2d4:	dd12      	ble.n	800b2fc <_svfprintf_r+0x10e4>
 800b2d6:	18e3      	adds	r3, r4, r3
 800b2d8:	932e      	str	r3, [sp, #184]	; 0xb8
 800b2da:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b2dc:	603d      	str	r5, [r7, #0]
 800b2de:	3301      	adds	r3, #1
 800b2e0:	607c      	str	r4, [r7, #4]
 800b2e2:	932d      	str	r3, [sp, #180]	; 0xb4
 800b2e4:	3708      	adds	r7, #8
 800b2e6:	2b07      	cmp	r3, #7
 800b2e8:	dd08      	ble.n	800b2fc <_svfprintf_r+0x10e4>
 800b2ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b2ec:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b2ee:	aa2c      	add	r2, sp, #176	; 0xb0
 800b2f0:	f001 fab6 	bl	800c860 <__ssprint_r>
 800b2f4:	2800      	cmp	r0, #0
 800b2f6:	d000      	beq.n	800b2fa <_svfprintf_r+0x10e2>
 800b2f8:	e16d      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b2fa:	af2f      	add	r7, sp, #188	; 0xbc
 800b2fc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b2fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b300:	2510      	movs	r5, #16
 800b302:	1ad3      	subs	r3, r2, r3
 800b304:	43e2      	mvns	r2, r4
 800b306:	17d2      	asrs	r2, r2, #31
 800b308:	4014      	ands	r4, r2
 800b30a:	1b1c      	subs	r4, r3, r4
 800b30c:	2c00      	cmp	r4, #0
 800b30e:	dc00      	bgt.n	800b312 <_svfprintf_r+0x10fa>
 800b310:	e6b0      	b.n	800b074 <_svfprintf_r+0xe5c>
 800b312:	0039      	movs	r1, r7
 800b314:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b316:	4807      	ldr	r0, [pc, #28]	; (800b334 <_svfprintf_r+0x111c>)
 800b318:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b31a:	3301      	adds	r3, #1
 800b31c:	3108      	adds	r1, #8
 800b31e:	6038      	str	r0, [r7, #0]
 800b320:	2c10      	cmp	r4, #16
 800b322:	dd00      	ble.n	800b326 <_svfprintf_r+0x110e>
 800b324:	e096      	b.n	800b454 <_svfprintf_r+0x123c>
 800b326:	1912      	adds	r2, r2, r4
 800b328:	607c      	str	r4, [r7, #4]
 800b32a:	922e      	str	r2, [sp, #184]	; 0xb8
 800b32c:	e6dd      	b.n	800b0ea <_svfprintf_r+0xed2>
 800b32e:	46c0      	nop			; (mov r8, r8)
 800b330:	0800fcce 	.word	0x0800fcce
 800b334:	0800fce0 	.word	0x0800fce0
 800b338:	2010      	movs	r0, #16
 800b33a:	1812      	adds	r2, r2, r0
 800b33c:	6078      	str	r0, [r7, #4]
 800b33e:	922e      	str	r2, [sp, #184]	; 0xb8
 800b340:	932d      	str	r3, [sp, #180]	; 0xb4
 800b342:	2b07      	cmp	r3, #7
 800b344:	dd08      	ble.n	800b358 <_svfprintf_r+0x1140>
 800b346:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b348:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b34a:	aa2c      	add	r2, sp, #176	; 0xb0
 800b34c:	f001 fa88 	bl	800c860 <__ssprint_r>
 800b350:	2800      	cmp	r0, #0
 800b352:	d000      	beq.n	800b356 <_svfprintf_r+0x113e>
 800b354:	e13f      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b356:	a92f      	add	r1, sp, #188	; 0xbc
 800b358:	000f      	movs	r7, r1
 800b35a:	3c10      	subs	r4, #16
 800b35c:	e768      	b.n	800b230 <_svfprintf_r+0x1018>
 800b35e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b360:	2b00      	cmp	r3, #0
 800b362:	d05d      	beq.n	800b420 <_svfprintf_r+0x1208>
 800b364:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b366:	3b01      	subs	r3, #1
 800b368:	9310      	str	r3, [sp, #64]	; 0x40
 800b36a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b36c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b36e:	603b      	str	r3, [r7, #0]
 800b370:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b372:	607b      	str	r3, [r7, #4]
 800b374:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b376:	3708      	adds	r7, #8
 800b378:	189b      	adds	r3, r3, r2
 800b37a:	932e      	str	r3, [sp, #184]	; 0xb8
 800b37c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b37e:	3301      	adds	r3, #1
 800b380:	932d      	str	r3, [sp, #180]	; 0xb4
 800b382:	2b07      	cmp	r3, #7
 800b384:	dd08      	ble.n	800b398 <_svfprintf_r+0x1180>
 800b386:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b388:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b38a:	aa2c      	add	r2, sp, #176	; 0xb0
 800b38c:	f001 fa68 	bl	800c860 <__ssprint_r>
 800b390:	2800      	cmp	r0, #0
 800b392:	d000      	beq.n	800b396 <_svfprintf_r+0x117e>
 800b394:	e11f      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b396:	af2f      	add	r7, sp, #188	; 0xbc
 800b398:	9b08      	ldr	r3, [sp, #32]
 800b39a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b39c:	189c      	adds	r4, r3, r2
 800b39e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3a0:	1b64      	subs	r4, r4, r5
 800b3a2:	781b      	ldrb	r3, [r3, #0]
 800b3a4:	429c      	cmp	r4, r3
 800b3a6:	dd00      	ble.n	800b3aa <_svfprintf_r+0x1192>
 800b3a8:	001c      	movs	r4, r3
 800b3aa:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b3ac:	2c00      	cmp	r4, #0
 800b3ae:	dd12      	ble.n	800b3d6 <_svfprintf_r+0x11be>
 800b3b0:	18e3      	adds	r3, r4, r3
 800b3b2:	932e      	str	r3, [sp, #184]	; 0xb8
 800b3b4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b3b6:	603d      	str	r5, [r7, #0]
 800b3b8:	3301      	adds	r3, #1
 800b3ba:	607c      	str	r4, [r7, #4]
 800b3bc:	932d      	str	r3, [sp, #180]	; 0xb4
 800b3be:	3708      	adds	r7, #8
 800b3c0:	2b07      	cmp	r3, #7
 800b3c2:	dd08      	ble.n	800b3d6 <_svfprintf_r+0x11be>
 800b3c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b3c6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b3c8:	aa2c      	add	r2, sp, #176	; 0xb0
 800b3ca:	f001 fa49 	bl	800c860 <__ssprint_r>
 800b3ce:	2800      	cmp	r0, #0
 800b3d0:	d000      	beq.n	800b3d4 <_svfprintf_r+0x11bc>
 800b3d2:	e100      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b3d4:	af2f      	add	r7, sp, #188	; 0xbc
 800b3d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3d8:	781a      	ldrb	r2, [r3, #0]
 800b3da:	43e3      	mvns	r3, r4
 800b3dc:	17db      	asrs	r3, r3, #31
 800b3de:	401c      	ands	r4, r3
 800b3e0:	1b14      	subs	r4, r2, r4
 800b3e2:	2c00      	cmp	r4, #0
 800b3e4:	dd18      	ble.n	800b418 <_svfprintf_r+0x1200>
 800b3e6:	0039      	movs	r1, r7
 800b3e8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b3ea:	48aa      	ldr	r0, [pc, #680]	; (800b694 <_svfprintf_r+0x147c>)
 800b3ec:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b3ee:	3301      	adds	r3, #1
 800b3f0:	3108      	adds	r1, #8
 800b3f2:	6038      	str	r0, [r7, #0]
 800b3f4:	2c10      	cmp	r4, #16
 800b3f6:	dc1a      	bgt.n	800b42e <_svfprintf_r+0x1216>
 800b3f8:	1912      	adds	r2, r2, r4
 800b3fa:	607c      	str	r4, [r7, #4]
 800b3fc:	922e      	str	r2, [sp, #184]	; 0xb8
 800b3fe:	000f      	movs	r7, r1
 800b400:	932d      	str	r3, [sp, #180]	; 0xb4
 800b402:	2b07      	cmp	r3, #7
 800b404:	dd08      	ble.n	800b418 <_svfprintf_r+0x1200>
 800b406:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b408:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b40a:	aa2c      	add	r2, sp, #176	; 0xb0
 800b40c:	f001 fa28 	bl	800c860 <__ssprint_r>
 800b410:	2800      	cmp	r0, #0
 800b412:	d000      	beq.n	800b416 <_svfprintf_r+0x11fe>
 800b414:	e0df      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b416:	af2f      	add	r7, sp, #188	; 0xbc
 800b418:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b41a:	781b      	ldrb	r3, [r3, #0]
 800b41c:	18ed      	adds	r5, r5, r3
 800b41e:	e724      	b.n	800b26a <_svfprintf_r+0x1052>
 800b420:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b422:	3b01      	subs	r3, #1
 800b424:	9312      	str	r3, [sp, #72]	; 0x48
 800b426:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b428:	3b01      	subs	r3, #1
 800b42a:	9311      	str	r3, [sp, #68]	; 0x44
 800b42c:	e79d      	b.n	800b36a <_svfprintf_r+0x1152>
 800b42e:	2010      	movs	r0, #16
 800b430:	1812      	adds	r2, r2, r0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	922e      	str	r2, [sp, #184]	; 0xb8
 800b436:	932d      	str	r3, [sp, #180]	; 0xb4
 800b438:	2b07      	cmp	r3, #7
 800b43a:	dd08      	ble.n	800b44e <_svfprintf_r+0x1236>
 800b43c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b43e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b440:	aa2c      	add	r2, sp, #176	; 0xb0
 800b442:	f001 fa0d 	bl	800c860 <__ssprint_r>
 800b446:	2800      	cmp	r0, #0
 800b448:	d000      	beq.n	800b44c <_svfprintf_r+0x1234>
 800b44a:	e0c4      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b44c:	a92f      	add	r1, sp, #188	; 0xbc
 800b44e:	000f      	movs	r7, r1
 800b450:	3c10      	subs	r4, #16
 800b452:	e7c8      	b.n	800b3e6 <_svfprintf_r+0x11ce>
 800b454:	3210      	adds	r2, #16
 800b456:	607d      	str	r5, [r7, #4]
 800b458:	922e      	str	r2, [sp, #184]	; 0xb8
 800b45a:	932d      	str	r3, [sp, #180]	; 0xb4
 800b45c:	2b07      	cmp	r3, #7
 800b45e:	dd08      	ble.n	800b472 <_svfprintf_r+0x125a>
 800b460:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b462:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b464:	aa2c      	add	r2, sp, #176	; 0xb0
 800b466:	f001 f9fb 	bl	800c860 <__ssprint_r>
 800b46a:	2800      	cmp	r0, #0
 800b46c:	d000      	beq.n	800b470 <_svfprintf_r+0x1258>
 800b46e:	e0b2      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b470:	a92f      	add	r1, sp, #188	; 0xbc
 800b472:	000f      	movs	r7, r1
 800b474:	3c10      	subs	r4, #16
 800b476:	e74c      	b.n	800b312 <_svfprintf_r+0x10fa>
 800b478:	003c      	movs	r4, r7
 800b47a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b47c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b47e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b480:	3101      	adds	r1, #1
 800b482:	3301      	adds	r3, #1
 800b484:	3408      	adds	r4, #8
 800b486:	2a01      	cmp	r2, #1
 800b488:	dc03      	bgt.n	800b492 <_svfprintf_r+0x127a>
 800b48a:	2201      	movs	r2, #1
 800b48c:	4216      	tst	r6, r2
 800b48e:	d100      	bne.n	800b492 <_svfprintf_r+0x127a>
 800b490:	e07f      	b.n	800b592 <_svfprintf_r+0x137a>
 800b492:	9a08      	ldr	r2, [sp, #32]
 800b494:	912e      	str	r1, [sp, #184]	; 0xb8
 800b496:	603a      	str	r2, [r7, #0]
 800b498:	2201      	movs	r2, #1
 800b49a:	932d      	str	r3, [sp, #180]	; 0xb4
 800b49c:	607a      	str	r2, [r7, #4]
 800b49e:	2b07      	cmp	r3, #7
 800b4a0:	dd08      	ble.n	800b4b4 <_svfprintf_r+0x129c>
 800b4a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4a4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b4a6:	aa2c      	add	r2, sp, #176	; 0xb0
 800b4a8:	f001 f9da 	bl	800c860 <__ssprint_r>
 800b4ac:	2800      	cmp	r0, #0
 800b4ae:	d000      	beq.n	800b4b2 <_svfprintf_r+0x129a>
 800b4b0:	e091      	b.n	800b5d6 <_svfprintf_r+0x13be>
 800b4b2:	ac2f      	add	r4, sp, #188	; 0xbc
 800b4b4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b4b6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b4b8:	6023      	str	r3, [r4, #0]
 800b4ba:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b4bc:	6063      	str	r3, [r4, #4]
 800b4be:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b4c0:	3408      	adds	r4, #8
 800b4c2:	189b      	adds	r3, r3, r2
 800b4c4:	932e      	str	r3, [sp, #184]	; 0xb8
 800b4c6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b4c8:	3301      	adds	r3, #1
 800b4ca:	932d      	str	r3, [sp, #180]	; 0xb4
 800b4cc:	2b07      	cmp	r3, #7
 800b4ce:	dd07      	ble.n	800b4e0 <_svfprintf_r+0x12c8>
 800b4d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4d2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b4d4:	aa2c      	add	r2, sp, #176	; 0xb0
 800b4d6:	f001 f9c3 	bl	800c860 <__ssprint_r>
 800b4da:	2800      	cmp	r0, #0
 800b4dc:	d17b      	bne.n	800b5d6 <_svfprintf_r+0x13be>
 800b4de:	ac2f      	add	r4, sp, #188	; 0xbc
 800b4e0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	9814      	ldr	r0, [sp, #80]	; 0x50
 800b4e6:	9915      	ldr	r1, [sp, #84]	; 0x54
 800b4e8:	9309      	str	r3, [sp, #36]	; 0x24
 800b4ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b4ec:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 800b4ee:	1e5d      	subs	r5, r3, #1
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	f7f4 ffa9 	bl	8000448 <__aeabi_dcmpeq>
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	d126      	bne.n	800b548 <_svfprintf_r+0x1330>
 800b4fa:	9b08      	ldr	r3, [sp, #32]
 800b4fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4fe:	3301      	adds	r3, #1
 800b500:	990e      	ldr	r1, [sp, #56]	; 0x38
 800b502:	6023      	str	r3, [r4, #0]
 800b504:	1e7b      	subs	r3, r7, #1
 800b506:	3201      	adds	r2, #1
 800b508:	185b      	adds	r3, r3, r1
 800b50a:	6065      	str	r5, [r4, #4]
 800b50c:	932e      	str	r3, [sp, #184]	; 0xb8
 800b50e:	922d      	str	r2, [sp, #180]	; 0xb4
 800b510:	3408      	adds	r4, #8
 800b512:	2a07      	cmp	r2, #7
 800b514:	dd07      	ble.n	800b526 <_svfprintf_r+0x130e>
 800b516:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b518:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b51a:	aa2c      	add	r2, sp, #176	; 0xb0
 800b51c:	f001 f9a0 	bl	800c860 <__ssprint_r>
 800b520:	2800      	cmp	r0, #0
 800b522:	d158      	bne.n	800b5d6 <_svfprintf_r+0x13be>
 800b524:	ac2f      	add	r4, sp, #188	; 0xbc
 800b526:	ab28      	add	r3, sp, #160	; 0xa0
 800b528:	6023      	str	r3, [r4, #0]
 800b52a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b52c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b52e:	6063      	str	r3, [r4, #4]
 800b530:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b532:	189b      	adds	r3, r3, r2
 800b534:	932e      	str	r3, [sp, #184]	; 0xb8
 800b536:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b538:	3301      	adds	r3, #1
 800b53a:	932d      	str	r3, [sp, #180]	; 0xb4
 800b53c:	2b07      	cmp	r3, #7
 800b53e:	dd00      	ble.n	800b542 <_svfprintf_r+0x132a>
 800b540:	e638      	b.n	800b1b4 <_svfprintf_r+0xf9c>
 800b542:	3408      	adds	r4, #8
 800b544:	0027      	movs	r7, r4
 800b546:	e595      	b.n	800b074 <_svfprintf_r+0xe5c>
 800b548:	2710      	movs	r7, #16
 800b54a:	2d00      	cmp	r5, #0
 800b54c:	ddeb      	ble.n	800b526 <_svfprintf_r+0x130e>
 800b54e:	0021      	movs	r1, r4
 800b550:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b552:	4850      	ldr	r0, [pc, #320]	; (800b694 <_svfprintf_r+0x147c>)
 800b554:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b556:	3301      	adds	r3, #1
 800b558:	3108      	adds	r1, #8
 800b55a:	6020      	str	r0, [r4, #0]
 800b55c:	2d10      	cmp	r5, #16
 800b55e:	dc07      	bgt.n	800b570 <_svfprintf_r+0x1358>
 800b560:	6065      	str	r5, [r4, #4]
 800b562:	000c      	movs	r4, r1
 800b564:	18ad      	adds	r5, r5, r2
 800b566:	952e      	str	r5, [sp, #184]	; 0xb8
 800b568:	932d      	str	r3, [sp, #180]	; 0xb4
 800b56a:	2b07      	cmp	r3, #7
 800b56c:	dddb      	ble.n	800b526 <_svfprintf_r+0x130e>
 800b56e:	e7d2      	b.n	800b516 <_svfprintf_r+0x12fe>
 800b570:	3210      	adds	r2, #16
 800b572:	6067      	str	r7, [r4, #4]
 800b574:	922e      	str	r2, [sp, #184]	; 0xb8
 800b576:	932d      	str	r3, [sp, #180]	; 0xb4
 800b578:	2b07      	cmp	r3, #7
 800b57a:	dd07      	ble.n	800b58c <_svfprintf_r+0x1374>
 800b57c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b57e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b580:	aa2c      	add	r2, sp, #176	; 0xb0
 800b582:	f001 f96d 	bl	800c860 <__ssprint_r>
 800b586:	2800      	cmp	r0, #0
 800b588:	d125      	bne.n	800b5d6 <_svfprintf_r+0x13be>
 800b58a:	a92f      	add	r1, sp, #188	; 0xbc
 800b58c:	000c      	movs	r4, r1
 800b58e:	3d10      	subs	r5, #16
 800b590:	e7dd      	b.n	800b54e <_svfprintf_r+0x1336>
 800b592:	9808      	ldr	r0, [sp, #32]
 800b594:	912e      	str	r1, [sp, #184]	; 0xb8
 800b596:	c705      	stmia	r7!, {r0, r2}
 800b598:	932d      	str	r3, [sp, #180]	; 0xb4
 800b59a:	e7e6      	b.n	800b56a <_svfprintf_r+0x1352>
 800b59c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b59e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b5a0:	2510      	movs	r5, #16
 800b5a2:	1a9c      	subs	r4, r3, r2
 800b5a4:	2c00      	cmp	r4, #0
 800b5a6:	dc00      	bgt.n	800b5aa <_svfprintf_r+0x1392>
 800b5a8:	e567      	b.n	800b07a <_svfprintf_r+0xe62>
 800b5aa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b5ac:	493a      	ldr	r1, [pc, #232]	; (800b698 <_svfprintf_r+0x1480>)
 800b5ae:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 800b5b0:	3301      	adds	r3, #1
 800b5b2:	6039      	str	r1, [r7, #0]
 800b5b4:	2c10      	cmp	r4, #16
 800b5b6:	dc19      	bgt.n	800b5ec <_svfprintf_r+0x13d4>
 800b5b8:	607c      	str	r4, [r7, #4]
 800b5ba:	18a4      	adds	r4, r4, r2
 800b5bc:	942e      	str	r4, [sp, #184]	; 0xb8
 800b5be:	932d      	str	r3, [sp, #180]	; 0xb4
 800b5c0:	2b07      	cmp	r3, #7
 800b5c2:	dc00      	bgt.n	800b5c6 <_svfprintf_r+0x13ae>
 800b5c4:	e559      	b.n	800b07a <_svfprintf_r+0xe62>
 800b5c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b5c8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b5ca:	aa2c      	add	r2, sp, #176	; 0xb0
 800b5cc:	f001 f948 	bl	800c860 <__ssprint_r>
 800b5d0:	2800      	cmp	r0, #0
 800b5d2:	d100      	bne.n	800b5d6 <_svfprintf_r+0x13be>
 800b5d4:	e551      	b.n	800b07a <_svfprintf_r+0xe62>
 800b5d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d101      	bne.n	800b5e0 <_svfprintf_r+0x13c8>
 800b5dc:	f7ff f845 	bl	800a66a <_svfprintf_r+0x452>
 800b5e0:	0019      	movs	r1, r3
 800b5e2:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b5e4:	f7fd ffd8 	bl	8009598 <_free_r>
 800b5e8:	f7ff f83f 	bl	800a66a <_svfprintf_r+0x452>
 800b5ec:	3210      	adds	r2, #16
 800b5ee:	607d      	str	r5, [r7, #4]
 800b5f0:	922e      	str	r2, [sp, #184]	; 0xb8
 800b5f2:	932d      	str	r3, [sp, #180]	; 0xb4
 800b5f4:	3708      	adds	r7, #8
 800b5f6:	2b07      	cmp	r3, #7
 800b5f8:	dd07      	ble.n	800b60a <_svfprintf_r+0x13f2>
 800b5fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b5fc:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b5fe:	aa2c      	add	r2, sp, #176	; 0xb0
 800b600:	f001 f92e 	bl	800c860 <__ssprint_r>
 800b604:	2800      	cmp	r0, #0
 800b606:	d1e6      	bne.n	800b5d6 <_svfprintf_r+0x13be>
 800b608:	af2f      	add	r7, sp, #188	; 0xbc
 800b60a:	3c10      	subs	r4, #16
 800b60c:	e7cd      	b.n	800b5aa <_svfprintf_r+0x1392>
 800b60e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b610:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b612:	f7fd ffc1 	bl	8009598 <_free_r>
 800b616:	e549      	b.n	800b0ac <_svfprintf_r+0xe94>
 800b618:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d101      	bne.n	800b622 <_svfprintf_r+0x140a>
 800b61e:	f7ff f824 	bl	800a66a <_svfprintf_r+0x452>
 800b622:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b624:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b626:	aa2c      	add	r2, sp, #176	; 0xb0
 800b628:	f001 f91a 	bl	800c860 <__ssprint_r>
 800b62c:	f7ff f81d 	bl	800a66a <_svfprintf_r+0x452>
 800b630:	0034      	movs	r4, r6
 800b632:	2a00      	cmp	r2, #0
 800b634:	d101      	bne.n	800b63a <_svfprintf_r+0x1422>
 800b636:	f7fe ff8c 	bl	800a552 <_svfprintf_r+0x33a>
 800b63a:	2b01      	cmp	r3, #1
 800b63c:	d101      	bne.n	800b642 <_svfprintf_r+0x142a>
 800b63e:	f7ff fc01 	bl	800ae44 <_svfprintf_r+0xc2c>
 800b642:	2b02      	cmp	r3, #2
 800b644:	d100      	bne.n	800b648 <_svfprintf_r+0x1430>
 800b646:	e459      	b.n	800aefc <_svfprintf_r+0xce4>
 800b648:	2507      	movs	r5, #7
 800b64a:	ab58      	add	r3, sp, #352	; 0x160
 800b64c:	9308      	str	r3, [sp, #32]
 800b64e:	9a08      	ldr	r2, [sp, #32]
 800b650:	0013      	movs	r3, r2
 800b652:	3b01      	subs	r3, #1
 800b654:	9308      	str	r3, [sp, #32]
 800b656:	9b06      	ldr	r3, [sp, #24]
 800b658:	9908      	ldr	r1, [sp, #32]
 800b65a:	402b      	ands	r3, r5
 800b65c:	3330      	adds	r3, #48	; 0x30
 800b65e:	700b      	strb	r3, [r1, #0]
 800b660:	9907      	ldr	r1, [sp, #28]
 800b662:	074e      	lsls	r6, r1, #29
 800b664:	9906      	ldr	r1, [sp, #24]
 800b666:	08c8      	lsrs	r0, r1, #3
 800b668:	9907      	ldr	r1, [sp, #28]
 800b66a:	4306      	orrs	r6, r0
 800b66c:	08c9      	lsrs	r1, r1, #3
 800b66e:	9107      	str	r1, [sp, #28]
 800b670:	0031      	movs	r1, r6
 800b672:	9807      	ldr	r0, [sp, #28]
 800b674:	9606      	str	r6, [sp, #24]
 800b676:	4301      	orrs	r1, r0
 800b678:	d1e9      	bne.n	800b64e <_svfprintf_r+0x1436>
 800b67a:	07e1      	lsls	r1, r4, #31
 800b67c:	d400      	bmi.n	800b680 <_svfprintf_r+0x1468>
 800b67e:	e42a      	b.n	800aed6 <_svfprintf_r+0xcbe>
 800b680:	2b30      	cmp	r3, #48	; 0x30
 800b682:	d100      	bne.n	800b686 <_svfprintf_r+0x146e>
 800b684:	e427      	b.n	800aed6 <_svfprintf_r+0xcbe>
 800b686:	2130      	movs	r1, #48	; 0x30
 800b688:	9b08      	ldr	r3, [sp, #32]
 800b68a:	3b01      	subs	r3, #1
 800b68c:	7019      	strb	r1, [r3, #0]
 800b68e:	1e93      	subs	r3, r2, #2
 800b690:	9308      	str	r3, [sp, #32]
 800b692:	e420      	b.n	800aed6 <_svfprintf_r+0xcbe>
 800b694:	0800fce0 	.word	0x0800fce0
 800b698:	0800fcd0 	.word	0x0800fcd0

0800b69c <_fclose_r>:
 800b69c:	b570      	push	{r4, r5, r6, lr}
 800b69e:	0005      	movs	r5, r0
 800b6a0:	1e0c      	subs	r4, r1, #0
 800b6a2:	d102      	bne.n	800b6aa <_fclose_r+0xe>
 800b6a4:	2600      	movs	r6, #0
 800b6a6:	0030      	movs	r0, r6
 800b6a8:	bd70      	pop	{r4, r5, r6, pc}
 800b6aa:	2800      	cmp	r0, #0
 800b6ac:	d004      	beq.n	800b6b8 <_fclose_r+0x1c>
 800b6ae:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d101      	bne.n	800b6b8 <_fclose_r+0x1c>
 800b6b4:	f7fd fd9e 	bl	80091f4 <__sinit>
 800b6b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6ba:	07db      	lsls	r3, r3, #31
 800b6bc:	d405      	bmi.n	800b6ca <_fclose_r+0x2e>
 800b6be:	89a3      	ldrh	r3, [r4, #12]
 800b6c0:	059b      	lsls	r3, r3, #22
 800b6c2:	d402      	bmi.n	800b6ca <_fclose_r+0x2e>
 800b6c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6c6:	f7fd fef3 	bl	80094b0 <__retarget_lock_acquire_recursive>
 800b6ca:	220c      	movs	r2, #12
 800b6cc:	5ea3      	ldrsh	r3, [r4, r2]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d109      	bne.n	800b6e6 <_fclose_r+0x4a>
 800b6d2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b6d4:	3301      	adds	r3, #1
 800b6d6:	0016      	movs	r6, r2
 800b6d8:	401e      	ands	r6, r3
 800b6da:	421a      	tst	r2, r3
 800b6dc:	d1e2      	bne.n	800b6a4 <_fclose_r+0x8>
 800b6de:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6e0:	f7fd fee7 	bl	80094b2 <__retarget_lock_release_recursive>
 800b6e4:	e7df      	b.n	800b6a6 <_fclose_r+0xa>
 800b6e6:	0021      	movs	r1, r4
 800b6e8:	0028      	movs	r0, r5
 800b6ea:	f000 f837 	bl	800b75c <__sflush_r>
 800b6ee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b6f0:	0006      	movs	r6, r0
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d006      	beq.n	800b704 <_fclose_r+0x68>
 800b6f6:	0028      	movs	r0, r5
 800b6f8:	69e1      	ldr	r1, [r4, #28]
 800b6fa:	4798      	blx	r3
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	da01      	bge.n	800b704 <_fclose_r+0x68>
 800b700:	2601      	movs	r6, #1
 800b702:	4276      	negs	r6, r6
 800b704:	89a3      	ldrh	r3, [r4, #12]
 800b706:	061b      	lsls	r3, r3, #24
 800b708:	d503      	bpl.n	800b712 <_fclose_r+0x76>
 800b70a:	0028      	movs	r0, r5
 800b70c:	6921      	ldr	r1, [r4, #16]
 800b70e:	f7fd ff43 	bl	8009598 <_free_r>
 800b712:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b714:	2900      	cmp	r1, #0
 800b716:	d008      	beq.n	800b72a <_fclose_r+0x8e>
 800b718:	0023      	movs	r3, r4
 800b71a:	3340      	adds	r3, #64	; 0x40
 800b71c:	4299      	cmp	r1, r3
 800b71e:	d002      	beq.n	800b726 <_fclose_r+0x8a>
 800b720:	0028      	movs	r0, r5
 800b722:	f7fd ff39 	bl	8009598 <_free_r>
 800b726:	2300      	movs	r3, #0
 800b728:	6323      	str	r3, [r4, #48]	; 0x30
 800b72a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b72c:	2900      	cmp	r1, #0
 800b72e:	d004      	beq.n	800b73a <_fclose_r+0x9e>
 800b730:	0028      	movs	r0, r5
 800b732:	f7fd ff31 	bl	8009598 <_free_r>
 800b736:	2300      	movs	r3, #0
 800b738:	6463      	str	r3, [r4, #68]	; 0x44
 800b73a:	f7fd fd4b 	bl	80091d4 <__sfp_lock_acquire>
 800b73e:	2300      	movs	r3, #0
 800b740:	81a3      	strh	r3, [r4, #12]
 800b742:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b744:	07db      	lsls	r3, r3, #31
 800b746:	d402      	bmi.n	800b74e <_fclose_r+0xb2>
 800b748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b74a:	f7fd feb2 	bl	80094b2 <__retarget_lock_release_recursive>
 800b74e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b750:	f7fd fead 	bl	80094ae <__retarget_lock_close_recursive>
 800b754:	f7fd fd46 	bl	80091e4 <__sfp_lock_release>
 800b758:	e7a5      	b.n	800b6a6 <_fclose_r+0xa>
	...

0800b75c <__sflush_r>:
 800b75c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b75e:	230c      	movs	r3, #12
 800b760:	5eca      	ldrsh	r2, [r1, r3]
 800b762:	000c      	movs	r4, r1
 800b764:	0005      	movs	r5, r0
 800b766:	b291      	uxth	r1, r2
 800b768:	0713      	lsls	r3, r2, #28
 800b76a:	d464      	bmi.n	800b836 <__sflush_r+0xda>
 800b76c:	2380      	movs	r3, #128	; 0x80
 800b76e:	011b      	lsls	r3, r3, #4
 800b770:	4313      	orrs	r3, r2
 800b772:	6862      	ldr	r2, [r4, #4]
 800b774:	81a3      	strh	r3, [r4, #12]
 800b776:	2a00      	cmp	r2, #0
 800b778:	dc04      	bgt.n	800b784 <__sflush_r+0x28>
 800b77a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800b77c:	2a00      	cmp	r2, #0
 800b77e:	dc01      	bgt.n	800b784 <__sflush_r+0x28>
 800b780:	2000      	movs	r0, #0
 800b782:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b784:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800b786:	2f00      	cmp	r7, #0
 800b788:	d0fa      	beq.n	800b780 <__sflush_r+0x24>
 800b78a:	2200      	movs	r2, #0
 800b78c:	2080      	movs	r0, #128	; 0x80
 800b78e:	682e      	ldr	r6, [r5, #0]
 800b790:	602a      	str	r2, [r5, #0]
 800b792:	001a      	movs	r2, r3
 800b794:	0140      	lsls	r0, r0, #5
 800b796:	69e1      	ldr	r1, [r4, #28]
 800b798:	4002      	ands	r2, r0
 800b79a:	4203      	tst	r3, r0
 800b79c:	d038      	beq.n	800b810 <__sflush_r+0xb4>
 800b79e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800b7a0:	89a3      	ldrh	r3, [r4, #12]
 800b7a2:	075b      	lsls	r3, r3, #29
 800b7a4:	d506      	bpl.n	800b7b4 <__sflush_r+0x58>
 800b7a6:	6863      	ldr	r3, [r4, #4]
 800b7a8:	1ac0      	subs	r0, r0, r3
 800b7aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d001      	beq.n	800b7b4 <__sflush_r+0x58>
 800b7b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800b7b2:	1ac0      	subs	r0, r0, r3
 800b7b4:	0002      	movs	r2, r0
 800b7b6:	2300      	movs	r3, #0
 800b7b8:	0028      	movs	r0, r5
 800b7ba:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800b7bc:	69e1      	ldr	r1, [r4, #28]
 800b7be:	47b8      	blx	r7
 800b7c0:	89a2      	ldrh	r2, [r4, #12]
 800b7c2:	1c43      	adds	r3, r0, #1
 800b7c4:	d106      	bne.n	800b7d4 <__sflush_r+0x78>
 800b7c6:	6829      	ldr	r1, [r5, #0]
 800b7c8:	291d      	cmp	r1, #29
 800b7ca:	d830      	bhi.n	800b82e <__sflush_r+0xd2>
 800b7cc:	4b2c      	ldr	r3, [pc, #176]	; (800b880 <__sflush_r+0x124>)
 800b7ce:	410b      	asrs	r3, r1
 800b7d0:	07db      	lsls	r3, r3, #31
 800b7d2:	d42c      	bmi.n	800b82e <__sflush_r+0xd2>
 800b7d4:	4b2b      	ldr	r3, [pc, #172]	; (800b884 <__sflush_r+0x128>)
 800b7d6:	4013      	ands	r3, r2
 800b7d8:	2200      	movs	r2, #0
 800b7da:	6062      	str	r2, [r4, #4]
 800b7dc:	6922      	ldr	r2, [r4, #16]
 800b7de:	b21b      	sxth	r3, r3
 800b7e0:	81a3      	strh	r3, [r4, #12]
 800b7e2:	6022      	str	r2, [r4, #0]
 800b7e4:	04db      	lsls	r3, r3, #19
 800b7e6:	d505      	bpl.n	800b7f4 <__sflush_r+0x98>
 800b7e8:	1c43      	adds	r3, r0, #1
 800b7ea:	d102      	bne.n	800b7f2 <__sflush_r+0x96>
 800b7ec:	682b      	ldr	r3, [r5, #0]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d100      	bne.n	800b7f4 <__sflush_r+0x98>
 800b7f2:	6520      	str	r0, [r4, #80]	; 0x50
 800b7f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b7f6:	602e      	str	r6, [r5, #0]
 800b7f8:	2900      	cmp	r1, #0
 800b7fa:	d0c1      	beq.n	800b780 <__sflush_r+0x24>
 800b7fc:	0023      	movs	r3, r4
 800b7fe:	3340      	adds	r3, #64	; 0x40
 800b800:	4299      	cmp	r1, r3
 800b802:	d002      	beq.n	800b80a <__sflush_r+0xae>
 800b804:	0028      	movs	r0, r5
 800b806:	f7fd fec7 	bl	8009598 <_free_r>
 800b80a:	2000      	movs	r0, #0
 800b80c:	6320      	str	r0, [r4, #48]	; 0x30
 800b80e:	e7b8      	b.n	800b782 <__sflush_r+0x26>
 800b810:	2301      	movs	r3, #1
 800b812:	0028      	movs	r0, r5
 800b814:	47b8      	blx	r7
 800b816:	1c43      	adds	r3, r0, #1
 800b818:	d1c2      	bne.n	800b7a0 <__sflush_r+0x44>
 800b81a:	682b      	ldr	r3, [r5, #0]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d0bf      	beq.n	800b7a0 <__sflush_r+0x44>
 800b820:	2b1d      	cmp	r3, #29
 800b822:	d001      	beq.n	800b828 <__sflush_r+0xcc>
 800b824:	2b16      	cmp	r3, #22
 800b826:	d101      	bne.n	800b82c <__sflush_r+0xd0>
 800b828:	602e      	str	r6, [r5, #0]
 800b82a:	e7a9      	b.n	800b780 <__sflush_r+0x24>
 800b82c:	89a2      	ldrh	r2, [r4, #12]
 800b82e:	2340      	movs	r3, #64	; 0x40
 800b830:	4313      	orrs	r3, r2
 800b832:	81a3      	strh	r3, [r4, #12]
 800b834:	e7a5      	b.n	800b782 <__sflush_r+0x26>
 800b836:	6926      	ldr	r6, [r4, #16]
 800b838:	2e00      	cmp	r6, #0
 800b83a:	d0a1      	beq.n	800b780 <__sflush_r+0x24>
 800b83c:	6827      	ldr	r7, [r4, #0]
 800b83e:	6026      	str	r6, [r4, #0]
 800b840:	1bbb      	subs	r3, r7, r6
 800b842:	9301      	str	r3, [sp, #4]
 800b844:	2300      	movs	r3, #0
 800b846:	0789      	lsls	r1, r1, #30
 800b848:	d100      	bne.n	800b84c <__sflush_r+0xf0>
 800b84a:	6963      	ldr	r3, [r4, #20]
 800b84c:	60a3      	str	r3, [r4, #8]
 800b84e:	9b01      	ldr	r3, [sp, #4]
 800b850:	2b00      	cmp	r3, #0
 800b852:	dc00      	bgt.n	800b856 <__sflush_r+0xfa>
 800b854:	e794      	b.n	800b780 <__sflush_r+0x24>
 800b856:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b858:	0032      	movs	r2, r6
 800b85a:	001f      	movs	r7, r3
 800b85c:	0028      	movs	r0, r5
 800b85e:	9b01      	ldr	r3, [sp, #4]
 800b860:	69e1      	ldr	r1, [r4, #28]
 800b862:	47b8      	blx	r7
 800b864:	2800      	cmp	r0, #0
 800b866:	dc06      	bgt.n	800b876 <__sflush_r+0x11a>
 800b868:	2340      	movs	r3, #64	; 0x40
 800b86a:	2001      	movs	r0, #1
 800b86c:	89a2      	ldrh	r2, [r4, #12]
 800b86e:	4240      	negs	r0, r0
 800b870:	4313      	orrs	r3, r2
 800b872:	81a3      	strh	r3, [r4, #12]
 800b874:	e785      	b.n	800b782 <__sflush_r+0x26>
 800b876:	9b01      	ldr	r3, [sp, #4]
 800b878:	1836      	adds	r6, r6, r0
 800b87a:	1a1b      	subs	r3, r3, r0
 800b87c:	9301      	str	r3, [sp, #4]
 800b87e:	e7e6      	b.n	800b84e <__sflush_r+0xf2>
 800b880:	dfbffffe 	.word	0xdfbffffe
 800b884:	fffff7ff 	.word	0xfffff7ff

0800b888 <_fflush_r>:
 800b888:	b570      	push	{r4, r5, r6, lr}
 800b88a:	0005      	movs	r5, r0
 800b88c:	000c      	movs	r4, r1
 800b88e:	2800      	cmp	r0, #0
 800b890:	d004      	beq.n	800b89c <_fflush_r+0x14>
 800b892:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800b894:	2b00      	cmp	r3, #0
 800b896:	d101      	bne.n	800b89c <_fflush_r+0x14>
 800b898:	f7fd fcac 	bl	80091f4 <__sinit>
 800b89c:	220c      	movs	r2, #12
 800b89e:	5ea3      	ldrsh	r3, [r4, r2]
 800b8a0:	1e1e      	subs	r6, r3, #0
 800b8a2:	d015      	beq.n	800b8d0 <_fflush_r+0x48>
 800b8a4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b8a6:	07d2      	lsls	r2, r2, #31
 800b8a8:	d404      	bmi.n	800b8b4 <_fflush_r+0x2c>
 800b8aa:	059b      	lsls	r3, r3, #22
 800b8ac:	d402      	bmi.n	800b8b4 <_fflush_r+0x2c>
 800b8ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8b0:	f7fd fdfe 	bl	80094b0 <__retarget_lock_acquire_recursive>
 800b8b4:	0021      	movs	r1, r4
 800b8b6:	0028      	movs	r0, r5
 800b8b8:	f7ff ff50 	bl	800b75c <__sflush_r>
 800b8bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b8be:	0006      	movs	r6, r0
 800b8c0:	07db      	lsls	r3, r3, #31
 800b8c2:	d405      	bmi.n	800b8d0 <_fflush_r+0x48>
 800b8c4:	89a3      	ldrh	r3, [r4, #12]
 800b8c6:	059b      	lsls	r3, r3, #22
 800b8c8:	d402      	bmi.n	800b8d0 <_fflush_r+0x48>
 800b8ca:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b8cc:	f7fd fdf1 	bl	80094b2 <__retarget_lock_release_recursive>
 800b8d0:	0030      	movs	r0, r6
 800b8d2:	bd70      	pop	{r4, r5, r6, pc}

0800b8d4 <strncpy>:
 800b8d4:	0003      	movs	r3, r0
 800b8d6:	b530      	push	{r4, r5, lr}
 800b8d8:	001d      	movs	r5, r3
 800b8da:	2a00      	cmp	r2, #0
 800b8dc:	d006      	beq.n	800b8ec <strncpy+0x18>
 800b8de:	780c      	ldrb	r4, [r1, #0]
 800b8e0:	3a01      	subs	r2, #1
 800b8e2:	3301      	adds	r3, #1
 800b8e4:	702c      	strb	r4, [r5, #0]
 800b8e6:	3101      	adds	r1, #1
 800b8e8:	2c00      	cmp	r4, #0
 800b8ea:	d1f5      	bne.n	800b8d8 <strncpy+0x4>
 800b8ec:	2100      	movs	r1, #0
 800b8ee:	189a      	adds	r2, r3, r2
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	d100      	bne.n	800b8f6 <strncpy+0x22>
 800b8f4:	bd30      	pop	{r4, r5, pc}
 800b8f6:	7019      	strb	r1, [r3, #0]
 800b8f8:	3301      	adds	r3, #1
 800b8fa:	e7f9      	b.n	800b8f0 <strncpy+0x1c>

0800b8fc <_localeconv_r>:
 800b8fc:	4800      	ldr	r0, [pc, #0]	; (800b900 <_localeconv_r+0x4>)
 800b8fe:	4770      	bx	lr
 800b900:	2000011c 	.word	0x2000011c

0800b904 <_sbrk_r>:
 800b904:	2300      	movs	r3, #0
 800b906:	b570      	push	{r4, r5, r6, lr}
 800b908:	4d06      	ldr	r5, [pc, #24]	; (800b924 <_sbrk_r+0x20>)
 800b90a:	0004      	movs	r4, r0
 800b90c:	0008      	movs	r0, r1
 800b90e:	602b      	str	r3, [r5, #0]
 800b910:	f7f7 ffa2 	bl	8003858 <_sbrk>
 800b914:	1c43      	adds	r3, r0, #1
 800b916:	d103      	bne.n	800b920 <_sbrk_r+0x1c>
 800b918:	682b      	ldr	r3, [r5, #0]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d000      	beq.n	800b920 <_sbrk_r+0x1c>
 800b91e:	6023      	str	r3, [r4, #0]
 800b920:	bd70      	pop	{r4, r5, r6, pc}
 800b922:	46c0      	nop			; (mov r8, r8)
 800b924:	20000c2c 	.word	0x20000c2c

0800b928 <__libc_fini_array>:
 800b928:	b570      	push	{r4, r5, r6, lr}
 800b92a:	4c07      	ldr	r4, [pc, #28]	; (800b948 <__libc_fini_array+0x20>)
 800b92c:	4d07      	ldr	r5, [pc, #28]	; (800b94c <__libc_fini_array+0x24>)
 800b92e:	1b64      	subs	r4, r4, r5
 800b930:	10a4      	asrs	r4, r4, #2
 800b932:	2c00      	cmp	r4, #0
 800b934:	d102      	bne.n	800b93c <__libc_fini_array+0x14>
 800b936:	f002 fa93 	bl	800de60 <_fini>
 800b93a:	bd70      	pop	{r4, r5, r6, pc}
 800b93c:	3c01      	subs	r4, #1
 800b93e:	00a3      	lsls	r3, r4, #2
 800b940:	58eb      	ldr	r3, [r5, r3]
 800b942:	4798      	blx	r3
 800b944:	e7f5      	b.n	800b932 <__libc_fini_array+0xa>
 800b946:	46c0      	nop			; (mov r8, r8)
 800b948:	0800fdc8 	.word	0x0800fdc8
 800b94c:	0800fdc4 	.word	0x0800fdc4

0800b950 <sysconf>:
 800b950:	2380      	movs	r3, #128	; 0x80
 800b952:	b510      	push	{r4, lr}
 800b954:	2808      	cmp	r0, #8
 800b956:	d004      	beq.n	800b962 <sysconf+0x12>
 800b958:	f7fd fd7e 	bl	8009458 <__errno>
 800b95c:	2316      	movs	r3, #22
 800b95e:	6003      	str	r3, [r0, #0]
 800b960:	3b17      	subs	r3, #23
 800b962:	0018      	movs	r0, r3
 800b964:	bd10      	pop	{r4, pc}

0800b966 <memchr>:
 800b966:	b2c9      	uxtb	r1, r1
 800b968:	1882      	adds	r2, r0, r2
 800b96a:	4290      	cmp	r0, r2
 800b96c:	d101      	bne.n	800b972 <memchr+0xc>
 800b96e:	2000      	movs	r0, #0
 800b970:	4770      	bx	lr
 800b972:	7803      	ldrb	r3, [r0, #0]
 800b974:	428b      	cmp	r3, r1
 800b976:	d0fb      	beq.n	800b970 <memchr+0xa>
 800b978:	3001      	adds	r0, #1
 800b97a:	e7f6      	b.n	800b96a <memchr+0x4>

0800b97c <frexp>:
 800b97c:	b570      	push	{r4, r5, r6, lr}
 800b97e:	0014      	movs	r4, r2
 800b980:	2500      	movs	r5, #0
 800b982:	6025      	str	r5, [r4, #0]
 800b984:	4d10      	ldr	r5, [pc, #64]	; (800b9c8 <frexp+0x4c>)
 800b986:	004b      	lsls	r3, r1, #1
 800b988:	000a      	movs	r2, r1
 800b98a:	085b      	lsrs	r3, r3, #1
 800b98c:	42ab      	cmp	r3, r5
 800b98e:	dc1a      	bgt.n	800b9c6 <frexp+0x4a>
 800b990:	001d      	movs	r5, r3
 800b992:	4305      	orrs	r5, r0
 800b994:	d017      	beq.n	800b9c6 <frexp+0x4a>
 800b996:	4d0d      	ldr	r5, [pc, #52]	; (800b9cc <frexp+0x50>)
 800b998:	4229      	tst	r1, r5
 800b99a:	d109      	bne.n	800b9b0 <frexp+0x34>
 800b99c:	2200      	movs	r2, #0
 800b99e:	4b0c      	ldr	r3, [pc, #48]	; (800b9d0 <frexp+0x54>)
 800b9a0:	f7f5 ff60 	bl	8001864 <__aeabi_dmul>
 800b9a4:	2536      	movs	r5, #54	; 0x36
 800b9a6:	000a      	movs	r2, r1
 800b9a8:	004b      	lsls	r3, r1, #1
 800b9aa:	426d      	negs	r5, r5
 800b9ac:	085b      	lsrs	r3, r3, #1
 800b9ae:	6025      	str	r5, [r4, #0]
 800b9b0:	4d08      	ldr	r5, [pc, #32]	; (800b9d4 <frexp+0x58>)
 800b9b2:	151b      	asrs	r3, r3, #20
 800b9b4:	195b      	adds	r3, r3, r5
 800b9b6:	6825      	ldr	r5, [r4, #0]
 800b9b8:	18eb      	adds	r3, r5, r3
 800b9ba:	6023      	str	r3, [r4, #0]
 800b9bc:	4b06      	ldr	r3, [pc, #24]	; (800b9d8 <frexp+0x5c>)
 800b9be:	401a      	ands	r2, r3
 800b9c0:	4b06      	ldr	r3, [pc, #24]	; (800b9dc <frexp+0x60>)
 800b9c2:	4313      	orrs	r3, r2
 800b9c4:	0019      	movs	r1, r3
 800b9c6:	bd70      	pop	{r4, r5, r6, pc}
 800b9c8:	7fefffff 	.word	0x7fefffff
 800b9cc:	7ff00000 	.word	0x7ff00000
 800b9d0:	43500000 	.word	0x43500000
 800b9d4:	fffffc02 	.word	0xfffffc02
 800b9d8:	800fffff 	.word	0x800fffff
 800b9dc:	3fe00000 	.word	0x3fe00000

0800b9e0 <__register_exitproc>:
 800b9e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9e2:	4f1c      	ldr	r7, [pc, #112]	; (800ba54 <__register_exitproc+0x74>)
 800b9e4:	0004      	movs	r4, r0
 800b9e6:	6838      	ldr	r0, [r7, #0]
 800b9e8:	0016      	movs	r6, r2
 800b9ea:	9301      	str	r3, [sp, #4]
 800b9ec:	9100      	str	r1, [sp, #0]
 800b9ee:	f7fd fd5f 	bl	80094b0 <__retarget_lock_acquire_recursive>
 800b9f2:	4a19      	ldr	r2, [pc, #100]	; (800ba58 <__register_exitproc+0x78>)
 800b9f4:	6813      	ldr	r3, [r2, #0]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d101      	bne.n	800b9fe <__register_exitproc+0x1e>
 800b9fa:	4b18      	ldr	r3, [pc, #96]	; (800ba5c <__register_exitproc+0x7c>)
 800b9fc:	6013      	str	r3, [r2, #0]
 800b9fe:	685a      	ldr	r2, [r3, #4]
 800ba00:	6838      	ldr	r0, [r7, #0]
 800ba02:	2a1f      	cmp	r2, #31
 800ba04:	dd04      	ble.n	800ba10 <__register_exitproc+0x30>
 800ba06:	f7fd fd54 	bl	80094b2 <__retarget_lock_release_recursive>
 800ba0a:	2001      	movs	r0, #1
 800ba0c:	4240      	negs	r0, r0
 800ba0e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ba10:	2c00      	cmp	r4, #0
 800ba12:	d014      	beq.n	800ba3e <__register_exitproc+0x5e>
 800ba14:	0091      	lsls	r1, r2, #2
 800ba16:	1859      	adds	r1, r3, r1
 800ba18:	000f      	movs	r7, r1
 800ba1a:	3788      	adds	r7, #136	; 0x88
 800ba1c:	603e      	str	r6, [r7, #0]
 800ba1e:	2701      	movs	r7, #1
 800ba20:	001e      	movs	r6, r3
 800ba22:	4097      	lsls	r7, r2
 800ba24:	3685      	adds	r6, #133	; 0x85
 800ba26:	36ff      	adds	r6, #255	; 0xff
 800ba28:	6875      	ldr	r5, [r6, #4]
 800ba2a:	31fc      	adds	r1, #252	; 0xfc
 800ba2c:	433d      	orrs	r5, r7
 800ba2e:	6075      	str	r5, [r6, #4]
 800ba30:	9d01      	ldr	r5, [sp, #4]
 800ba32:	60cd      	str	r5, [r1, #12]
 800ba34:	2c02      	cmp	r4, #2
 800ba36:	d102      	bne.n	800ba3e <__register_exitproc+0x5e>
 800ba38:	68b1      	ldr	r1, [r6, #8]
 800ba3a:	4339      	orrs	r1, r7
 800ba3c:	60b1      	str	r1, [r6, #8]
 800ba3e:	1c51      	adds	r1, r2, #1
 800ba40:	6059      	str	r1, [r3, #4]
 800ba42:	3202      	adds	r2, #2
 800ba44:	9900      	ldr	r1, [sp, #0]
 800ba46:	0092      	lsls	r2, r2, #2
 800ba48:	50d1      	str	r1, [r2, r3]
 800ba4a:	f7fd fd32 	bl	80094b2 <__retarget_lock_release_recursive>
 800ba4e:	2000      	movs	r0, #0
 800ba50:	e7dd      	b.n	800ba0e <__register_exitproc+0x2e>
 800ba52:	46c0      	nop			; (mov r8, r8)
 800ba54:	200002bc 	.word	0x200002bc
 800ba58:	20000c34 	.word	0x20000c34
 800ba5c:	20000c6c 	.word	0x20000c6c

0800ba60 <__assert_func>:
 800ba60:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800ba62:	0014      	movs	r4, r2
 800ba64:	001a      	movs	r2, r3
 800ba66:	4b09      	ldr	r3, [pc, #36]	; (800ba8c <__assert_func+0x2c>)
 800ba68:	0005      	movs	r5, r0
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	000e      	movs	r6, r1
 800ba6e:	68d8      	ldr	r0, [r3, #12]
 800ba70:	4b07      	ldr	r3, [pc, #28]	; (800ba90 <__assert_func+0x30>)
 800ba72:	2c00      	cmp	r4, #0
 800ba74:	d101      	bne.n	800ba7a <__assert_func+0x1a>
 800ba76:	4b07      	ldr	r3, [pc, #28]	; (800ba94 <__assert_func+0x34>)
 800ba78:	001c      	movs	r4, r3
 800ba7a:	4907      	ldr	r1, [pc, #28]	; (800ba98 <__assert_func+0x38>)
 800ba7c:	9301      	str	r3, [sp, #4]
 800ba7e:	9402      	str	r4, [sp, #8]
 800ba80:	002b      	movs	r3, r5
 800ba82:	9600      	str	r6, [sp, #0]
 800ba84:	f000 fedc 	bl	800c840 <fiprintf>
 800ba88:	f001 fef0 	bl	800d86c <abort>
 800ba8c:	200002b8 	.word	0x200002b8
 800ba90:	0800fcf0 	.word	0x0800fcf0
 800ba94:	0800fd2b 	.word	0x0800fd2b
 800ba98:	0800fcfd 	.word	0x0800fcfd

0800ba9c <_calloc_r>:
 800ba9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba9e:	2400      	movs	r4, #0
 800baa0:	0c0b      	lsrs	r3, r1, #16
 800baa2:	0c16      	lsrs	r6, r2, #16
 800baa4:	42a3      	cmp	r3, r4
 800baa6:	d133      	bne.n	800bb10 <_calloc_r+0x74>
 800baa8:	42a6      	cmp	r6, r4
 800baaa:	d121      	bne.n	800baf0 <_calloc_r+0x54>
 800baac:	b28b      	uxth	r3, r1
 800baae:	b291      	uxth	r1, r2
 800bab0:	4359      	muls	r1, r3
 800bab2:	f7fd fe23 	bl	80096fc <_malloc_r>
 800bab6:	1e05      	subs	r5, r0, #0
 800bab8:	d033      	beq.n	800bb22 <_calloc_r+0x86>
 800baba:	0003      	movs	r3, r0
 800babc:	3b08      	subs	r3, #8
 800babe:	685a      	ldr	r2, [r3, #4]
 800bac0:	2303      	movs	r3, #3
 800bac2:	439a      	bics	r2, r3
 800bac4:	3a04      	subs	r2, #4
 800bac6:	2a24      	cmp	r2, #36	; 0x24
 800bac8:	d832      	bhi.n	800bb30 <_calloc_r+0x94>
 800baca:	0003      	movs	r3, r0
 800bacc:	2a13      	cmp	r2, #19
 800bace:	d90a      	bls.n	800bae6 <_calloc_r+0x4a>
 800bad0:	6004      	str	r4, [r0, #0]
 800bad2:	6044      	str	r4, [r0, #4]
 800bad4:	3308      	adds	r3, #8
 800bad6:	2a1b      	cmp	r2, #27
 800bad8:	d905      	bls.n	800bae6 <_calloc_r+0x4a>
 800bada:	6084      	str	r4, [r0, #8]
 800badc:	60c4      	str	r4, [r0, #12]
 800bade:	2a24      	cmp	r2, #36	; 0x24
 800bae0:	d021      	beq.n	800bb26 <_calloc_r+0x8a>
 800bae2:	0003      	movs	r3, r0
 800bae4:	3310      	adds	r3, #16
 800bae6:	2200      	movs	r2, #0
 800bae8:	601a      	str	r2, [r3, #0]
 800baea:	605a      	str	r2, [r3, #4]
 800baec:	609a      	str	r2, [r3, #8]
 800baee:	e018      	b.n	800bb22 <_calloc_r+0x86>
 800baf0:	1c33      	adds	r3, r6, #0
 800baf2:	1c0d      	adds	r5, r1, #0
 800baf4:	b289      	uxth	r1, r1
 800baf6:	b292      	uxth	r2, r2
 800baf8:	434a      	muls	r2, r1
 800bafa:	b2ad      	uxth	r5, r5
 800bafc:	b299      	uxth	r1, r3
 800bafe:	4369      	muls	r1, r5
 800bb00:	0c13      	lsrs	r3, r2, #16
 800bb02:	18c9      	adds	r1, r1, r3
 800bb04:	0c0b      	lsrs	r3, r1, #16
 800bb06:	d107      	bne.n	800bb18 <_calloc_r+0x7c>
 800bb08:	0409      	lsls	r1, r1, #16
 800bb0a:	b292      	uxth	r2, r2
 800bb0c:	4311      	orrs	r1, r2
 800bb0e:	e7d0      	b.n	800bab2 <_calloc_r+0x16>
 800bb10:	2e00      	cmp	r6, #0
 800bb12:	d101      	bne.n	800bb18 <_calloc_r+0x7c>
 800bb14:	1c15      	adds	r5, r2, #0
 800bb16:	e7ed      	b.n	800baf4 <_calloc_r+0x58>
 800bb18:	f7fd fc9e 	bl	8009458 <__errno>
 800bb1c:	230c      	movs	r3, #12
 800bb1e:	2500      	movs	r5, #0
 800bb20:	6003      	str	r3, [r0, #0]
 800bb22:	0028      	movs	r0, r5
 800bb24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb26:	0003      	movs	r3, r0
 800bb28:	6104      	str	r4, [r0, #16]
 800bb2a:	3318      	adds	r3, #24
 800bb2c:	6144      	str	r4, [r0, #20]
 800bb2e:	e7da      	b.n	800bae6 <_calloc_r+0x4a>
 800bb30:	2100      	movs	r1, #0
 800bb32:	f7fd fc33 	bl	800939c <memset>
 800bb36:	e7f4      	b.n	800bb22 <_calloc_r+0x86>

0800bb38 <quorem>:
 800bb38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bb3a:	6902      	ldr	r2, [r0, #16]
 800bb3c:	690b      	ldr	r3, [r1, #16]
 800bb3e:	b089      	sub	sp, #36	; 0x24
 800bb40:	0007      	movs	r7, r0
 800bb42:	9104      	str	r1, [sp, #16]
 800bb44:	2000      	movs	r0, #0
 800bb46:	429a      	cmp	r2, r3
 800bb48:	db69      	blt.n	800bc1e <quorem+0xe6>
 800bb4a:	3b01      	subs	r3, #1
 800bb4c:	009c      	lsls	r4, r3, #2
 800bb4e:	9301      	str	r3, [sp, #4]
 800bb50:	000b      	movs	r3, r1
 800bb52:	3314      	adds	r3, #20
 800bb54:	9306      	str	r3, [sp, #24]
 800bb56:	191b      	adds	r3, r3, r4
 800bb58:	9305      	str	r3, [sp, #20]
 800bb5a:	003b      	movs	r3, r7
 800bb5c:	3314      	adds	r3, #20
 800bb5e:	9303      	str	r3, [sp, #12]
 800bb60:	191c      	adds	r4, r3, r4
 800bb62:	9b05      	ldr	r3, [sp, #20]
 800bb64:	6826      	ldr	r6, [r4, #0]
 800bb66:	681d      	ldr	r5, [r3, #0]
 800bb68:	0030      	movs	r0, r6
 800bb6a:	3501      	adds	r5, #1
 800bb6c:	0029      	movs	r1, r5
 800bb6e:	f7f4 fae5 	bl	800013c <__udivsi3>
 800bb72:	9002      	str	r0, [sp, #8]
 800bb74:	42ae      	cmp	r6, r5
 800bb76:	d329      	bcc.n	800bbcc <quorem+0x94>
 800bb78:	9b06      	ldr	r3, [sp, #24]
 800bb7a:	2600      	movs	r6, #0
 800bb7c:	469c      	mov	ip, r3
 800bb7e:	9d03      	ldr	r5, [sp, #12]
 800bb80:	9606      	str	r6, [sp, #24]
 800bb82:	4662      	mov	r2, ip
 800bb84:	ca08      	ldmia	r2!, {r3}
 800bb86:	6828      	ldr	r0, [r5, #0]
 800bb88:	4694      	mov	ip, r2
 800bb8a:	9a02      	ldr	r2, [sp, #8]
 800bb8c:	b299      	uxth	r1, r3
 800bb8e:	4351      	muls	r1, r2
 800bb90:	0c1b      	lsrs	r3, r3, #16
 800bb92:	4353      	muls	r3, r2
 800bb94:	1989      	adds	r1, r1, r6
 800bb96:	0c0a      	lsrs	r2, r1, #16
 800bb98:	189b      	adds	r3, r3, r2
 800bb9a:	9307      	str	r3, [sp, #28]
 800bb9c:	0c1e      	lsrs	r6, r3, #16
 800bb9e:	9b06      	ldr	r3, [sp, #24]
 800bba0:	b282      	uxth	r2, r0
 800bba2:	18d2      	adds	r2, r2, r3
 800bba4:	466b      	mov	r3, sp
 800bba6:	b289      	uxth	r1, r1
 800bba8:	8b9b      	ldrh	r3, [r3, #28]
 800bbaa:	1a52      	subs	r2, r2, r1
 800bbac:	0c01      	lsrs	r1, r0, #16
 800bbae:	1ac9      	subs	r1, r1, r3
 800bbb0:	1413      	asrs	r3, r2, #16
 800bbb2:	18cb      	adds	r3, r1, r3
 800bbb4:	1419      	asrs	r1, r3, #16
 800bbb6:	b292      	uxth	r2, r2
 800bbb8:	041b      	lsls	r3, r3, #16
 800bbba:	4313      	orrs	r3, r2
 800bbbc:	c508      	stmia	r5!, {r3}
 800bbbe:	9b05      	ldr	r3, [sp, #20]
 800bbc0:	9106      	str	r1, [sp, #24]
 800bbc2:	4563      	cmp	r3, ip
 800bbc4:	d2dd      	bcs.n	800bb82 <quorem+0x4a>
 800bbc6:	6823      	ldr	r3, [r4, #0]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d030      	beq.n	800bc2e <quorem+0xf6>
 800bbcc:	0038      	movs	r0, r7
 800bbce:	9904      	ldr	r1, [sp, #16]
 800bbd0:	f7fe fa00 	bl	8009fd4 <__mcmp>
 800bbd4:	2800      	cmp	r0, #0
 800bbd6:	db21      	blt.n	800bc1c <quorem+0xe4>
 800bbd8:	0038      	movs	r0, r7
 800bbda:	2600      	movs	r6, #0
 800bbdc:	9b02      	ldr	r3, [sp, #8]
 800bbde:	9c04      	ldr	r4, [sp, #16]
 800bbe0:	3301      	adds	r3, #1
 800bbe2:	9302      	str	r3, [sp, #8]
 800bbe4:	3014      	adds	r0, #20
 800bbe6:	3414      	adds	r4, #20
 800bbe8:	6803      	ldr	r3, [r0, #0]
 800bbea:	cc02      	ldmia	r4!, {r1}
 800bbec:	b29d      	uxth	r5, r3
 800bbee:	19ad      	adds	r5, r5, r6
 800bbf0:	b28a      	uxth	r2, r1
 800bbf2:	1aaa      	subs	r2, r5, r2
 800bbf4:	0c09      	lsrs	r1, r1, #16
 800bbf6:	0c1b      	lsrs	r3, r3, #16
 800bbf8:	1a5b      	subs	r3, r3, r1
 800bbfa:	1411      	asrs	r1, r2, #16
 800bbfc:	185b      	adds	r3, r3, r1
 800bbfe:	141e      	asrs	r6, r3, #16
 800bc00:	b292      	uxth	r2, r2
 800bc02:	041b      	lsls	r3, r3, #16
 800bc04:	4313      	orrs	r3, r2
 800bc06:	c008      	stmia	r0!, {r3}
 800bc08:	9b05      	ldr	r3, [sp, #20]
 800bc0a:	42a3      	cmp	r3, r4
 800bc0c:	d2ec      	bcs.n	800bbe8 <quorem+0xb0>
 800bc0e:	9b01      	ldr	r3, [sp, #4]
 800bc10:	9a03      	ldr	r2, [sp, #12]
 800bc12:	009b      	lsls	r3, r3, #2
 800bc14:	18d3      	adds	r3, r2, r3
 800bc16:	681a      	ldr	r2, [r3, #0]
 800bc18:	2a00      	cmp	r2, #0
 800bc1a:	d015      	beq.n	800bc48 <quorem+0x110>
 800bc1c:	9802      	ldr	r0, [sp, #8]
 800bc1e:	b009      	add	sp, #36	; 0x24
 800bc20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bc22:	6823      	ldr	r3, [r4, #0]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d106      	bne.n	800bc36 <quorem+0xfe>
 800bc28:	9b01      	ldr	r3, [sp, #4]
 800bc2a:	3b01      	subs	r3, #1
 800bc2c:	9301      	str	r3, [sp, #4]
 800bc2e:	9b03      	ldr	r3, [sp, #12]
 800bc30:	3c04      	subs	r4, #4
 800bc32:	42a3      	cmp	r3, r4
 800bc34:	d3f5      	bcc.n	800bc22 <quorem+0xea>
 800bc36:	9b01      	ldr	r3, [sp, #4]
 800bc38:	613b      	str	r3, [r7, #16]
 800bc3a:	e7c7      	b.n	800bbcc <quorem+0x94>
 800bc3c:	681a      	ldr	r2, [r3, #0]
 800bc3e:	2a00      	cmp	r2, #0
 800bc40:	d106      	bne.n	800bc50 <quorem+0x118>
 800bc42:	9a01      	ldr	r2, [sp, #4]
 800bc44:	3a01      	subs	r2, #1
 800bc46:	9201      	str	r2, [sp, #4]
 800bc48:	9a03      	ldr	r2, [sp, #12]
 800bc4a:	3b04      	subs	r3, #4
 800bc4c:	429a      	cmp	r2, r3
 800bc4e:	d3f5      	bcc.n	800bc3c <quorem+0x104>
 800bc50:	9b01      	ldr	r3, [sp, #4]
 800bc52:	613b      	str	r3, [r7, #16]
 800bc54:	e7e2      	b.n	800bc1c <quorem+0xe4>
	...

0800bc58 <_dtoa_r>:
 800bc58:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc5a:	0014      	movs	r4, r2
 800bc5c:	001d      	movs	r5, r3
 800bc5e:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800bc60:	b09d      	sub	sp, #116	; 0x74
 800bc62:	9408      	str	r4, [sp, #32]
 800bc64:	9509      	str	r5, [sp, #36]	; 0x24
 800bc66:	9e25      	ldr	r6, [sp, #148]	; 0x94
 800bc68:	9004      	str	r0, [sp, #16]
 800bc6a:	2900      	cmp	r1, #0
 800bc6c:	d009      	beq.n	800bc82 <_dtoa_r+0x2a>
 800bc6e:	2301      	movs	r3, #1
 800bc70:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800bc72:	4093      	lsls	r3, r2
 800bc74:	604a      	str	r2, [r1, #4]
 800bc76:	608b      	str	r3, [r1, #8]
 800bc78:	f7fd ff9e 	bl	8009bb8 <_Bfree>
 800bc7c:	2300      	movs	r3, #0
 800bc7e:	9a04      	ldr	r2, [sp, #16]
 800bc80:	6393      	str	r3, [r2, #56]	; 0x38
 800bc82:	2d00      	cmp	r5, #0
 800bc84:	da1e      	bge.n	800bcc4 <_dtoa_r+0x6c>
 800bc86:	2301      	movs	r3, #1
 800bc88:	6033      	str	r3, [r6, #0]
 800bc8a:	006b      	lsls	r3, r5, #1
 800bc8c:	085b      	lsrs	r3, r3, #1
 800bc8e:	9309      	str	r3, [sp, #36]	; 0x24
 800bc90:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bc92:	4bb5      	ldr	r3, [pc, #724]	; (800bf68 <_dtoa_r+0x310>)
 800bc94:	4ab4      	ldr	r2, [pc, #720]	; (800bf68 <_dtoa_r+0x310>)
 800bc96:	403b      	ands	r3, r7
 800bc98:	4293      	cmp	r3, r2
 800bc9a:	d116      	bne.n	800bcca <_dtoa_r+0x72>
 800bc9c:	4bb3      	ldr	r3, [pc, #716]	; (800bf6c <_dtoa_r+0x314>)
 800bc9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bca0:	6013      	str	r3, [r2, #0]
 800bca2:	033b      	lsls	r3, r7, #12
 800bca4:	0b1b      	lsrs	r3, r3, #12
 800bca6:	4323      	orrs	r3, r4
 800bca8:	d101      	bne.n	800bcae <_dtoa_r+0x56>
 800bcaa:	f000 fdb2 	bl	800c812 <_dtoa_r+0xbba>
 800bcae:	4bb0      	ldr	r3, [pc, #704]	; (800bf70 <_dtoa_r+0x318>)
 800bcb0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bcb2:	9306      	str	r3, [sp, #24]
 800bcb4:	2a00      	cmp	r2, #0
 800bcb6:	d002      	beq.n	800bcbe <_dtoa_r+0x66>
 800bcb8:	4bae      	ldr	r3, [pc, #696]	; (800bf74 <_dtoa_r+0x31c>)
 800bcba:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800bcbc:	6013      	str	r3, [r2, #0]
 800bcbe:	9806      	ldr	r0, [sp, #24]
 800bcc0:	b01d      	add	sp, #116	; 0x74
 800bcc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	6033      	str	r3, [r6, #0]
 800bcc8:	e7e2      	b.n	800bc90 <_dtoa_r+0x38>
 800bcca:	9a08      	ldr	r2, [sp, #32]
 800bccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcce:	9210      	str	r2, [sp, #64]	; 0x40
 800bcd0:	9311      	str	r3, [sp, #68]	; 0x44
 800bcd2:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bcd4:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bcd6:	2200      	movs	r2, #0
 800bcd8:	2300      	movs	r3, #0
 800bcda:	f7f4 fbb5 	bl	8000448 <__aeabi_dcmpeq>
 800bcde:	1e06      	subs	r6, r0, #0
 800bce0:	d009      	beq.n	800bcf6 <_dtoa_r+0x9e>
 800bce2:	2301      	movs	r3, #1
 800bce4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bce6:	6013      	str	r3, [r2, #0]
 800bce8:	4ba3      	ldr	r3, [pc, #652]	; (800bf78 <_dtoa_r+0x320>)
 800bcea:	9306      	str	r3, [sp, #24]
 800bcec:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d0e5      	beq.n	800bcbe <_dtoa_r+0x66>
 800bcf2:	4ba2      	ldr	r3, [pc, #648]	; (800bf7c <_dtoa_r+0x324>)
 800bcf4:	e7e1      	b.n	800bcba <_dtoa_r+0x62>
 800bcf6:	ab1a      	add	r3, sp, #104	; 0x68
 800bcf8:	9301      	str	r3, [sp, #4]
 800bcfa:	ab1b      	add	r3, sp, #108	; 0x6c
 800bcfc:	9300      	str	r3, [sp, #0]
 800bcfe:	9804      	ldr	r0, [sp, #16]
 800bd00:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bd02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bd04:	f7fe fa1a 	bl	800a13c <__d2b>
 800bd08:	007a      	lsls	r2, r7, #1
 800bd0a:	9005      	str	r0, [sp, #20]
 800bd0c:	0d52      	lsrs	r2, r2, #21
 800bd0e:	d100      	bne.n	800bd12 <_dtoa_r+0xba>
 800bd10:	e07b      	b.n	800be0a <_dtoa_r+0x1b2>
 800bd12:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bd14:	9617      	str	r6, [sp, #92]	; 0x5c
 800bd16:	0319      	lsls	r1, r3, #12
 800bd18:	4b99      	ldr	r3, [pc, #612]	; (800bf80 <_dtoa_r+0x328>)
 800bd1a:	0b09      	lsrs	r1, r1, #12
 800bd1c:	430b      	orrs	r3, r1
 800bd1e:	4999      	ldr	r1, [pc, #612]	; (800bf84 <_dtoa_r+0x32c>)
 800bd20:	1857      	adds	r7, r2, r1
 800bd22:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bd24:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bd26:	0019      	movs	r1, r3
 800bd28:	2200      	movs	r2, #0
 800bd2a:	4b97      	ldr	r3, [pc, #604]	; (800bf88 <_dtoa_r+0x330>)
 800bd2c:	f7f6 f85c 	bl	8001de8 <__aeabi_dsub>
 800bd30:	4a96      	ldr	r2, [pc, #600]	; (800bf8c <_dtoa_r+0x334>)
 800bd32:	4b97      	ldr	r3, [pc, #604]	; (800bf90 <_dtoa_r+0x338>)
 800bd34:	f7f5 fd96 	bl	8001864 <__aeabi_dmul>
 800bd38:	4a96      	ldr	r2, [pc, #600]	; (800bf94 <_dtoa_r+0x33c>)
 800bd3a:	4b97      	ldr	r3, [pc, #604]	; (800bf98 <_dtoa_r+0x340>)
 800bd3c:	f7f4 fe38 	bl	80009b0 <__aeabi_dadd>
 800bd40:	0004      	movs	r4, r0
 800bd42:	0038      	movs	r0, r7
 800bd44:	000d      	movs	r5, r1
 800bd46:	f7f6 fc25 	bl	8002594 <__aeabi_i2d>
 800bd4a:	4a94      	ldr	r2, [pc, #592]	; (800bf9c <_dtoa_r+0x344>)
 800bd4c:	4b94      	ldr	r3, [pc, #592]	; (800bfa0 <_dtoa_r+0x348>)
 800bd4e:	f7f5 fd89 	bl	8001864 <__aeabi_dmul>
 800bd52:	0002      	movs	r2, r0
 800bd54:	000b      	movs	r3, r1
 800bd56:	0020      	movs	r0, r4
 800bd58:	0029      	movs	r1, r5
 800bd5a:	f7f4 fe29 	bl	80009b0 <__aeabi_dadd>
 800bd5e:	0004      	movs	r4, r0
 800bd60:	000d      	movs	r5, r1
 800bd62:	f7f6 fbe1 	bl	8002528 <__aeabi_d2iz>
 800bd66:	2200      	movs	r2, #0
 800bd68:	9003      	str	r0, [sp, #12]
 800bd6a:	2300      	movs	r3, #0
 800bd6c:	0020      	movs	r0, r4
 800bd6e:	0029      	movs	r1, r5
 800bd70:	f7f4 fb70 	bl	8000454 <__aeabi_dcmplt>
 800bd74:	2800      	cmp	r0, #0
 800bd76:	d00b      	beq.n	800bd90 <_dtoa_r+0x138>
 800bd78:	9803      	ldr	r0, [sp, #12]
 800bd7a:	f7f6 fc0b 	bl	8002594 <__aeabi_i2d>
 800bd7e:	002b      	movs	r3, r5
 800bd80:	0022      	movs	r2, r4
 800bd82:	f7f4 fb61 	bl	8000448 <__aeabi_dcmpeq>
 800bd86:	4243      	negs	r3, r0
 800bd88:	4158      	adcs	r0, r3
 800bd8a:	9b03      	ldr	r3, [sp, #12]
 800bd8c:	1a1b      	subs	r3, r3, r0
 800bd8e:	9303      	str	r3, [sp, #12]
 800bd90:	2301      	movs	r3, #1
 800bd92:	9316      	str	r3, [sp, #88]	; 0x58
 800bd94:	9b03      	ldr	r3, [sp, #12]
 800bd96:	2b16      	cmp	r3, #22
 800bd98:	d810      	bhi.n	800bdbc <_dtoa_r+0x164>
 800bd9a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bd9c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bd9e:	9a03      	ldr	r2, [sp, #12]
 800bda0:	4b80      	ldr	r3, [pc, #512]	; (800bfa4 <_dtoa_r+0x34c>)
 800bda2:	00d2      	lsls	r2, r2, #3
 800bda4:	189b      	adds	r3, r3, r2
 800bda6:	681a      	ldr	r2, [r3, #0]
 800bda8:	685b      	ldr	r3, [r3, #4]
 800bdaa:	f7f4 fb53 	bl	8000454 <__aeabi_dcmplt>
 800bdae:	2800      	cmp	r0, #0
 800bdb0:	d047      	beq.n	800be42 <_dtoa_r+0x1ea>
 800bdb2:	9b03      	ldr	r3, [sp, #12]
 800bdb4:	3b01      	subs	r3, #1
 800bdb6:	9303      	str	r3, [sp, #12]
 800bdb8:	2300      	movs	r3, #0
 800bdba:	9316      	str	r3, [sp, #88]	; 0x58
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800bdc0:	920a      	str	r2, [sp, #40]	; 0x28
 800bdc2:	1bdb      	subs	r3, r3, r7
 800bdc4:	1e5a      	subs	r2, r3, #1
 800bdc6:	d53e      	bpl.n	800be46 <_dtoa_r+0x1ee>
 800bdc8:	2201      	movs	r2, #1
 800bdca:	1ad3      	subs	r3, r2, r3
 800bdcc:	930a      	str	r3, [sp, #40]	; 0x28
 800bdce:	2300      	movs	r3, #0
 800bdd0:	930c      	str	r3, [sp, #48]	; 0x30
 800bdd2:	9b03      	ldr	r3, [sp, #12]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	db38      	blt.n	800be4a <_dtoa_r+0x1f2>
 800bdd8:	9a03      	ldr	r2, [sp, #12]
 800bdda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bddc:	4694      	mov	ip, r2
 800bdde:	4463      	add	r3, ip
 800bde0:	930c      	str	r3, [sp, #48]	; 0x30
 800bde2:	2300      	movs	r3, #0
 800bde4:	9213      	str	r2, [sp, #76]	; 0x4c
 800bde6:	930d      	str	r3, [sp, #52]	; 0x34
 800bde8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bdea:	2401      	movs	r4, #1
 800bdec:	2b09      	cmp	r3, #9
 800bdee:	d867      	bhi.n	800bec0 <_dtoa_r+0x268>
 800bdf0:	2b05      	cmp	r3, #5
 800bdf2:	dd02      	ble.n	800bdfa <_dtoa_r+0x1a2>
 800bdf4:	2400      	movs	r4, #0
 800bdf6:	3b04      	subs	r3, #4
 800bdf8:	9322      	str	r3, [sp, #136]	; 0x88
 800bdfa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bdfc:	1e98      	subs	r0, r3, #2
 800bdfe:	2803      	cmp	r0, #3
 800be00:	d867      	bhi.n	800bed2 <_dtoa_r+0x27a>
 800be02:	f7f4 f987 	bl	8000114 <__gnu_thumb1_case_uqi>
 800be06:	3a2b      	.short	0x3a2b
 800be08:	5b38      	.short	0x5b38
 800be0a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800be0c:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 800be0e:	18f6      	adds	r6, r6, r3
 800be10:	4b65      	ldr	r3, [pc, #404]	; (800bfa8 <_dtoa_r+0x350>)
 800be12:	18f2      	adds	r2, r6, r3
 800be14:	2a20      	cmp	r2, #32
 800be16:	dd0f      	ble.n	800be38 <_dtoa_r+0x1e0>
 800be18:	2340      	movs	r3, #64	; 0x40
 800be1a:	1a9b      	subs	r3, r3, r2
 800be1c:	409f      	lsls	r7, r3
 800be1e:	4b63      	ldr	r3, [pc, #396]	; (800bfac <_dtoa_r+0x354>)
 800be20:	0038      	movs	r0, r7
 800be22:	18f3      	adds	r3, r6, r3
 800be24:	40dc      	lsrs	r4, r3
 800be26:	4320      	orrs	r0, r4
 800be28:	f7f6 fbe4 	bl	80025f4 <__aeabi_ui2d>
 800be2c:	2201      	movs	r2, #1
 800be2e:	4b60      	ldr	r3, [pc, #384]	; (800bfb0 <_dtoa_r+0x358>)
 800be30:	1e77      	subs	r7, r6, #1
 800be32:	18cb      	adds	r3, r1, r3
 800be34:	9217      	str	r2, [sp, #92]	; 0x5c
 800be36:	e776      	b.n	800bd26 <_dtoa_r+0xce>
 800be38:	2320      	movs	r3, #32
 800be3a:	0020      	movs	r0, r4
 800be3c:	1a9b      	subs	r3, r3, r2
 800be3e:	4098      	lsls	r0, r3
 800be40:	e7f2      	b.n	800be28 <_dtoa_r+0x1d0>
 800be42:	9016      	str	r0, [sp, #88]	; 0x58
 800be44:	e7ba      	b.n	800bdbc <_dtoa_r+0x164>
 800be46:	920c      	str	r2, [sp, #48]	; 0x30
 800be48:	e7c3      	b.n	800bdd2 <_dtoa_r+0x17a>
 800be4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be4c:	9a03      	ldr	r2, [sp, #12]
 800be4e:	1a9b      	subs	r3, r3, r2
 800be50:	930a      	str	r3, [sp, #40]	; 0x28
 800be52:	4253      	negs	r3, r2
 800be54:	930d      	str	r3, [sp, #52]	; 0x34
 800be56:	2300      	movs	r3, #0
 800be58:	9313      	str	r3, [sp, #76]	; 0x4c
 800be5a:	e7c5      	b.n	800bde8 <_dtoa_r+0x190>
 800be5c:	2300      	movs	r3, #0
 800be5e:	930f      	str	r3, [sp, #60]	; 0x3c
 800be60:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800be62:	930b      	str	r3, [sp, #44]	; 0x2c
 800be64:	9307      	str	r3, [sp, #28]
 800be66:	2b00      	cmp	r3, #0
 800be68:	dc13      	bgt.n	800be92 <_dtoa_r+0x23a>
 800be6a:	2301      	movs	r3, #1
 800be6c:	001a      	movs	r2, r3
 800be6e:	930b      	str	r3, [sp, #44]	; 0x2c
 800be70:	9307      	str	r3, [sp, #28]
 800be72:	9223      	str	r2, [sp, #140]	; 0x8c
 800be74:	e00d      	b.n	800be92 <_dtoa_r+0x23a>
 800be76:	2301      	movs	r3, #1
 800be78:	e7f1      	b.n	800be5e <_dtoa_r+0x206>
 800be7a:	2300      	movs	r3, #0
 800be7c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800be7e:	930f      	str	r3, [sp, #60]	; 0x3c
 800be80:	4694      	mov	ip, r2
 800be82:	9b03      	ldr	r3, [sp, #12]
 800be84:	4463      	add	r3, ip
 800be86:	930b      	str	r3, [sp, #44]	; 0x2c
 800be88:	3301      	adds	r3, #1
 800be8a:	9307      	str	r3, [sp, #28]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	dc00      	bgt.n	800be92 <_dtoa_r+0x23a>
 800be90:	2301      	movs	r3, #1
 800be92:	2100      	movs	r1, #0
 800be94:	2204      	movs	r2, #4
 800be96:	0010      	movs	r0, r2
 800be98:	3014      	adds	r0, #20
 800be9a:	4298      	cmp	r0, r3
 800be9c:	d91d      	bls.n	800beda <_dtoa_r+0x282>
 800be9e:	9b04      	ldr	r3, [sp, #16]
 800bea0:	0018      	movs	r0, r3
 800bea2:	63d9      	str	r1, [r3, #60]	; 0x3c
 800bea4:	f7fd fe60 	bl	8009b68 <_Balloc>
 800bea8:	9006      	str	r0, [sp, #24]
 800beaa:	2800      	cmp	r0, #0
 800beac:	d118      	bne.n	800bee0 <_dtoa_r+0x288>
 800beae:	21b0      	movs	r1, #176	; 0xb0
 800beb0:	4b40      	ldr	r3, [pc, #256]	; (800bfb4 <_dtoa_r+0x35c>)
 800beb2:	4841      	ldr	r0, [pc, #260]	; (800bfb8 <_dtoa_r+0x360>)
 800beb4:	9a06      	ldr	r2, [sp, #24]
 800beb6:	31ff      	adds	r1, #255	; 0xff
 800beb8:	f7ff fdd2 	bl	800ba60 <__assert_func>
 800bebc:	2301      	movs	r3, #1
 800bebe:	e7dd      	b.n	800be7c <_dtoa_r+0x224>
 800bec0:	2300      	movs	r3, #0
 800bec2:	940f      	str	r4, [sp, #60]	; 0x3c
 800bec4:	9322      	str	r3, [sp, #136]	; 0x88
 800bec6:	3b01      	subs	r3, #1
 800bec8:	930b      	str	r3, [sp, #44]	; 0x2c
 800beca:	9307      	str	r3, [sp, #28]
 800becc:	2200      	movs	r2, #0
 800bece:	3313      	adds	r3, #19
 800bed0:	e7cf      	b.n	800be72 <_dtoa_r+0x21a>
 800bed2:	2301      	movs	r3, #1
 800bed4:	930f      	str	r3, [sp, #60]	; 0x3c
 800bed6:	3b02      	subs	r3, #2
 800bed8:	e7f6      	b.n	800bec8 <_dtoa_r+0x270>
 800beda:	3101      	adds	r1, #1
 800bedc:	0052      	lsls	r2, r2, #1
 800bede:	e7da      	b.n	800be96 <_dtoa_r+0x23e>
 800bee0:	9b04      	ldr	r3, [sp, #16]
 800bee2:	9a06      	ldr	r2, [sp, #24]
 800bee4:	639a      	str	r2, [r3, #56]	; 0x38
 800bee6:	9b07      	ldr	r3, [sp, #28]
 800bee8:	2b0e      	cmp	r3, #14
 800beea:	d900      	bls.n	800beee <_dtoa_r+0x296>
 800beec:	e0e3      	b.n	800c0b6 <_dtoa_r+0x45e>
 800beee:	2c00      	cmp	r4, #0
 800bef0:	d100      	bne.n	800bef4 <_dtoa_r+0x29c>
 800bef2:	e0e0      	b.n	800c0b6 <_dtoa_r+0x45e>
 800bef4:	9b03      	ldr	r3, [sp, #12]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	dd62      	ble.n	800bfc0 <_dtoa_r+0x368>
 800befa:	210f      	movs	r1, #15
 800befc:	9a03      	ldr	r2, [sp, #12]
 800befe:	4b29      	ldr	r3, [pc, #164]	; (800bfa4 <_dtoa_r+0x34c>)
 800bf00:	400a      	ands	r2, r1
 800bf02:	00d2      	lsls	r2, r2, #3
 800bf04:	189b      	adds	r3, r3, r2
 800bf06:	681e      	ldr	r6, [r3, #0]
 800bf08:	685f      	ldr	r7, [r3, #4]
 800bf0a:	9b03      	ldr	r3, [sp, #12]
 800bf0c:	2402      	movs	r4, #2
 800bf0e:	111d      	asrs	r5, r3, #4
 800bf10:	05db      	lsls	r3, r3, #23
 800bf12:	d50a      	bpl.n	800bf2a <_dtoa_r+0x2d2>
 800bf14:	4b29      	ldr	r3, [pc, #164]	; (800bfbc <_dtoa_r+0x364>)
 800bf16:	400d      	ands	r5, r1
 800bf18:	6a1a      	ldr	r2, [r3, #32]
 800bf1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf1c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bf1e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bf20:	f7f5 f8a6 	bl	8001070 <__aeabi_ddiv>
 800bf24:	9008      	str	r0, [sp, #32]
 800bf26:	9109      	str	r1, [sp, #36]	; 0x24
 800bf28:	3401      	adds	r4, #1
 800bf2a:	4b24      	ldr	r3, [pc, #144]	; (800bfbc <_dtoa_r+0x364>)
 800bf2c:	930e      	str	r3, [sp, #56]	; 0x38
 800bf2e:	2d00      	cmp	r5, #0
 800bf30:	d108      	bne.n	800bf44 <_dtoa_r+0x2ec>
 800bf32:	9808      	ldr	r0, [sp, #32]
 800bf34:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bf36:	0032      	movs	r2, r6
 800bf38:	003b      	movs	r3, r7
 800bf3a:	f7f5 f899 	bl	8001070 <__aeabi_ddiv>
 800bf3e:	9008      	str	r0, [sp, #32]
 800bf40:	9109      	str	r1, [sp, #36]	; 0x24
 800bf42:	e058      	b.n	800bff6 <_dtoa_r+0x39e>
 800bf44:	2301      	movs	r3, #1
 800bf46:	421d      	tst	r5, r3
 800bf48:	d009      	beq.n	800bf5e <_dtoa_r+0x306>
 800bf4a:	18e4      	adds	r4, r4, r3
 800bf4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf4e:	0030      	movs	r0, r6
 800bf50:	681a      	ldr	r2, [r3, #0]
 800bf52:	685b      	ldr	r3, [r3, #4]
 800bf54:	0039      	movs	r1, r7
 800bf56:	f7f5 fc85 	bl	8001864 <__aeabi_dmul>
 800bf5a:	0006      	movs	r6, r0
 800bf5c:	000f      	movs	r7, r1
 800bf5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bf60:	106d      	asrs	r5, r5, #1
 800bf62:	3308      	adds	r3, #8
 800bf64:	e7e2      	b.n	800bf2c <_dtoa_r+0x2d4>
 800bf66:	46c0      	nop			; (mov r8, r8)
 800bf68:	7ff00000 	.word	0x7ff00000
 800bf6c:	0000270f 	.word	0x0000270f
 800bf70:	0800fd35 	.word	0x0800fd35
 800bf74:	0800fd38 	.word	0x0800fd38
 800bf78:	0800fcce 	.word	0x0800fcce
 800bf7c:	0800fccf 	.word	0x0800fccf
 800bf80:	3ff00000 	.word	0x3ff00000
 800bf84:	fffffc01 	.word	0xfffffc01
 800bf88:	3ff80000 	.word	0x3ff80000
 800bf8c:	636f4361 	.word	0x636f4361
 800bf90:	3fd287a7 	.word	0x3fd287a7
 800bf94:	8b60c8b3 	.word	0x8b60c8b3
 800bf98:	3fc68a28 	.word	0x3fc68a28
 800bf9c:	509f79fb 	.word	0x509f79fb
 800bfa0:	3fd34413 	.word	0x3fd34413
 800bfa4:	0800fbc8 	.word	0x0800fbc8
 800bfa8:	00000432 	.word	0x00000432
 800bfac:	00000412 	.word	0x00000412
 800bfb0:	fe100000 	.word	0xfe100000
 800bfb4:	0800fb2f 	.word	0x0800fb2f
 800bfb8:	0800fd39 	.word	0x0800fd39
 800bfbc:	0800fba0 	.word	0x0800fba0
 800bfc0:	9b03      	ldr	r3, [sp, #12]
 800bfc2:	2402      	movs	r4, #2
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d016      	beq.n	800bff6 <_dtoa_r+0x39e>
 800bfc8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bfca:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bfcc:	220f      	movs	r2, #15
 800bfce:	425d      	negs	r5, r3
 800bfd0:	402a      	ands	r2, r5
 800bfd2:	4bdd      	ldr	r3, [pc, #884]	; (800c348 <_dtoa_r+0x6f0>)
 800bfd4:	00d2      	lsls	r2, r2, #3
 800bfd6:	189b      	adds	r3, r3, r2
 800bfd8:	681a      	ldr	r2, [r3, #0]
 800bfda:	685b      	ldr	r3, [r3, #4]
 800bfdc:	f7f5 fc42 	bl	8001864 <__aeabi_dmul>
 800bfe0:	2701      	movs	r7, #1
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	9008      	str	r0, [sp, #32]
 800bfe6:	9109      	str	r1, [sp, #36]	; 0x24
 800bfe8:	4ed8      	ldr	r6, [pc, #864]	; (800c34c <_dtoa_r+0x6f4>)
 800bfea:	112d      	asrs	r5, r5, #4
 800bfec:	2d00      	cmp	r5, #0
 800bfee:	d000      	beq.n	800bff2 <_dtoa_r+0x39a>
 800bff0:	e091      	b.n	800c116 <_dtoa_r+0x4be>
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d1a3      	bne.n	800bf3e <_dtoa_r+0x2e6>
 800bff6:	9e08      	ldr	r6, [sp, #32]
 800bff8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800bffa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d100      	bne.n	800c002 <_dtoa_r+0x3aa>
 800c000:	e094      	b.n	800c12c <_dtoa_r+0x4d4>
 800c002:	2200      	movs	r2, #0
 800c004:	0030      	movs	r0, r6
 800c006:	0039      	movs	r1, r7
 800c008:	4bd1      	ldr	r3, [pc, #836]	; (800c350 <_dtoa_r+0x6f8>)
 800c00a:	f7f4 fa23 	bl	8000454 <__aeabi_dcmplt>
 800c00e:	2800      	cmp	r0, #0
 800c010:	d100      	bne.n	800c014 <_dtoa_r+0x3bc>
 800c012:	e08b      	b.n	800c12c <_dtoa_r+0x4d4>
 800c014:	9b07      	ldr	r3, [sp, #28]
 800c016:	2b00      	cmp	r3, #0
 800c018:	d100      	bne.n	800c01c <_dtoa_r+0x3c4>
 800c01a:	e087      	b.n	800c12c <_dtoa_r+0x4d4>
 800c01c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c01e:	2b00      	cmp	r3, #0
 800c020:	dd45      	ble.n	800c0ae <_dtoa_r+0x456>
 800c022:	9b03      	ldr	r3, [sp, #12]
 800c024:	2200      	movs	r2, #0
 800c026:	3b01      	subs	r3, #1
 800c028:	930e      	str	r3, [sp, #56]	; 0x38
 800c02a:	0030      	movs	r0, r6
 800c02c:	4bc9      	ldr	r3, [pc, #804]	; (800c354 <_dtoa_r+0x6fc>)
 800c02e:	0039      	movs	r1, r7
 800c030:	f7f5 fc18 	bl	8001864 <__aeabi_dmul>
 800c034:	9008      	str	r0, [sp, #32]
 800c036:	9109      	str	r1, [sp, #36]	; 0x24
 800c038:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c03a:	3401      	adds	r4, #1
 800c03c:	0020      	movs	r0, r4
 800c03e:	9e08      	ldr	r6, [sp, #32]
 800c040:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c042:	9312      	str	r3, [sp, #72]	; 0x48
 800c044:	f7f6 faa6 	bl	8002594 <__aeabi_i2d>
 800c048:	0032      	movs	r2, r6
 800c04a:	003b      	movs	r3, r7
 800c04c:	f7f5 fc0a 	bl	8001864 <__aeabi_dmul>
 800c050:	2200      	movs	r2, #0
 800c052:	4bc1      	ldr	r3, [pc, #772]	; (800c358 <_dtoa_r+0x700>)
 800c054:	f7f4 fcac 	bl	80009b0 <__aeabi_dadd>
 800c058:	4ac0      	ldr	r2, [pc, #768]	; (800c35c <_dtoa_r+0x704>)
 800c05a:	9014      	str	r0, [sp, #80]	; 0x50
 800c05c:	9115      	str	r1, [sp, #84]	; 0x54
 800c05e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c060:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800c062:	4694      	mov	ip, r2
 800c064:	9308      	str	r3, [sp, #32]
 800c066:	9409      	str	r4, [sp, #36]	; 0x24
 800c068:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c06a:	4463      	add	r3, ip
 800c06c:	9318      	str	r3, [sp, #96]	; 0x60
 800c06e:	9309      	str	r3, [sp, #36]	; 0x24
 800c070:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c072:	2b00      	cmp	r3, #0
 800c074:	d15e      	bne.n	800c134 <_dtoa_r+0x4dc>
 800c076:	2200      	movs	r2, #0
 800c078:	4bb9      	ldr	r3, [pc, #740]	; (800c360 <_dtoa_r+0x708>)
 800c07a:	0030      	movs	r0, r6
 800c07c:	0039      	movs	r1, r7
 800c07e:	f7f5 feb3 	bl	8001de8 <__aeabi_dsub>
 800c082:	9a08      	ldr	r2, [sp, #32]
 800c084:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c086:	0004      	movs	r4, r0
 800c088:	000d      	movs	r5, r1
 800c08a:	f7f4 f9f7 	bl	800047c <__aeabi_dcmpgt>
 800c08e:	2800      	cmp	r0, #0
 800c090:	d000      	beq.n	800c094 <_dtoa_r+0x43c>
 800c092:	e2b3      	b.n	800c5fc <_dtoa_r+0x9a4>
 800c094:	48b3      	ldr	r0, [pc, #716]	; (800c364 <_dtoa_r+0x70c>)
 800c096:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c098:	4684      	mov	ip, r0
 800c09a:	4461      	add	r1, ip
 800c09c:	000b      	movs	r3, r1
 800c09e:	0020      	movs	r0, r4
 800c0a0:	0029      	movs	r1, r5
 800c0a2:	9a08      	ldr	r2, [sp, #32]
 800c0a4:	f7f4 f9d6 	bl	8000454 <__aeabi_dcmplt>
 800c0a8:	2800      	cmp	r0, #0
 800c0aa:	d000      	beq.n	800c0ae <_dtoa_r+0x456>
 800c0ac:	e2a3      	b.n	800c5f6 <_dtoa_r+0x99e>
 800c0ae:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c0b0:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800c0b2:	9308      	str	r3, [sp, #32]
 800c0b4:	9409      	str	r4, [sp, #36]	; 0x24
 800c0b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	da00      	bge.n	800c0be <_dtoa_r+0x466>
 800c0bc:	e179      	b.n	800c3b2 <_dtoa_r+0x75a>
 800c0be:	9a03      	ldr	r2, [sp, #12]
 800c0c0:	2a0e      	cmp	r2, #14
 800c0c2:	dd00      	ble.n	800c0c6 <_dtoa_r+0x46e>
 800c0c4:	e175      	b.n	800c3b2 <_dtoa_r+0x75a>
 800c0c6:	4ba0      	ldr	r3, [pc, #640]	; (800c348 <_dtoa_r+0x6f0>)
 800c0c8:	00d2      	lsls	r2, r2, #3
 800c0ca:	189b      	adds	r3, r3, r2
 800c0cc:	681e      	ldr	r6, [r3, #0]
 800c0ce:	685f      	ldr	r7, [r3, #4]
 800c0d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	db00      	blt.n	800c0d8 <_dtoa_r+0x480>
 800c0d6:	e0e5      	b.n	800c2a4 <_dtoa_r+0x64c>
 800c0d8:	9b07      	ldr	r3, [sp, #28]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	dd00      	ble.n	800c0e0 <_dtoa_r+0x488>
 800c0de:	e0e1      	b.n	800c2a4 <_dtoa_r+0x64c>
 800c0e0:	d000      	beq.n	800c0e4 <_dtoa_r+0x48c>
 800c0e2:	e288      	b.n	800c5f6 <_dtoa_r+0x99e>
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	0030      	movs	r0, r6
 800c0e8:	0039      	movs	r1, r7
 800c0ea:	4b9d      	ldr	r3, [pc, #628]	; (800c360 <_dtoa_r+0x708>)
 800c0ec:	f7f5 fbba 	bl	8001864 <__aeabi_dmul>
 800c0f0:	9a08      	ldr	r2, [sp, #32]
 800c0f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0f4:	f7f4 f9cc 	bl	8000490 <__aeabi_dcmpge>
 800c0f8:	9e07      	ldr	r6, [sp, #28]
 800c0fa:	0037      	movs	r7, r6
 800c0fc:	2800      	cmp	r0, #0
 800c0fe:	d000      	beq.n	800c102 <_dtoa_r+0x4aa>
 800c100:	e25f      	b.n	800c5c2 <_dtoa_r+0x96a>
 800c102:	9b06      	ldr	r3, [sp, #24]
 800c104:	9a06      	ldr	r2, [sp, #24]
 800c106:	3301      	adds	r3, #1
 800c108:	9308      	str	r3, [sp, #32]
 800c10a:	2331      	movs	r3, #49	; 0x31
 800c10c:	7013      	strb	r3, [r2, #0]
 800c10e:	9b03      	ldr	r3, [sp, #12]
 800c110:	3301      	adds	r3, #1
 800c112:	9303      	str	r3, [sp, #12]
 800c114:	e25a      	b.n	800c5cc <_dtoa_r+0x974>
 800c116:	423d      	tst	r5, r7
 800c118:	d005      	beq.n	800c126 <_dtoa_r+0x4ce>
 800c11a:	6832      	ldr	r2, [r6, #0]
 800c11c:	6873      	ldr	r3, [r6, #4]
 800c11e:	f7f5 fba1 	bl	8001864 <__aeabi_dmul>
 800c122:	003b      	movs	r3, r7
 800c124:	3401      	adds	r4, #1
 800c126:	106d      	asrs	r5, r5, #1
 800c128:	3608      	adds	r6, #8
 800c12a:	e75f      	b.n	800bfec <_dtoa_r+0x394>
 800c12c:	9b03      	ldr	r3, [sp, #12]
 800c12e:	930e      	str	r3, [sp, #56]	; 0x38
 800c130:	9b07      	ldr	r3, [sp, #28]
 800c132:	e783      	b.n	800c03c <_dtoa_r+0x3e4>
 800c134:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c136:	4b84      	ldr	r3, [pc, #528]	; (800c348 <_dtoa_r+0x6f0>)
 800c138:	3a01      	subs	r2, #1
 800c13a:	00d2      	lsls	r2, r2, #3
 800c13c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c13e:	189b      	adds	r3, r3, r2
 800c140:	9c08      	ldr	r4, [sp, #32]
 800c142:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c144:	681a      	ldr	r2, [r3, #0]
 800c146:	685b      	ldr	r3, [r3, #4]
 800c148:	2900      	cmp	r1, #0
 800c14a:	d051      	beq.n	800c1f0 <_dtoa_r+0x598>
 800c14c:	2000      	movs	r0, #0
 800c14e:	4986      	ldr	r1, [pc, #536]	; (800c368 <_dtoa_r+0x710>)
 800c150:	f7f4 ff8e 	bl	8001070 <__aeabi_ddiv>
 800c154:	0022      	movs	r2, r4
 800c156:	002b      	movs	r3, r5
 800c158:	f7f5 fe46 	bl	8001de8 <__aeabi_dsub>
 800c15c:	9a06      	ldr	r2, [sp, #24]
 800c15e:	0004      	movs	r4, r0
 800c160:	4694      	mov	ip, r2
 800c162:	000d      	movs	r5, r1
 800c164:	9b06      	ldr	r3, [sp, #24]
 800c166:	9314      	str	r3, [sp, #80]	; 0x50
 800c168:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c16a:	4463      	add	r3, ip
 800c16c:	9318      	str	r3, [sp, #96]	; 0x60
 800c16e:	0039      	movs	r1, r7
 800c170:	0030      	movs	r0, r6
 800c172:	f7f6 f9d9 	bl	8002528 <__aeabi_d2iz>
 800c176:	9012      	str	r0, [sp, #72]	; 0x48
 800c178:	f7f6 fa0c 	bl	8002594 <__aeabi_i2d>
 800c17c:	0002      	movs	r2, r0
 800c17e:	000b      	movs	r3, r1
 800c180:	0030      	movs	r0, r6
 800c182:	0039      	movs	r1, r7
 800c184:	f7f5 fe30 	bl	8001de8 <__aeabi_dsub>
 800c188:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c18a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c18c:	3301      	adds	r3, #1
 800c18e:	9308      	str	r3, [sp, #32]
 800c190:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c192:	0006      	movs	r6, r0
 800c194:	3330      	adds	r3, #48	; 0x30
 800c196:	7013      	strb	r3, [r2, #0]
 800c198:	0022      	movs	r2, r4
 800c19a:	002b      	movs	r3, r5
 800c19c:	000f      	movs	r7, r1
 800c19e:	f7f4 f959 	bl	8000454 <__aeabi_dcmplt>
 800c1a2:	2800      	cmp	r0, #0
 800c1a4:	d174      	bne.n	800c290 <_dtoa_r+0x638>
 800c1a6:	0032      	movs	r2, r6
 800c1a8:	003b      	movs	r3, r7
 800c1aa:	2000      	movs	r0, #0
 800c1ac:	4968      	ldr	r1, [pc, #416]	; (800c350 <_dtoa_r+0x6f8>)
 800c1ae:	f7f5 fe1b 	bl	8001de8 <__aeabi_dsub>
 800c1b2:	0022      	movs	r2, r4
 800c1b4:	002b      	movs	r3, r5
 800c1b6:	f7f4 f94d 	bl	8000454 <__aeabi_dcmplt>
 800c1ba:	2800      	cmp	r0, #0
 800c1bc:	d000      	beq.n	800c1c0 <_dtoa_r+0x568>
 800c1be:	e0d7      	b.n	800c370 <_dtoa_r+0x718>
 800c1c0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800c1c2:	9a08      	ldr	r2, [sp, #32]
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	d100      	bne.n	800c1ca <_dtoa_r+0x572>
 800c1c8:	e771      	b.n	800c0ae <_dtoa_r+0x456>
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	0020      	movs	r0, r4
 800c1ce:	0029      	movs	r1, r5
 800c1d0:	4b60      	ldr	r3, [pc, #384]	; (800c354 <_dtoa_r+0x6fc>)
 800c1d2:	f7f5 fb47 	bl	8001864 <__aeabi_dmul>
 800c1d6:	4b5f      	ldr	r3, [pc, #380]	; (800c354 <_dtoa_r+0x6fc>)
 800c1d8:	0004      	movs	r4, r0
 800c1da:	000d      	movs	r5, r1
 800c1dc:	0030      	movs	r0, r6
 800c1de:	0039      	movs	r1, r7
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	f7f5 fb3f 	bl	8001864 <__aeabi_dmul>
 800c1e6:	9b08      	ldr	r3, [sp, #32]
 800c1e8:	0006      	movs	r6, r0
 800c1ea:	000f      	movs	r7, r1
 800c1ec:	9314      	str	r3, [sp, #80]	; 0x50
 800c1ee:	e7be      	b.n	800c16e <_dtoa_r+0x516>
 800c1f0:	0020      	movs	r0, r4
 800c1f2:	0029      	movs	r1, r5
 800c1f4:	f7f5 fb36 	bl	8001864 <__aeabi_dmul>
 800c1f8:	9a06      	ldr	r2, [sp, #24]
 800c1fa:	9b06      	ldr	r3, [sp, #24]
 800c1fc:	4694      	mov	ip, r2
 800c1fe:	9308      	str	r3, [sp, #32]
 800c200:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c202:	9014      	str	r0, [sp, #80]	; 0x50
 800c204:	9115      	str	r1, [sp, #84]	; 0x54
 800c206:	4463      	add	r3, ip
 800c208:	9319      	str	r3, [sp, #100]	; 0x64
 800c20a:	0030      	movs	r0, r6
 800c20c:	0039      	movs	r1, r7
 800c20e:	f7f6 f98b 	bl	8002528 <__aeabi_d2iz>
 800c212:	9018      	str	r0, [sp, #96]	; 0x60
 800c214:	f7f6 f9be 	bl	8002594 <__aeabi_i2d>
 800c218:	0002      	movs	r2, r0
 800c21a:	000b      	movs	r3, r1
 800c21c:	0030      	movs	r0, r6
 800c21e:	0039      	movs	r1, r7
 800c220:	f7f5 fde2 	bl	8001de8 <__aeabi_dsub>
 800c224:	9e18      	ldr	r6, [sp, #96]	; 0x60
 800c226:	9b08      	ldr	r3, [sp, #32]
 800c228:	3630      	adds	r6, #48	; 0x30
 800c22a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c22c:	701e      	strb	r6, [r3, #0]
 800c22e:	3301      	adds	r3, #1
 800c230:	0004      	movs	r4, r0
 800c232:	000d      	movs	r5, r1
 800c234:	9308      	str	r3, [sp, #32]
 800c236:	4293      	cmp	r3, r2
 800c238:	d12d      	bne.n	800c296 <_dtoa_r+0x63e>
 800c23a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800c23c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c23e:	9a06      	ldr	r2, [sp, #24]
 800c240:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c242:	4694      	mov	ip, r2
 800c244:	4463      	add	r3, ip
 800c246:	2200      	movs	r2, #0
 800c248:	9308      	str	r3, [sp, #32]
 800c24a:	4b47      	ldr	r3, [pc, #284]	; (800c368 <_dtoa_r+0x710>)
 800c24c:	f7f4 fbb0 	bl	80009b0 <__aeabi_dadd>
 800c250:	0002      	movs	r2, r0
 800c252:	000b      	movs	r3, r1
 800c254:	0020      	movs	r0, r4
 800c256:	0029      	movs	r1, r5
 800c258:	f7f4 f910 	bl	800047c <__aeabi_dcmpgt>
 800c25c:	2800      	cmp	r0, #0
 800c25e:	d000      	beq.n	800c262 <_dtoa_r+0x60a>
 800c260:	e086      	b.n	800c370 <_dtoa_r+0x718>
 800c262:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c264:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c266:	2000      	movs	r0, #0
 800c268:	493f      	ldr	r1, [pc, #252]	; (800c368 <_dtoa_r+0x710>)
 800c26a:	f7f5 fdbd 	bl	8001de8 <__aeabi_dsub>
 800c26e:	0002      	movs	r2, r0
 800c270:	000b      	movs	r3, r1
 800c272:	0020      	movs	r0, r4
 800c274:	0029      	movs	r1, r5
 800c276:	f7f4 f8ed 	bl	8000454 <__aeabi_dcmplt>
 800c27a:	2800      	cmp	r0, #0
 800c27c:	d100      	bne.n	800c280 <_dtoa_r+0x628>
 800c27e:	e716      	b.n	800c0ae <_dtoa_r+0x456>
 800c280:	9b08      	ldr	r3, [sp, #32]
 800c282:	001a      	movs	r2, r3
 800c284:	3a01      	subs	r2, #1
 800c286:	9208      	str	r2, [sp, #32]
 800c288:	7812      	ldrb	r2, [r2, #0]
 800c28a:	2a30      	cmp	r2, #48	; 0x30
 800c28c:	d0f8      	beq.n	800c280 <_dtoa_r+0x628>
 800c28e:	9308      	str	r3, [sp, #32]
 800c290:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c292:	9303      	str	r3, [sp, #12]
 800c294:	e046      	b.n	800c324 <_dtoa_r+0x6cc>
 800c296:	2200      	movs	r2, #0
 800c298:	4b2e      	ldr	r3, [pc, #184]	; (800c354 <_dtoa_r+0x6fc>)
 800c29a:	f7f5 fae3 	bl	8001864 <__aeabi_dmul>
 800c29e:	0006      	movs	r6, r0
 800c2a0:	000f      	movs	r7, r1
 800c2a2:	e7b2      	b.n	800c20a <_dtoa_r+0x5b2>
 800c2a4:	9b06      	ldr	r3, [sp, #24]
 800c2a6:	9a06      	ldr	r2, [sp, #24]
 800c2a8:	930a      	str	r3, [sp, #40]	; 0x28
 800c2aa:	9b07      	ldr	r3, [sp, #28]
 800c2ac:	9c08      	ldr	r4, [sp, #32]
 800c2ae:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800c2b0:	3b01      	subs	r3, #1
 800c2b2:	189b      	adds	r3, r3, r2
 800c2b4:	930b      	str	r3, [sp, #44]	; 0x2c
 800c2b6:	0032      	movs	r2, r6
 800c2b8:	003b      	movs	r3, r7
 800c2ba:	0020      	movs	r0, r4
 800c2bc:	0029      	movs	r1, r5
 800c2be:	f7f4 fed7 	bl	8001070 <__aeabi_ddiv>
 800c2c2:	f7f6 f931 	bl	8002528 <__aeabi_d2iz>
 800c2c6:	9007      	str	r0, [sp, #28]
 800c2c8:	f7f6 f964 	bl	8002594 <__aeabi_i2d>
 800c2cc:	0032      	movs	r2, r6
 800c2ce:	003b      	movs	r3, r7
 800c2d0:	f7f5 fac8 	bl	8001864 <__aeabi_dmul>
 800c2d4:	0002      	movs	r2, r0
 800c2d6:	000b      	movs	r3, r1
 800c2d8:	0020      	movs	r0, r4
 800c2da:	0029      	movs	r1, r5
 800c2dc:	f7f5 fd84 	bl	8001de8 <__aeabi_dsub>
 800c2e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2e2:	001a      	movs	r2, r3
 800c2e4:	3201      	adds	r2, #1
 800c2e6:	920a      	str	r2, [sp, #40]	; 0x28
 800c2e8:	9208      	str	r2, [sp, #32]
 800c2ea:	9a07      	ldr	r2, [sp, #28]
 800c2ec:	3230      	adds	r2, #48	; 0x30
 800c2ee:	701a      	strb	r2, [r3, #0]
 800c2f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c2f2:	429a      	cmp	r2, r3
 800c2f4:	d14f      	bne.n	800c396 <_dtoa_r+0x73e>
 800c2f6:	0002      	movs	r2, r0
 800c2f8:	000b      	movs	r3, r1
 800c2fa:	f7f4 fb59 	bl	80009b0 <__aeabi_dadd>
 800c2fe:	0032      	movs	r2, r6
 800c300:	003b      	movs	r3, r7
 800c302:	0004      	movs	r4, r0
 800c304:	000d      	movs	r5, r1
 800c306:	f7f4 f8b9 	bl	800047c <__aeabi_dcmpgt>
 800c30a:	2800      	cmp	r0, #0
 800c30c:	d12e      	bne.n	800c36c <_dtoa_r+0x714>
 800c30e:	0032      	movs	r2, r6
 800c310:	003b      	movs	r3, r7
 800c312:	0020      	movs	r0, r4
 800c314:	0029      	movs	r1, r5
 800c316:	f7f4 f897 	bl	8000448 <__aeabi_dcmpeq>
 800c31a:	2800      	cmp	r0, #0
 800c31c:	d002      	beq.n	800c324 <_dtoa_r+0x6cc>
 800c31e:	9b07      	ldr	r3, [sp, #28]
 800c320:	07de      	lsls	r6, r3, #31
 800c322:	d423      	bmi.n	800c36c <_dtoa_r+0x714>
 800c324:	9905      	ldr	r1, [sp, #20]
 800c326:	9804      	ldr	r0, [sp, #16]
 800c328:	f7fd fc46 	bl	8009bb8 <_Bfree>
 800c32c:	2300      	movs	r3, #0
 800c32e:	9a08      	ldr	r2, [sp, #32]
 800c330:	7013      	strb	r3, [r2, #0]
 800c332:	9b03      	ldr	r3, [sp, #12]
 800c334:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c336:	3301      	adds	r3, #1
 800c338:	6013      	str	r3, [r2, #0]
 800c33a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d100      	bne.n	800c342 <_dtoa_r+0x6ea>
 800c340:	e4bd      	b.n	800bcbe <_dtoa_r+0x66>
 800c342:	9a08      	ldr	r2, [sp, #32]
 800c344:	601a      	str	r2, [r3, #0]
 800c346:	e4ba      	b.n	800bcbe <_dtoa_r+0x66>
 800c348:	0800fbc8 	.word	0x0800fbc8
 800c34c:	0800fba0 	.word	0x0800fba0
 800c350:	3ff00000 	.word	0x3ff00000
 800c354:	40240000 	.word	0x40240000
 800c358:	401c0000 	.word	0x401c0000
 800c35c:	fcc00000 	.word	0xfcc00000
 800c360:	40140000 	.word	0x40140000
 800c364:	7cc00000 	.word	0x7cc00000
 800c368:	3fe00000 	.word	0x3fe00000
 800c36c:	9b03      	ldr	r3, [sp, #12]
 800c36e:	930e      	str	r3, [sp, #56]	; 0x38
 800c370:	9b08      	ldr	r3, [sp, #32]
 800c372:	9308      	str	r3, [sp, #32]
 800c374:	3b01      	subs	r3, #1
 800c376:	781a      	ldrb	r2, [r3, #0]
 800c378:	2a39      	cmp	r2, #57	; 0x39
 800c37a:	d108      	bne.n	800c38e <_dtoa_r+0x736>
 800c37c:	9a06      	ldr	r2, [sp, #24]
 800c37e:	429a      	cmp	r2, r3
 800c380:	d1f7      	bne.n	800c372 <_dtoa_r+0x71a>
 800c382:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c384:	9906      	ldr	r1, [sp, #24]
 800c386:	3201      	adds	r2, #1
 800c388:	920e      	str	r2, [sp, #56]	; 0x38
 800c38a:	2230      	movs	r2, #48	; 0x30
 800c38c:	700a      	strb	r2, [r1, #0]
 800c38e:	781a      	ldrb	r2, [r3, #0]
 800c390:	3201      	adds	r2, #1
 800c392:	701a      	strb	r2, [r3, #0]
 800c394:	e77c      	b.n	800c290 <_dtoa_r+0x638>
 800c396:	2200      	movs	r2, #0
 800c398:	4ba9      	ldr	r3, [pc, #676]	; (800c640 <_dtoa_r+0x9e8>)
 800c39a:	f7f5 fa63 	bl	8001864 <__aeabi_dmul>
 800c39e:	2200      	movs	r2, #0
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	0004      	movs	r4, r0
 800c3a4:	000d      	movs	r5, r1
 800c3a6:	f7f4 f84f 	bl	8000448 <__aeabi_dcmpeq>
 800c3aa:	2800      	cmp	r0, #0
 800c3ac:	d100      	bne.n	800c3b0 <_dtoa_r+0x758>
 800c3ae:	e782      	b.n	800c2b6 <_dtoa_r+0x65e>
 800c3b0:	e7b8      	b.n	800c324 <_dtoa_r+0x6cc>
 800c3b2:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 800c3b4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c3b6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c3b8:	2f00      	cmp	r7, #0
 800c3ba:	d012      	beq.n	800c3e2 <_dtoa_r+0x78a>
 800c3bc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c3be:	2a01      	cmp	r2, #1
 800c3c0:	dc6e      	bgt.n	800c4a0 <_dtoa_r+0x848>
 800c3c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c3c4:	2a00      	cmp	r2, #0
 800c3c6:	d065      	beq.n	800c494 <_dtoa_r+0x83c>
 800c3c8:	4a9e      	ldr	r2, [pc, #632]	; (800c644 <_dtoa_r+0x9ec>)
 800c3ca:	189b      	adds	r3, r3, r2
 800c3cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c3ce:	2101      	movs	r1, #1
 800c3d0:	18d2      	adds	r2, r2, r3
 800c3d2:	920a      	str	r2, [sp, #40]	; 0x28
 800c3d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c3d6:	9804      	ldr	r0, [sp, #16]
 800c3d8:	18d3      	adds	r3, r2, r3
 800c3da:	930c      	str	r3, [sp, #48]	; 0x30
 800c3dc:	f7fd fc82 	bl	8009ce4 <__i2b>
 800c3e0:	0007      	movs	r7, r0
 800c3e2:	2c00      	cmp	r4, #0
 800c3e4:	d00e      	beq.n	800c404 <_dtoa_r+0x7ac>
 800c3e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	dd0b      	ble.n	800c404 <_dtoa_r+0x7ac>
 800c3ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c3ee:	0023      	movs	r3, r4
 800c3f0:	4294      	cmp	r4, r2
 800c3f2:	dd00      	ble.n	800c3f6 <_dtoa_r+0x79e>
 800c3f4:	0013      	movs	r3, r2
 800c3f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c3f8:	1ae4      	subs	r4, r4, r3
 800c3fa:	1ad2      	subs	r2, r2, r3
 800c3fc:	920a      	str	r2, [sp, #40]	; 0x28
 800c3fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c400:	1ad3      	subs	r3, r2, r3
 800c402:	930c      	str	r3, [sp, #48]	; 0x30
 800c404:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c406:	2b00      	cmp	r3, #0
 800c408:	d01e      	beq.n	800c448 <_dtoa_r+0x7f0>
 800c40a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d05c      	beq.n	800c4ca <_dtoa_r+0x872>
 800c410:	2d00      	cmp	r5, #0
 800c412:	dd10      	ble.n	800c436 <_dtoa_r+0x7de>
 800c414:	0039      	movs	r1, r7
 800c416:	002a      	movs	r2, r5
 800c418:	9804      	ldr	r0, [sp, #16]
 800c41a:	f7fd fd2b 	bl	8009e74 <__pow5mult>
 800c41e:	9a05      	ldr	r2, [sp, #20]
 800c420:	0001      	movs	r1, r0
 800c422:	0007      	movs	r7, r0
 800c424:	9804      	ldr	r0, [sp, #16]
 800c426:	f7fd fc75 	bl	8009d14 <__multiply>
 800c42a:	0006      	movs	r6, r0
 800c42c:	9905      	ldr	r1, [sp, #20]
 800c42e:	9804      	ldr	r0, [sp, #16]
 800c430:	f7fd fbc2 	bl	8009bb8 <_Bfree>
 800c434:	9605      	str	r6, [sp, #20]
 800c436:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c438:	1b5a      	subs	r2, r3, r5
 800c43a:	42ab      	cmp	r3, r5
 800c43c:	d004      	beq.n	800c448 <_dtoa_r+0x7f0>
 800c43e:	9905      	ldr	r1, [sp, #20]
 800c440:	9804      	ldr	r0, [sp, #16]
 800c442:	f7fd fd17 	bl	8009e74 <__pow5mult>
 800c446:	9005      	str	r0, [sp, #20]
 800c448:	2101      	movs	r1, #1
 800c44a:	9804      	ldr	r0, [sp, #16]
 800c44c:	f7fd fc4a 	bl	8009ce4 <__i2b>
 800c450:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c452:	0006      	movs	r6, r0
 800c454:	2b00      	cmp	r3, #0
 800c456:	dd3a      	ble.n	800c4ce <_dtoa_r+0x876>
 800c458:	001a      	movs	r2, r3
 800c45a:	0001      	movs	r1, r0
 800c45c:	9804      	ldr	r0, [sp, #16]
 800c45e:	f7fd fd09 	bl	8009e74 <__pow5mult>
 800c462:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c464:	0006      	movs	r6, r0
 800c466:	2500      	movs	r5, #0
 800c468:	2b01      	cmp	r3, #1
 800c46a:	dc38      	bgt.n	800c4de <_dtoa_r+0x886>
 800c46c:	2500      	movs	r5, #0
 800c46e:	9b08      	ldr	r3, [sp, #32]
 800c470:	42ab      	cmp	r3, r5
 800c472:	d130      	bne.n	800c4d6 <_dtoa_r+0x87e>
 800c474:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c476:	031b      	lsls	r3, r3, #12
 800c478:	42ab      	cmp	r3, r5
 800c47a:	d12c      	bne.n	800c4d6 <_dtoa_r+0x87e>
 800c47c:	4b72      	ldr	r3, [pc, #456]	; (800c648 <_dtoa_r+0x9f0>)
 800c47e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c480:	4213      	tst	r3, r2
 800c482:	d028      	beq.n	800c4d6 <_dtoa_r+0x87e>
 800c484:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c486:	3501      	adds	r5, #1
 800c488:	3301      	adds	r3, #1
 800c48a:	930a      	str	r3, [sp, #40]	; 0x28
 800c48c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c48e:	3301      	adds	r3, #1
 800c490:	930c      	str	r3, [sp, #48]	; 0x30
 800c492:	e020      	b.n	800c4d6 <_dtoa_r+0x87e>
 800c494:	2336      	movs	r3, #54	; 0x36
 800c496:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c498:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800c49a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c49c:	1a9b      	subs	r3, r3, r2
 800c49e:	e795      	b.n	800c3cc <_dtoa_r+0x774>
 800c4a0:	9b07      	ldr	r3, [sp, #28]
 800c4a2:	1e5d      	subs	r5, r3, #1
 800c4a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c4a6:	42ab      	cmp	r3, r5
 800c4a8:	db07      	blt.n	800c4ba <_dtoa_r+0x862>
 800c4aa:	1b5d      	subs	r5, r3, r5
 800c4ac:	9b07      	ldr	r3, [sp, #28]
 800c4ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	da8b      	bge.n	800c3cc <_dtoa_r+0x774>
 800c4b4:	1ae4      	subs	r4, r4, r3
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	e788      	b.n	800c3cc <_dtoa_r+0x774>
 800c4ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c4bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c4be:	1aeb      	subs	r3, r5, r3
 800c4c0:	18d3      	adds	r3, r2, r3
 800c4c2:	950d      	str	r5, [sp, #52]	; 0x34
 800c4c4:	9313      	str	r3, [sp, #76]	; 0x4c
 800c4c6:	2500      	movs	r5, #0
 800c4c8:	e7f0      	b.n	800c4ac <_dtoa_r+0x854>
 800c4ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c4cc:	e7b7      	b.n	800c43e <_dtoa_r+0x7e6>
 800c4ce:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c4d0:	2500      	movs	r5, #0
 800c4d2:	2b01      	cmp	r3, #1
 800c4d4:	ddca      	ble.n	800c46c <_dtoa_r+0x814>
 800c4d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c4d8:	2001      	movs	r0, #1
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d008      	beq.n	800c4f0 <_dtoa_r+0x898>
 800c4de:	6933      	ldr	r3, [r6, #16]
 800c4e0:	3303      	adds	r3, #3
 800c4e2:	009b      	lsls	r3, r3, #2
 800c4e4:	18f3      	adds	r3, r6, r3
 800c4e6:	6858      	ldr	r0, [r3, #4]
 800c4e8:	f7fd fbb4 	bl	8009c54 <__hi0bits>
 800c4ec:	2320      	movs	r3, #32
 800c4ee:	1a18      	subs	r0, r3, r0
 800c4f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c4f2:	1818      	adds	r0, r3, r0
 800c4f4:	0002      	movs	r2, r0
 800c4f6:	231f      	movs	r3, #31
 800c4f8:	401a      	ands	r2, r3
 800c4fa:	4218      	tst	r0, r3
 800c4fc:	d047      	beq.n	800c58e <_dtoa_r+0x936>
 800c4fe:	3301      	adds	r3, #1
 800c500:	1a9b      	subs	r3, r3, r2
 800c502:	2b04      	cmp	r3, #4
 800c504:	dd3f      	ble.n	800c586 <_dtoa_r+0x92e>
 800c506:	231c      	movs	r3, #28
 800c508:	1a9b      	subs	r3, r3, r2
 800c50a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c50c:	18e4      	adds	r4, r4, r3
 800c50e:	18d2      	adds	r2, r2, r3
 800c510:	920a      	str	r2, [sp, #40]	; 0x28
 800c512:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c514:	18d3      	adds	r3, r2, r3
 800c516:	930c      	str	r3, [sp, #48]	; 0x30
 800c518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	dd05      	ble.n	800c52a <_dtoa_r+0x8d2>
 800c51e:	001a      	movs	r2, r3
 800c520:	9905      	ldr	r1, [sp, #20]
 800c522:	9804      	ldr	r0, [sp, #16]
 800c524:	f7fd fce8 	bl	8009ef8 <__lshift>
 800c528:	9005      	str	r0, [sp, #20]
 800c52a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	dd05      	ble.n	800c53c <_dtoa_r+0x8e4>
 800c530:	0031      	movs	r1, r6
 800c532:	001a      	movs	r2, r3
 800c534:	9804      	ldr	r0, [sp, #16]
 800c536:	f7fd fcdf 	bl	8009ef8 <__lshift>
 800c53a:	0006      	movs	r6, r0
 800c53c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d027      	beq.n	800c592 <_dtoa_r+0x93a>
 800c542:	0031      	movs	r1, r6
 800c544:	9805      	ldr	r0, [sp, #20]
 800c546:	f7fd fd45 	bl	8009fd4 <__mcmp>
 800c54a:	2800      	cmp	r0, #0
 800c54c:	da21      	bge.n	800c592 <_dtoa_r+0x93a>
 800c54e:	9b03      	ldr	r3, [sp, #12]
 800c550:	220a      	movs	r2, #10
 800c552:	3b01      	subs	r3, #1
 800c554:	9303      	str	r3, [sp, #12]
 800c556:	9905      	ldr	r1, [sp, #20]
 800c558:	2300      	movs	r3, #0
 800c55a:	9804      	ldr	r0, [sp, #16]
 800c55c:	f7fd fb36 	bl	8009bcc <__multadd>
 800c560:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c562:	9005      	str	r0, [sp, #20]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d100      	bne.n	800c56a <_dtoa_r+0x912>
 800c568:	e15d      	b.n	800c826 <_dtoa_r+0xbce>
 800c56a:	2300      	movs	r3, #0
 800c56c:	0039      	movs	r1, r7
 800c56e:	220a      	movs	r2, #10
 800c570:	9804      	ldr	r0, [sp, #16]
 800c572:	f7fd fb2b 	bl	8009bcc <__multadd>
 800c576:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c578:	0007      	movs	r7, r0
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	dc49      	bgt.n	800c612 <_dtoa_r+0x9ba>
 800c57e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c580:	2b02      	cmp	r3, #2
 800c582:	dc0e      	bgt.n	800c5a2 <_dtoa_r+0x94a>
 800c584:	e045      	b.n	800c612 <_dtoa_r+0x9ba>
 800c586:	2b04      	cmp	r3, #4
 800c588:	d0c6      	beq.n	800c518 <_dtoa_r+0x8c0>
 800c58a:	331c      	adds	r3, #28
 800c58c:	e7bd      	b.n	800c50a <_dtoa_r+0x8b2>
 800c58e:	0013      	movs	r3, r2
 800c590:	e7fb      	b.n	800c58a <_dtoa_r+0x932>
 800c592:	9b07      	ldr	r3, [sp, #28]
 800c594:	2b00      	cmp	r3, #0
 800c596:	dc36      	bgt.n	800c606 <_dtoa_r+0x9ae>
 800c598:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c59a:	2b02      	cmp	r3, #2
 800c59c:	dd33      	ble.n	800c606 <_dtoa_r+0x9ae>
 800c59e:	9b07      	ldr	r3, [sp, #28]
 800c5a0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c5a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5a4:	2b00      	cmp	r3, #0
 800c5a6:	d10c      	bne.n	800c5c2 <_dtoa_r+0x96a>
 800c5a8:	0031      	movs	r1, r6
 800c5aa:	2205      	movs	r2, #5
 800c5ac:	9804      	ldr	r0, [sp, #16]
 800c5ae:	f7fd fb0d 	bl	8009bcc <__multadd>
 800c5b2:	0006      	movs	r6, r0
 800c5b4:	0001      	movs	r1, r0
 800c5b6:	9805      	ldr	r0, [sp, #20]
 800c5b8:	f7fd fd0c 	bl	8009fd4 <__mcmp>
 800c5bc:	2800      	cmp	r0, #0
 800c5be:	dd00      	ble.n	800c5c2 <_dtoa_r+0x96a>
 800c5c0:	e59f      	b.n	800c102 <_dtoa_r+0x4aa>
 800c5c2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c5c4:	43db      	mvns	r3, r3
 800c5c6:	9303      	str	r3, [sp, #12]
 800c5c8:	9b06      	ldr	r3, [sp, #24]
 800c5ca:	9308      	str	r3, [sp, #32]
 800c5cc:	2500      	movs	r5, #0
 800c5ce:	0031      	movs	r1, r6
 800c5d0:	9804      	ldr	r0, [sp, #16]
 800c5d2:	f7fd faf1 	bl	8009bb8 <_Bfree>
 800c5d6:	2f00      	cmp	r7, #0
 800c5d8:	d100      	bne.n	800c5dc <_dtoa_r+0x984>
 800c5da:	e6a3      	b.n	800c324 <_dtoa_r+0x6cc>
 800c5dc:	2d00      	cmp	r5, #0
 800c5de:	d005      	beq.n	800c5ec <_dtoa_r+0x994>
 800c5e0:	42bd      	cmp	r5, r7
 800c5e2:	d003      	beq.n	800c5ec <_dtoa_r+0x994>
 800c5e4:	0029      	movs	r1, r5
 800c5e6:	9804      	ldr	r0, [sp, #16]
 800c5e8:	f7fd fae6 	bl	8009bb8 <_Bfree>
 800c5ec:	0039      	movs	r1, r7
 800c5ee:	9804      	ldr	r0, [sp, #16]
 800c5f0:	f7fd fae2 	bl	8009bb8 <_Bfree>
 800c5f4:	e696      	b.n	800c324 <_dtoa_r+0x6cc>
 800c5f6:	2600      	movs	r6, #0
 800c5f8:	0037      	movs	r7, r6
 800c5fa:	e7e2      	b.n	800c5c2 <_dtoa_r+0x96a>
 800c5fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5fe:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800c600:	9303      	str	r3, [sp, #12]
 800c602:	0037      	movs	r7, r6
 800c604:	e57d      	b.n	800c102 <_dtoa_r+0x4aa>
 800c606:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d100      	bne.n	800c60e <_dtoa_r+0x9b6>
 800c60c:	e0c3      	b.n	800c796 <_dtoa_r+0xb3e>
 800c60e:	9b07      	ldr	r3, [sp, #28]
 800c610:	930b      	str	r3, [sp, #44]	; 0x2c
 800c612:	2c00      	cmp	r4, #0
 800c614:	dd05      	ble.n	800c622 <_dtoa_r+0x9ca>
 800c616:	0039      	movs	r1, r7
 800c618:	0022      	movs	r2, r4
 800c61a:	9804      	ldr	r0, [sp, #16]
 800c61c:	f7fd fc6c 	bl	8009ef8 <__lshift>
 800c620:	0007      	movs	r7, r0
 800c622:	0038      	movs	r0, r7
 800c624:	2d00      	cmp	r5, #0
 800c626:	d024      	beq.n	800c672 <_dtoa_r+0xa1a>
 800c628:	6879      	ldr	r1, [r7, #4]
 800c62a:	9804      	ldr	r0, [sp, #16]
 800c62c:	f7fd fa9c 	bl	8009b68 <_Balloc>
 800c630:	1e04      	subs	r4, r0, #0
 800c632:	d111      	bne.n	800c658 <_dtoa_r+0xa00>
 800c634:	0022      	movs	r2, r4
 800c636:	4b05      	ldr	r3, [pc, #20]	; (800c64c <_dtoa_r+0x9f4>)
 800c638:	4805      	ldr	r0, [pc, #20]	; (800c650 <_dtoa_r+0x9f8>)
 800c63a:	4906      	ldr	r1, [pc, #24]	; (800c654 <_dtoa_r+0x9fc>)
 800c63c:	e43c      	b.n	800beb8 <_dtoa_r+0x260>
 800c63e:	46c0      	nop			; (mov r8, r8)
 800c640:	40240000 	.word	0x40240000
 800c644:	00000433 	.word	0x00000433
 800c648:	7ff00000 	.word	0x7ff00000
 800c64c:	0800fb2f 	.word	0x0800fb2f
 800c650:	0800fd39 	.word	0x0800fd39
 800c654:	000002ef 	.word	0x000002ef
 800c658:	0039      	movs	r1, r7
 800c65a:	693a      	ldr	r2, [r7, #16]
 800c65c:	310c      	adds	r1, #12
 800c65e:	3202      	adds	r2, #2
 800c660:	0092      	lsls	r2, r2, #2
 800c662:	300c      	adds	r0, #12
 800c664:	f7fc ff26 	bl	80094b4 <memcpy>
 800c668:	2201      	movs	r2, #1
 800c66a:	0021      	movs	r1, r4
 800c66c:	9804      	ldr	r0, [sp, #16]
 800c66e:	f7fd fc43 	bl	8009ef8 <__lshift>
 800c672:	9b06      	ldr	r3, [sp, #24]
 800c674:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c676:	9307      	str	r3, [sp, #28]
 800c678:	3b01      	subs	r3, #1
 800c67a:	189b      	adds	r3, r3, r2
 800c67c:	2201      	movs	r2, #1
 800c67e:	003d      	movs	r5, r7
 800c680:	0007      	movs	r7, r0
 800c682:	930e      	str	r3, [sp, #56]	; 0x38
 800c684:	9b08      	ldr	r3, [sp, #32]
 800c686:	4013      	ands	r3, r2
 800c688:	930d      	str	r3, [sp, #52]	; 0x34
 800c68a:	0031      	movs	r1, r6
 800c68c:	9805      	ldr	r0, [sp, #20]
 800c68e:	f7ff fa53 	bl	800bb38 <quorem>
 800c692:	0029      	movs	r1, r5
 800c694:	0004      	movs	r4, r0
 800c696:	900b      	str	r0, [sp, #44]	; 0x2c
 800c698:	9805      	ldr	r0, [sp, #20]
 800c69a:	f7fd fc9b 	bl	8009fd4 <__mcmp>
 800c69e:	003a      	movs	r2, r7
 800c6a0:	900c      	str	r0, [sp, #48]	; 0x30
 800c6a2:	0031      	movs	r1, r6
 800c6a4:	9804      	ldr	r0, [sp, #16]
 800c6a6:	f7fd fcb1 	bl	800a00c <__mdiff>
 800c6aa:	2201      	movs	r2, #1
 800c6ac:	68c3      	ldr	r3, [r0, #12]
 800c6ae:	3430      	adds	r4, #48	; 0x30
 800c6b0:	9008      	str	r0, [sp, #32]
 800c6b2:	920a      	str	r2, [sp, #40]	; 0x28
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d104      	bne.n	800c6c2 <_dtoa_r+0xa6a>
 800c6b8:	0001      	movs	r1, r0
 800c6ba:	9805      	ldr	r0, [sp, #20]
 800c6bc:	f7fd fc8a 	bl	8009fd4 <__mcmp>
 800c6c0:	900a      	str	r0, [sp, #40]	; 0x28
 800c6c2:	9908      	ldr	r1, [sp, #32]
 800c6c4:	9804      	ldr	r0, [sp, #16]
 800c6c6:	f7fd fa77 	bl	8009bb8 <_Bfree>
 800c6ca:	9b07      	ldr	r3, [sp, #28]
 800c6cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	9308      	str	r3, [sp, #32]
 800c6d2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c6d4:	4313      	orrs	r3, r2
 800c6d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c6d8:	4313      	orrs	r3, r2
 800c6da:	d109      	bne.n	800c6f0 <_dtoa_r+0xa98>
 800c6dc:	2c39      	cmp	r4, #57	; 0x39
 800c6de:	d022      	beq.n	800c726 <_dtoa_r+0xace>
 800c6e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	dd01      	ble.n	800c6ea <_dtoa_r+0xa92>
 800c6e6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800c6e8:	3431      	adds	r4, #49	; 0x31
 800c6ea:	9b07      	ldr	r3, [sp, #28]
 800c6ec:	701c      	strb	r4, [r3, #0]
 800c6ee:	e76e      	b.n	800c5ce <_dtoa_r+0x976>
 800c6f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	db04      	blt.n	800c700 <_dtoa_r+0xaa8>
 800c6f6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c6f8:	4313      	orrs	r3, r2
 800c6fa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c6fc:	4313      	orrs	r3, r2
 800c6fe:	d11e      	bne.n	800c73e <_dtoa_r+0xae6>
 800c700:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c702:	2b00      	cmp	r3, #0
 800c704:	ddf1      	ble.n	800c6ea <_dtoa_r+0xa92>
 800c706:	9905      	ldr	r1, [sp, #20]
 800c708:	2201      	movs	r2, #1
 800c70a:	9804      	ldr	r0, [sp, #16]
 800c70c:	f7fd fbf4 	bl	8009ef8 <__lshift>
 800c710:	0031      	movs	r1, r6
 800c712:	9005      	str	r0, [sp, #20]
 800c714:	f7fd fc5e 	bl	8009fd4 <__mcmp>
 800c718:	2800      	cmp	r0, #0
 800c71a:	dc02      	bgt.n	800c722 <_dtoa_r+0xaca>
 800c71c:	d1e5      	bne.n	800c6ea <_dtoa_r+0xa92>
 800c71e:	07e3      	lsls	r3, r4, #31
 800c720:	d5e3      	bpl.n	800c6ea <_dtoa_r+0xa92>
 800c722:	2c39      	cmp	r4, #57	; 0x39
 800c724:	d1df      	bne.n	800c6e6 <_dtoa_r+0xa8e>
 800c726:	2339      	movs	r3, #57	; 0x39
 800c728:	9a07      	ldr	r2, [sp, #28]
 800c72a:	7013      	strb	r3, [r2, #0]
 800c72c:	9b08      	ldr	r3, [sp, #32]
 800c72e:	9308      	str	r3, [sp, #32]
 800c730:	3b01      	subs	r3, #1
 800c732:	781a      	ldrb	r2, [r3, #0]
 800c734:	2a39      	cmp	r2, #57	; 0x39
 800c736:	d063      	beq.n	800c800 <_dtoa_r+0xba8>
 800c738:	3201      	adds	r2, #1
 800c73a:	701a      	strb	r2, [r3, #0]
 800c73c:	e747      	b.n	800c5ce <_dtoa_r+0x976>
 800c73e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c740:	2b00      	cmp	r3, #0
 800c742:	dd03      	ble.n	800c74c <_dtoa_r+0xaf4>
 800c744:	2c39      	cmp	r4, #57	; 0x39
 800c746:	d0ee      	beq.n	800c726 <_dtoa_r+0xace>
 800c748:	3401      	adds	r4, #1
 800c74a:	e7ce      	b.n	800c6ea <_dtoa_r+0xa92>
 800c74c:	9b07      	ldr	r3, [sp, #28]
 800c74e:	9a07      	ldr	r2, [sp, #28]
 800c750:	701c      	strb	r4, [r3, #0]
 800c752:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c754:	4293      	cmp	r3, r2
 800c756:	d03e      	beq.n	800c7d6 <_dtoa_r+0xb7e>
 800c758:	2300      	movs	r3, #0
 800c75a:	220a      	movs	r2, #10
 800c75c:	9905      	ldr	r1, [sp, #20]
 800c75e:	9804      	ldr	r0, [sp, #16]
 800c760:	f7fd fa34 	bl	8009bcc <__multadd>
 800c764:	2300      	movs	r3, #0
 800c766:	9005      	str	r0, [sp, #20]
 800c768:	220a      	movs	r2, #10
 800c76a:	0029      	movs	r1, r5
 800c76c:	9804      	ldr	r0, [sp, #16]
 800c76e:	42bd      	cmp	r5, r7
 800c770:	d106      	bne.n	800c780 <_dtoa_r+0xb28>
 800c772:	f7fd fa2b 	bl	8009bcc <__multadd>
 800c776:	0005      	movs	r5, r0
 800c778:	0007      	movs	r7, r0
 800c77a:	9b08      	ldr	r3, [sp, #32]
 800c77c:	9307      	str	r3, [sp, #28]
 800c77e:	e784      	b.n	800c68a <_dtoa_r+0xa32>
 800c780:	f7fd fa24 	bl	8009bcc <__multadd>
 800c784:	0039      	movs	r1, r7
 800c786:	0005      	movs	r5, r0
 800c788:	2300      	movs	r3, #0
 800c78a:	220a      	movs	r2, #10
 800c78c:	9804      	ldr	r0, [sp, #16]
 800c78e:	f7fd fa1d 	bl	8009bcc <__multadd>
 800c792:	0007      	movs	r7, r0
 800c794:	e7f1      	b.n	800c77a <_dtoa_r+0xb22>
 800c796:	9b07      	ldr	r3, [sp, #28]
 800c798:	930b      	str	r3, [sp, #44]	; 0x2c
 800c79a:	2500      	movs	r5, #0
 800c79c:	0031      	movs	r1, r6
 800c79e:	9805      	ldr	r0, [sp, #20]
 800c7a0:	f7ff f9ca 	bl	800bb38 <quorem>
 800c7a4:	9b06      	ldr	r3, [sp, #24]
 800c7a6:	3030      	adds	r0, #48	; 0x30
 800c7a8:	5558      	strb	r0, [r3, r5]
 800c7aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7ac:	3501      	adds	r5, #1
 800c7ae:	0004      	movs	r4, r0
 800c7b0:	42ab      	cmp	r3, r5
 800c7b2:	dd07      	ble.n	800c7c4 <_dtoa_r+0xb6c>
 800c7b4:	2300      	movs	r3, #0
 800c7b6:	220a      	movs	r2, #10
 800c7b8:	9905      	ldr	r1, [sp, #20]
 800c7ba:	9804      	ldr	r0, [sp, #16]
 800c7bc:	f7fd fa06 	bl	8009bcc <__multadd>
 800c7c0:	9005      	str	r0, [sp, #20]
 800c7c2:	e7eb      	b.n	800c79c <_dtoa_r+0xb44>
 800c7c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c7c6:	2301      	movs	r3, #1
 800c7c8:	2a00      	cmp	r2, #0
 800c7ca:	dd00      	ble.n	800c7ce <_dtoa_r+0xb76>
 800c7cc:	0013      	movs	r3, r2
 800c7ce:	2500      	movs	r5, #0
 800c7d0:	9a06      	ldr	r2, [sp, #24]
 800c7d2:	18d3      	adds	r3, r2, r3
 800c7d4:	9308      	str	r3, [sp, #32]
 800c7d6:	9905      	ldr	r1, [sp, #20]
 800c7d8:	2201      	movs	r2, #1
 800c7da:	9804      	ldr	r0, [sp, #16]
 800c7dc:	f7fd fb8c 	bl	8009ef8 <__lshift>
 800c7e0:	0031      	movs	r1, r6
 800c7e2:	9005      	str	r0, [sp, #20]
 800c7e4:	f7fd fbf6 	bl	8009fd4 <__mcmp>
 800c7e8:	2800      	cmp	r0, #0
 800c7ea:	dc9f      	bgt.n	800c72c <_dtoa_r+0xad4>
 800c7ec:	d101      	bne.n	800c7f2 <_dtoa_r+0xb9a>
 800c7ee:	07e4      	lsls	r4, r4, #31
 800c7f0:	d49c      	bmi.n	800c72c <_dtoa_r+0xad4>
 800c7f2:	9b08      	ldr	r3, [sp, #32]
 800c7f4:	9308      	str	r3, [sp, #32]
 800c7f6:	3b01      	subs	r3, #1
 800c7f8:	781a      	ldrb	r2, [r3, #0]
 800c7fa:	2a30      	cmp	r2, #48	; 0x30
 800c7fc:	d0fa      	beq.n	800c7f4 <_dtoa_r+0xb9c>
 800c7fe:	e6e6      	b.n	800c5ce <_dtoa_r+0x976>
 800c800:	9a06      	ldr	r2, [sp, #24]
 800c802:	429a      	cmp	r2, r3
 800c804:	d193      	bne.n	800c72e <_dtoa_r+0xad6>
 800c806:	9b03      	ldr	r3, [sp, #12]
 800c808:	3301      	adds	r3, #1
 800c80a:	9303      	str	r3, [sp, #12]
 800c80c:	2331      	movs	r3, #49	; 0x31
 800c80e:	7013      	strb	r3, [r2, #0]
 800c810:	e6dd      	b.n	800c5ce <_dtoa_r+0x976>
 800c812:	4b09      	ldr	r3, [pc, #36]	; (800c838 <_dtoa_r+0xbe0>)
 800c814:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c816:	9306      	str	r3, [sp, #24]
 800c818:	4b08      	ldr	r3, [pc, #32]	; (800c83c <_dtoa_r+0xbe4>)
 800c81a:	2a00      	cmp	r2, #0
 800c81c:	d001      	beq.n	800c822 <_dtoa_r+0xbca>
 800c81e:	f7ff fa4c 	bl	800bcba <_dtoa_r+0x62>
 800c822:	f7ff fa4c 	bl	800bcbe <_dtoa_r+0x66>
 800c826:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c828:	2b00      	cmp	r3, #0
 800c82a:	dcb6      	bgt.n	800c79a <_dtoa_r+0xb42>
 800c82c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c82e:	2b02      	cmp	r3, #2
 800c830:	dd00      	ble.n	800c834 <_dtoa_r+0xbdc>
 800c832:	e6b6      	b.n	800c5a2 <_dtoa_r+0x94a>
 800c834:	e7b1      	b.n	800c79a <_dtoa_r+0xb42>
 800c836:	46c0      	nop			; (mov r8, r8)
 800c838:	0800fd2c 	.word	0x0800fd2c
 800c83c:	0800fd34 	.word	0x0800fd34

0800c840 <fiprintf>:
 800c840:	b40e      	push	{r1, r2, r3}
 800c842:	b517      	push	{r0, r1, r2, r4, lr}
 800c844:	4c05      	ldr	r4, [pc, #20]	; (800c85c <fiprintf+0x1c>)
 800c846:	ab05      	add	r3, sp, #20
 800c848:	cb04      	ldmia	r3!, {r2}
 800c84a:	0001      	movs	r1, r0
 800c84c:	6820      	ldr	r0, [r4, #0]
 800c84e:	9301      	str	r3, [sp, #4]
 800c850:	f000 f8be 	bl	800c9d0 <_vfiprintf_r>
 800c854:	bc1e      	pop	{r1, r2, r3, r4}
 800c856:	bc08      	pop	{r3}
 800c858:	b003      	add	sp, #12
 800c85a:	4718      	bx	r3
 800c85c:	200002b8 	.word	0x200002b8

0800c860 <__ssprint_r>:
 800c860:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c862:	6813      	ldr	r3, [r2, #0]
 800c864:	b087      	sub	sp, #28
 800c866:	0017      	movs	r7, r2
 800c868:	9303      	str	r3, [sp, #12]
 800c86a:	6893      	ldr	r3, [r2, #8]
 800c86c:	2200      	movs	r2, #0
 800c86e:	000c      	movs	r4, r1
 800c870:	9005      	str	r0, [sp, #20]
 800c872:	9202      	str	r2, [sp, #8]
 800c874:	9201      	str	r2, [sp, #4]
 800c876:	4293      	cmp	r3, r2
 800c878:	d10d      	bne.n	800c896 <__ssprint_r+0x36>
 800c87a:	2000      	movs	r0, #0
 800c87c:	2300      	movs	r3, #0
 800c87e:	607b      	str	r3, [r7, #4]
 800c880:	b007      	add	sp, #28
 800c882:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c884:	9b03      	ldr	r3, [sp, #12]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	9302      	str	r3, [sp, #8]
 800c88a:	9b03      	ldr	r3, [sp, #12]
 800c88c:	685b      	ldr	r3, [r3, #4]
 800c88e:	9301      	str	r3, [sp, #4]
 800c890:	9b03      	ldr	r3, [sp, #12]
 800c892:	3308      	adds	r3, #8
 800c894:	9303      	str	r3, [sp, #12]
 800c896:	9a01      	ldr	r2, [sp, #4]
 800c898:	68a6      	ldr	r6, [r4, #8]
 800c89a:	6823      	ldr	r3, [r4, #0]
 800c89c:	2a00      	cmp	r2, #0
 800c89e:	d0f1      	beq.n	800c884 <__ssprint_r+0x24>
 800c8a0:	42b2      	cmp	r2, r6
 800c8a2:	d32e      	bcc.n	800c902 <__ssprint_r+0xa2>
 800c8a4:	2190      	movs	r1, #144	; 0x90
 800c8a6:	89a2      	ldrh	r2, [r4, #12]
 800c8a8:	00c9      	lsls	r1, r1, #3
 800c8aa:	420a      	tst	r2, r1
 800c8ac:	d029      	beq.n	800c902 <__ssprint_r+0xa2>
 800c8ae:	2003      	movs	r0, #3
 800c8b0:	6921      	ldr	r1, [r4, #16]
 800c8b2:	1a5b      	subs	r3, r3, r1
 800c8b4:	9304      	str	r3, [sp, #16]
 800c8b6:	6963      	ldr	r3, [r4, #20]
 800c8b8:	4343      	muls	r3, r0
 800c8ba:	0fdd      	lsrs	r5, r3, #31
 800c8bc:	18ed      	adds	r5, r5, r3
 800c8be:	9b04      	ldr	r3, [sp, #16]
 800c8c0:	9801      	ldr	r0, [sp, #4]
 800c8c2:	3301      	adds	r3, #1
 800c8c4:	181b      	adds	r3, r3, r0
 800c8c6:	106d      	asrs	r5, r5, #1
 800c8c8:	42ab      	cmp	r3, r5
 800c8ca:	d900      	bls.n	800c8ce <__ssprint_r+0x6e>
 800c8cc:	001d      	movs	r5, r3
 800c8ce:	0552      	lsls	r2, r2, #21
 800c8d0:	d532      	bpl.n	800c938 <__ssprint_r+0xd8>
 800c8d2:	0029      	movs	r1, r5
 800c8d4:	9805      	ldr	r0, [sp, #20]
 800c8d6:	f7fc ff11 	bl	80096fc <_malloc_r>
 800c8da:	1e06      	subs	r6, r0, #0
 800c8dc:	d036      	beq.n	800c94c <__ssprint_r+0xec>
 800c8de:	9a04      	ldr	r2, [sp, #16]
 800c8e0:	6921      	ldr	r1, [r4, #16]
 800c8e2:	f7fc fde7 	bl	80094b4 <memcpy>
 800c8e6:	89a2      	ldrh	r2, [r4, #12]
 800c8e8:	4b1e      	ldr	r3, [pc, #120]	; (800c964 <__ssprint_r+0x104>)
 800c8ea:	401a      	ands	r2, r3
 800c8ec:	2380      	movs	r3, #128	; 0x80
 800c8ee:	4313      	orrs	r3, r2
 800c8f0:	81a3      	strh	r3, [r4, #12]
 800c8f2:	9b04      	ldr	r3, [sp, #16]
 800c8f4:	6126      	str	r6, [r4, #16]
 800c8f6:	18f6      	adds	r6, r6, r3
 800c8f8:	6026      	str	r6, [r4, #0]
 800c8fa:	6165      	str	r5, [r4, #20]
 800c8fc:	9e01      	ldr	r6, [sp, #4]
 800c8fe:	1aed      	subs	r5, r5, r3
 800c900:	60a5      	str	r5, [r4, #8]
 800c902:	9b01      	ldr	r3, [sp, #4]
 800c904:	429e      	cmp	r6, r3
 800c906:	d900      	bls.n	800c90a <__ssprint_r+0xaa>
 800c908:	001e      	movs	r6, r3
 800c90a:	0032      	movs	r2, r6
 800c90c:	9902      	ldr	r1, [sp, #8]
 800c90e:	6820      	ldr	r0, [r4, #0]
 800c910:	f000 ff99 	bl	800d846 <memmove>
 800c914:	9a01      	ldr	r2, [sp, #4]
 800c916:	68a3      	ldr	r3, [r4, #8]
 800c918:	4694      	mov	ip, r2
 800c91a:	1b9b      	subs	r3, r3, r6
 800c91c:	60a3      	str	r3, [r4, #8]
 800c91e:	6823      	ldr	r3, [r4, #0]
 800c920:	199b      	adds	r3, r3, r6
 800c922:	6023      	str	r3, [r4, #0]
 800c924:	9b02      	ldr	r3, [sp, #8]
 800c926:	4463      	add	r3, ip
 800c928:	9302      	str	r3, [sp, #8]
 800c92a:	68bb      	ldr	r3, [r7, #8]
 800c92c:	1a9b      	subs	r3, r3, r2
 800c92e:	60bb      	str	r3, [r7, #8]
 800c930:	d0a3      	beq.n	800c87a <__ssprint_r+0x1a>
 800c932:	2300      	movs	r3, #0
 800c934:	9301      	str	r3, [sp, #4]
 800c936:	e7ae      	b.n	800c896 <__ssprint_r+0x36>
 800c938:	002a      	movs	r2, r5
 800c93a:	9805      	ldr	r0, [sp, #20]
 800c93c:	f000 ff9e 	bl	800d87c <_realloc_r>
 800c940:	1e06      	subs	r6, r0, #0
 800c942:	d1d6      	bne.n	800c8f2 <__ssprint_r+0x92>
 800c944:	6921      	ldr	r1, [r4, #16]
 800c946:	9805      	ldr	r0, [sp, #20]
 800c948:	f7fc fe26 	bl	8009598 <_free_r>
 800c94c:	230c      	movs	r3, #12
 800c94e:	9a05      	ldr	r2, [sp, #20]
 800c950:	2001      	movs	r0, #1
 800c952:	6013      	str	r3, [r2, #0]
 800c954:	89a2      	ldrh	r2, [r4, #12]
 800c956:	3334      	adds	r3, #52	; 0x34
 800c958:	4313      	orrs	r3, r2
 800c95a:	81a3      	strh	r3, [r4, #12]
 800c95c:	2300      	movs	r3, #0
 800c95e:	4240      	negs	r0, r0
 800c960:	60bb      	str	r3, [r7, #8]
 800c962:	e78b      	b.n	800c87c <__ssprint_r+0x1c>
 800c964:	fffffb7f 	.word	0xfffffb7f

0800c968 <__sprint_r>:
 800c968:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c96a:	6893      	ldr	r3, [r2, #8]
 800c96c:	b085      	sub	sp, #20
 800c96e:	9001      	str	r0, [sp, #4]
 800c970:	000d      	movs	r5, r1
 800c972:	0014      	movs	r4, r2
 800c974:	1e18      	subs	r0, r3, #0
 800c976:	d018      	beq.n	800c9aa <__sprint_r+0x42>
 800c978:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800c97a:	049b      	lsls	r3, r3, #18
 800c97c:	d524      	bpl.n	800c9c8 <__sprint_r+0x60>
 800c97e:	6817      	ldr	r7, [r2, #0]
 800c980:	2600      	movs	r6, #0
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	9302      	str	r3, [sp, #8]
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	9300      	str	r3, [sp, #0]
 800c98a:	089b      	lsrs	r3, r3, #2
 800c98c:	9303      	str	r3, [sp, #12]
 800c98e:	9b03      	ldr	r3, [sp, #12]
 800c990:	42b3      	cmp	r3, r6
 800c992:	dc0e      	bgt.n	800c9b2 <__sprint_r+0x4a>
 800c994:	2203      	movs	r2, #3
 800c996:	9b00      	ldr	r3, [sp, #0]
 800c998:	68a0      	ldr	r0, [r4, #8]
 800c99a:	4393      	bics	r3, r2
 800c99c:	1ac0      	subs	r0, r0, r3
 800c99e:	60a0      	str	r0, [r4, #8]
 800c9a0:	3708      	adds	r7, #8
 800c9a2:	2800      	cmp	r0, #0
 800c9a4:	d1ec      	bne.n	800c980 <__sprint_r+0x18>
 800c9a6:	2300      	movs	r3, #0
 800c9a8:	60a3      	str	r3, [r4, #8]
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	6063      	str	r3, [r4, #4]
 800c9ae:	b005      	add	sp, #20
 800c9b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c9b2:	9902      	ldr	r1, [sp, #8]
 800c9b4:	00b3      	lsls	r3, r6, #2
 800c9b6:	58c9      	ldr	r1, [r1, r3]
 800c9b8:	002a      	movs	r2, r5
 800c9ba:	9801      	ldr	r0, [sp, #4]
 800c9bc:	f000 ff1a 	bl	800d7f4 <_fputwc_r>
 800c9c0:	1c43      	adds	r3, r0, #1
 800c9c2:	d0f0      	beq.n	800c9a6 <__sprint_r+0x3e>
 800c9c4:	3601      	adds	r6, #1
 800c9c6:	e7e2      	b.n	800c98e <__sprint_r+0x26>
 800c9c8:	9801      	ldr	r0, [sp, #4]
 800c9ca:	f000 fd13 	bl	800d3f4 <__sfvwrite_r>
 800c9ce:	e7ea      	b.n	800c9a6 <__sprint_r+0x3e>

0800c9d0 <_vfiprintf_r>:
 800c9d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9d2:	b0c1      	sub	sp, #260	; 0x104
 800c9d4:	001c      	movs	r4, r3
 800c9d6:	001f      	movs	r7, r3
 800c9d8:	9006      	str	r0, [sp, #24]
 800c9da:	9103      	str	r1, [sp, #12]
 800c9dc:	9207      	str	r2, [sp, #28]
 800c9de:	2800      	cmp	r0, #0
 800c9e0:	d004      	beq.n	800c9ec <_vfiprintf_r+0x1c>
 800c9e2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d101      	bne.n	800c9ec <_vfiprintf_r+0x1c>
 800c9e8:	f7fc fc04 	bl	80091f4 <__sinit>
 800c9ec:	9b03      	ldr	r3, [sp, #12]
 800c9ee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c9f0:	07db      	lsls	r3, r3, #31
 800c9f2:	d407      	bmi.n	800ca04 <_vfiprintf_r+0x34>
 800c9f4:	9b03      	ldr	r3, [sp, #12]
 800c9f6:	899b      	ldrh	r3, [r3, #12]
 800c9f8:	059b      	lsls	r3, r3, #22
 800c9fa:	d403      	bmi.n	800ca04 <_vfiprintf_r+0x34>
 800c9fc:	9b03      	ldr	r3, [sp, #12]
 800c9fe:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800ca00:	f7fc fd56 	bl	80094b0 <__retarget_lock_acquire_recursive>
 800ca04:	9b03      	ldr	r3, [sp, #12]
 800ca06:	220c      	movs	r2, #12
 800ca08:	5e9a      	ldrsh	r2, [r3, r2]
 800ca0a:	2380      	movs	r3, #128	; 0x80
 800ca0c:	019b      	lsls	r3, r3, #6
 800ca0e:	421a      	tst	r2, r3
 800ca10:	d107      	bne.n	800ca22 <_vfiprintf_r+0x52>
 800ca12:	4313      	orrs	r3, r2
 800ca14:	9a03      	ldr	r2, [sp, #12]
 800ca16:	8193      	strh	r3, [r2, #12]
 800ca18:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800ca1a:	4aa3      	ldr	r2, [pc, #652]	; (800cca8 <_vfiprintf_r+0x2d8>)
 800ca1c:	4013      	ands	r3, r2
 800ca1e:	9a03      	ldr	r2, [sp, #12]
 800ca20:	6653      	str	r3, [r2, #100]	; 0x64
 800ca22:	9b03      	ldr	r3, [sp, #12]
 800ca24:	899b      	ldrh	r3, [r3, #12]
 800ca26:	071b      	lsls	r3, r3, #28
 800ca28:	d503      	bpl.n	800ca32 <_vfiprintf_r+0x62>
 800ca2a:	9b03      	ldr	r3, [sp, #12]
 800ca2c:	691b      	ldr	r3, [r3, #16]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d118      	bne.n	800ca64 <_vfiprintf_r+0x94>
 800ca32:	9903      	ldr	r1, [sp, #12]
 800ca34:	9806      	ldr	r0, [sp, #24]
 800ca36:	f000 fe3b 	bl	800d6b0 <__swsetup_r>
 800ca3a:	2800      	cmp	r0, #0
 800ca3c:	d012      	beq.n	800ca64 <_vfiprintf_r+0x94>
 800ca3e:	9b03      	ldr	r3, [sp, #12]
 800ca40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ca42:	07db      	lsls	r3, r3, #31
 800ca44:	d505      	bpl.n	800ca52 <_vfiprintf_r+0x82>
 800ca46:	2301      	movs	r3, #1
 800ca48:	425b      	negs	r3, r3
 800ca4a:	9308      	str	r3, [sp, #32]
 800ca4c:	9808      	ldr	r0, [sp, #32]
 800ca4e:	b041      	add	sp, #260	; 0x104
 800ca50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca52:	9b03      	ldr	r3, [sp, #12]
 800ca54:	899b      	ldrh	r3, [r3, #12]
 800ca56:	059b      	lsls	r3, r3, #22
 800ca58:	d4f5      	bmi.n	800ca46 <_vfiprintf_r+0x76>
 800ca5a:	9b03      	ldr	r3, [sp, #12]
 800ca5c:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800ca5e:	f7fc fd28 	bl	80094b2 <__retarget_lock_release_recursive>
 800ca62:	e7f0      	b.n	800ca46 <_vfiprintf_r+0x76>
 800ca64:	221a      	movs	r2, #26
 800ca66:	9b03      	ldr	r3, [sp, #12]
 800ca68:	899b      	ldrh	r3, [r3, #12]
 800ca6a:	401a      	ands	r2, r3
 800ca6c:	2a0a      	cmp	r2, #10
 800ca6e:	d116      	bne.n	800ca9e <_vfiprintf_r+0xce>
 800ca70:	9a03      	ldr	r2, [sp, #12]
 800ca72:	210e      	movs	r1, #14
 800ca74:	5e52      	ldrsh	r2, [r2, r1]
 800ca76:	2a00      	cmp	r2, #0
 800ca78:	db11      	blt.n	800ca9e <_vfiprintf_r+0xce>
 800ca7a:	9a03      	ldr	r2, [sp, #12]
 800ca7c:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800ca7e:	07d2      	lsls	r2, r2, #31
 800ca80:	d405      	bmi.n	800ca8e <_vfiprintf_r+0xbe>
 800ca82:	059b      	lsls	r3, r3, #22
 800ca84:	d403      	bmi.n	800ca8e <_vfiprintf_r+0xbe>
 800ca86:	9b03      	ldr	r3, [sp, #12]
 800ca88:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800ca8a:	f7fc fd12 	bl	80094b2 <__retarget_lock_release_recursive>
 800ca8e:	0023      	movs	r3, r4
 800ca90:	9a07      	ldr	r2, [sp, #28]
 800ca92:	9903      	ldr	r1, [sp, #12]
 800ca94:	9806      	ldr	r0, [sp, #24]
 800ca96:	f000 fc69 	bl	800d36c <__sbprintf>
 800ca9a:	9008      	str	r0, [sp, #32]
 800ca9c:	e7d6      	b.n	800ca4c <_vfiprintf_r+0x7c>
 800ca9e:	2300      	movs	r3, #0
 800caa0:	ad17      	add	r5, sp, #92	; 0x5c
 800caa2:	9514      	str	r5, [sp, #80]	; 0x50
 800caa4:	9316      	str	r3, [sp, #88]	; 0x58
 800caa6:	9315      	str	r3, [sp, #84]	; 0x54
 800caa8:	930c      	str	r3, [sp, #48]	; 0x30
 800caaa:	930d      	str	r3, [sp, #52]	; 0x34
 800caac:	930e      	str	r3, [sp, #56]	; 0x38
 800caae:	930f      	str	r3, [sp, #60]	; 0x3c
 800cab0:	9308      	str	r3, [sp, #32]
 800cab2:	9c07      	ldr	r4, [sp, #28]
 800cab4:	7823      	ldrb	r3, [r4, #0]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d002      	beq.n	800cac0 <_vfiprintf_r+0xf0>
 800caba:	2b25      	cmp	r3, #37	; 0x25
 800cabc:	d000      	beq.n	800cac0 <_vfiprintf_r+0xf0>
 800cabe:	e08d      	b.n	800cbdc <_vfiprintf_r+0x20c>
 800cac0:	9b07      	ldr	r3, [sp, #28]
 800cac2:	1ae6      	subs	r6, r4, r3
 800cac4:	429c      	cmp	r4, r3
 800cac6:	d016      	beq.n	800caf6 <_vfiprintf_r+0x126>
 800cac8:	602b      	str	r3, [r5, #0]
 800caca:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cacc:	606e      	str	r6, [r5, #4]
 800cace:	199b      	adds	r3, r3, r6
 800cad0:	9316      	str	r3, [sp, #88]	; 0x58
 800cad2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cad4:	3508      	adds	r5, #8
 800cad6:	3301      	adds	r3, #1
 800cad8:	9315      	str	r3, [sp, #84]	; 0x54
 800cada:	2b07      	cmp	r3, #7
 800cadc:	dd08      	ble.n	800caf0 <_vfiprintf_r+0x120>
 800cade:	9903      	ldr	r1, [sp, #12]
 800cae0:	9806      	ldr	r0, [sp, #24]
 800cae2:	aa14      	add	r2, sp, #80	; 0x50
 800cae4:	f7ff ff40 	bl	800c968 <__sprint_r>
 800cae8:	2800      	cmp	r0, #0
 800caea:	d000      	beq.n	800caee <_vfiprintf_r+0x11e>
 800caec:	e3d9      	b.n	800d2a2 <_vfiprintf_r+0x8d2>
 800caee:	ad17      	add	r5, sp, #92	; 0x5c
 800caf0:	9b08      	ldr	r3, [sp, #32]
 800caf2:	199b      	adds	r3, r3, r6
 800caf4:	9308      	str	r3, [sp, #32]
 800caf6:	7823      	ldrb	r3, [r4, #0]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d101      	bne.n	800cb00 <_vfiprintf_r+0x130>
 800cafc:	f000 fbf6 	bl	800d2ec <_vfiprintf_r+0x91c>
 800cb00:	2200      	movs	r2, #0
 800cb02:	a912      	add	r1, sp, #72	; 0x48
 800cb04:	70ca      	strb	r2, [r1, #3]
 800cb06:	2101      	movs	r1, #1
 800cb08:	1c63      	adds	r3, r4, #1
 800cb0a:	0014      	movs	r4, r2
 800cb0c:	4249      	negs	r1, r1
 800cb0e:	9105      	str	r1, [sp, #20]
 800cb10:	9209      	str	r2, [sp, #36]	; 0x24
 800cb12:	1c5a      	adds	r2, r3, #1
 800cb14:	781b      	ldrb	r3, [r3, #0]
 800cb16:	9207      	str	r2, [sp, #28]
 800cb18:	0018      	movs	r0, r3
 800cb1a:	3820      	subs	r0, #32
 800cb1c:	285a      	cmp	r0, #90	; 0x5a
 800cb1e:	d900      	bls.n	800cb22 <_vfiprintf_r+0x152>
 800cb20:	e362      	b.n	800d1e8 <_vfiprintf_r+0x818>
 800cb22:	f7f3 fb01 	bl	8000128 <__gnu_thumb1_case_uhi>
 800cb26:	0078      	.short	0x0078
 800cb28:	03610361 	.word	0x03610361
 800cb2c:	03610081 	.word	0x03610081
 800cb30:	03610361 	.word	0x03610361
 800cb34:	0361005d 	.word	0x0361005d
 800cb38:	00830361 	.word	0x00830361
 800cb3c:	0361008b 	.word	0x0361008b
 800cb40:	008f0089 	.word	0x008f0089
 800cb44:	00ad0361 	.word	0x00ad0361
 800cb48:	00af00af 	.word	0x00af00af
 800cb4c:	00af00af 	.word	0x00af00af
 800cb50:	00af00af 	.word	0x00af00af
 800cb54:	00af00af 	.word	0x00af00af
 800cb58:	036100af 	.word	0x036100af
 800cb5c:	03610361 	.word	0x03610361
 800cb60:	03610361 	.word	0x03610361
 800cb64:	03610361 	.word	0x03610361
 800cb68:	03610361 	.word	0x03610361
 800cb6c:	00e600da 	.word	0x00e600da
 800cb70:	03610361 	.word	0x03610361
 800cb74:	03610361 	.word	0x03610361
 800cb78:	03610361 	.word	0x03610361
 800cb7c:	03610361 	.word	0x03610361
 800cb80:	03610361 	.word	0x03610361
 800cb84:	03610143 	.word	0x03610143
 800cb88:	03610361 	.word	0x03610361
 800cb8c:	03610182 	.word	0x03610182
 800cb90:	0361027c 	.word	0x0361027c
 800cb94:	02ae0361 	.word	0x02ae0361
 800cb98:	03610361 	.word	0x03610361
 800cb9c:	03610361 	.word	0x03610361
 800cba0:	03610361 	.word	0x03610361
 800cba4:	03610361 	.word	0x03610361
 800cba8:	03610361 	.word	0x03610361
 800cbac:	00e800da 	.word	0x00e800da
 800cbb0:	03610361 	.word	0x03610361
 800cbb4:	00c30361 	.word	0x00c30361
 800cbb8:	00d600e8 	.word	0x00d600e8
 800cbbc:	00cf0361 	.word	0x00cf0361
 800cbc0:	01260361 	.word	0x01260361
 800cbc4:	01740145 	.word	0x01740145
 800cbc8:	036100d6 	.word	0x036100d6
 800cbcc:	007f0182 	.word	0x007f0182
 800cbd0:	0361027e 	.word	0x0361027e
 800cbd4:	02cd0361 	.word	0x02cd0361
 800cbd8:	007f0361 	.word	0x007f0361
 800cbdc:	3401      	adds	r4, #1
 800cbde:	e769      	b.n	800cab4 <_vfiprintf_r+0xe4>
 800cbe0:	9806      	ldr	r0, [sp, #24]
 800cbe2:	f7fe fe8b 	bl	800b8fc <_localeconv_r>
 800cbe6:	6843      	ldr	r3, [r0, #4]
 800cbe8:	0018      	movs	r0, r3
 800cbea:	930f      	str	r3, [sp, #60]	; 0x3c
 800cbec:	f7f3 fa8a 	bl	8000104 <strlen>
 800cbf0:	900e      	str	r0, [sp, #56]	; 0x38
 800cbf2:	9806      	ldr	r0, [sp, #24]
 800cbf4:	f7fe fe82 	bl	800b8fc <_localeconv_r>
 800cbf8:	6883      	ldr	r3, [r0, #8]
 800cbfa:	930d      	str	r3, [sp, #52]	; 0x34
 800cbfc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d010      	beq.n	800cc24 <_vfiprintf_r+0x254>
 800cc02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d00d      	beq.n	800cc24 <_vfiprintf_r+0x254>
 800cc08:	781b      	ldrb	r3, [r3, #0]
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d00a      	beq.n	800cc24 <_vfiprintf_r+0x254>
 800cc0e:	2380      	movs	r3, #128	; 0x80
 800cc10:	00db      	lsls	r3, r3, #3
 800cc12:	431c      	orrs	r4, r3
 800cc14:	e006      	b.n	800cc24 <_vfiprintf_r+0x254>
 800cc16:	ab12      	add	r3, sp, #72	; 0x48
 800cc18:	78da      	ldrb	r2, [r3, #3]
 800cc1a:	3303      	adds	r3, #3
 800cc1c:	2a00      	cmp	r2, #0
 800cc1e:	d101      	bne.n	800cc24 <_vfiprintf_r+0x254>
 800cc20:	3220      	adds	r2, #32
 800cc22:	701a      	strb	r2, [r3, #0]
 800cc24:	9b07      	ldr	r3, [sp, #28]
 800cc26:	e774      	b.n	800cb12 <_vfiprintf_r+0x142>
 800cc28:	2301      	movs	r3, #1
 800cc2a:	e7f2      	b.n	800cc12 <_vfiprintf_r+0x242>
 800cc2c:	cf08      	ldmia	r7!, {r3}
 800cc2e:	9309      	str	r3, [sp, #36]	; 0x24
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	daf7      	bge.n	800cc24 <_vfiprintf_r+0x254>
 800cc34:	425b      	negs	r3, r3
 800cc36:	9309      	str	r3, [sp, #36]	; 0x24
 800cc38:	2304      	movs	r3, #4
 800cc3a:	e7ea      	b.n	800cc12 <_vfiprintf_r+0x242>
 800cc3c:	222b      	movs	r2, #43	; 0x2b
 800cc3e:	ab12      	add	r3, sp, #72	; 0x48
 800cc40:	70da      	strb	r2, [r3, #3]
 800cc42:	e7ef      	b.n	800cc24 <_vfiprintf_r+0x254>
 800cc44:	9b07      	ldr	r3, [sp, #28]
 800cc46:	1c5a      	adds	r2, r3, #1
 800cc48:	781b      	ldrb	r3, [r3, #0]
 800cc4a:	2b2a      	cmp	r3, #42	; 0x2a
 800cc4c:	d00f      	beq.n	800cc6e <_vfiprintf_r+0x29e>
 800cc4e:	2100      	movs	r1, #0
 800cc50:	9105      	str	r1, [sp, #20]
 800cc52:	0019      	movs	r1, r3
 800cc54:	3930      	subs	r1, #48	; 0x30
 800cc56:	9207      	str	r2, [sp, #28]
 800cc58:	2909      	cmp	r1, #9
 800cc5a:	d900      	bls.n	800cc5e <_vfiprintf_r+0x28e>
 800cc5c:	e75c      	b.n	800cb18 <_vfiprintf_r+0x148>
 800cc5e:	200a      	movs	r0, #10
 800cc60:	9b05      	ldr	r3, [sp, #20]
 800cc62:	4343      	muls	r3, r0
 800cc64:	185b      	adds	r3, r3, r1
 800cc66:	9305      	str	r3, [sp, #20]
 800cc68:	7813      	ldrb	r3, [r2, #0]
 800cc6a:	3201      	adds	r2, #1
 800cc6c:	e7f1      	b.n	800cc52 <_vfiprintf_r+0x282>
 800cc6e:	cf08      	ldmia	r7!, {r3}
 800cc70:	9305      	str	r3, [sp, #20]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	da02      	bge.n	800cc7c <_vfiprintf_r+0x2ac>
 800cc76:	2301      	movs	r3, #1
 800cc78:	425b      	negs	r3, r3
 800cc7a:	9305      	str	r3, [sp, #20]
 800cc7c:	9207      	str	r2, [sp, #28]
 800cc7e:	e7d1      	b.n	800cc24 <_vfiprintf_r+0x254>
 800cc80:	2380      	movs	r3, #128	; 0x80
 800cc82:	e7c6      	b.n	800cc12 <_vfiprintf_r+0x242>
 800cc84:	2100      	movs	r1, #0
 800cc86:	9a07      	ldr	r2, [sp, #28]
 800cc88:	9109      	str	r1, [sp, #36]	; 0x24
 800cc8a:	200a      	movs	r0, #10
 800cc8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cc8e:	3b30      	subs	r3, #48	; 0x30
 800cc90:	4341      	muls	r1, r0
 800cc92:	185b      	adds	r3, r3, r1
 800cc94:	9309      	str	r3, [sp, #36]	; 0x24
 800cc96:	0013      	movs	r3, r2
 800cc98:	781b      	ldrb	r3, [r3, #0]
 800cc9a:	3201      	adds	r2, #1
 800cc9c:	0019      	movs	r1, r3
 800cc9e:	3930      	subs	r1, #48	; 0x30
 800cca0:	9207      	str	r2, [sp, #28]
 800cca2:	2909      	cmp	r1, #9
 800cca4:	d9f1      	bls.n	800cc8a <_vfiprintf_r+0x2ba>
 800cca6:	e737      	b.n	800cb18 <_vfiprintf_r+0x148>
 800cca8:	ffffdfff 	.word	0xffffdfff
 800ccac:	9b07      	ldr	r3, [sp, #28]
 800ccae:	781b      	ldrb	r3, [r3, #0]
 800ccb0:	2b68      	cmp	r3, #104	; 0x68
 800ccb2:	d105      	bne.n	800ccc0 <_vfiprintf_r+0x2f0>
 800ccb4:	9b07      	ldr	r3, [sp, #28]
 800ccb6:	3301      	adds	r3, #1
 800ccb8:	9307      	str	r3, [sp, #28]
 800ccba:	2380      	movs	r3, #128	; 0x80
 800ccbc:	009b      	lsls	r3, r3, #2
 800ccbe:	e7a8      	b.n	800cc12 <_vfiprintf_r+0x242>
 800ccc0:	2340      	movs	r3, #64	; 0x40
 800ccc2:	e7a6      	b.n	800cc12 <_vfiprintf_r+0x242>
 800ccc4:	9b07      	ldr	r3, [sp, #28]
 800ccc6:	781b      	ldrb	r3, [r3, #0]
 800ccc8:	2b6c      	cmp	r3, #108	; 0x6c
 800ccca:	d104      	bne.n	800ccd6 <_vfiprintf_r+0x306>
 800cccc:	9b07      	ldr	r3, [sp, #28]
 800ccce:	3301      	adds	r3, #1
 800ccd0:	9307      	str	r3, [sp, #28]
 800ccd2:	2320      	movs	r3, #32
 800ccd4:	e79d      	b.n	800cc12 <_vfiprintf_r+0x242>
 800ccd6:	2310      	movs	r3, #16
 800ccd8:	e79b      	b.n	800cc12 <_vfiprintf_r+0x242>
 800ccda:	003a      	movs	r2, r7
 800ccdc:	ca08      	ldmia	r2!, {r3}
 800ccde:	ae27      	add	r6, sp, #156	; 0x9c
 800cce0:	7033      	strb	r3, [r6, #0]
 800cce2:	2300      	movs	r3, #0
 800cce4:	9204      	str	r2, [sp, #16]
 800cce6:	aa12      	add	r2, sp, #72	; 0x48
 800cce8:	70d3      	strb	r3, [r2, #3]
 800ccea:	2201      	movs	r2, #1
 800ccec:	930b      	str	r3, [sp, #44]	; 0x2c
 800ccee:	9205      	str	r2, [sp, #20]
 800ccf0:	e0b0      	b.n	800ce54 <_vfiprintf_r+0x484>
 800ccf2:	2310      	movs	r3, #16
 800ccf4:	431c      	orrs	r4, r3
 800ccf6:	06a3      	lsls	r3, r4, #26
 800ccf8:	d52a      	bpl.n	800cd50 <_vfiprintf_r+0x380>
 800ccfa:	2307      	movs	r3, #7
 800ccfc:	3707      	adds	r7, #7
 800ccfe:	439f      	bics	r7, r3
 800cd00:	0039      	movs	r1, r7
 800cd02:	c90c      	ldmia	r1!, {r2, r3}
 800cd04:	9200      	str	r2, [sp, #0]
 800cd06:	9301      	str	r3, [sp, #4]
 800cd08:	9104      	str	r1, [sp, #16]
 800cd0a:	9a01      	ldr	r2, [sp, #4]
 800cd0c:	2301      	movs	r3, #1
 800cd0e:	2a00      	cmp	r2, #0
 800cd10:	da09      	bge.n	800cd26 <_vfiprintf_r+0x356>
 800cd12:	9e00      	ldr	r6, [sp, #0]
 800cd14:	9f01      	ldr	r7, [sp, #4]
 800cd16:	2200      	movs	r2, #0
 800cd18:	4271      	negs	r1, r6
 800cd1a:	41ba      	sbcs	r2, r7
 800cd1c:	9100      	str	r1, [sp, #0]
 800cd1e:	9201      	str	r2, [sp, #4]
 800cd20:	212d      	movs	r1, #45	; 0x2d
 800cd22:	aa12      	add	r2, sp, #72	; 0x48
 800cd24:	70d1      	strb	r1, [r2, #3]
 800cd26:	9901      	ldr	r1, [sp, #4]
 800cd28:	9a00      	ldr	r2, [sp, #0]
 800cd2a:	430a      	orrs	r2, r1
 800cd2c:	9905      	ldr	r1, [sp, #20]
 800cd2e:	3101      	adds	r1, #1
 800cd30:	d100      	bne.n	800cd34 <_vfiprintf_r+0x364>
 800cd32:	e2e9      	b.n	800d308 <_vfiprintf_r+0x938>
 800cd34:	2180      	movs	r1, #128	; 0x80
 800cd36:	0027      	movs	r7, r4
 800cd38:	438f      	bics	r7, r1
 800cd3a:	2a00      	cmp	r2, #0
 800cd3c:	d000      	beq.n	800cd40 <_vfiprintf_r+0x370>
 800cd3e:	e2e7      	b.n	800d310 <_vfiprintf_r+0x940>
 800cd40:	9a05      	ldr	r2, [sp, #20]
 800cd42:	2a00      	cmp	r2, #0
 800cd44:	d100      	bne.n	800cd48 <_vfiprintf_r+0x378>
 800cd46:	e243      	b.n	800d1d0 <_vfiprintf_r+0x800>
 800cd48:	2b01      	cmp	r3, #1
 800cd4a:	d000      	beq.n	800cd4e <_vfiprintf_r+0x37e>
 800cd4c:	e2e3      	b.n	800d316 <_vfiprintf_r+0x946>
 800cd4e:	e1e7      	b.n	800d120 <_vfiprintf_r+0x750>
 800cd50:	003a      	movs	r2, r7
 800cd52:	ca08      	ldmia	r2!, {r3}
 800cd54:	9204      	str	r2, [sp, #16]
 800cd56:	06e2      	lsls	r2, r4, #27
 800cd58:	d503      	bpl.n	800cd62 <_vfiprintf_r+0x392>
 800cd5a:	9300      	str	r3, [sp, #0]
 800cd5c:	17db      	asrs	r3, r3, #31
 800cd5e:	9301      	str	r3, [sp, #4]
 800cd60:	e7d3      	b.n	800cd0a <_vfiprintf_r+0x33a>
 800cd62:	0662      	lsls	r2, r4, #25
 800cd64:	d501      	bpl.n	800cd6a <_vfiprintf_r+0x39a>
 800cd66:	b21b      	sxth	r3, r3
 800cd68:	e7f7      	b.n	800cd5a <_vfiprintf_r+0x38a>
 800cd6a:	05a2      	lsls	r2, r4, #22
 800cd6c:	d5f5      	bpl.n	800cd5a <_vfiprintf_r+0x38a>
 800cd6e:	b25b      	sxtb	r3, r3
 800cd70:	e7f3      	b.n	800cd5a <_vfiprintf_r+0x38a>
 800cd72:	1d3b      	adds	r3, r7, #4
 800cd74:	9304      	str	r3, [sp, #16]
 800cd76:	06a3      	lsls	r3, r4, #26
 800cd78:	d506      	bpl.n	800cd88 <_vfiprintf_r+0x3b8>
 800cd7a:	683b      	ldr	r3, [r7, #0]
 800cd7c:	9a08      	ldr	r2, [sp, #32]
 800cd7e:	601a      	str	r2, [r3, #0]
 800cd80:	17d2      	asrs	r2, r2, #31
 800cd82:	605a      	str	r2, [r3, #4]
 800cd84:	9f04      	ldr	r7, [sp, #16]
 800cd86:	e694      	b.n	800cab2 <_vfiprintf_r+0xe2>
 800cd88:	06e3      	lsls	r3, r4, #27
 800cd8a:	d503      	bpl.n	800cd94 <_vfiprintf_r+0x3c4>
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	9a08      	ldr	r2, [sp, #32]
 800cd90:	601a      	str	r2, [r3, #0]
 800cd92:	e7f7      	b.n	800cd84 <_vfiprintf_r+0x3b4>
 800cd94:	0663      	lsls	r3, r4, #25
 800cd96:	d503      	bpl.n	800cda0 <_vfiprintf_r+0x3d0>
 800cd98:	683b      	ldr	r3, [r7, #0]
 800cd9a:	9a08      	ldr	r2, [sp, #32]
 800cd9c:	801a      	strh	r2, [r3, #0]
 800cd9e:	e7f1      	b.n	800cd84 <_vfiprintf_r+0x3b4>
 800cda0:	05a4      	lsls	r4, r4, #22
 800cda2:	d5f3      	bpl.n	800cd8c <_vfiprintf_r+0x3bc>
 800cda4:	683b      	ldr	r3, [r7, #0]
 800cda6:	9a08      	ldr	r2, [sp, #32]
 800cda8:	701a      	strb	r2, [r3, #0]
 800cdaa:	e7eb      	b.n	800cd84 <_vfiprintf_r+0x3b4>
 800cdac:	2310      	movs	r3, #16
 800cdae:	431c      	orrs	r4, r3
 800cdb0:	2320      	movs	r3, #32
 800cdb2:	0020      	movs	r0, r4
 800cdb4:	4018      	ands	r0, r3
 800cdb6:	421c      	tst	r4, r3
 800cdb8:	d00d      	beq.n	800cdd6 <_vfiprintf_r+0x406>
 800cdba:	3b19      	subs	r3, #25
 800cdbc:	3707      	adds	r7, #7
 800cdbe:	439f      	bics	r7, r3
 800cdc0:	0039      	movs	r1, r7
 800cdc2:	c90c      	ldmia	r1!, {r2, r3}
 800cdc4:	9200      	str	r2, [sp, #0]
 800cdc6:	9301      	str	r3, [sp, #4]
 800cdc8:	9104      	str	r1, [sp, #16]
 800cdca:	4bcc      	ldr	r3, [pc, #816]	; (800d0fc <_vfiprintf_r+0x72c>)
 800cdcc:	401c      	ands	r4, r3
 800cdce:	2300      	movs	r3, #0
 800cdd0:	2100      	movs	r1, #0
 800cdd2:	aa12      	add	r2, sp, #72	; 0x48
 800cdd4:	e7a6      	b.n	800cd24 <_vfiprintf_r+0x354>
 800cdd6:	003a      	movs	r2, r7
 800cdd8:	ca08      	ldmia	r2!, {r3}
 800cdda:	0021      	movs	r1, r4
 800cddc:	9204      	str	r2, [sp, #16]
 800cdde:	2210      	movs	r2, #16
 800cde0:	4011      	ands	r1, r2
 800cde2:	4214      	tst	r4, r2
 800cde4:	d002      	beq.n	800cdec <_vfiprintf_r+0x41c>
 800cde6:	9300      	str	r3, [sp, #0]
 800cde8:	9001      	str	r0, [sp, #4]
 800cdea:	e7ee      	b.n	800cdca <_vfiprintf_r+0x3fa>
 800cdec:	2240      	movs	r2, #64	; 0x40
 800cdee:	0020      	movs	r0, r4
 800cdf0:	4010      	ands	r0, r2
 800cdf2:	4214      	tst	r4, r2
 800cdf4:	d003      	beq.n	800cdfe <_vfiprintf_r+0x42e>
 800cdf6:	b29b      	uxth	r3, r3
 800cdf8:	9300      	str	r3, [sp, #0]
 800cdfa:	9101      	str	r1, [sp, #4]
 800cdfc:	e7e5      	b.n	800cdca <_vfiprintf_r+0x3fa>
 800cdfe:	2280      	movs	r2, #128	; 0x80
 800ce00:	0021      	movs	r1, r4
 800ce02:	0092      	lsls	r2, r2, #2
 800ce04:	4011      	ands	r1, r2
 800ce06:	4214      	tst	r4, r2
 800ce08:	d0f6      	beq.n	800cdf8 <_vfiprintf_r+0x428>
 800ce0a:	b2db      	uxtb	r3, r3
 800ce0c:	e7eb      	b.n	800cde6 <_vfiprintf_r+0x416>
 800ce0e:	003b      	movs	r3, r7
 800ce10:	cb04      	ldmia	r3!, {r2}
 800ce12:	49bb      	ldr	r1, [pc, #748]	; (800d100 <_vfiprintf_r+0x730>)
 800ce14:	9304      	str	r3, [sp, #16]
 800ce16:	2300      	movs	r3, #0
 800ce18:	9200      	str	r2, [sp, #0]
 800ce1a:	aa13      	add	r2, sp, #76	; 0x4c
 800ce1c:	8011      	strh	r1, [r2, #0]
 800ce1e:	4ab9      	ldr	r2, [pc, #740]	; (800d104 <_vfiprintf_r+0x734>)
 800ce20:	9301      	str	r3, [sp, #4]
 800ce22:	3302      	adds	r3, #2
 800ce24:	431c      	orrs	r4, r3
 800ce26:	920c      	str	r2, [sp, #48]	; 0x30
 800ce28:	e7d2      	b.n	800cdd0 <_vfiprintf_r+0x400>
 800ce2a:	003b      	movs	r3, r7
 800ce2c:	2700      	movs	r7, #0
 800ce2e:	cb40      	ldmia	r3!, {r6}
 800ce30:	9304      	str	r3, [sp, #16]
 800ce32:	ab12      	add	r3, sp, #72	; 0x48
 800ce34:	70df      	strb	r7, [r3, #3]
 800ce36:	9b05      	ldr	r3, [sp, #20]
 800ce38:	3301      	adds	r3, #1
 800ce3a:	d100      	bne.n	800ce3e <_vfiprintf_r+0x46e>
 800ce3c:	e0ea      	b.n	800d014 <_vfiprintf_r+0x644>
 800ce3e:	0039      	movs	r1, r7
 800ce40:	0030      	movs	r0, r6
 800ce42:	9a05      	ldr	r2, [sp, #20]
 800ce44:	f7fe fd8f 	bl	800b966 <memchr>
 800ce48:	900b      	str	r0, [sp, #44]	; 0x2c
 800ce4a:	42b8      	cmp	r0, r7
 800ce4c:	d002      	beq.n	800ce54 <_vfiprintf_r+0x484>
 800ce4e:	1b83      	subs	r3, r0, r6
 800ce50:	9305      	str	r3, [sp, #20]
 800ce52:	970b      	str	r7, [sp, #44]	; 0x2c
 800ce54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce56:	9a05      	ldr	r2, [sp, #20]
 800ce58:	930a      	str	r3, [sp, #40]	; 0x28
 800ce5a:	4293      	cmp	r3, r2
 800ce5c:	da00      	bge.n	800ce60 <_vfiprintf_r+0x490>
 800ce5e:	920a      	str	r2, [sp, #40]	; 0x28
 800ce60:	ab12      	add	r3, sp, #72	; 0x48
 800ce62:	3303      	adds	r3, #3
 800ce64:	781b      	ldrb	r3, [r3, #0]
 800ce66:	1e5a      	subs	r2, r3, #1
 800ce68:	4193      	sbcs	r3, r2
 800ce6a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce6c:	18d3      	adds	r3, r2, r3
 800ce6e:	930a      	str	r3, [sp, #40]	; 0x28
 800ce70:	0022      	movs	r2, r4
 800ce72:	2302      	movs	r3, #2
 800ce74:	401a      	ands	r2, r3
 800ce76:	9210      	str	r2, [sp, #64]	; 0x40
 800ce78:	421c      	tst	r4, r3
 800ce7a:	d002      	beq.n	800ce82 <_vfiprintf_r+0x4b2>
 800ce7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce7e:	3302      	adds	r3, #2
 800ce80:	930a      	str	r3, [sp, #40]	; 0x28
 800ce82:	2384      	movs	r3, #132	; 0x84
 800ce84:	0022      	movs	r2, r4
 800ce86:	401a      	ands	r2, r3
 800ce88:	9211      	str	r2, [sp, #68]	; 0x44
 800ce8a:	421c      	tst	r4, r3
 800ce8c:	d11e      	bne.n	800cecc <_vfiprintf_r+0x4fc>
 800ce8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ce92:	1a9f      	subs	r7, r3, r2
 800ce94:	2f00      	cmp	r7, #0
 800ce96:	dd19      	ble.n	800cecc <_vfiprintf_r+0x4fc>
 800ce98:	0029      	movs	r1, r5
 800ce9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ce9c:	489a      	ldr	r0, [pc, #616]	; (800d108 <_vfiprintf_r+0x738>)
 800ce9e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cea0:	3301      	adds	r3, #1
 800cea2:	3108      	adds	r1, #8
 800cea4:	6028      	str	r0, [r5, #0]
 800cea6:	2f10      	cmp	r7, #16
 800cea8:	dd00      	ble.n	800ceac <_vfiprintf_r+0x4dc>
 800ceaa:	e1a7      	b.n	800d1fc <_vfiprintf_r+0x82c>
 800ceac:	606f      	str	r7, [r5, #4]
 800ceae:	18bf      	adds	r7, r7, r2
 800ceb0:	000d      	movs	r5, r1
 800ceb2:	9716      	str	r7, [sp, #88]	; 0x58
 800ceb4:	9315      	str	r3, [sp, #84]	; 0x54
 800ceb6:	2b07      	cmp	r3, #7
 800ceb8:	dd08      	ble.n	800cecc <_vfiprintf_r+0x4fc>
 800ceba:	9903      	ldr	r1, [sp, #12]
 800cebc:	9806      	ldr	r0, [sp, #24]
 800cebe:	aa14      	add	r2, sp, #80	; 0x50
 800cec0:	f7ff fd52 	bl	800c968 <__sprint_r>
 800cec4:	2800      	cmp	r0, #0
 800cec6:	d000      	beq.n	800ceca <_vfiprintf_r+0x4fa>
 800cec8:	e1eb      	b.n	800d2a2 <_vfiprintf_r+0x8d2>
 800ceca:	ad17      	add	r5, sp, #92	; 0x5c
 800cecc:	a912      	add	r1, sp, #72	; 0x48
 800cece:	78c8      	ldrb	r0, [r1, #3]
 800ced0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ced2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ced4:	3103      	adds	r1, #3
 800ced6:	2800      	cmp	r0, #0
 800ced8:	d012      	beq.n	800cf00 <_vfiprintf_r+0x530>
 800ceda:	6029      	str	r1, [r5, #0]
 800cedc:	2101      	movs	r1, #1
 800cede:	3301      	adds	r3, #1
 800cee0:	1852      	adds	r2, r2, r1
 800cee2:	6069      	str	r1, [r5, #4]
 800cee4:	9216      	str	r2, [sp, #88]	; 0x58
 800cee6:	9315      	str	r3, [sp, #84]	; 0x54
 800cee8:	3508      	adds	r5, #8
 800ceea:	2b07      	cmp	r3, #7
 800ceec:	dd08      	ble.n	800cf00 <_vfiprintf_r+0x530>
 800ceee:	9903      	ldr	r1, [sp, #12]
 800cef0:	9806      	ldr	r0, [sp, #24]
 800cef2:	aa14      	add	r2, sp, #80	; 0x50
 800cef4:	f7ff fd38 	bl	800c968 <__sprint_r>
 800cef8:	2800      	cmp	r0, #0
 800cefa:	d000      	beq.n	800cefe <_vfiprintf_r+0x52e>
 800cefc:	e1d1      	b.n	800d2a2 <_vfiprintf_r+0x8d2>
 800cefe:	ad17      	add	r5, sp, #92	; 0x5c
 800cf00:	9910      	ldr	r1, [sp, #64]	; 0x40
 800cf02:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cf04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cf06:	2900      	cmp	r1, #0
 800cf08:	d013      	beq.n	800cf32 <_vfiprintf_r+0x562>
 800cf0a:	a913      	add	r1, sp, #76	; 0x4c
 800cf0c:	6029      	str	r1, [r5, #0]
 800cf0e:	2102      	movs	r1, #2
 800cf10:	3301      	adds	r3, #1
 800cf12:	1852      	adds	r2, r2, r1
 800cf14:	6069      	str	r1, [r5, #4]
 800cf16:	9216      	str	r2, [sp, #88]	; 0x58
 800cf18:	9315      	str	r3, [sp, #84]	; 0x54
 800cf1a:	3508      	adds	r5, #8
 800cf1c:	2b07      	cmp	r3, #7
 800cf1e:	dd08      	ble.n	800cf32 <_vfiprintf_r+0x562>
 800cf20:	9903      	ldr	r1, [sp, #12]
 800cf22:	9806      	ldr	r0, [sp, #24]
 800cf24:	aa14      	add	r2, sp, #80	; 0x50
 800cf26:	f7ff fd1f 	bl	800c968 <__sprint_r>
 800cf2a:	2800      	cmp	r0, #0
 800cf2c:	d000      	beq.n	800cf30 <_vfiprintf_r+0x560>
 800cf2e:	e1b8      	b.n	800d2a2 <_vfiprintf_r+0x8d2>
 800cf30:	ad17      	add	r5, sp, #92	; 0x5c
 800cf32:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cf34:	2b80      	cmp	r3, #128	; 0x80
 800cf36:	d11e      	bne.n	800cf76 <_vfiprintf_r+0x5a6>
 800cf38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cf3c:	1a9f      	subs	r7, r3, r2
 800cf3e:	2f00      	cmp	r7, #0
 800cf40:	dd19      	ble.n	800cf76 <_vfiprintf_r+0x5a6>
 800cf42:	0029      	movs	r1, r5
 800cf44:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cf46:	4871      	ldr	r0, [pc, #452]	; (800d10c <_vfiprintf_r+0x73c>)
 800cf48:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cf4a:	3301      	adds	r3, #1
 800cf4c:	3108      	adds	r1, #8
 800cf4e:	6028      	str	r0, [r5, #0]
 800cf50:	2f10      	cmp	r7, #16
 800cf52:	dd00      	ble.n	800cf56 <_vfiprintf_r+0x586>
 800cf54:	e164      	b.n	800d220 <_vfiprintf_r+0x850>
 800cf56:	606f      	str	r7, [r5, #4]
 800cf58:	18bf      	adds	r7, r7, r2
 800cf5a:	000d      	movs	r5, r1
 800cf5c:	9716      	str	r7, [sp, #88]	; 0x58
 800cf5e:	9315      	str	r3, [sp, #84]	; 0x54
 800cf60:	2b07      	cmp	r3, #7
 800cf62:	dd08      	ble.n	800cf76 <_vfiprintf_r+0x5a6>
 800cf64:	9903      	ldr	r1, [sp, #12]
 800cf66:	9806      	ldr	r0, [sp, #24]
 800cf68:	aa14      	add	r2, sp, #80	; 0x50
 800cf6a:	f7ff fcfd 	bl	800c968 <__sprint_r>
 800cf6e:	2800      	cmp	r0, #0
 800cf70:	d000      	beq.n	800cf74 <_vfiprintf_r+0x5a4>
 800cf72:	e196      	b.n	800d2a2 <_vfiprintf_r+0x8d2>
 800cf74:	ad17      	add	r5, sp, #92	; 0x5c
 800cf76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf78:	9a05      	ldr	r2, [sp, #20]
 800cf7a:	1a9f      	subs	r7, r3, r2
 800cf7c:	2f00      	cmp	r7, #0
 800cf7e:	dd19      	ble.n	800cfb4 <_vfiprintf_r+0x5e4>
 800cf80:	0029      	movs	r1, r5
 800cf82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cf84:	4861      	ldr	r0, [pc, #388]	; (800d10c <_vfiprintf_r+0x73c>)
 800cf86:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800cf88:	3301      	adds	r3, #1
 800cf8a:	3108      	adds	r1, #8
 800cf8c:	6028      	str	r0, [r5, #0]
 800cf8e:	2f10      	cmp	r7, #16
 800cf90:	dd00      	ble.n	800cf94 <_vfiprintf_r+0x5c4>
 800cf92:	e157      	b.n	800d244 <_vfiprintf_r+0x874>
 800cf94:	606f      	str	r7, [r5, #4]
 800cf96:	18bf      	adds	r7, r7, r2
 800cf98:	000d      	movs	r5, r1
 800cf9a:	9716      	str	r7, [sp, #88]	; 0x58
 800cf9c:	9315      	str	r3, [sp, #84]	; 0x54
 800cf9e:	2b07      	cmp	r3, #7
 800cfa0:	dd08      	ble.n	800cfb4 <_vfiprintf_r+0x5e4>
 800cfa2:	9903      	ldr	r1, [sp, #12]
 800cfa4:	9806      	ldr	r0, [sp, #24]
 800cfa6:	aa14      	add	r2, sp, #80	; 0x50
 800cfa8:	f7ff fcde 	bl	800c968 <__sprint_r>
 800cfac:	2800      	cmp	r0, #0
 800cfae:	d000      	beq.n	800cfb2 <_vfiprintf_r+0x5e2>
 800cfb0:	e177      	b.n	800d2a2 <_vfiprintf_r+0x8d2>
 800cfb2:	ad17      	add	r5, sp, #92	; 0x5c
 800cfb4:	9b05      	ldr	r3, [sp, #20]
 800cfb6:	9a05      	ldr	r2, [sp, #20]
 800cfb8:	606b      	str	r3, [r5, #4]
 800cfba:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cfbc:	602e      	str	r6, [r5, #0]
 800cfbe:	189b      	adds	r3, r3, r2
 800cfc0:	9316      	str	r3, [sp, #88]	; 0x58
 800cfc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cfc4:	3508      	adds	r5, #8
 800cfc6:	3301      	adds	r3, #1
 800cfc8:	9315      	str	r3, [sp, #84]	; 0x54
 800cfca:	2b07      	cmp	r3, #7
 800cfcc:	dd08      	ble.n	800cfe0 <_vfiprintf_r+0x610>
 800cfce:	9903      	ldr	r1, [sp, #12]
 800cfd0:	9806      	ldr	r0, [sp, #24]
 800cfd2:	aa14      	add	r2, sp, #80	; 0x50
 800cfd4:	f7ff fcc8 	bl	800c968 <__sprint_r>
 800cfd8:	2800      	cmp	r0, #0
 800cfda:	d000      	beq.n	800cfde <_vfiprintf_r+0x60e>
 800cfdc:	e161      	b.n	800d2a2 <_vfiprintf_r+0x8d2>
 800cfde:	ad17      	add	r5, sp, #92	; 0x5c
 800cfe0:	0764      	lsls	r4, r4, #29
 800cfe2:	d500      	bpl.n	800cfe6 <_vfiprintf_r+0x616>
 800cfe4:	e140      	b.n	800d268 <_vfiprintf_r+0x898>
 800cfe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cfe8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800cfea:	4293      	cmp	r3, r2
 800cfec:	da00      	bge.n	800cff0 <_vfiprintf_r+0x620>
 800cfee:	0013      	movs	r3, r2
 800cff0:	9a08      	ldr	r2, [sp, #32]
 800cff2:	18d3      	adds	r3, r2, r3
 800cff4:	9308      	str	r3, [sp, #32]
 800cff6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d007      	beq.n	800d00c <_vfiprintf_r+0x63c>
 800cffc:	9903      	ldr	r1, [sp, #12]
 800cffe:	9806      	ldr	r0, [sp, #24]
 800d000:	aa14      	add	r2, sp, #80	; 0x50
 800d002:	f7ff fcb1 	bl	800c968 <__sprint_r>
 800d006:	2800      	cmp	r0, #0
 800d008:	d000      	beq.n	800d00c <_vfiprintf_r+0x63c>
 800d00a:	e14a      	b.n	800d2a2 <_vfiprintf_r+0x8d2>
 800d00c:	2300      	movs	r3, #0
 800d00e:	ad17      	add	r5, sp, #92	; 0x5c
 800d010:	9315      	str	r3, [sp, #84]	; 0x54
 800d012:	e6b7      	b.n	800cd84 <_vfiprintf_r+0x3b4>
 800d014:	0030      	movs	r0, r6
 800d016:	f7f3 f875 	bl	8000104 <strlen>
 800d01a:	9005      	str	r0, [sp, #20]
 800d01c:	e719      	b.n	800ce52 <_vfiprintf_r+0x482>
 800d01e:	2310      	movs	r3, #16
 800d020:	431c      	orrs	r4, r3
 800d022:	2320      	movs	r3, #32
 800d024:	0020      	movs	r0, r4
 800d026:	4018      	ands	r0, r3
 800d028:	421c      	tst	r4, r3
 800d02a:	d009      	beq.n	800d040 <_vfiprintf_r+0x670>
 800d02c:	3b19      	subs	r3, #25
 800d02e:	3707      	adds	r7, #7
 800d030:	439f      	bics	r7, r3
 800d032:	0039      	movs	r1, r7
 800d034:	c90c      	ldmia	r1!, {r2, r3}
 800d036:	9200      	str	r2, [sp, #0]
 800d038:	9301      	str	r3, [sp, #4]
 800d03a:	9104      	str	r1, [sp, #16]
 800d03c:	2301      	movs	r3, #1
 800d03e:	e6c7      	b.n	800cdd0 <_vfiprintf_r+0x400>
 800d040:	003b      	movs	r3, r7
 800d042:	cb04      	ldmia	r3!, {r2}
 800d044:	0021      	movs	r1, r4
 800d046:	9304      	str	r3, [sp, #16]
 800d048:	2310      	movs	r3, #16
 800d04a:	4019      	ands	r1, r3
 800d04c:	421c      	tst	r4, r3
 800d04e:	d003      	beq.n	800d058 <_vfiprintf_r+0x688>
 800d050:	9200      	str	r2, [sp, #0]
 800d052:	9001      	str	r0, [sp, #4]
 800d054:	3b0f      	subs	r3, #15
 800d056:	e6bb      	b.n	800cdd0 <_vfiprintf_r+0x400>
 800d058:	2340      	movs	r3, #64	; 0x40
 800d05a:	0020      	movs	r0, r4
 800d05c:	4018      	ands	r0, r3
 800d05e:	421c      	tst	r4, r3
 800d060:	d003      	beq.n	800d06a <_vfiprintf_r+0x69a>
 800d062:	b293      	uxth	r3, r2
 800d064:	9300      	str	r3, [sp, #0]
 800d066:	9101      	str	r1, [sp, #4]
 800d068:	e7e8      	b.n	800d03c <_vfiprintf_r+0x66c>
 800d06a:	2380      	movs	r3, #128	; 0x80
 800d06c:	0021      	movs	r1, r4
 800d06e:	009b      	lsls	r3, r3, #2
 800d070:	4019      	ands	r1, r3
 800d072:	421c      	tst	r4, r3
 800d074:	d003      	beq.n	800d07e <_vfiprintf_r+0x6ae>
 800d076:	b2d3      	uxtb	r3, r2
 800d078:	9300      	str	r3, [sp, #0]
 800d07a:	9001      	str	r0, [sp, #4]
 800d07c:	e7de      	b.n	800d03c <_vfiprintf_r+0x66c>
 800d07e:	9200      	str	r2, [sp, #0]
 800d080:	e7f1      	b.n	800d066 <_vfiprintf_r+0x696>
 800d082:	4a23      	ldr	r2, [pc, #140]	; (800d110 <_vfiprintf_r+0x740>)
 800d084:	0020      	movs	r0, r4
 800d086:	920c      	str	r2, [sp, #48]	; 0x30
 800d088:	2220      	movs	r2, #32
 800d08a:	4010      	ands	r0, r2
 800d08c:	4214      	tst	r4, r2
 800d08e:	d019      	beq.n	800d0c4 <_vfiprintf_r+0x6f4>
 800d090:	3a19      	subs	r2, #25
 800d092:	3707      	adds	r7, #7
 800d094:	4397      	bics	r7, r2
 800d096:	0038      	movs	r0, r7
 800d098:	c806      	ldmia	r0!, {r1, r2}
 800d09a:	9100      	str	r1, [sp, #0]
 800d09c:	9201      	str	r2, [sp, #4]
 800d09e:	9004      	str	r0, [sp, #16]
 800d0a0:	07e2      	lsls	r2, r4, #31
 800d0a2:	d509      	bpl.n	800d0b8 <_vfiprintf_r+0x6e8>
 800d0a4:	9a00      	ldr	r2, [sp, #0]
 800d0a6:	9901      	ldr	r1, [sp, #4]
 800d0a8:	430a      	orrs	r2, r1
 800d0aa:	d005      	beq.n	800d0b8 <_vfiprintf_r+0x6e8>
 800d0ac:	aa13      	add	r2, sp, #76	; 0x4c
 800d0ae:	2130      	movs	r1, #48	; 0x30
 800d0b0:	7053      	strb	r3, [r2, #1]
 800d0b2:	2302      	movs	r3, #2
 800d0b4:	7011      	strb	r1, [r2, #0]
 800d0b6:	431c      	orrs	r4, r3
 800d0b8:	4b10      	ldr	r3, [pc, #64]	; (800d0fc <_vfiprintf_r+0x72c>)
 800d0ba:	401c      	ands	r4, r3
 800d0bc:	2302      	movs	r3, #2
 800d0be:	e687      	b.n	800cdd0 <_vfiprintf_r+0x400>
 800d0c0:	4a10      	ldr	r2, [pc, #64]	; (800d104 <_vfiprintf_r+0x734>)
 800d0c2:	e7df      	b.n	800d084 <_vfiprintf_r+0x6b4>
 800d0c4:	0039      	movs	r1, r7
 800d0c6:	c904      	ldmia	r1!, {r2}
 800d0c8:	0026      	movs	r6, r4
 800d0ca:	9104      	str	r1, [sp, #16]
 800d0cc:	2110      	movs	r1, #16
 800d0ce:	400e      	ands	r6, r1
 800d0d0:	420c      	tst	r4, r1
 800d0d2:	d002      	beq.n	800d0da <_vfiprintf_r+0x70a>
 800d0d4:	9200      	str	r2, [sp, #0]
 800d0d6:	9001      	str	r0, [sp, #4]
 800d0d8:	e7e2      	b.n	800d0a0 <_vfiprintf_r+0x6d0>
 800d0da:	2140      	movs	r1, #64	; 0x40
 800d0dc:	0020      	movs	r0, r4
 800d0de:	4008      	ands	r0, r1
 800d0e0:	420c      	tst	r4, r1
 800d0e2:	d003      	beq.n	800d0ec <_vfiprintf_r+0x71c>
 800d0e4:	b292      	uxth	r2, r2
 800d0e6:	9200      	str	r2, [sp, #0]
 800d0e8:	9601      	str	r6, [sp, #4]
 800d0ea:	e7d9      	b.n	800d0a0 <_vfiprintf_r+0x6d0>
 800d0ec:	2180      	movs	r1, #128	; 0x80
 800d0ee:	0026      	movs	r6, r4
 800d0f0:	0089      	lsls	r1, r1, #2
 800d0f2:	400e      	ands	r6, r1
 800d0f4:	420c      	tst	r4, r1
 800d0f6:	d0f6      	beq.n	800d0e6 <_vfiprintf_r+0x716>
 800d0f8:	b2d2      	uxtb	r2, r2
 800d0fa:	e7eb      	b.n	800d0d4 <_vfiprintf_r+0x704>
 800d0fc:	fffffbff 	.word	0xfffffbff
 800d100:	00007830 	.word	0x00007830
 800d104:	0800fcac 	.word	0x0800fcac
 800d108:	0800fd91 	.word	0x0800fd91
 800d10c:	0800fda1 	.word	0x0800fda1
 800d110:	0800fcbd 	.word	0x0800fcbd
 800d114:	9b01      	ldr	r3, [sp, #4]
 800d116:	2b00      	cmp	r3, #0
 800d118:	d109      	bne.n	800d12e <_vfiprintf_r+0x75e>
 800d11a:	9b00      	ldr	r3, [sp, #0]
 800d11c:	2b09      	cmp	r3, #9
 800d11e:	d806      	bhi.n	800d12e <_vfiprintf_r+0x75e>
 800d120:	26b7      	movs	r6, #183	; 0xb7
 800d122:	ab12      	add	r3, sp, #72	; 0x48
 800d124:	18f6      	adds	r6, r6, r3
 800d126:	9b00      	ldr	r3, [sp, #0]
 800d128:	3330      	adds	r3, #48	; 0x30
 800d12a:	7033      	strb	r3, [r6, #0]
 800d12c:	e115      	b.n	800d35a <_vfiprintf_r+0x98a>
 800d12e:	2380      	movs	r3, #128	; 0x80
 800d130:	2400      	movs	r4, #0
 800d132:	00db      	lsls	r3, r3, #3
 800d134:	403b      	ands	r3, r7
 800d136:	ae40      	add	r6, sp, #256	; 0x100
 800d138:	930a      	str	r3, [sp, #40]	; 0x28
 800d13a:	220a      	movs	r2, #10
 800d13c:	9800      	ldr	r0, [sp, #0]
 800d13e:	9901      	ldr	r1, [sp, #4]
 800d140:	2300      	movs	r3, #0
 800d142:	f7f3 f9af 	bl	80004a4 <__aeabi_uldivmod>
 800d146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d148:	3e01      	subs	r6, #1
 800d14a:	3230      	adds	r2, #48	; 0x30
 800d14c:	900b      	str	r0, [sp, #44]	; 0x2c
 800d14e:	9110      	str	r1, [sp, #64]	; 0x40
 800d150:	7032      	strb	r2, [r6, #0]
 800d152:	3401      	adds	r4, #1
 800d154:	2b00      	cmp	r3, #0
 800d156:	d01a      	beq.n	800d18e <_vfiprintf_r+0x7be>
 800d158:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d15a:	781b      	ldrb	r3, [r3, #0]
 800d15c:	42a3      	cmp	r3, r4
 800d15e:	d116      	bne.n	800d18e <_vfiprintf_r+0x7be>
 800d160:	2cff      	cmp	r4, #255	; 0xff
 800d162:	d014      	beq.n	800d18e <_vfiprintf_r+0x7be>
 800d164:	9b01      	ldr	r3, [sp, #4]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d102      	bne.n	800d170 <_vfiprintf_r+0x7a0>
 800d16a:	9b00      	ldr	r3, [sp, #0]
 800d16c:	2b09      	cmp	r3, #9
 800d16e:	d90e      	bls.n	800d18e <_vfiprintf_r+0x7be>
 800d170:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d172:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800d174:	1af6      	subs	r6, r6, r3
 800d176:	001a      	movs	r2, r3
 800d178:	0030      	movs	r0, r6
 800d17a:	f7fe fbab 	bl	800b8d4 <strncpy>
 800d17e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d180:	2400      	movs	r4, #0
 800d182:	785b      	ldrb	r3, [r3, #1]
 800d184:	1e5a      	subs	r2, r3, #1
 800d186:	4193      	sbcs	r3, r2
 800d188:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d18a:	18d3      	adds	r3, r2, r3
 800d18c:	930d      	str	r3, [sp, #52]	; 0x34
 800d18e:	9b01      	ldr	r3, [sp, #4]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d103      	bne.n	800d19c <_vfiprintf_r+0x7cc>
 800d194:	9b00      	ldr	r3, [sp, #0]
 800d196:	2b09      	cmp	r3, #9
 800d198:	d800      	bhi.n	800d19c <_vfiprintf_r+0x7cc>
 800d19a:	e0de      	b.n	800d35a <_vfiprintf_r+0x98a>
 800d19c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d19e:	9300      	str	r3, [sp, #0]
 800d1a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d1a2:	9301      	str	r3, [sp, #4]
 800d1a4:	e7c9      	b.n	800d13a <_vfiprintf_r+0x76a>
 800d1a6:	200f      	movs	r0, #15
 800d1a8:	9b00      	ldr	r3, [sp, #0]
 800d1aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d1ac:	4003      	ands	r3, r0
 800d1ae:	5cd3      	ldrb	r3, [r2, r3]
 800d1b0:	3e01      	subs	r6, #1
 800d1b2:	7033      	strb	r3, [r6, #0]
 800d1b4:	9b01      	ldr	r3, [sp, #4]
 800d1b6:	0719      	lsls	r1, r3, #28
 800d1b8:	9b00      	ldr	r3, [sp, #0]
 800d1ba:	091a      	lsrs	r2, r3, #4
 800d1bc:	9b01      	ldr	r3, [sp, #4]
 800d1be:	4311      	orrs	r1, r2
 800d1c0:	091b      	lsrs	r3, r3, #4
 800d1c2:	9301      	str	r3, [sp, #4]
 800d1c4:	000b      	movs	r3, r1
 800d1c6:	9a01      	ldr	r2, [sp, #4]
 800d1c8:	9100      	str	r1, [sp, #0]
 800d1ca:	4313      	orrs	r3, r2
 800d1cc:	d1ec      	bne.n	800d1a8 <_vfiprintf_r+0x7d8>
 800d1ce:	e0c4      	b.n	800d35a <_vfiprintf_r+0x98a>
 800d1d0:	ae40      	add	r6, sp, #256	; 0x100
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d000      	beq.n	800d1d8 <_vfiprintf_r+0x808>
 800d1d6:	e0c0      	b.n	800d35a <_vfiprintf_r+0x98a>
 800d1d8:	07e4      	lsls	r4, r4, #31
 800d1da:	d400      	bmi.n	800d1de <_vfiprintf_r+0x80e>
 800d1dc:	e0bd      	b.n	800d35a <_vfiprintf_r+0x98a>
 800d1de:	26b7      	movs	r6, #183	; 0xb7
 800d1e0:	ab12      	add	r3, sp, #72	; 0x48
 800d1e2:	18f6      	adds	r6, r6, r3
 800d1e4:	2330      	movs	r3, #48	; 0x30
 800d1e6:	e7a0      	b.n	800d12a <_vfiprintf_r+0x75a>
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d100      	bne.n	800d1ee <_vfiprintf_r+0x81e>
 800d1ec:	e07e      	b.n	800d2ec <_vfiprintf_r+0x91c>
 800d1ee:	ae27      	add	r6, sp, #156	; 0x9c
 800d1f0:	7033      	strb	r3, [r6, #0]
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	aa12      	add	r2, sp, #72	; 0x48
 800d1f6:	70d3      	strb	r3, [r2, #3]
 800d1f8:	9704      	str	r7, [sp, #16]
 800d1fa:	e576      	b.n	800ccea <_vfiprintf_r+0x31a>
 800d1fc:	2010      	movs	r0, #16
 800d1fe:	1812      	adds	r2, r2, r0
 800d200:	6068      	str	r0, [r5, #4]
 800d202:	9216      	str	r2, [sp, #88]	; 0x58
 800d204:	9315      	str	r3, [sp, #84]	; 0x54
 800d206:	2b07      	cmp	r3, #7
 800d208:	dd07      	ble.n	800d21a <_vfiprintf_r+0x84a>
 800d20a:	9903      	ldr	r1, [sp, #12]
 800d20c:	9806      	ldr	r0, [sp, #24]
 800d20e:	aa14      	add	r2, sp, #80	; 0x50
 800d210:	f7ff fbaa 	bl	800c968 <__sprint_r>
 800d214:	2800      	cmp	r0, #0
 800d216:	d144      	bne.n	800d2a2 <_vfiprintf_r+0x8d2>
 800d218:	a917      	add	r1, sp, #92	; 0x5c
 800d21a:	000d      	movs	r5, r1
 800d21c:	3f10      	subs	r7, #16
 800d21e:	e63b      	b.n	800ce98 <_vfiprintf_r+0x4c8>
 800d220:	2010      	movs	r0, #16
 800d222:	1812      	adds	r2, r2, r0
 800d224:	6068      	str	r0, [r5, #4]
 800d226:	9216      	str	r2, [sp, #88]	; 0x58
 800d228:	9315      	str	r3, [sp, #84]	; 0x54
 800d22a:	2b07      	cmp	r3, #7
 800d22c:	dd07      	ble.n	800d23e <_vfiprintf_r+0x86e>
 800d22e:	9903      	ldr	r1, [sp, #12]
 800d230:	9806      	ldr	r0, [sp, #24]
 800d232:	aa14      	add	r2, sp, #80	; 0x50
 800d234:	f7ff fb98 	bl	800c968 <__sprint_r>
 800d238:	2800      	cmp	r0, #0
 800d23a:	d132      	bne.n	800d2a2 <_vfiprintf_r+0x8d2>
 800d23c:	a917      	add	r1, sp, #92	; 0x5c
 800d23e:	000d      	movs	r5, r1
 800d240:	3f10      	subs	r7, #16
 800d242:	e67e      	b.n	800cf42 <_vfiprintf_r+0x572>
 800d244:	2010      	movs	r0, #16
 800d246:	1812      	adds	r2, r2, r0
 800d248:	6068      	str	r0, [r5, #4]
 800d24a:	9216      	str	r2, [sp, #88]	; 0x58
 800d24c:	9315      	str	r3, [sp, #84]	; 0x54
 800d24e:	2b07      	cmp	r3, #7
 800d250:	dd07      	ble.n	800d262 <_vfiprintf_r+0x892>
 800d252:	9903      	ldr	r1, [sp, #12]
 800d254:	9806      	ldr	r0, [sp, #24]
 800d256:	aa14      	add	r2, sp, #80	; 0x50
 800d258:	f7ff fb86 	bl	800c968 <__sprint_r>
 800d25c:	2800      	cmp	r0, #0
 800d25e:	d120      	bne.n	800d2a2 <_vfiprintf_r+0x8d2>
 800d260:	a917      	add	r1, sp, #92	; 0x5c
 800d262:	000d      	movs	r5, r1
 800d264:	3f10      	subs	r7, #16
 800d266:	e68b      	b.n	800cf80 <_vfiprintf_r+0x5b0>
 800d268:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d26a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d26c:	2610      	movs	r6, #16
 800d26e:	1a9c      	subs	r4, r3, r2
 800d270:	2c00      	cmp	r4, #0
 800d272:	dc00      	bgt.n	800d276 <_vfiprintf_r+0x8a6>
 800d274:	e6b7      	b.n	800cfe6 <_vfiprintf_r+0x616>
 800d276:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d278:	4a3b      	ldr	r2, [pc, #236]	; (800d368 <_vfiprintf_r+0x998>)
 800d27a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d27c:	3101      	adds	r1, #1
 800d27e:	602a      	str	r2, [r5, #0]
 800d280:	2c10      	cmp	r4, #16
 800d282:	dc22      	bgt.n	800d2ca <_vfiprintf_r+0x8fa>
 800d284:	606c      	str	r4, [r5, #4]
 800d286:	18e4      	adds	r4, r4, r3
 800d288:	9416      	str	r4, [sp, #88]	; 0x58
 800d28a:	9115      	str	r1, [sp, #84]	; 0x54
 800d28c:	2907      	cmp	r1, #7
 800d28e:	dc00      	bgt.n	800d292 <_vfiprintf_r+0x8c2>
 800d290:	e6a9      	b.n	800cfe6 <_vfiprintf_r+0x616>
 800d292:	9903      	ldr	r1, [sp, #12]
 800d294:	9806      	ldr	r0, [sp, #24]
 800d296:	aa14      	add	r2, sp, #80	; 0x50
 800d298:	f7ff fb66 	bl	800c968 <__sprint_r>
 800d29c:	2800      	cmp	r0, #0
 800d29e:	d100      	bne.n	800d2a2 <_vfiprintf_r+0x8d2>
 800d2a0:	e6a1      	b.n	800cfe6 <_vfiprintf_r+0x616>
 800d2a2:	9b03      	ldr	r3, [sp, #12]
 800d2a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d2a6:	07db      	lsls	r3, r3, #31
 800d2a8:	d407      	bmi.n	800d2ba <_vfiprintf_r+0x8ea>
 800d2aa:	9b03      	ldr	r3, [sp, #12]
 800d2ac:	899b      	ldrh	r3, [r3, #12]
 800d2ae:	059b      	lsls	r3, r3, #22
 800d2b0:	d403      	bmi.n	800d2ba <_vfiprintf_r+0x8ea>
 800d2b2:	9b03      	ldr	r3, [sp, #12]
 800d2b4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800d2b6:	f7fc f8fc 	bl	80094b2 <__retarget_lock_release_recursive>
 800d2ba:	9b03      	ldr	r3, [sp, #12]
 800d2bc:	899b      	ldrh	r3, [r3, #12]
 800d2be:	065b      	lsls	r3, r3, #25
 800d2c0:	d401      	bmi.n	800d2c6 <_vfiprintf_r+0x8f6>
 800d2c2:	f7ff fbc3 	bl	800ca4c <_vfiprintf_r+0x7c>
 800d2c6:	f7ff fbbe 	bl	800ca46 <_vfiprintf_r+0x76>
 800d2ca:	3310      	adds	r3, #16
 800d2cc:	606e      	str	r6, [r5, #4]
 800d2ce:	9316      	str	r3, [sp, #88]	; 0x58
 800d2d0:	9115      	str	r1, [sp, #84]	; 0x54
 800d2d2:	3508      	adds	r5, #8
 800d2d4:	2907      	cmp	r1, #7
 800d2d6:	dd07      	ble.n	800d2e8 <_vfiprintf_r+0x918>
 800d2d8:	9903      	ldr	r1, [sp, #12]
 800d2da:	9806      	ldr	r0, [sp, #24]
 800d2dc:	aa14      	add	r2, sp, #80	; 0x50
 800d2de:	f7ff fb43 	bl	800c968 <__sprint_r>
 800d2e2:	2800      	cmp	r0, #0
 800d2e4:	d1dd      	bne.n	800d2a2 <_vfiprintf_r+0x8d2>
 800d2e6:	ad17      	add	r5, sp, #92	; 0x5c
 800d2e8:	3c10      	subs	r4, #16
 800d2ea:	e7c4      	b.n	800d276 <_vfiprintf_r+0x8a6>
 800d2ec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d102      	bne.n	800d2f8 <_vfiprintf_r+0x928>
 800d2f2:	2300      	movs	r3, #0
 800d2f4:	9315      	str	r3, [sp, #84]	; 0x54
 800d2f6:	e7d4      	b.n	800d2a2 <_vfiprintf_r+0x8d2>
 800d2f8:	9903      	ldr	r1, [sp, #12]
 800d2fa:	9806      	ldr	r0, [sp, #24]
 800d2fc:	aa14      	add	r2, sp, #80	; 0x50
 800d2fe:	f7ff fb33 	bl	800c968 <__sprint_r>
 800d302:	2800      	cmp	r0, #0
 800d304:	d0f5      	beq.n	800d2f2 <_vfiprintf_r+0x922>
 800d306:	e7cc      	b.n	800d2a2 <_vfiprintf_r+0x8d2>
 800d308:	0027      	movs	r7, r4
 800d30a:	2a00      	cmp	r2, #0
 800d30c:	d100      	bne.n	800d310 <_vfiprintf_r+0x940>
 800d30e:	e51b      	b.n	800cd48 <_vfiprintf_r+0x378>
 800d310:	2b01      	cmp	r3, #1
 800d312:	d100      	bne.n	800d316 <_vfiprintf_r+0x946>
 800d314:	e6fe      	b.n	800d114 <_vfiprintf_r+0x744>
 800d316:	ae40      	add	r6, sp, #256	; 0x100
 800d318:	2b02      	cmp	r3, #2
 800d31a:	d100      	bne.n	800d31e <_vfiprintf_r+0x94e>
 800d31c:	e743      	b.n	800d1a6 <_vfiprintf_r+0x7d6>
 800d31e:	2307      	movs	r3, #7
 800d320:	469c      	mov	ip, r3
 800d322:	4663      	mov	r3, ip
 800d324:	9900      	ldr	r1, [sp, #0]
 800d326:	0032      	movs	r2, r6
 800d328:	400b      	ands	r3, r1
 800d32a:	9901      	ldr	r1, [sp, #4]
 800d32c:	3e01      	subs	r6, #1
 800d32e:	074c      	lsls	r4, r1, #29
 800d330:	9900      	ldr	r1, [sp, #0]
 800d332:	3330      	adds	r3, #48	; 0x30
 800d334:	08c8      	lsrs	r0, r1, #3
 800d336:	9901      	ldr	r1, [sp, #4]
 800d338:	4304      	orrs	r4, r0
 800d33a:	08c9      	lsrs	r1, r1, #3
 800d33c:	9101      	str	r1, [sp, #4]
 800d33e:	0021      	movs	r1, r4
 800d340:	9801      	ldr	r0, [sp, #4]
 800d342:	7033      	strb	r3, [r6, #0]
 800d344:	9400      	str	r4, [sp, #0]
 800d346:	4301      	orrs	r1, r0
 800d348:	d1eb      	bne.n	800d322 <_vfiprintf_r+0x952>
 800d34a:	07f9      	lsls	r1, r7, #31
 800d34c:	d505      	bpl.n	800d35a <_vfiprintf_r+0x98a>
 800d34e:	2b30      	cmp	r3, #48	; 0x30
 800d350:	d003      	beq.n	800d35a <_vfiprintf_r+0x98a>
 800d352:	2330      	movs	r3, #48	; 0x30
 800d354:	3e01      	subs	r6, #1
 800d356:	7033      	strb	r3, [r6, #0]
 800d358:	1e96      	subs	r6, r2, #2
 800d35a:	9b05      	ldr	r3, [sp, #20]
 800d35c:	003c      	movs	r4, r7
 800d35e:	930b      	str	r3, [sp, #44]	; 0x2c
 800d360:	ab40      	add	r3, sp, #256	; 0x100
 800d362:	1b9b      	subs	r3, r3, r6
 800d364:	9305      	str	r3, [sp, #20]
 800d366:	e575      	b.n	800ce54 <_vfiprintf_r+0x484>
 800d368:	0800fd91 	.word	0x0800fd91

0800d36c <__sbprintf>:
 800d36c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d36e:	0015      	movs	r5, r2
 800d370:	2202      	movs	r2, #2
 800d372:	4c1e      	ldr	r4, [pc, #120]	; (800d3ec <__sbprintf+0x80>)
 800d374:	001f      	movs	r7, r3
 800d376:	898b      	ldrh	r3, [r1, #12]
 800d378:	44a5      	add	sp, r4
 800d37a:	4393      	bics	r3, r2
 800d37c:	466a      	mov	r2, sp
 800d37e:	8193      	strh	r3, [r2, #12]
 800d380:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800d382:	0006      	movs	r6, r0
 800d384:	9319      	str	r3, [sp, #100]	; 0x64
 800d386:	89cb      	ldrh	r3, [r1, #14]
 800d388:	a816      	add	r0, sp, #88	; 0x58
 800d38a:	81d3      	strh	r3, [r2, #14]
 800d38c:	69cb      	ldr	r3, [r1, #28]
 800d38e:	000c      	movs	r4, r1
 800d390:	9307      	str	r3, [sp, #28]
 800d392:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800d394:	9309      	str	r3, [sp, #36]	; 0x24
 800d396:	ab1a      	add	r3, sp, #104	; 0x68
 800d398:	9300      	str	r3, [sp, #0]
 800d39a:	9304      	str	r3, [sp, #16]
 800d39c:	2380      	movs	r3, #128	; 0x80
 800d39e:	00db      	lsls	r3, r3, #3
 800d3a0:	9302      	str	r3, [sp, #8]
 800d3a2:	9305      	str	r3, [sp, #20]
 800d3a4:	2300      	movs	r3, #0
 800d3a6:	9306      	str	r3, [sp, #24]
 800d3a8:	f7fc f880 	bl	80094ac <__retarget_lock_init_recursive>
 800d3ac:	002a      	movs	r2, r5
 800d3ae:	003b      	movs	r3, r7
 800d3b0:	4669      	mov	r1, sp
 800d3b2:	0030      	movs	r0, r6
 800d3b4:	f7ff fb0c 	bl	800c9d0 <_vfiprintf_r>
 800d3b8:	1e05      	subs	r5, r0, #0
 800d3ba:	db07      	blt.n	800d3cc <__sbprintf+0x60>
 800d3bc:	4669      	mov	r1, sp
 800d3be:	0030      	movs	r0, r6
 800d3c0:	f7fe fa62 	bl	800b888 <_fflush_r>
 800d3c4:	2800      	cmp	r0, #0
 800d3c6:	d001      	beq.n	800d3cc <__sbprintf+0x60>
 800d3c8:	2501      	movs	r5, #1
 800d3ca:	426d      	negs	r5, r5
 800d3cc:	466b      	mov	r3, sp
 800d3ce:	899a      	ldrh	r2, [r3, #12]
 800d3d0:	2340      	movs	r3, #64	; 0x40
 800d3d2:	421a      	tst	r2, r3
 800d3d4:	d002      	beq.n	800d3dc <__sbprintf+0x70>
 800d3d6:	89a2      	ldrh	r2, [r4, #12]
 800d3d8:	4313      	orrs	r3, r2
 800d3da:	81a3      	strh	r3, [r4, #12]
 800d3dc:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d3de:	f7fc f866 	bl	80094ae <__retarget_lock_close_recursive>
 800d3e2:	0028      	movs	r0, r5
 800d3e4:	4b02      	ldr	r3, [pc, #8]	; (800d3f0 <__sbprintf+0x84>)
 800d3e6:	449d      	add	sp, r3
 800d3e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d3ea:	46c0      	nop			; (mov r8, r8)
 800d3ec:	fffffb94 	.word	0xfffffb94
 800d3f0:	0000046c 	.word	0x0000046c

0800d3f4 <__sfvwrite_r>:
 800d3f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d3f6:	6893      	ldr	r3, [r2, #8]
 800d3f8:	b087      	sub	sp, #28
 800d3fa:	000c      	movs	r4, r1
 800d3fc:	9002      	str	r0, [sp, #8]
 800d3fe:	9204      	str	r2, [sp, #16]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d102      	bne.n	800d40a <__sfvwrite_r+0x16>
 800d404:	2000      	movs	r0, #0
 800d406:	b007      	add	sp, #28
 800d408:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d40a:	898b      	ldrh	r3, [r1, #12]
 800d40c:	071b      	lsls	r3, r3, #28
 800d40e:	d557      	bpl.n	800d4c0 <__sfvwrite_r+0xcc>
 800d410:	690b      	ldr	r3, [r1, #16]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d054      	beq.n	800d4c0 <__sfvwrite_r+0xcc>
 800d416:	9b04      	ldr	r3, [sp, #16]
 800d418:	2202      	movs	r2, #2
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	9301      	str	r3, [sp, #4]
 800d41e:	89a3      	ldrh	r3, [r4, #12]
 800d420:	001f      	movs	r7, r3
 800d422:	4017      	ands	r7, r2
 800d424:	4213      	tst	r3, r2
 800d426:	d171      	bne.n	800d50c <__sfvwrite_r+0x118>
 800d428:	2201      	movs	r2, #1
 800d42a:	2101      	movs	r1, #1
 800d42c:	401a      	ands	r2, r3
 800d42e:	420b      	tst	r3, r1
 800d430:	d100      	bne.n	800d434 <__sfvwrite_r+0x40>
 800d432:	e0a5      	b.n	800d580 <__sfvwrite_r+0x18c>
 800d434:	0038      	movs	r0, r7
 800d436:	003e      	movs	r6, r7
 800d438:	9703      	str	r7, [sp, #12]
 800d43a:	9b03      	ldr	r3, [sp, #12]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d100      	bne.n	800d442 <__sfvwrite_r+0x4e>
 800d440:	e10b      	b.n	800d65a <__sfvwrite_r+0x266>
 800d442:	2800      	cmp	r0, #0
 800d444:	d10a      	bne.n	800d45c <__sfvwrite_r+0x68>
 800d446:	001a      	movs	r2, r3
 800d448:	210a      	movs	r1, #10
 800d44a:	0030      	movs	r0, r6
 800d44c:	f7fe fa8b 	bl	800b966 <memchr>
 800d450:	9b03      	ldr	r3, [sp, #12]
 800d452:	1c5f      	adds	r7, r3, #1
 800d454:	2800      	cmp	r0, #0
 800d456:	d001      	beq.n	800d45c <__sfvwrite_r+0x68>
 800d458:	3001      	adds	r0, #1
 800d45a:	1b87      	subs	r7, r0, r6
 800d45c:	9b03      	ldr	r3, [sp, #12]
 800d45e:	9705      	str	r7, [sp, #20]
 800d460:	429f      	cmp	r7, r3
 800d462:	d900      	bls.n	800d466 <__sfvwrite_r+0x72>
 800d464:	9305      	str	r3, [sp, #20]
 800d466:	6820      	ldr	r0, [r4, #0]
 800d468:	6922      	ldr	r2, [r4, #16]
 800d46a:	68a5      	ldr	r5, [r4, #8]
 800d46c:	6963      	ldr	r3, [r4, #20]
 800d46e:	4290      	cmp	r0, r2
 800d470:	d800      	bhi.n	800d474 <__sfvwrite_r+0x80>
 800d472:	e0fb      	b.n	800d66c <__sfvwrite_r+0x278>
 800d474:	9a05      	ldr	r2, [sp, #20]
 800d476:	18ed      	adds	r5, r5, r3
 800d478:	42aa      	cmp	r2, r5
 800d47a:	dc00      	bgt.n	800d47e <__sfvwrite_r+0x8a>
 800d47c:	e0f6      	b.n	800d66c <__sfvwrite_r+0x278>
 800d47e:	0031      	movs	r1, r6
 800d480:	002a      	movs	r2, r5
 800d482:	f000 f9e0 	bl	800d846 <memmove>
 800d486:	6823      	ldr	r3, [r4, #0]
 800d488:	0021      	movs	r1, r4
 800d48a:	195b      	adds	r3, r3, r5
 800d48c:	9802      	ldr	r0, [sp, #8]
 800d48e:	6023      	str	r3, [r4, #0]
 800d490:	f7fe f9fa 	bl	800b888 <_fflush_r>
 800d494:	2800      	cmp	r0, #0
 800d496:	d16e      	bne.n	800d576 <__sfvwrite_r+0x182>
 800d498:	2001      	movs	r0, #1
 800d49a:	1b7f      	subs	r7, r7, r5
 800d49c:	d105      	bne.n	800d4aa <__sfvwrite_r+0xb6>
 800d49e:	0021      	movs	r1, r4
 800d4a0:	9802      	ldr	r0, [sp, #8]
 800d4a2:	f7fe f9f1 	bl	800b888 <_fflush_r>
 800d4a6:	2800      	cmp	r0, #0
 800d4a8:	d165      	bne.n	800d576 <__sfvwrite_r+0x182>
 800d4aa:	9b03      	ldr	r3, [sp, #12]
 800d4ac:	9a04      	ldr	r2, [sp, #16]
 800d4ae:	1b5b      	subs	r3, r3, r5
 800d4b0:	9303      	str	r3, [sp, #12]
 800d4b2:	9b04      	ldr	r3, [sp, #16]
 800d4b4:	1976      	adds	r6, r6, r5
 800d4b6:	689b      	ldr	r3, [r3, #8]
 800d4b8:	1b5b      	subs	r3, r3, r5
 800d4ba:	6093      	str	r3, [r2, #8]
 800d4bc:	d1bd      	bne.n	800d43a <__sfvwrite_r+0x46>
 800d4be:	e7a1      	b.n	800d404 <__sfvwrite_r+0x10>
 800d4c0:	0021      	movs	r1, r4
 800d4c2:	9802      	ldr	r0, [sp, #8]
 800d4c4:	f000 f8f4 	bl	800d6b0 <__swsetup_r>
 800d4c8:	2800      	cmp	r0, #0
 800d4ca:	d0a4      	beq.n	800d416 <__sfvwrite_r+0x22>
 800d4cc:	2001      	movs	r0, #1
 800d4ce:	4240      	negs	r0, r0
 800d4d0:	e799      	b.n	800d406 <__sfvwrite_r+0x12>
 800d4d2:	9b01      	ldr	r3, [sp, #4]
 800d4d4:	681e      	ldr	r6, [r3, #0]
 800d4d6:	685d      	ldr	r5, [r3, #4]
 800d4d8:	3308      	adds	r3, #8
 800d4da:	9301      	str	r3, [sp, #4]
 800d4dc:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800d4de:	69e1      	ldr	r1, [r4, #28]
 800d4e0:	2d00      	cmp	r5, #0
 800d4e2:	d0f6      	beq.n	800d4d2 <__sfvwrite_r+0xde>
 800d4e4:	4a6e      	ldr	r2, [pc, #440]	; (800d6a0 <__sfvwrite_r+0x2ac>)
 800d4e6:	002b      	movs	r3, r5
 800d4e8:	4295      	cmp	r5, r2
 800d4ea:	d900      	bls.n	800d4ee <__sfvwrite_r+0xfa>
 800d4ec:	0013      	movs	r3, r2
 800d4ee:	0032      	movs	r2, r6
 800d4f0:	9802      	ldr	r0, [sp, #8]
 800d4f2:	47b8      	blx	r7
 800d4f4:	2800      	cmp	r0, #0
 800d4f6:	dd3e      	ble.n	800d576 <__sfvwrite_r+0x182>
 800d4f8:	9b04      	ldr	r3, [sp, #16]
 800d4fa:	9a04      	ldr	r2, [sp, #16]
 800d4fc:	689b      	ldr	r3, [r3, #8]
 800d4fe:	1836      	adds	r6, r6, r0
 800d500:	1a1b      	subs	r3, r3, r0
 800d502:	1a2d      	subs	r5, r5, r0
 800d504:	6093      	str	r3, [r2, #8]
 800d506:	2b00      	cmp	r3, #0
 800d508:	d1e8      	bne.n	800d4dc <__sfvwrite_r+0xe8>
 800d50a:	e77b      	b.n	800d404 <__sfvwrite_r+0x10>
 800d50c:	2600      	movs	r6, #0
 800d50e:	0035      	movs	r5, r6
 800d510:	e7e4      	b.n	800d4dc <__sfvwrite_r+0xe8>
 800d512:	9b01      	ldr	r3, [sp, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	9303      	str	r3, [sp, #12]
 800d518:	9b01      	ldr	r3, [sp, #4]
 800d51a:	685d      	ldr	r5, [r3, #4]
 800d51c:	3308      	adds	r3, #8
 800d51e:	9301      	str	r3, [sp, #4]
 800d520:	220c      	movs	r2, #12
 800d522:	5ea3      	ldrsh	r3, [r4, r2]
 800d524:	6820      	ldr	r0, [r4, #0]
 800d526:	68a6      	ldr	r6, [r4, #8]
 800d528:	2d00      	cmp	r5, #0
 800d52a:	d0f2      	beq.n	800d512 <__sfvwrite_r+0x11e>
 800d52c:	2180      	movs	r1, #128	; 0x80
 800d52e:	0089      	lsls	r1, r1, #2
 800d530:	b29a      	uxth	r2, r3
 800d532:	420b      	tst	r3, r1
 800d534:	d062      	beq.n	800d5fc <__sfvwrite_r+0x208>
 800d536:	42ae      	cmp	r6, r5
 800d538:	d837      	bhi.n	800d5aa <__sfvwrite_r+0x1b6>
 800d53a:	2390      	movs	r3, #144	; 0x90
 800d53c:	00db      	lsls	r3, r3, #3
 800d53e:	421a      	tst	r2, r3
 800d540:	d033      	beq.n	800d5aa <__sfvwrite_r+0x1b6>
 800d542:	6921      	ldr	r1, [r4, #16]
 800d544:	1a43      	subs	r3, r0, r1
 800d546:	2003      	movs	r0, #3
 800d548:	9305      	str	r3, [sp, #20]
 800d54a:	6963      	ldr	r3, [r4, #20]
 800d54c:	4343      	muls	r3, r0
 800d54e:	0fdf      	lsrs	r7, r3, #31
 800d550:	18ff      	adds	r7, r7, r3
 800d552:	9b05      	ldr	r3, [sp, #20]
 800d554:	107f      	asrs	r7, r7, #1
 800d556:	3301      	adds	r3, #1
 800d558:	195b      	adds	r3, r3, r5
 800d55a:	42bb      	cmp	r3, r7
 800d55c:	d900      	bls.n	800d560 <__sfvwrite_r+0x16c>
 800d55e:	001f      	movs	r7, r3
 800d560:	0552      	lsls	r2, r2, #21
 800d562:	d53c      	bpl.n	800d5de <__sfvwrite_r+0x1ea>
 800d564:	0039      	movs	r1, r7
 800d566:	9802      	ldr	r0, [sp, #8]
 800d568:	f7fc f8c8 	bl	80096fc <_malloc_r>
 800d56c:	1e06      	subs	r6, r0, #0
 800d56e:	d10a      	bne.n	800d586 <__sfvwrite_r+0x192>
 800d570:	230c      	movs	r3, #12
 800d572:	9a02      	ldr	r2, [sp, #8]
 800d574:	6013      	str	r3, [r2, #0]
 800d576:	2340      	movs	r3, #64	; 0x40
 800d578:	89a2      	ldrh	r2, [r4, #12]
 800d57a:	4313      	orrs	r3, r2
 800d57c:	81a3      	strh	r3, [r4, #12]
 800d57e:	e7a5      	b.n	800d4cc <__sfvwrite_r+0xd8>
 800d580:	0015      	movs	r5, r2
 800d582:	9203      	str	r2, [sp, #12]
 800d584:	e7cc      	b.n	800d520 <__sfvwrite_r+0x12c>
 800d586:	9a05      	ldr	r2, [sp, #20]
 800d588:	6921      	ldr	r1, [r4, #16]
 800d58a:	f7fb ff93 	bl	80094b4 <memcpy>
 800d58e:	89a2      	ldrh	r2, [r4, #12]
 800d590:	4b44      	ldr	r3, [pc, #272]	; (800d6a4 <__sfvwrite_r+0x2b0>)
 800d592:	401a      	ands	r2, r3
 800d594:	2380      	movs	r3, #128	; 0x80
 800d596:	4313      	orrs	r3, r2
 800d598:	81a3      	strh	r3, [r4, #12]
 800d59a:	9b05      	ldr	r3, [sp, #20]
 800d59c:	6126      	str	r6, [r4, #16]
 800d59e:	18f6      	adds	r6, r6, r3
 800d5a0:	6026      	str	r6, [r4, #0]
 800d5a2:	002e      	movs	r6, r5
 800d5a4:	6167      	str	r7, [r4, #20]
 800d5a6:	1aff      	subs	r7, r7, r3
 800d5a8:	60a7      	str	r7, [r4, #8]
 800d5aa:	002f      	movs	r7, r5
 800d5ac:	42ae      	cmp	r6, r5
 800d5ae:	d900      	bls.n	800d5b2 <__sfvwrite_r+0x1be>
 800d5b0:	002e      	movs	r6, r5
 800d5b2:	0032      	movs	r2, r6
 800d5b4:	9903      	ldr	r1, [sp, #12]
 800d5b6:	6820      	ldr	r0, [r4, #0]
 800d5b8:	f000 f945 	bl	800d846 <memmove>
 800d5bc:	68a3      	ldr	r3, [r4, #8]
 800d5be:	1b9b      	subs	r3, r3, r6
 800d5c0:	60a3      	str	r3, [r4, #8]
 800d5c2:	6823      	ldr	r3, [r4, #0]
 800d5c4:	199b      	adds	r3, r3, r6
 800d5c6:	6023      	str	r3, [r4, #0]
 800d5c8:	9b03      	ldr	r3, [sp, #12]
 800d5ca:	9a04      	ldr	r2, [sp, #16]
 800d5cc:	19db      	adds	r3, r3, r7
 800d5ce:	9303      	str	r3, [sp, #12]
 800d5d0:	9b04      	ldr	r3, [sp, #16]
 800d5d2:	1bed      	subs	r5, r5, r7
 800d5d4:	689b      	ldr	r3, [r3, #8]
 800d5d6:	1bdb      	subs	r3, r3, r7
 800d5d8:	6093      	str	r3, [r2, #8]
 800d5da:	d1a1      	bne.n	800d520 <__sfvwrite_r+0x12c>
 800d5dc:	e712      	b.n	800d404 <__sfvwrite_r+0x10>
 800d5de:	003a      	movs	r2, r7
 800d5e0:	9802      	ldr	r0, [sp, #8]
 800d5e2:	f000 f94b 	bl	800d87c <_realloc_r>
 800d5e6:	1e06      	subs	r6, r0, #0
 800d5e8:	d1d7      	bne.n	800d59a <__sfvwrite_r+0x1a6>
 800d5ea:	6921      	ldr	r1, [r4, #16]
 800d5ec:	9802      	ldr	r0, [sp, #8]
 800d5ee:	f7fb ffd3 	bl	8009598 <_free_r>
 800d5f2:	2280      	movs	r2, #128	; 0x80
 800d5f4:	89a3      	ldrh	r3, [r4, #12]
 800d5f6:	4393      	bics	r3, r2
 800d5f8:	81a3      	strh	r3, [r4, #12]
 800d5fa:	e7b9      	b.n	800d570 <__sfvwrite_r+0x17c>
 800d5fc:	6923      	ldr	r3, [r4, #16]
 800d5fe:	4283      	cmp	r3, r0
 800d600:	d302      	bcc.n	800d608 <__sfvwrite_r+0x214>
 800d602:	6967      	ldr	r7, [r4, #20]
 800d604:	42af      	cmp	r7, r5
 800d606:	d916      	bls.n	800d636 <__sfvwrite_r+0x242>
 800d608:	42ae      	cmp	r6, r5
 800d60a:	d900      	bls.n	800d60e <__sfvwrite_r+0x21a>
 800d60c:	002e      	movs	r6, r5
 800d60e:	0032      	movs	r2, r6
 800d610:	9903      	ldr	r1, [sp, #12]
 800d612:	f000 f918 	bl	800d846 <memmove>
 800d616:	68a3      	ldr	r3, [r4, #8]
 800d618:	6822      	ldr	r2, [r4, #0]
 800d61a:	1b9b      	subs	r3, r3, r6
 800d61c:	1992      	adds	r2, r2, r6
 800d61e:	0037      	movs	r7, r6
 800d620:	60a3      	str	r3, [r4, #8]
 800d622:	6022      	str	r2, [r4, #0]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d1cf      	bne.n	800d5c8 <__sfvwrite_r+0x1d4>
 800d628:	0021      	movs	r1, r4
 800d62a:	9802      	ldr	r0, [sp, #8]
 800d62c:	f7fe f92c 	bl	800b888 <_fflush_r>
 800d630:	2800      	cmp	r0, #0
 800d632:	d0c9      	beq.n	800d5c8 <__sfvwrite_r+0x1d4>
 800d634:	e79f      	b.n	800d576 <__sfvwrite_r+0x182>
 800d636:	4b1c      	ldr	r3, [pc, #112]	; (800d6a8 <__sfvwrite_r+0x2b4>)
 800d638:	0028      	movs	r0, r5
 800d63a:	429d      	cmp	r5, r3
 800d63c:	d900      	bls.n	800d640 <__sfvwrite_r+0x24c>
 800d63e:	481b      	ldr	r0, [pc, #108]	; (800d6ac <__sfvwrite_r+0x2b8>)
 800d640:	0039      	movs	r1, r7
 800d642:	f7f2 fe05 	bl	8000250 <__divsi3>
 800d646:	003b      	movs	r3, r7
 800d648:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d64a:	4343      	muls	r3, r0
 800d64c:	9a03      	ldr	r2, [sp, #12]
 800d64e:	69e1      	ldr	r1, [r4, #28]
 800d650:	9802      	ldr	r0, [sp, #8]
 800d652:	47b0      	blx	r6
 800d654:	1e07      	subs	r7, r0, #0
 800d656:	dcb7      	bgt.n	800d5c8 <__sfvwrite_r+0x1d4>
 800d658:	e78d      	b.n	800d576 <__sfvwrite_r+0x182>
 800d65a:	9b01      	ldr	r3, [sp, #4]
 800d65c:	2000      	movs	r0, #0
 800d65e:	681e      	ldr	r6, [r3, #0]
 800d660:	685b      	ldr	r3, [r3, #4]
 800d662:	9303      	str	r3, [sp, #12]
 800d664:	9b01      	ldr	r3, [sp, #4]
 800d666:	3308      	adds	r3, #8
 800d668:	9301      	str	r3, [sp, #4]
 800d66a:	e6e6      	b.n	800d43a <__sfvwrite_r+0x46>
 800d66c:	9a05      	ldr	r2, [sp, #20]
 800d66e:	4293      	cmp	r3, r2
 800d670:	dc08      	bgt.n	800d684 <__sfvwrite_r+0x290>
 800d672:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d674:	0032      	movs	r2, r6
 800d676:	69e1      	ldr	r1, [r4, #28]
 800d678:	9802      	ldr	r0, [sp, #8]
 800d67a:	47a8      	blx	r5
 800d67c:	1e05      	subs	r5, r0, #0
 800d67e:	dd00      	ble.n	800d682 <__sfvwrite_r+0x28e>
 800d680:	e70a      	b.n	800d498 <__sfvwrite_r+0xa4>
 800d682:	e778      	b.n	800d576 <__sfvwrite_r+0x182>
 800d684:	9a05      	ldr	r2, [sp, #20]
 800d686:	0031      	movs	r1, r6
 800d688:	f000 f8dd 	bl	800d846 <memmove>
 800d68c:	9a05      	ldr	r2, [sp, #20]
 800d68e:	68a3      	ldr	r3, [r4, #8]
 800d690:	0015      	movs	r5, r2
 800d692:	1a9b      	subs	r3, r3, r2
 800d694:	60a3      	str	r3, [r4, #8]
 800d696:	6823      	ldr	r3, [r4, #0]
 800d698:	189b      	adds	r3, r3, r2
 800d69a:	6023      	str	r3, [r4, #0]
 800d69c:	e6fc      	b.n	800d498 <__sfvwrite_r+0xa4>
 800d69e:	46c0      	nop			; (mov r8, r8)
 800d6a0:	7ffffc00 	.word	0x7ffffc00
 800d6a4:	fffffb7f 	.word	0xfffffb7f
 800d6a8:	7ffffffe 	.word	0x7ffffffe
 800d6ac:	7fffffff 	.word	0x7fffffff

0800d6b0 <__swsetup_r>:
 800d6b0:	4b30      	ldr	r3, [pc, #192]	; (800d774 <__swsetup_r+0xc4>)
 800d6b2:	b570      	push	{r4, r5, r6, lr}
 800d6b4:	0005      	movs	r5, r0
 800d6b6:	6818      	ldr	r0, [r3, #0]
 800d6b8:	000c      	movs	r4, r1
 800d6ba:	2800      	cmp	r0, #0
 800d6bc:	d004      	beq.n	800d6c8 <__swsetup_r+0x18>
 800d6be:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d101      	bne.n	800d6c8 <__swsetup_r+0x18>
 800d6c4:	f7fb fd96 	bl	80091f4 <__sinit>
 800d6c8:	230c      	movs	r3, #12
 800d6ca:	5ee2      	ldrsh	r2, [r4, r3]
 800d6cc:	b293      	uxth	r3, r2
 800d6ce:	0711      	lsls	r1, r2, #28
 800d6d0:	d423      	bmi.n	800d71a <__swsetup_r+0x6a>
 800d6d2:	06d9      	lsls	r1, r3, #27
 800d6d4:	d407      	bmi.n	800d6e6 <__swsetup_r+0x36>
 800d6d6:	2309      	movs	r3, #9
 800d6d8:	2001      	movs	r0, #1
 800d6da:	602b      	str	r3, [r5, #0]
 800d6dc:	3337      	adds	r3, #55	; 0x37
 800d6de:	4313      	orrs	r3, r2
 800d6e0:	81a3      	strh	r3, [r4, #12]
 800d6e2:	4240      	negs	r0, r0
 800d6e4:	bd70      	pop	{r4, r5, r6, pc}
 800d6e6:	075b      	lsls	r3, r3, #29
 800d6e8:	d513      	bpl.n	800d712 <__swsetup_r+0x62>
 800d6ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800d6ec:	2900      	cmp	r1, #0
 800d6ee:	d008      	beq.n	800d702 <__swsetup_r+0x52>
 800d6f0:	0023      	movs	r3, r4
 800d6f2:	3340      	adds	r3, #64	; 0x40
 800d6f4:	4299      	cmp	r1, r3
 800d6f6:	d002      	beq.n	800d6fe <__swsetup_r+0x4e>
 800d6f8:	0028      	movs	r0, r5
 800d6fa:	f7fb ff4d 	bl	8009598 <_free_r>
 800d6fe:	2300      	movs	r3, #0
 800d700:	6323      	str	r3, [r4, #48]	; 0x30
 800d702:	2224      	movs	r2, #36	; 0x24
 800d704:	89a3      	ldrh	r3, [r4, #12]
 800d706:	4393      	bics	r3, r2
 800d708:	81a3      	strh	r3, [r4, #12]
 800d70a:	2300      	movs	r3, #0
 800d70c:	6063      	str	r3, [r4, #4]
 800d70e:	6923      	ldr	r3, [r4, #16]
 800d710:	6023      	str	r3, [r4, #0]
 800d712:	2308      	movs	r3, #8
 800d714:	89a2      	ldrh	r2, [r4, #12]
 800d716:	4313      	orrs	r3, r2
 800d718:	81a3      	strh	r3, [r4, #12]
 800d71a:	6923      	ldr	r3, [r4, #16]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d10b      	bne.n	800d738 <__swsetup_r+0x88>
 800d720:	21a0      	movs	r1, #160	; 0xa0
 800d722:	2280      	movs	r2, #128	; 0x80
 800d724:	89a3      	ldrh	r3, [r4, #12]
 800d726:	0089      	lsls	r1, r1, #2
 800d728:	0092      	lsls	r2, r2, #2
 800d72a:	400b      	ands	r3, r1
 800d72c:	4293      	cmp	r3, r2
 800d72e:	d003      	beq.n	800d738 <__swsetup_r+0x88>
 800d730:	0021      	movs	r1, r4
 800d732:	0028      	movs	r0, r5
 800d734:	f000 fa8e 	bl	800dc54 <__smakebuf_r>
 800d738:	220c      	movs	r2, #12
 800d73a:	5ea3      	ldrsh	r3, [r4, r2]
 800d73c:	2001      	movs	r0, #1
 800d73e:	001a      	movs	r2, r3
 800d740:	b299      	uxth	r1, r3
 800d742:	4002      	ands	r2, r0
 800d744:	4203      	tst	r3, r0
 800d746:	d00f      	beq.n	800d768 <__swsetup_r+0xb8>
 800d748:	2200      	movs	r2, #0
 800d74a:	60a2      	str	r2, [r4, #8]
 800d74c:	6962      	ldr	r2, [r4, #20]
 800d74e:	4252      	negs	r2, r2
 800d750:	61a2      	str	r2, [r4, #24]
 800d752:	2000      	movs	r0, #0
 800d754:	6922      	ldr	r2, [r4, #16]
 800d756:	4282      	cmp	r2, r0
 800d758:	d1c4      	bne.n	800d6e4 <__swsetup_r+0x34>
 800d75a:	0609      	lsls	r1, r1, #24
 800d75c:	d5c2      	bpl.n	800d6e4 <__swsetup_r+0x34>
 800d75e:	2240      	movs	r2, #64	; 0x40
 800d760:	4313      	orrs	r3, r2
 800d762:	81a3      	strh	r3, [r4, #12]
 800d764:	3801      	subs	r0, #1
 800d766:	e7bd      	b.n	800d6e4 <__swsetup_r+0x34>
 800d768:	0788      	lsls	r0, r1, #30
 800d76a:	d400      	bmi.n	800d76e <__swsetup_r+0xbe>
 800d76c:	6962      	ldr	r2, [r4, #20]
 800d76e:	60a2      	str	r2, [r4, #8]
 800d770:	e7ef      	b.n	800d752 <__swsetup_r+0xa2>
 800d772:	46c0      	nop			; (mov r8, r8)
 800d774:	200002b8 	.word	0x200002b8

0800d778 <__fputwc>:
 800d778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d77a:	b085      	sub	sp, #20
 800d77c:	000e      	movs	r6, r1
 800d77e:	0015      	movs	r5, r2
 800d780:	9001      	str	r0, [sp, #4]
 800d782:	f7fb fe13 	bl	80093ac <__locale_mb_cur_max>
 800d786:	0004      	movs	r4, r0
 800d788:	2801      	cmp	r0, #1
 800d78a:	d119      	bne.n	800d7c0 <__fputwc+0x48>
 800d78c:	1e73      	subs	r3, r6, #1
 800d78e:	2bfe      	cmp	r3, #254	; 0xfe
 800d790:	d816      	bhi.n	800d7c0 <__fputwc+0x48>
 800d792:	ab02      	add	r3, sp, #8
 800d794:	711e      	strb	r6, [r3, #4]
 800d796:	2700      	movs	r7, #0
 800d798:	42a7      	cmp	r7, r4
 800d79a:	d020      	beq.n	800d7de <__fputwc+0x66>
 800d79c:	ab03      	add	r3, sp, #12
 800d79e:	5dd9      	ldrb	r1, [r3, r7]
 800d7a0:	68ab      	ldr	r3, [r5, #8]
 800d7a2:	3b01      	subs	r3, #1
 800d7a4:	60ab      	str	r3, [r5, #8]
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	da04      	bge.n	800d7b4 <__fputwc+0x3c>
 800d7aa:	69aa      	ldr	r2, [r5, #24]
 800d7ac:	4293      	cmp	r3, r2
 800d7ae:	db19      	blt.n	800d7e4 <__fputwc+0x6c>
 800d7b0:	290a      	cmp	r1, #10
 800d7b2:	d017      	beq.n	800d7e4 <__fputwc+0x6c>
 800d7b4:	682b      	ldr	r3, [r5, #0]
 800d7b6:	1c5a      	adds	r2, r3, #1
 800d7b8:	602a      	str	r2, [r5, #0]
 800d7ba:	7019      	strb	r1, [r3, #0]
 800d7bc:	3701      	adds	r7, #1
 800d7be:	e7eb      	b.n	800d798 <__fputwc+0x20>
 800d7c0:	002b      	movs	r3, r5
 800d7c2:	0032      	movs	r2, r6
 800d7c4:	9801      	ldr	r0, [sp, #4]
 800d7c6:	335c      	adds	r3, #92	; 0x5c
 800d7c8:	a903      	add	r1, sp, #12
 800d7ca:	f000 f9fd 	bl	800dbc8 <_wcrtomb_r>
 800d7ce:	0004      	movs	r4, r0
 800d7d0:	1c43      	adds	r3, r0, #1
 800d7d2:	d1e0      	bne.n	800d796 <__fputwc+0x1e>
 800d7d4:	2340      	movs	r3, #64	; 0x40
 800d7d6:	0006      	movs	r6, r0
 800d7d8:	89aa      	ldrh	r2, [r5, #12]
 800d7da:	4313      	orrs	r3, r2
 800d7dc:	81ab      	strh	r3, [r5, #12]
 800d7de:	0030      	movs	r0, r6
 800d7e0:	b005      	add	sp, #20
 800d7e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7e4:	002a      	movs	r2, r5
 800d7e6:	9801      	ldr	r0, [sp, #4]
 800d7e8:	f000 fa72 	bl	800dcd0 <__swbuf_r>
 800d7ec:	1c43      	adds	r3, r0, #1
 800d7ee:	d1e5      	bne.n	800d7bc <__fputwc+0x44>
 800d7f0:	0006      	movs	r6, r0
 800d7f2:	e7f4      	b.n	800d7de <__fputwc+0x66>

0800d7f4 <_fputwc_r>:
 800d7f4:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800d7f6:	b570      	push	{r4, r5, r6, lr}
 800d7f8:	0005      	movs	r5, r0
 800d7fa:	000e      	movs	r6, r1
 800d7fc:	0014      	movs	r4, r2
 800d7fe:	07db      	lsls	r3, r3, #31
 800d800:	d405      	bmi.n	800d80e <_fputwc_r+0x1a>
 800d802:	8993      	ldrh	r3, [r2, #12]
 800d804:	059b      	lsls	r3, r3, #22
 800d806:	d402      	bmi.n	800d80e <_fputwc_r+0x1a>
 800d808:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800d80a:	f7fb fe51 	bl	80094b0 <__retarget_lock_acquire_recursive>
 800d80e:	230c      	movs	r3, #12
 800d810:	5ee2      	ldrsh	r2, [r4, r3]
 800d812:	2380      	movs	r3, #128	; 0x80
 800d814:	019b      	lsls	r3, r3, #6
 800d816:	421a      	tst	r2, r3
 800d818:	d104      	bne.n	800d824 <_fputwc_r+0x30>
 800d81a:	431a      	orrs	r2, r3
 800d81c:	81a2      	strh	r2, [r4, #12]
 800d81e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d820:	4313      	orrs	r3, r2
 800d822:	6663      	str	r3, [r4, #100]	; 0x64
 800d824:	0028      	movs	r0, r5
 800d826:	0022      	movs	r2, r4
 800d828:	0031      	movs	r1, r6
 800d82a:	f7ff ffa5 	bl	800d778 <__fputwc>
 800d82e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d830:	0005      	movs	r5, r0
 800d832:	07db      	lsls	r3, r3, #31
 800d834:	d405      	bmi.n	800d842 <_fputwc_r+0x4e>
 800d836:	89a3      	ldrh	r3, [r4, #12]
 800d838:	059b      	lsls	r3, r3, #22
 800d83a:	d402      	bmi.n	800d842 <_fputwc_r+0x4e>
 800d83c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d83e:	f7fb fe38 	bl	80094b2 <__retarget_lock_release_recursive>
 800d842:	0028      	movs	r0, r5
 800d844:	bd70      	pop	{r4, r5, r6, pc}

0800d846 <memmove>:
 800d846:	b510      	push	{r4, lr}
 800d848:	4288      	cmp	r0, r1
 800d84a:	d902      	bls.n	800d852 <memmove+0xc>
 800d84c:	188b      	adds	r3, r1, r2
 800d84e:	4298      	cmp	r0, r3
 800d850:	d303      	bcc.n	800d85a <memmove+0x14>
 800d852:	2300      	movs	r3, #0
 800d854:	e007      	b.n	800d866 <memmove+0x20>
 800d856:	5c8b      	ldrb	r3, [r1, r2]
 800d858:	5483      	strb	r3, [r0, r2]
 800d85a:	3a01      	subs	r2, #1
 800d85c:	d2fb      	bcs.n	800d856 <memmove+0x10>
 800d85e:	bd10      	pop	{r4, pc}
 800d860:	5ccc      	ldrb	r4, [r1, r3]
 800d862:	54c4      	strb	r4, [r0, r3]
 800d864:	3301      	adds	r3, #1
 800d866:	429a      	cmp	r2, r3
 800d868:	d1fa      	bne.n	800d860 <memmove+0x1a>
 800d86a:	e7f8      	b.n	800d85e <memmove+0x18>

0800d86c <abort>:
 800d86c:	2006      	movs	r0, #6
 800d86e:	b510      	push	{r4, lr}
 800d870:	f000 faac 	bl	800ddcc <raise>
 800d874:	2001      	movs	r0, #1
 800d876:	f7f5 ff7d 	bl	8003774 <_exit>
	...

0800d87c <_realloc_r>:
 800d87c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d87e:	b087      	sub	sp, #28
 800d880:	1e0c      	subs	r4, r1, #0
 800d882:	9001      	str	r0, [sp, #4]
 800d884:	9205      	str	r2, [sp, #20]
 800d886:	d106      	bne.n	800d896 <_realloc_r+0x1a>
 800d888:	0011      	movs	r1, r2
 800d88a:	f7fb ff37 	bl	80096fc <_malloc_r>
 800d88e:	0007      	movs	r7, r0
 800d890:	0038      	movs	r0, r7
 800d892:	b007      	add	sp, #28
 800d894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d896:	9801      	ldr	r0, [sp, #4]
 800d898:	f7fc f956 	bl	8009b48 <__malloc_lock>
 800d89c:	0023      	movs	r3, r4
 800d89e:	3b08      	subs	r3, #8
 800d8a0:	685f      	ldr	r7, [r3, #4]
 800d8a2:	9304      	str	r3, [sp, #16]
 800d8a4:	9b05      	ldr	r3, [sp, #20]
 800d8a6:	330b      	adds	r3, #11
 800d8a8:	2b16      	cmp	r3, #22
 800d8aa:	d908      	bls.n	800d8be <_realloc_r+0x42>
 800d8ac:	2207      	movs	r2, #7
 800d8ae:	4393      	bics	r3, r2
 800d8b0:	9300      	str	r3, [sp, #0]
 800d8b2:	d506      	bpl.n	800d8c2 <_realloc_r+0x46>
 800d8b4:	230c      	movs	r3, #12
 800d8b6:	9a01      	ldr	r2, [sp, #4]
 800d8b8:	2700      	movs	r7, #0
 800d8ba:	6013      	str	r3, [r2, #0]
 800d8bc:	e7e8      	b.n	800d890 <_realloc_r+0x14>
 800d8be:	2310      	movs	r3, #16
 800d8c0:	9300      	str	r3, [sp, #0]
 800d8c2:	9b00      	ldr	r3, [sp, #0]
 800d8c4:	9a05      	ldr	r2, [sp, #20]
 800d8c6:	4293      	cmp	r3, r2
 800d8c8:	d3f4      	bcc.n	800d8b4 <_realloc_r+0x38>
 800d8ca:	9b04      	ldr	r3, [sp, #16]
 800d8cc:	003a      	movs	r2, r7
 800d8ce:	9302      	str	r3, [sp, #8]
 800d8d0:	2303      	movs	r3, #3
 800d8d2:	439a      	bics	r2, r3
 800d8d4:	9b00      	ldr	r3, [sp, #0]
 800d8d6:	9203      	str	r2, [sp, #12]
 800d8d8:	4293      	cmp	r3, r2
 800d8da:	dc00      	bgt.n	800d8de <_realloc_r+0x62>
 800d8dc:	e169      	b.n	800dbb2 <_realloc_r+0x336>
 800d8de:	9b04      	ldr	r3, [sp, #16]
 800d8e0:	48b8      	ldr	r0, [pc, #736]	; (800dbc4 <_realloc_r+0x348>)
 800d8e2:	189b      	adds	r3, r3, r2
 800d8e4:	6882      	ldr	r2, [r0, #8]
 800d8e6:	4694      	mov	ip, r2
 800d8e8:	685a      	ldr	r2, [r3, #4]
 800d8ea:	459c      	cmp	ip, r3
 800d8ec:	d006      	beq.n	800d8fc <_realloc_r+0x80>
 800d8ee:	2501      	movs	r5, #1
 800d8f0:	0011      	movs	r1, r2
 800d8f2:	43a9      	bics	r1, r5
 800d8f4:	1859      	adds	r1, r3, r1
 800d8f6:	6849      	ldr	r1, [r1, #4]
 800d8f8:	4229      	tst	r1, r5
 800d8fa:	d144      	bne.n	800d986 <_realloc_r+0x10a>
 800d8fc:	2103      	movs	r1, #3
 800d8fe:	438a      	bics	r2, r1
 800d900:	9903      	ldr	r1, [sp, #12]
 800d902:	188e      	adds	r6, r1, r2
 800d904:	9900      	ldr	r1, [sp, #0]
 800d906:	459c      	cmp	ip, r3
 800d908:	d117      	bne.n	800d93a <_realloc_r+0xbe>
 800d90a:	3110      	adds	r1, #16
 800d90c:	42b1      	cmp	r1, r6
 800d90e:	dc3c      	bgt.n	800d98a <_realloc_r+0x10e>
 800d910:	9a00      	ldr	r2, [sp, #0]
 800d912:	2101      	movs	r1, #1
 800d914:	4694      	mov	ip, r2
 800d916:	1ab6      	subs	r6, r6, r2
 800d918:	0022      	movs	r2, r4
 800d91a:	9b04      	ldr	r3, [sp, #16]
 800d91c:	430e      	orrs	r6, r1
 800d91e:	4463      	add	r3, ip
 800d920:	6083      	str	r3, [r0, #8]
 800d922:	3a08      	subs	r2, #8
 800d924:	605e      	str	r6, [r3, #4]
 800d926:	6853      	ldr	r3, [r2, #4]
 800d928:	9801      	ldr	r0, [sp, #4]
 800d92a:	400b      	ands	r3, r1
 800d92c:	4661      	mov	r1, ip
 800d92e:	430b      	orrs	r3, r1
 800d930:	6053      	str	r3, [r2, #4]
 800d932:	f7fc f911 	bl	8009b58 <__malloc_unlock>
 800d936:	0027      	movs	r7, r4
 800d938:	e7aa      	b.n	800d890 <_realloc_r+0x14>
 800d93a:	42b1      	cmp	r1, r6
 800d93c:	dc25      	bgt.n	800d98a <_realloc_r+0x10e>
 800d93e:	68da      	ldr	r2, [r3, #12]
 800d940:	689b      	ldr	r3, [r3, #8]
 800d942:	60da      	str	r2, [r3, #12]
 800d944:	6093      	str	r3, [r2, #8]
 800d946:	9b00      	ldr	r3, [sp, #0]
 800d948:	9a02      	ldr	r2, [sp, #8]
 800d94a:	1af4      	subs	r4, r6, r3
 800d94c:	9b02      	ldr	r3, [sp, #8]
 800d94e:	1992      	adds	r2, r2, r6
 800d950:	6858      	ldr	r0, [r3, #4]
 800d952:	2301      	movs	r3, #1
 800d954:	4018      	ands	r0, r3
 800d956:	2c0f      	cmp	r4, #15
 800d958:	d800      	bhi.n	800d95c <_realloc_r+0xe0>
 800d95a:	e12c      	b.n	800dbb6 <_realloc_r+0x33a>
 800d95c:	9d00      	ldr	r5, [sp, #0]
 800d95e:	9902      	ldr	r1, [sp, #8]
 800d960:	4328      	orrs	r0, r5
 800d962:	1949      	adds	r1, r1, r5
 800d964:	9d02      	ldr	r5, [sp, #8]
 800d966:	431c      	orrs	r4, r3
 800d968:	6068      	str	r0, [r5, #4]
 800d96a:	604c      	str	r4, [r1, #4]
 800d96c:	6850      	ldr	r0, [r2, #4]
 800d96e:	3108      	adds	r1, #8
 800d970:	4303      	orrs	r3, r0
 800d972:	6053      	str	r3, [r2, #4]
 800d974:	9801      	ldr	r0, [sp, #4]
 800d976:	f7fb fe0f 	bl	8009598 <_free_r>
 800d97a:	9801      	ldr	r0, [sp, #4]
 800d97c:	f7fc f8ec 	bl	8009b58 <__malloc_unlock>
 800d980:	9f02      	ldr	r7, [sp, #8]
 800d982:	3708      	adds	r7, #8
 800d984:	e784      	b.n	800d890 <_realloc_r+0x14>
 800d986:	2200      	movs	r2, #0
 800d988:	0013      	movs	r3, r2
 800d98a:	07ff      	lsls	r7, r7, #31
 800d98c:	d500      	bpl.n	800d990 <_realloc_r+0x114>
 800d98e:	e0c6      	b.n	800db1e <_realloc_r+0x2a2>
 800d990:	0021      	movs	r1, r4
 800d992:	2003      	movs	r0, #3
 800d994:	3908      	subs	r1, #8
 800d996:	680d      	ldr	r5, [r1, #0]
 800d998:	9904      	ldr	r1, [sp, #16]
 800d99a:	1b4d      	subs	r5, r1, r5
 800d99c:	6869      	ldr	r1, [r5, #4]
 800d99e:	4381      	bics	r1, r0
 800d9a0:	9803      	ldr	r0, [sp, #12]
 800d9a2:	180f      	adds	r7, r1, r0
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d100      	bne.n	800d9aa <_realloc_r+0x12e>
 800d9a8:	e084      	b.n	800dab4 <_realloc_r+0x238>
 800d9aa:	19d6      	adds	r6, r2, r7
 800d9ac:	459c      	cmp	ip, r3
 800d9ae:	d148      	bne.n	800da42 <_realloc_r+0x1c6>
 800d9b0:	9b00      	ldr	r3, [sp, #0]
 800d9b2:	3310      	adds	r3, #16
 800d9b4:	42b3      	cmp	r3, r6
 800d9b6:	dc7d      	bgt.n	800dab4 <_realloc_r+0x238>
 800d9b8:	68aa      	ldr	r2, [r5, #8]
 800d9ba:	68eb      	ldr	r3, [r5, #12]
 800d9bc:	002f      	movs	r7, r5
 800d9be:	60d3      	str	r3, [r2, #12]
 800d9c0:	609a      	str	r2, [r3, #8]
 800d9c2:	0002      	movs	r2, r0
 800d9c4:	3a04      	subs	r2, #4
 800d9c6:	3708      	adds	r7, #8
 800d9c8:	2a24      	cmp	r2, #36	; 0x24
 800d9ca:	d835      	bhi.n	800da38 <_realloc_r+0x1bc>
 800d9cc:	003b      	movs	r3, r7
 800d9ce:	2a13      	cmp	r2, #19
 800d9d0:	d908      	bls.n	800d9e4 <_realloc_r+0x168>
 800d9d2:	6823      	ldr	r3, [r4, #0]
 800d9d4:	60ab      	str	r3, [r5, #8]
 800d9d6:	6863      	ldr	r3, [r4, #4]
 800d9d8:	60eb      	str	r3, [r5, #12]
 800d9da:	2a1b      	cmp	r2, #27
 800d9dc:	d81a      	bhi.n	800da14 <_realloc_r+0x198>
 800d9de:	002b      	movs	r3, r5
 800d9e0:	3408      	adds	r4, #8
 800d9e2:	3310      	adds	r3, #16
 800d9e4:	6822      	ldr	r2, [r4, #0]
 800d9e6:	601a      	str	r2, [r3, #0]
 800d9e8:	6862      	ldr	r2, [r4, #4]
 800d9ea:	605a      	str	r2, [r3, #4]
 800d9ec:	68a2      	ldr	r2, [r4, #8]
 800d9ee:	609a      	str	r2, [r3, #8]
 800d9f0:	9b00      	ldr	r3, [sp, #0]
 800d9f2:	4a74      	ldr	r2, [pc, #464]	; (800dbc4 <_realloc_r+0x348>)
 800d9f4:	18eb      	adds	r3, r5, r3
 800d9f6:	6093      	str	r3, [r2, #8]
 800d9f8:	9a00      	ldr	r2, [sp, #0]
 800d9fa:	1ab6      	subs	r6, r6, r2
 800d9fc:	2201      	movs	r2, #1
 800d9fe:	4316      	orrs	r6, r2
 800da00:	605e      	str	r6, [r3, #4]
 800da02:	686b      	ldr	r3, [r5, #4]
 800da04:	4013      	ands	r3, r2
 800da06:	9a00      	ldr	r2, [sp, #0]
 800da08:	4313      	orrs	r3, r2
 800da0a:	606b      	str	r3, [r5, #4]
 800da0c:	9801      	ldr	r0, [sp, #4]
 800da0e:	f7fc f8a3 	bl	8009b58 <__malloc_unlock>
 800da12:	e73d      	b.n	800d890 <_realloc_r+0x14>
 800da14:	68a3      	ldr	r3, [r4, #8]
 800da16:	612b      	str	r3, [r5, #16]
 800da18:	68e3      	ldr	r3, [r4, #12]
 800da1a:	616b      	str	r3, [r5, #20]
 800da1c:	2a24      	cmp	r2, #36	; 0x24
 800da1e:	d003      	beq.n	800da28 <_realloc_r+0x1ac>
 800da20:	002b      	movs	r3, r5
 800da22:	3410      	adds	r4, #16
 800da24:	3318      	adds	r3, #24
 800da26:	e7dd      	b.n	800d9e4 <_realloc_r+0x168>
 800da28:	6923      	ldr	r3, [r4, #16]
 800da2a:	61ab      	str	r3, [r5, #24]
 800da2c:	002b      	movs	r3, r5
 800da2e:	6962      	ldr	r2, [r4, #20]
 800da30:	3320      	adds	r3, #32
 800da32:	61ea      	str	r2, [r5, #28]
 800da34:	3418      	adds	r4, #24
 800da36:	e7d5      	b.n	800d9e4 <_realloc_r+0x168>
 800da38:	0021      	movs	r1, r4
 800da3a:	0038      	movs	r0, r7
 800da3c:	f7ff ff03 	bl	800d846 <memmove>
 800da40:	e7d6      	b.n	800d9f0 <_realloc_r+0x174>
 800da42:	9a00      	ldr	r2, [sp, #0]
 800da44:	42b2      	cmp	r2, r6
 800da46:	dc35      	bgt.n	800dab4 <_realloc_r+0x238>
 800da48:	0028      	movs	r0, r5
 800da4a:	68da      	ldr	r2, [r3, #12]
 800da4c:	689b      	ldr	r3, [r3, #8]
 800da4e:	3008      	adds	r0, #8
 800da50:	60da      	str	r2, [r3, #12]
 800da52:	6093      	str	r3, [r2, #8]
 800da54:	68aa      	ldr	r2, [r5, #8]
 800da56:	68eb      	ldr	r3, [r5, #12]
 800da58:	60d3      	str	r3, [r2, #12]
 800da5a:	609a      	str	r2, [r3, #8]
 800da5c:	9a03      	ldr	r2, [sp, #12]
 800da5e:	3a04      	subs	r2, #4
 800da60:	2a24      	cmp	r2, #36	; 0x24
 800da62:	d823      	bhi.n	800daac <_realloc_r+0x230>
 800da64:	2a13      	cmp	r2, #19
 800da66:	d907      	bls.n	800da78 <_realloc_r+0x1fc>
 800da68:	6823      	ldr	r3, [r4, #0]
 800da6a:	60ab      	str	r3, [r5, #8]
 800da6c:	6863      	ldr	r3, [r4, #4]
 800da6e:	60eb      	str	r3, [r5, #12]
 800da70:	2a1b      	cmp	r2, #27
 800da72:	d809      	bhi.n	800da88 <_realloc_r+0x20c>
 800da74:	3408      	adds	r4, #8
 800da76:	3008      	adds	r0, #8
 800da78:	6823      	ldr	r3, [r4, #0]
 800da7a:	6003      	str	r3, [r0, #0]
 800da7c:	6863      	ldr	r3, [r4, #4]
 800da7e:	6043      	str	r3, [r0, #4]
 800da80:	68a3      	ldr	r3, [r4, #8]
 800da82:	6083      	str	r3, [r0, #8]
 800da84:	9502      	str	r5, [sp, #8]
 800da86:	e75e      	b.n	800d946 <_realloc_r+0xca>
 800da88:	68a3      	ldr	r3, [r4, #8]
 800da8a:	612b      	str	r3, [r5, #16]
 800da8c:	68e3      	ldr	r3, [r4, #12]
 800da8e:	616b      	str	r3, [r5, #20]
 800da90:	2a24      	cmp	r2, #36	; 0x24
 800da92:	d003      	beq.n	800da9c <_realloc_r+0x220>
 800da94:	0028      	movs	r0, r5
 800da96:	3410      	adds	r4, #16
 800da98:	3018      	adds	r0, #24
 800da9a:	e7ed      	b.n	800da78 <_realloc_r+0x1fc>
 800da9c:	0028      	movs	r0, r5
 800da9e:	6923      	ldr	r3, [r4, #16]
 800daa0:	3020      	adds	r0, #32
 800daa2:	61ab      	str	r3, [r5, #24]
 800daa4:	6963      	ldr	r3, [r4, #20]
 800daa6:	3418      	adds	r4, #24
 800daa8:	61eb      	str	r3, [r5, #28]
 800daaa:	e7e5      	b.n	800da78 <_realloc_r+0x1fc>
 800daac:	0021      	movs	r1, r4
 800daae:	f7ff feca 	bl	800d846 <memmove>
 800dab2:	e7e7      	b.n	800da84 <_realloc_r+0x208>
 800dab4:	9b00      	ldr	r3, [sp, #0]
 800dab6:	42bb      	cmp	r3, r7
 800dab8:	dc31      	bgt.n	800db1e <_realloc_r+0x2a2>
 800daba:	0028      	movs	r0, r5
 800dabc:	68aa      	ldr	r2, [r5, #8]
 800dabe:	68eb      	ldr	r3, [r5, #12]
 800dac0:	3008      	adds	r0, #8
 800dac2:	60d3      	str	r3, [r2, #12]
 800dac4:	609a      	str	r2, [r3, #8]
 800dac6:	9a03      	ldr	r2, [sp, #12]
 800dac8:	3a04      	subs	r2, #4
 800daca:	2a24      	cmp	r2, #36	; 0x24
 800dacc:	d823      	bhi.n	800db16 <_realloc_r+0x29a>
 800dace:	2a13      	cmp	r2, #19
 800dad0:	d907      	bls.n	800dae2 <_realloc_r+0x266>
 800dad2:	6823      	ldr	r3, [r4, #0]
 800dad4:	60ab      	str	r3, [r5, #8]
 800dad6:	6863      	ldr	r3, [r4, #4]
 800dad8:	60eb      	str	r3, [r5, #12]
 800dada:	2a1b      	cmp	r2, #27
 800dadc:	d809      	bhi.n	800daf2 <_realloc_r+0x276>
 800dade:	3408      	adds	r4, #8
 800dae0:	3008      	adds	r0, #8
 800dae2:	6823      	ldr	r3, [r4, #0]
 800dae4:	6003      	str	r3, [r0, #0]
 800dae6:	6863      	ldr	r3, [r4, #4]
 800dae8:	6043      	str	r3, [r0, #4]
 800daea:	68a3      	ldr	r3, [r4, #8]
 800daec:	6083      	str	r3, [r0, #8]
 800daee:	003e      	movs	r6, r7
 800daf0:	e7c8      	b.n	800da84 <_realloc_r+0x208>
 800daf2:	68a3      	ldr	r3, [r4, #8]
 800daf4:	612b      	str	r3, [r5, #16]
 800daf6:	68e3      	ldr	r3, [r4, #12]
 800daf8:	616b      	str	r3, [r5, #20]
 800dafa:	2a24      	cmp	r2, #36	; 0x24
 800dafc:	d003      	beq.n	800db06 <_realloc_r+0x28a>
 800dafe:	0028      	movs	r0, r5
 800db00:	3410      	adds	r4, #16
 800db02:	3018      	adds	r0, #24
 800db04:	e7ed      	b.n	800dae2 <_realloc_r+0x266>
 800db06:	0028      	movs	r0, r5
 800db08:	6923      	ldr	r3, [r4, #16]
 800db0a:	3020      	adds	r0, #32
 800db0c:	61ab      	str	r3, [r5, #24]
 800db0e:	6963      	ldr	r3, [r4, #20]
 800db10:	3418      	adds	r4, #24
 800db12:	61eb      	str	r3, [r5, #28]
 800db14:	e7e5      	b.n	800dae2 <_realloc_r+0x266>
 800db16:	0021      	movs	r1, r4
 800db18:	f7ff fe95 	bl	800d846 <memmove>
 800db1c:	e7e7      	b.n	800daee <_realloc_r+0x272>
 800db1e:	9905      	ldr	r1, [sp, #20]
 800db20:	9801      	ldr	r0, [sp, #4]
 800db22:	f7fb fdeb 	bl	80096fc <_malloc_r>
 800db26:	1e07      	subs	r7, r0, #0
 800db28:	d100      	bne.n	800db2c <_realloc_r+0x2b0>
 800db2a:	e76f      	b.n	800da0c <_realloc_r+0x190>
 800db2c:	0023      	movs	r3, r4
 800db2e:	2201      	movs	r2, #1
 800db30:	3b08      	subs	r3, #8
 800db32:	685b      	ldr	r3, [r3, #4]
 800db34:	4393      	bics	r3, r2
 800db36:	9a04      	ldr	r2, [sp, #16]
 800db38:	18d3      	adds	r3, r2, r3
 800db3a:	0002      	movs	r2, r0
 800db3c:	3a08      	subs	r2, #8
 800db3e:	4293      	cmp	r3, r2
 800db40:	d105      	bne.n	800db4e <_realloc_r+0x2d2>
 800db42:	685e      	ldr	r6, [r3, #4]
 800db44:	2303      	movs	r3, #3
 800db46:	439e      	bics	r6, r3
 800db48:	9b03      	ldr	r3, [sp, #12]
 800db4a:	18f6      	adds	r6, r6, r3
 800db4c:	e6fb      	b.n	800d946 <_realloc_r+0xca>
 800db4e:	9a03      	ldr	r2, [sp, #12]
 800db50:	3a04      	subs	r2, #4
 800db52:	2a24      	cmp	r2, #36	; 0x24
 800db54:	d829      	bhi.n	800dbaa <_realloc_r+0x32e>
 800db56:	0003      	movs	r3, r0
 800db58:	0021      	movs	r1, r4
 800db5a:	2a13      	cmp	r2, #19
 800db5c:	d908      	bls.n	800db70 <_realloc_r+0x2f4>
 800db5e:	6823      	ldr	r3, [r4, #0]
 800db60:	6003      	str	r3, [r0, #0]
 800db62:	6863      	ldr	r3, [r4, #4]
 800db64:	6043      	str	r3, [r0, #4]
 800db66:	2a1b      	cmp	r2, #27
 800db68:	d80d      	bhi.n	800db86 <_realloc_r+0x30a>
 800db6a:	0003      	movs	r3, r0
 800db6c:	3108      	adds	r1, #8
 800db6e:	3308      	adds	r3, #8
 800db70:	680a      	ldr	r2, [r1, #0]
 800db72:	601a      	str	r2, [r3, #0]
 800db74:	684a      	ldr	r2, [r1, #4]
 800db76:	605a      	str	r2, [r3, #4]
 800db78:	688a      	ldr	r2, [r1, #8]
 800db7a:	609a      	str	r2, [r3, #8]
 800db7c:	0021      	movs	r1, r4
 800db7e:	9801      	ldr	r0, [sp, #4]
 800db80:	f7fb fd0a 	bl	8009598 <_free_r>
 800db84:	e742      	b.n	800da0c <_realloc_r+0x190>
 800db86:	68a3      	ldr	r3, [r4, #8]
 800db88:	6083      	str	r3, [r0, #8]
 800db8a:	68e3      	ldr	r3, [r4, #12]
 800db8c:	60c3      	str	r3, [r0, #12]
 800db8e:	2a24      	cmp	r2, #36	; 0x24
 800db90:	d003      	beq.n	800db9a <_realloc_r+0x31e>
 800db92:	0003      	movs	r3, r0
 800db94:	3110      	adds	r1, #16
 800db96:	3310      	adds	r3, #16
 800db98:	e7ea      	b.n	800db70 <_realloc_r+0x2f4>
 800db9a:	6923      	ldr	r3, [r4, #16]
 800db9c:	3118      	adds	r1, #24
 800db9e:	6103      	str	r3, [r0, #16]
 800dba0:	0003      	movs	r3, r0
 800dba2:	6962      	ldr	r2, [r4, #20]
 800dba4:	3318      	adds	r3, #24
 800dba6:	6142      	str	r2, [r0, #20]
 800dba8:	e7e2      	b.n	800db70 <_realloc_r+0x2f4>
 800dbaa:	0021      	movs	r1, r4
 800dbac:	f7ff fe4b 	bl	800d846 <memmove>
 800dbb0:	e7e4      	b.n	800db7c <_realloc_r+0x300>
 800dbb2:	9e03      	ldr	r6, [sp, #12]
 800dbb4:	e6c7      	b.n	800d946 <_realloc_r+0xca>
 800dbb6:	9902      	ldr	r1, [sp, #8]
 800dbb8:	4306      	orrs	r6, r0
 800dbba:	604e      	str	r6, [r1, #4]
 800dbbc:	6851      	ldr	r1, [r2, #4]
 800dbbe:	430b      	orrs	r3, r1
 800dbc0:	6053      	str	r3, [r2, #4]
 800dbc2:	e6da      	b.n	800d97a <_realloc_r+0xfe>
 800dbc4:	200002c0 	.word	0x200002c0

0800dbc8 <_wcrtomb_r>:
 800dbc8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800dbca:	001d      	movs	r5, r3
 800dbcc:	4b09      	ldr	r3, [pc, #36]	; (800dbf4 <_wcrtomb_r+0x2c>)
 800dbce:	0004      	movs	r4, r0
 800dbd0:	33e0      	adds	r3, #224	; 0xe0
 800dbd2:	681e      	ldr	r6, [r3, #0]
 800dbd4:	002b      	movs	r3, r5
 800dbd6:	2900      	cmp	r1, #0
 800dbd8:	d101      	bne.n	800dbde <_wcrtomb_r+0x16>
 800dbda:	000a      	movs	r2, r1
 800dbdc:	a901      	add	r1, sp, #4
 800dbde:	0020      	movs	r0, r4
 800dbe0:	47b0      	blx	r6
 800dbe2:	1c43      	adds	r3, r0, #1
 800dbe4:	d103      	bne.n	800dbee <_wcrtomb_r+0x26>
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	602b      	str	r3, [r5, #0]
 800dbea:	338a      	adds	r3, #138	; 0x8a
 800dbec:	6023      	str	r3, [r4, #0]
 800dbee:	b004      	add	sp, #16
 800dbf0:	bd70      	pop	{r4, r5, r6, pc}
 800dbf2:	46c0      	nop			; (mov r8, r8)
 800dbf4:	2000002c 	.word	0x2000002c

0800dbf8 <__swhatbuf_r>:
 800dbf8:	b570      	push	{r4, r5, r6, lr}
 800dbfa:	000e      	movs	r6, r1
 800dbfc:	001d      	movs	r5, r3
 800dbfe:	230e      	movs	r3, #14
 800dc00:	5ec9      	ldrsh	r1, [r1, r3]
 800dc02:	0014      	movs	r4, r2
 800dc04:	b096      	sub	sp, #88	; 0x58
 800dc06:	2900      	cmp	r1, #0
 800dc08:	da09      	bge.n	800dc1e <__swhatbuf_r+0x26>
 800dc0a:	89b2      	ldrh	r2, [r6, #12]
 800dc0c:	2380      	movs	r3, #128	; 0x80
 800dc0e:	0011      	movs	r1, r2
 800dc10:	4019      	ands	r1, r3
 800dc12:	421a      	tst	r2, r3
 800dc14:	d018      	beq.n	800dc48 <__swhatbuf_r+0x50>
 800dc16:	2100      	movs	r1, #0
 800dc18:	3b40      	subs	r3, #64	; 0x40
 800dc1a:	0008      	movs	r0, r1
 800dc1c:	e010      	b.n	800dc40 <__swhatbuf_r+0x48>
 800dc1e:	466a      	mov	r2, sp
 800dc20:	f000 f8de 	bl	800dde0 <_fstat_r>
 800dc24:	2800      	cmp	r0, #0
 800dc26:	dbf0      	blt.n	800dc0a <__swhatbuf_r+0x12>
 800dc28:	23f0      	movs	r3, #240	; 0xf0
 800dc2a:	9901      	ldr	r1, [sp, #4]
 800dc2c:	021b      	lsls	r3, r3, #8
 800dc2e:	4019      	ands	r1, r3
 800dc30:	4b07      	ldr	r3, [pc, #28]	; (800dc50 <__swhatbuf_r+0x58>)
 800dc32:	2080      	movs	r0, #128	; 0x80
 800dc34:	18c9      	adds	r1, r1, r3
 800dc36:	424b      	negs	r3, r1
 800dc38:	4159      	adcs	r1, r3
 800dc3a:	2380      	movs	r3, #128	; 0x80
 800dc3c:	0100      	lsls	r0, r0, #4
 800dc3e:	00db      	lsls	r3, r3, #3
 800dc40:	6029      	str	r1, [r5, #0]
 800dc42:	6023      	str	r3, [r4, #0]
 800dc44:	b016      	add	sp, #88	; 0x58
 800dc46:	bd70      	pop	{r4, r5, r6, pc}
 800dc48:	2380      	movs	r3, #128	; 0x80
 800dc4a:	00db      	lsls	r3, r3, #3
 800dc4c:	e7e5      	b.n	800dc1a <__swhatbuf_r+0x22>
 800dc4e:	46c0      	nop			; (mov r8, r8)
 800dc50:	ffffe000 	.word	0xffffe000

0800dc54 <__smakebuf_r>:
 800dc54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc56:	2602      	movs	r6, #2
 800dc58:	898b      	ldrh	r3, [r1, #12]
 800dc5a:	0005      	movs	r5, r0
 800dc5c:	000c      	movs	r4, r1
 800dc5e:	4233      	tst	r3, r6
 800dc60:	d006      	beq.n	800dc70 <__smakebuf_r+0x1c>
 800dc62:	0023      	movs	r3, r4
 800dc64:	3343      	adds	r3, #67	; 0x43
 800dc66:	6023      	str	r3, [r4, #0]
 800dc68:	6123      	str	r3, [r4, #16]
 800dc6a:	2301      	movs	r3, #1
 800dc6c:	6163      	str	r3, [r4, #20]
 800dc6e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800dc70:	466a      	mov	r2, sp
 800dc72:	ab01      	add	r3, sp, #4
 800dc74:	f7ff ffc0 	bl	800dbf8 <__swhatbuf_r>
 800dc78:	9900      	ldr	r1, [sp, #0]
 800dc7a:	0007      	movs	r7, r0
 800dc7c:	0028      	movs	r0, r5
 800dc7e:	f7fb fd3d 	bl	80096fc <_malloc_r>
 800dc82:	2800      	cmp	r0, #0
 800dc84:	d108      	bne.n	800dc98 <__smakebuf_r+0x44>
 800dc86:	220c      	movs	r2, #12
 800dc88:	5ea3      	ldrsh	r3, [r4, r2]
 800dc8a:	059a      	lsls	r2, r3, #22
 800dc8c:	d4ef      	bmi.n	800dc6e <__smakebuf_r+0x1a>
 800dc8e:	2203      	movs	r2, #3
 800dc90:	4393      	bics	r3, r2
 800dc92:	431e      	orrs	r6, r3
 800dc94:	81a6      	strh	r6, [r4, #12]
 800dc96:	e7e4      	b.n	800dc62 <__smakebuf_r+0xe>
 800dc98:	2380      	movs	r3, #128	; 0x80
 800dc9a:	89a2      	ldrh	r2, [r4, #12]
 800dc9c:	6020      	str	r0, [r4, #0]
 800dc9e:	4313      	orrs	r3, r2
 800dca0:	81a3      	strh	r3, [r4, #12]
 800dca2:	9b00      	ldr	r3, [sp, #0]
 800dca4:	6120      	str	r0, [r4, #16]
 800dca6:	6163      	str	r3, [r4, #20]
 800dca8:	9b01      	ldr	r3, [sp, #4]
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d00c      	beq.n	800dcc8 <__smakebuf_r+0x74>
 800dcae:	0028      	movs	r0, r5
 800dcb0:	230e      	movs	r3, #14
 800dcb2:	5ee1      	ldrsh	r1, [r4, r3]
 800dcb4:	f000 f8a6 	bl	800de04 <_isatty_r>
 800dcb8:	2800      	cmp	r0, #0
 800dcba:	d005      	beq.n	800dcc8 <__smakebuf_r+0x74>
 800dcbc:	2303      	movs	r3, #3
 800dcbe:	89a2      	ldrh	r2, [r4, #12]
 800dcc0:	439a      	bics	r2, r3
 800dcc2:	3b02      	subs	r3, #2
 800dcc4:	4313      	orrs	r3, r2
 800dcc6:	81a3      	strh	r3, [r4, #12]
 800dcc8:	89a3      	ldrh	r3, [r4, #12]
 800dcca:	433b      	orrs	r3, r7
 800dccc:	81a3      	strh	r3, [r4, #12]
 800dcce:	e7ce      	b.n	800dc6e <__smakebuf_r+0x1a>

0800dcd0 <__swbuf_r>:
 800dcd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcd2:	0006      	movs	r6, r0
 800dcd4:	000d      	movs	r5, r1
 800dcd6:	0014      	movs	r4, r2
 800dcd8:	2800      	cmp	r0, #0
 800dcda:	d004      	beq.n	800dce6 <__swbuf_r+0x16>
 800dcdc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d101      	bne.n	800dce6 <__swbuf_r+0x16>
 800dce2:	f7fb fa87 	bl	80091f4 <__sinit>
 800dce6:	69a3      	ldr	r3, [r4, #24]
 800dce8:	60a3      	str	r3, [r4, #8]
 800dcea:	89a3      	ldrh	r3, [r4, #12]
 800dcec:	071b      	lsls	r3, r3, #28
 800dcee:	d52e      	bpl.n	800dd4e <__swbuf_r+0x7e>
 800dcf0:	6923      	ldr	r3, [r4, #16]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d02b      	beq.n	800dd4e <__swbuf_r+0x7e>
 800dcf6:	230c      	movs	r3, #12
 800dcf8:	5ee2      	ldrsh	r2, [r4, r3]
 800dcfa:	2380      	movs	r3, #128	; 0x80
 800dcfc:	019b      	lsls	r3, r3, #6
 800dcfe:	b2ef      	uxtb	r7, r5
 800dd00:	b2ed      	uxtb	r5, r5
 800dd02:	421a      	tst	r2, r3
 800dd04:	d02c      	beq.n	800dd60 <__swbuf_r+0x90>
 800dd06:	6923      	ldr	r3, [r4, #16]
 800dd08:	6820      	ldr	r0, [r4, #0]
 800dd0a:	1ac0      	subs	r0, r0, r3
 800dd0c:	6963      	ldr	r3, [r4, #20]
 800dd0e:	4283      	cmp	r3, r0
 800dd10:	dc05      	bgt.n	800dd1e <__swbuf_r+0x4e>
 800dd12:	0021      	movs	r1, r4
 800dd14:	0030      	movs	r0, r6
 800dd16:	f7fd fdb7 	bl	800b888 <_fflush_r>
 800dd1a:	2800      	cmp	r0, #0
 800dd1c:	d11d      	bne.n	800dd5a <__swbuf_r+0x8a>
 800dd1e:	68a3      	ldr	r3, [r4, #8]
 800dd20:	3001      	adds	r0, #1
 800dd22:	3b01      	subs	r3, #1
 800dd24:	60a3      	str	r3, [r4, #8]
 800dd26:	6823      	ldr	r3, [r4, #0]
 800dd28:	1c5a      	adds	r2, r3, #1
 800dd2a:	6022      	str	r2, [r4, #0]
 800dd2c:	701f      	strb	r7, [r3, #0]
 800dd2e:	6963      	ldr	r3, [r4, #20]
 800dd30:	4283      	cmp	r3, r0
 800dd32:	d004      	beq.n	800dd3e <__swbuf_r+0x6e>
 800dd34:	89a3      	ldrh	r3, [r4, #12]
 800dd36:	07db      	lsls	r3, r3, #31
 800dd38:	d507      	bpl.n	800dd4a <__swbuf_r+0x7a>
 800dd3a:	2d0a      	cmp	r5, #10
 800dd3c:	d105      	bne.n	800dd4a <__swbuf_r+0x7a>
 800dd3e:	0021      	movs	r1, r4
 800dd40:	0030      	movs	r0, r6
 800dd42:	f7fd fda1 	bl	800b888 <_fflush_r>
 800dd46:	2800      	cmp	r0, #0
 800dd48:	d107      	bne.n	800dd5a <__swbuf_r+0x8a>
 800dd4a:	0028      	movs	r0, r5
 800dd4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd4e:	0021      	movs	r1, r4
 800dd50:	0030      	movs	r0, r6
 800dd52:	f7ff fcad 	bl	800d6b0 <__swsetup_r>
 800dd56:	2800      	cmp	r0, #0
 800dd58:	d0cd      	beq.n	800dcf6 <__swbuf_r+0x26>
 800dd5a:	2501      	movs	r5, #1
 800dd5c:	426d      	negs	r5, r5
 800dd5e:	e7f4      	b.n	800dd4a <__swbuf_r+0x7a>
 800dd60:	4313      	orrs	r3, r2
 800dd62:	81a3      	strh	r3, [r4, #12]
 800dd64:	4a02      	ldr	r2, [pc, #8]	; (800dd70 <__swbuf_r+0xa0>)
 800dd66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dd68:	4013      	ands	r3, r2
 800dd6a:	6663      	str	r3, [r4, #100]	; 0x64
 800dd6c:	e7cb      	b.n	800dd06 <__swbuf_r+0x36>
 800dd6e:	46c0      	nop			; (mov r8, r8)
 800dd70:	ffffdfff 	.word	0xffffdfff

0800dd74 <_raise_r>:
 800dd74:	b570      	push	{r4, r5, r6, lr}
 800dd76:	0004      	movs	r4, r0
 800dd78:	000d      	movs	r5, r1
 800dd7a:	291f      	cmp	r1, #31
 800dd7c:	d904      	bls.n	800dd88 <_raise_r+0x14>
 800dd7e:	2316      	movs	r3, #22
 800dd80:	6003      	str	r3, [r0, #0]
 800dd82:	2001      	movs	r0, #1
 800dd84:	4240      	negs	r0, r0
 800dd86:	bd70      	pop	{r4, r5, r6, pc}
 800dd88:	0003      	movs	r3, r0
 800dd8a:	33fc      	adds	r3, #252	; 0xfc
 800dd8c:	69db      	ldr	r3, [r3, #28]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d004      	beq.n	800dd9c <_raise_r+0x28>
 800dd92:	008a      	lsls	r2, r1, #2
 800dd94:	189b      	adds	r3, r3, r2
 800dd96:	681a      	ldr	r2, [r3, #0]
 800dd98:	2a00      	cmp	r2, #0
 800dd9a:	d108      	bne.n	800ddae <_raise_r+0x3a>
 800dd9c:	0020      	movs	r0, r4
 800dd9e:	f000 f855 	bl	800de4c <_getpid_r>
 800dda2:	002a      	movs	r2, r5
 800dda4:	0001      	movs	r1, r0
 800dda6:	0020      	movs	r0, r4
 800dda8:	f000 f83e 	bl	800de28 <_kill_r>
 800ddac:	e7eb      	b.n	800dd86 <_raise_r+0x12>
 800ddae:	2000      	movs	r0, #0
 800ddb0:	2a01      	cmp	r2, #1
 800ddb2:	d0e8      	beq.n	800dd86 <_raise_r+0x12>
 800ddb4:	1c51      	adds	r1, r2, #1
 800ddb6:	d103      	bne.n	800ddc0 <_raise_r+0x4c>
 800ddb8:	2316      	movs	r3, #22
 800ddba:	3001      	adds	r0, #1
 800ddbc:	6023      	str	r3, [r4, #0]
 800ddbe:	e7e2      	b.n	800dd86 <_raise_r+0x12>
 800ddc0:	2400      	movs	r4, #0
 800ddc2:	0028      	movs	r0, r5
 800ddc4:	601c      	str	r4, [r3, #0]
 800ddc6:	4790      	blx	r2
 800ddc8:	0020      	movs	r0, r4
 800ddca:	e7dc      	b.n	800dd86 <_raise_r+0x12>

0800ddcc <raise>:
 800ddcc:	b510      	push	{r4, lr}
 800ddce:	4b03      	ldr	r3, [pc, #12]	; (800dddc <raise+0x10>)
 800ddd0:	0001      	movs	r1, r0
 800ddd2:	6818      	ldr	r0, [r3, #0]
 800ddd4:	f7ff ffce 	bl	800dd74 <_raise_r>
 800ddd8:	bd10      	pop	{r4, pc}
 800ddda:	46c0      	nop			; (mov r8, r8)
 800dddc:	200002b8 	.word	0x200002b8

0800dde0 <_fstat_r>:
 800dde0:	2300      	movs	r3, #0
 800dde2:	b570      	push	{r4, r5, r6, lr}
 800dde4:	4d06      	ldr	r5, [pc, #24]	; (800de00 <_fstat_r+0x20>)
 800dde6:	0004      	movs	r4, r0
 800dde8:	0008      	movs	r0, r1
 800ddea:	0011      	movs	r1, r2
 800ddec:	602b      	str	r3, [r5, #0]
 800ddee:	f7f5 fd10 	bl	8003812 <_fstat>
 800ddf2:	1c43      	adds	r3, r0, #1
 800ddf4:	d103      	bne.n	800ddfe <_fstat_r+0x1e>
 800ddf6:	682b      	ldr	r3, [r5, #0]
 800ddf8:	2b00      	cmp	r3, #0
 800ddfa:	d000      	beq.n	800ddfe <_fstat_r+0x1e>
 800ddfc:	6023      	str	r3, [r4, #0]
 800ddfe:	bd70      	pop	{r4, r5, r6, pc}
 800de00:	20000c2c 	.word	0x20000c2c

0800de04 <_isatty_r>:
 800de04:	2300      	movs	r3, #0
 800de06:	b570      	push	{r4, r5, r6, lr}
 800de08:	4d06      	ldr	r5, [pc, #24]	; (800de24 <_isatty_r+0x20>)
 800de0a:	0004      	movs	r4, r0
 800de0c:	0008      	movs	r0, r1
 800de0e:	602b      	str	r3, [r5, #0]
 800de10:	f7f5 fd0d 	bl	800382e <_isatty>
 800de14:	1c43      	adds	r3, r0, #1
 800de16:	d103      	bne.n	800de20 <_isatty_r+0x1c>
 800de18:	682b      	ldr	r3, [r5, #0]
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d000      	beq.n	800de20 <_isatty_r+0x1c>
 800de1e:	6023      	str	r3, [r4, #0]
 800de20:	bd70      	pop	{r4, r5, r6, pc}
 800de22:	46c0      	nop			; (mov r8, r8)
 800de24:	20000c2c 	.word	0x20000c2c

0800de28 <_kill_r>:
 800de28:	2300      	movs	r3, #0
 800de2a:	b570      	push	{r4, r5, r6, lr}
 800de2c:	4d06      	ldr	r5, [pc, #24]	; (800de48 <_kill_r+0x20>)
 800de2e:	0004      	movs	r4, r0
 800de30:	0008      	movs	r0, r1
 800de32:	0011      	movs	r1, r2
 800de34:	602b      	str	r3, [r5, #0]
 800de36:	f7f5 fc8d 	bl	8003754 <_kill>
 800de3a:	1c43      	adds	r3, r0, #1
 800de3c:	d103      	bne.n	800de46 <_kill_r+0x1e>
 800de3e:	682b      	ldr	r3, [r5, #0]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d000      	beq.n	800de46 <_kill_r+0x1e>
 800de44:	6023      	str	r3, [r4, #0]
 800de46:	bd70      	pop	{r4, r5, r6, pc}
 800de48:	20000c2c 	.word	0x20000c2c

0800de4c <_getpid_r>:
 800de4c:	b510      	push	{r4, lr}
 800de4e:	f7f5 fc7b 	bl	8003748 <_getpid>
 800de52:	bd10      	pop	{r4, pc}

0800de54 <_init>:
 800de54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de56:	46c0      	nop			; (mov r8, r8)
 800de58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de5a:	bc08      	pop	{r3}
 800de5c:	469e      	mov	lr, r3
 800de5e:	4770      	bx	lr

0800de60 <_fini>:
 800de60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de62:	46c0      	nop			; (mov r8, r8)
 800de64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de66:	bc08      	pop	{r3}
 800de68:	469e      	mov	lr, r3
 800de6a:	4770      	bx	lr
