// Seed: 1048151347
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  assign id_2[1] = 1;
endmodule
