0.7
2020.1
May 27 2020
20:09:33
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/RISC_V_Processor_Tb.v,1744563197,verilog,,,,Processor_Test,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/RISC_V_Processor_tb.v,1744567574,verilog,,,,RISC_V_Processor_tb,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU_64_bit.v,1744616026,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU_Control.v,,ALU_64_bit,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ALU_Control.v,1744615985,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control_Unit.v,,ALU_Control,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder.v,1744572036,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/RISC_V_Processor_tb.v,,Adder,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Control_Unit.v,1744816766,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Data_Memory.v,,Control_Unit,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Data_Memory.v,1744636460,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/EX_MEM_Register.v,,Data_Memory,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/EX_MEM_Register.v,1744721157,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ID_EX_Register.v,,EX_MEM_Register,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/ID_EX_Register.v,1744706892,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/IF_ID_Register.v,,ID_EX_Register,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/IF_ID_Register.v,1744706489,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Imm_Data_Extractor.v,,IF_ID_Register,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Imm_Data_Extractor.v,1744571805,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Instruction_Memory.v,,Imm_Data_Extractor,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Instruction_Memory.v,1744864936,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Instruction_Parser.v,,Instruction_Memory,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Instruction_Parser.v,1744575226,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/MEM_WB_Register.v,,Instruction_Parser,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/MEM_WB_Register.v,1744707161,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux.v,,MEM_WB_Register,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Mux.v,1744864712,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Program_Counter.v,,Mux,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Program_Counter.v,1744817595,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Register_File.v,,Program_Counter,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Register_File.v,1744635027,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Risc_V_Processor.v,,Register_File,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Risc_V_Processor.v,1744825944,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/Adder.v,,RISC_V_Processor,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/adder.v,1744131898,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/mux_2x1.v,,adder,,,,,,,,
E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sources_1/new/top_control.v,1744573247,verilog,,E:/Pictures/Random Codes/SingleCycleProcessor/SingleCycleProcessor.srcs/sim_1/new/RISC_V_Processor_tb.v,,top_control,,,,,,,,
