

================================================================
== Vivado HLS Report for 'dense_out'
================================================================
* Date:           Wed Aug  7 03:17:09 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.990|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  975|  975|  975|  975|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_157  |soft_max  |  343|  343|  343|  343|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Dense_Loop  |  630|  630|        63|          -|          -|    10|    no    |
        | + Flat_Loop  |   60|   60|         2|          -|          -|    30|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     83|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      3|     535|    871|    -|
|Memory           |        1|      -|      36|      5|    0|
|Multiplexer      |        -|      -|       -|    125|    -|
|Register         |        -|      -|      47|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      4|     618|   1084|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+-----+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------+----------+---------+-------+-----+-----+-----+
    |grp_soft_max_fu_157  |soft_max  |        0|      3|  535|  871|    0|
    +---------------------+----------+---------+-------+-----+-----+-----+
    |Total                |          |        0|      3|  535|  871|    0|
    +---------------------+----------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_13Ee0_U85  |cnn_mac_muladd_13Ee0  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_array_V_U        |dense_out_dense_aDeQ  |        0|  28|   3|    0|    10|   14|     1|          140|
    |dense_out_weights_V_U  |dense_out_dense_oBew  |        1|   0|   0|    0|   300|    9|     1|         2700|
    |dense_out_bias_V_U     |dense_out_dense_oCeG  |        0|   8|   2|    0|    10|    8|     1|           80|
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                      |        1|  36|   5|    0|   320|   31|     3|         2920|
    +-----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1116_1_fu_237_p2  |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_fu_231_p2    |     +    |      0|  0|   8|           9|           9|
    |add_ln703_fu_276_p2     |     +    |      0|  0|  19|          14|          14|
    |d_fu_176_p2             |     +    |      0|  0|  13|           4|           1|
    |f_fu_196_p2             |     +    |      0|  0|  15|           5|           1|
    |icmp_ln41_fu_170_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln46_fu_190_p2     |   icmp   |      0|  0|  11|           5|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  83|          50|          41|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  38|          7|    1|          7|
    |d_0_reg_123             |   9|          2|    4|          8|
    |dense_array_V_address0  |  15|          3|    4|         12|
    |dense_array_V_ce0       |  15|          3|    1|          3|
    |dense_array_V_d0        |  15|          3|   14|         42|
    |dense_array_V_we0       |  15|          3|    1|          3|
    |f_0_reg_146             |   9|          2|    5|         10|
    |p_Val2_s_reg_134        |   9|          2|   14|         28|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 125|         25|   44|        113|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |d_0_reg_123                       |   4|   0|    4|          0|
    |d_reg_295                         |   4|   0|    4|          0|
    |f_0_reg_146                       |   5|   0|    5|          0|
    |f_reg_314                         |   5|   0|    5|          0|
    |grp_soft_max_fu_157_ap_start_reg  |   1|   0|    1|          0|
    |p_Val2_s_reg_134                  |  14|   0|   14|          0|
    |zext_ln46_reg_306                 |   4|   0|    9|          5|
    |zext_ln48_reg_300                 |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  47|   0|  112|         65|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   dense_out   | return value |
|dense_2_out_V_address0  | out |    5|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_ce0       | out |    1|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_q0        |  in |   13|  ap_memory | dense_2_out_V |     array    |
|prediction_V_address0   | out |    4|  ap_memory |  prediction_V |     array    |
|prediction_V_ce0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_we0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_d0         | out |   14|  ap_memory |  prediction_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

