

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner'
================================================================
* Date:           Wed Nov 12 16:31:54 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_Detect_ver3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.423 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   153604|   153604|  1.536 ms|  1.536 ms|  153604|  153604|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Pass3_outer_Pass3_inner  |   153602|   153602|         5|          2|          2|  76800|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    225|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     68|    -|
|Register         |        -|    -|     130|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     130|    293|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln209_fu_201_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln213_1_fu_293_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln213_fu_284_p2       |         +|   0|  0|  17|          17|          17|
    |x_1_fu_241_p2             |         +|   0|  0|  14|           9|           1|
    |y_2_fu_213_p2             |         +|   0|  0|  15|           8|           1|
    |icmp_ln209_fu_195_p2      |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln210_fu_219_p2      |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln214_fu_304_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln217_fu_323_p2      |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln218_fu_328_p2      |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln219_fu_333_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln220_fu_338_p2      |      icmp|   0|  0|  15|           8|           8|
    |select_ln209_1_fu_233_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln209_fu_225_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 225|         147|         109|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |indvar_flatten_fu_74     |   9|          2|   17|         34|
    |x_fu_66                  |   9|          2|    9|         18|
    |y_fu_70                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  68|         15|   38|         77|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln209_reg_364                    |   1|   0|    1|          0|
    |icmp_ln214_reg_393                    |   1|   0|    1|          0|
    |indvar_flatten_fu_74                  |  17|   0|   17|          0|
    |label_map_addr_reg_387                |  17|   0|   17|          0|
    |max_x_addr_reg_408                    |   9|   0|    9|          0|
    |max_y_addr_reg_420                    |   9|   0|    9|          0|
    |min_x_addr_reg_402                    |   9|   0|    9|          0|
    |min_y_addr_reg_414                    |   9|   0|    9|          0|
    |select_ln209_1_reg_377                |   8|   0|    8|          0|
    |select_ln209_1_reg_377_pp0_iter1_reg  |   8|   0|    8|          0|
    |select_ln209_reg_368                  |   9|   0|    9|          0|
    |select_ln209_reg_368_pp0_iter1_reg    |   9|   0|    9|          0|
    |x_fu_66                               |   9|   0|    9|          0|
    |y_fu_70                               |   8|   0|    8|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 130|   0|  130|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner|  return value|
|label_map_address0  |  out|   17|   ap_memory|                                                         label_map|         array|
|label_map_ce0       |  out|    1|   ap_memory|                                                         label_map|         array|
|label_map_q0        |   in|   16|   ap_memory|                                                         label_map|         array|
|label_map_address1  |  out|   17|   ap_memory|                                                         label_map|         array|
|label_map_ce1       |  out|    1|   ap_memory|                                                         label_map|         array|
|label_map_we1       |  out|    1|   ap_memory|                                                         label_map|         array|
|label_map_d1        |  out|   16|   ap_memory|                                                         label_map|         array|
|max_y_address0      |  out|    9|   ap_memory|                                                             max_y|         array|
|max_y_ce0           |  out|    1|   ap_memory|                                                             max_y|         array|
|max_y_q0            |   in|    8|   ap_memory|                                                             max_y|         array|
|max_y_address1      |  out|    9|   ap_memory|                                                             max_y|         array|
|max_y_ce1           |  out|    1|   ap_memory|                                                             max_y|         array|
|max_y_we1           |  out|    1|   ap_memory|                                                             max_y|         array|
|max_y_d1            |  out|    8|   ap_memory|                                                             max_y|         array|
|min_y_address0      |  out|    9|   ap_memory|                                                             min_y|         array|
|min_y_ce0           |  out|    1|   ap_memory|                                                             min_y|         array|
|min_y_q0            |   in|    8|   ap_memory|                                                             min_y|         array|
|min_y_address1      |  out|    9|   ap_memory|                                                             min_y|         array|
|min_y_ce1           |  out|    1|   ap_memory|                                                             min_y|         array|
|min_y_we1           |  out|    1|   ap_memory|                                                             min_y|         array|
|min_y_d1            |  out|    8|   ap_memory|                                                             min_y|         array|
|max_x_address0      |  out|    9|   ap_memory|                                                             max_x|         array|
|max_x_ce0           |  out|    1|   ap_memory|                                                             max_x|         array|
|max_x_q0            |   in|    9|   ap_memory|                                                             max_x|         array|
|max_x_address1      |  out|    9|   ap_memory|                                                             max_x|         array|
|max_x_ce1           |  out|    1|   ap_memory|                                                             max_x|         array|
|max_x_we1           |  out|    1|   ap_memory|                                                             max_x|         array|
|max_x_d1            |  out|    9|   ap_memory|                                                             max_x|         array|
|parent_address0     |  out|    9|   ap_memory|                                                            parent|         array|
|parent_ce0          |  out|    1|   ap_memory|                                                            parent|         array|
|parent_q0           |   in|   16|   ap_memory|                                                            parent|         array|
|min_x_address0      |  out|    9|   ap_memory|                                                             min_x|         array|
|min_x_ce0           |  out|    1|   ap_memory|                                                             min_x|         array|
|min_x_q0            |   in|    9|   ap_memory|                                                             min_x|         array|
|min_x_address1      |  out|    9|   ap_memory|                                                             min_x|         array|
|min_x_ce1           |  out|    1|   ap_memory|                                                             min_x|         array|
|min_x_we1           |  out|    1|   ap_memory|                                                             min_x|         array|
|min_x_d1            |  out|    9|   ap_memory|                                                             min_x|         array|
+--------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

