#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Aug 21 15:01:44 2018
# Process ID: 7885
# Current directory: /home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1
# Command line: vivado -log design_1_PmodNAV_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PmodNAV_0_0.tcl
# Log file: /home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1/design_1_PmodNAV_0_0.vds
# Journal file: /home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_PmodNAV_0_0.tcl -notrace
Command: synth_design -top design_1_PmodNAV_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8082 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1212.641 ; gain = 78.996 ; free physical = 23527 ; free virtual = 40003
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_PmodNAV_0_0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/synth/design_1_PmodNAV_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'PmodNAV' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/49ee/src/PmodNAV.v:13]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_axi_gpio_0_0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/synth/PmodNAV_axi_gpio_0_0.vhd:87]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/synth/PmodNAV_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1194]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (1#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
WARNING: [Synth 8-6014] Unused sequential element MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element MEM_DECODE_GEN[1].cs_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 32'b00000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element trans_reg_irpts_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:613]
WARNING: [Synth 8-6014] Unused sequential element trans_lvl_irpts_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:617]
WARNING: [Synth 8-6014] Unused sequential element ip_loop_or_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:866]
WARNING: [Synth 8-6014] Unused sequential element DELETE_DEV_PRIORITY_ENCODER.ipif_loop_or_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:1132]
WARNING: [Synth 8-6014] Unused sequential element DELETE_DEV_PRIORITY_ENCODER.ipif_interrupt_or_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:1138]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (5#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 2 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:399]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (6#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (7#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (8#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_axi_gpio_0_0' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/synth/PmodNAV_axi_gpio_0_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_axi_quad_spi_0_0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/synth/PmodNAV_axi_quad_spi_0_0.vhd:97]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 3 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at '/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:32795' bound to instance 'U0' of component 'axi_quad_spi' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/synth/PmodNAV_axi_quad_spi_0_0.vhd:279]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:33031]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 3 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31304]
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 3 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31136]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31138]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31139]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31141]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31142]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31783]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31794]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31806]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
WARNING: [Synth 8-6014] Unused sequential element MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element MEM_DECODE_GEN[1].cs_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element MEM_DECODE_GEN[2].cs_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[29].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[30].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[31].ce_out_i_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (9#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:17844]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 0 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 3 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2454]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_2' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2462]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (10#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13594]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter Async_Clk bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13604]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13607]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13609]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13610]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13614]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13616]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13617]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13621]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13622]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (10#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_1_CDC' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:14634]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_2' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:14642]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_3' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:14650]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_PULSE_S2AX_4' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:14658]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (10#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (10#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_1_CDC_1' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:15323]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RX_FIFO_RST_AX2S_2' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:15331]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (11#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:13594]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (35#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/c387/hdl/lib_fifo_v1_0_rfs.vhd:253]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (35#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
	Parameter C_NUM_BITS bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (36#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12121]
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (37#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12121]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:3646]
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (38#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:3646]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:7854]
	Parameter C_SCK_RATIO bound to: 16 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 3 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'MST_TRANS_INHIBIT_D1_I' to cell 'FD' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:8424]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_II' to cell 'FD' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:8452]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_III' to cell 'FD' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:8464]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_IV' to cell 'FD' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:8476]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_V' to cell 'FD' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:8500]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'SPISEL_REG' to cell 'FD' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:8579]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SCK_I_REG' to cell 'FD' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:8662]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SCK_O_NE_4_FDRE_INST' to cell 'FDRE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:9759]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d2_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:8787]
WARNING: [Synth 8-6014] Unused sequential element transfer_start_d3_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:8788]
WARNING: [Synth 8-6014] Unused sequential element SPIXfer_done_int_pulse_d3_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:8845]
WARNING: [Synth 8-6014] Unused sequential element Loading_SR_Reg_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:9991]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:10023]
WARNING: [Synth 8-6014] Unused sequential element SS_Asserted_1dly_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:10024]
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:10053]
WARNING: [Synth 8-6014] Unused sequential element MODF_strobe_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:10053]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (39#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:7854]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12476]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12683]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SPI_TRISTATE_CONTROL_I' to cell 'FDRE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12683]
WARNING: [Synth 8-6014] Unused sequential element SPICR_data_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12501]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_1_2_GENERATE[1].SPICR_data_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12614]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12614]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_3_4_GENERATE[3].SPICR_data_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12640]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_3_4_GENERATE[4].SPICR_data_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12640]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_5_9_GENERATE[5].SPICR_data_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12663]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_5_9_GENERATE[6].SPICR_data_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12663]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_5_9_GENERATE[7].SPICR_data_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12663]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_5_9_GENERATE[8].SPICR_data_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12663]
WARNING: [Synth 8-6014] Unused sequential element CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12663]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (40#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:12476]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2657]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 3 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element SPISSR_WR_GEN[0].SPISSR_Data_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2734]
WARNING: [Synth 8-6014] Unused sequential element SPISSR_WR_GEN[1].SPISSR_Data_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2751]
WARNING: [Synth 8-6014] Unused sequential element SPISSR_WR_GEN[2].SPISSR_Data_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2751]
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (41#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:2657]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1005]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:1028]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (42#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element trans_reg_irpts_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:613]
WARNING: [Synth 8-6014] Unused sequential element trans_lvl_irpts_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:617]
WARNING: [Synth 8-6014] Unused sequential element ip_loop_or_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:866]
WARNING: [Synth 8-6014] Unused sequential element DELETE_DEV_PRIORITY_ENCODER.ipif_loop_or_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:1132]
WARNING: [Synth 8-6014] Unused sequential element DELETE_DEV_PRIORITY_ENCODER.ipif_interrupt_or_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:1138]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[8].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
WARNING: [Synth 8-6014] Unused sequential element GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg was removed.  [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:756]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (42#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:17821]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:17822]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:17823]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:17824]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:17825]
WARNING: [Synth 8-3848] Net SPISR_0_CMD_Error_int in module/entity qspi_core_interface does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:18054]
WARNING: [Synth 8-3848] Net Mst_N_Slv_mode_frm_spi_clk in module/entity qspi_core_interface does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:18183]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (43#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:17844]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31195]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31203]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31207]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31208]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31209]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31223]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31227]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31228]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31229]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31230]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31231]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (44#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31304]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:32974]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:32975]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:32978]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:32979]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:32984]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:32985]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:32988]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:32989]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:33004]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:33005]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (45#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:33031]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_axi_quad_spi_0_0' (46#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/synth/PmodNAV_axi_quad_spi_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_pmod_bridge_0_0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_pmod_bridge_0_0/synth/PmodNAV_pmod_bridge_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'pmod_concat' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:12]
	Parameter Top_Row_Interface bound to: GPIO - type: string 
	Parameter Bottom_Row_Interface bound to: GPIO - type: string 
WARNING: [Synth 8-3848] Net in_top_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:87]
WARNING: [Synth 8-3848] Net in_top_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:90]
WARNING: [Synth 8-3848] Net in_bottom_uart_gpio_bus_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:97]
WARNING: [Synth 8-3848] Net in_bottom_i2c_gpio_bus_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:100]
WARNING: [Synth 8-3848] Net in0_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:104]
WARNING: [Synth 8-3848] Net in1_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:105]
WARNING: [Synth 8-3848] Net in2_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:106]
WARNING: [Synth 8-3848] Net in3_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:107]
WARNING: [Synth 8-3848] Net in4_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:108]
WARNING: [Synth 8-3848] Net in5_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:109]
WARNING: [Synth 8-3848] Net in6_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:110]
WARNING: [Synth 8-3848] Net in7_I in module/entity pmod_concat does not have driver. [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:111]
INFO: [Synth 8-256] done synthesizing module 'pmod_concat' (47#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/8463/src/pmod_concat.v:12]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_pmod_bridge_0_0' (48#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_pmod_bridge_0_0/synth/PmodNAV_pmod_bridge_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlconcat_0_3' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlconcat_0_3/synth/PmodNAV_xlconcat_0_3.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 2 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (49#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlconcat_0_3' (50#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlconcat_0_3/synth/PmodNAV_xlconcat_0_3.v:58]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlconcat_0_2' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlconcat_0_2/synth/PmodNAV_xlconcat_0_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlconcat_0_2' (51#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlconcat_0_2/synth/PmodNAV_xlconcat_0_2.v:58]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlconcat_0_4' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlconcat_0_4/synth/PmodNAV_xlconcat_0_4.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (51#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlconcat_0_4' (52#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlconcat_0_4/synth/PmodNAV_xlconcat_0_4.v:58]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlconcat_0_1' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlconcat_0_1/synth/PmodNAV_xlconcat_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized1' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized1' (52#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlconcat_0_1' (53#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlconcat_0_1/synth/PmodNAV_xlconcat_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlconcat_0_0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlconcat_0_0/synth/PmodNAV_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlconcat_0_0' (54#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlconcat_0_0/synth/PmodNAV_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlslice_0_0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_0/synth/PmodNAV_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice' (55#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlslice_0_0' (56#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_0/synth/PmodNAV_xlslice_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlslice_8_0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_8_0/synth/PmodNAV_xlslice_8_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 3 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized0' (56#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlslice_8_0' (57#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_8_0/synth/PmodNAV_xlslice_8_0.v:57]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlslice_0_9' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_9/synth/PmodNAV_xlslice_0_9.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized1' (57#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlslice_0_9' (58#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_9/synth/PmodNAV_xlslice_0_9.v:57]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlslice_8_2' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_8_2/synth/PmodNAV_xlslice_8_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 3 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized2' (58#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlslice_8_2' (59#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_8_2/synth/PmodNAV_xlslice_8_2.v:57]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlslice_0_6' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_6/synth/PmodNAV_xlslice_0_6.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized3' (59#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlslice_0_6' (60#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_6/synth/PmodNAV_xlslice_0_6.v:57]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlslice_0_8' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_8/synth/PmodNAV_xlslice_0_8.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 2 - type: integer 
	Parameter DIN_TO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized4' (60#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlslice_0_8' (61#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_8/synth/PmodNAV_xlslice_0_8.v:57]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlslice_8_1' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_8_1/synth/PmodNAV_xlslice_8_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 3 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized5' (61#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlslice_8_1' (62#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_8_1/synth/PmodNAV_xlslice_8_1.v:57]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlslice_0_5' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_5/synth/PmodNAV_xlslice_0_5.v:57]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlslice_0_5' (63#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_5/synth/PmodNAV_xlslice_0_5.v:57]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlslice_0_4' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_4/synth/PmodNAV_xlslice_0_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlslice_0_4' (64#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_4/synth/PmodNAV_xlslice_0_4.v:57]
INFO: [Synth 8-638] synthesizing module 'PmodNAV_xlslice_0_3' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_3/synth/PmodNAV_xlslice_0_3.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 1 - type: integer 
	Parameter DIN_TO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice_v1_0_1_xlslice__parameterized6' (64#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/bb23/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV_xlslice_0_3' (65#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_xlslice_0_3/synth/PmodNAV_xlslice_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'PmodNAV' (66#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/49ee/src/PmodNAV.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_PmodNAV_0_0' (67#1) [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/synth/design_1_PmodNAV_0_0.v:56]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized6 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized4 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized1 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized5 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized3 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized2 has unconnected port Din[0]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice__parameterized0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1358.141 ; gain = 224.496 ; free physical = 22634 ; free virtual = 39161
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin FIFO_EXISTS.CLK_CROSS_I:SPISR_0_CMD_Error_cdc_from_spi to constant 0 [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:19273]
INFO: [Synth 8-3295] tying undriven pin FIFO_EXISTS.CLK_CROSS_I:Mst_N_Slv_mode_cdc_from_spi to constant 0 [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:19273]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1358.141 ; gain = 224.496 ; free physical = 22623 ; free virtual = 39150
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 246 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_ooc.xdc] for cell 'inst'
WARNING: [Designutils 20-1758] instance inst wraps a black box. Constraint reading is skipped for elaborated designs in this case. Skipping constraint file '/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_pmod_bridge_0_0/PmodNAV_pmod_bridge_0_0_board.xdc'.
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0_board.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_gpio_0_0/PmodNAV_axi_gpio_0_0.xdc] for cell 'inst/axi_gpio_0/U0'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_board.xdc] for cell 'inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_board.xdc] for cell 'inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0.xdc] for cell 'inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0.xdc] for cell 'inst/axi_quad_spi_0/U0'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/design_1_PmodNAV_0_0_board.xdc] for cell 'inst'
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/design_1_PmodNAV_0_0_board.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/design_1_PmodNAV_0_0_board.xdc:9]
CRITICAL WARNING: [Common 17-69] Command failed: BOARD_PART_PIN cannot be assigned to more than one port [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/design_1_PmodNAV_0_0_board.xdc:10]
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/design_1_PmodNAV_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_PmodNAV_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_PmodNAV_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_clocks.xdc] for cell 'inst/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_clocks.xdc] for cell 'inst/axi_quad_spi_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/src/PmodNAV_axi_quad_spi_0_0/PmodNAV_axi_quad_spi_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_PmodNAV_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_PmodNAV_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  FD => FDRE: 11 instances
  FDR => FDRE: 218 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1683.023 ; gain = 1.000 ; free physical = 22403 ; free virtual = 38930
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24341 ; free virtual = 40872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24341 ; free virtual = 40872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/pmod_bridge_0/inst. (constraint file  /home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1/dont_touch.xdc, line 62).
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for inst/axi_gpio_0/U0. (constraint file  /home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1/dont_touch.xdc, line 75).
Applied set_property DONT_TOUCH = true for inst/axi_quad_spi_0/U0. (constraint file  /home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true for inst/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/pmod_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconcat_bottom_o. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconcat_bottom_t. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconcat_ss_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconcat_top_o. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlconcat_top_t. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_ag_ss_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_ag_ss_o. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_alt_ss_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_alt_ss_o. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_gpio_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_mag_ss_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_mag_ss_o. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_sck_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_sdo_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xlslice_ss_sdi_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24340 ; free virtual = 40871
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:729]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24254 ; free virtual = 40786
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
	   3 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 91    
+---XORs : 
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 4     
	                2 Bit    Wide XORs := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 37    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 256   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 14    
	   5 Input      2 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 145   
	   4 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_lite_ipif_v3_0_4_pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_lite_ipif_v3_0_4_pselect_f__parameterized30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 36    
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module qspi_cntrl_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
Module soft_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module interrupt_control__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module cross_clk_sync_fifo_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                1 Bit    Registers := 10    
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module synchronizer_ff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_dc_as 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module qspi_fifo_ifmodule 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module qspi_mode_0_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 1     
Module qspi_status_slave_sel_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module qspi_core_interface 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module axi_quad_spi_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-4471] merging register 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.bus2ip_reset_ipif_inverted_reg' into 'NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ipshared/2c94/hdl/axi_quad_spi_v3_2_rfs.vhd:31893]
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_gpio_0/U0/\ip2bus_data_i_D1_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.tx_occ_msb_2_reg' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.tx_occ_msb_3_reg' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d2_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[17]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[16]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[15]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[14]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[13]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[12]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[11]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[10]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[9]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[8]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[7]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[6]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[5]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[4]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[3]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[2]' (FDR) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[9].GEN_REG_STATUS.ip_irpt_status_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[10].GEN_REG_STATUS.ip_irpt_status_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[11].GEN_REG_STATUS.ip_irpt_status_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[12].GEN_REG_STATUS.ip_irpt_status_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/axi_quad_spi_0/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[13].GEN_REG_STATUS.ip_irpt_status_reg_reg[13] )
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.CMD_ERR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MST_N_SLV_MODE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_EMPTY_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_EMPTY_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.TX_FIFO_FULL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.RX_FIFO_FULL_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_5_TXFIFO_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_6_RXFIFO_RST_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_quad_spi.
INFO: [Synth 8-3332] Sequential element (NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_quad_spi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24245 ; free virtual = 40775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name            | RTL Object                                                                                                                                                                                                                 | Inference      | Size (Depth x Width) | Primitives   | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|inst/axi_quad_spi_0/U0 | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 8               | RAM32M x 2   | 
|inst/axi_quad_spi_0/U0 | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 8               | RAM32M x 2   | 
+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24016 ; free virtual = 40547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24024 ; free virtual = 40554
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24017 ; free virtual = 40548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24012 ; free virtual = 40543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24012 ; free virtual = 40543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24011 ; free virtual = 40542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24011 ; free virtual = 40541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24011 ; free virtual = 40541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24010 ; free virtual = 40541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axi_quad_spi | NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_6_reg | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+---------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    15|
|2     |LUT2   |    84|
|3     |LUT3   |    56|
|4     |LUT4   |    74|
|5     |LUT5   |    89|
|6     |LUT6   |   155|
|7     |RAM32M |     4|
|8     |SRL16E |     1|
|9     |FD     |     8|
|10    |FDCE   |   146|
|11    |FDPE   |    60|
|12    |FDR    |    91|
|13    |FDRE   |   341|
|14    |FDSE   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------+---------------------------------------------------+------+
|      |Instance                                                                                      |Module                                             |Cells |
+------+----------------------------------------------------------------------------------------------+---------------------------------------------------+------+
|1     |top                                                                                           |                                                   |  1141|
|2     |  inst                                                                                        |PmodNAV                                            |  1141|
|3     |    axi_gpio_0                                                                                |PmodNAV_axi_gpio_0_0                               |   163|
|4     |      U0                                                                                      |axi_gpio                                           |   163|
|5     |        AXI_LITE_IPIF_I                                                                       |axi_lite_ipif                                      |   106|
|6     |          I_SLAVE_ATTACHMENT                                                                  |slave_attachment                                   |   106|
|7     |            I_DECODER                                                                         |address_decoder                                    |    58|
|8     |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                   |interrupt_control                                  |    14|
|9     |        gpio_core_1                                                                           |GPIO_Core                                          |    31|
|10    |          \Not_Dual.INPUT_DOUBLE_REGS3                                                        |cdc_sync                                           |    10|
|11    |    axi_quad_spi_0                                                                            |PmodNAV_axi_quad_spi_0_0                           |   978|
|12    |      U0                                                                                      |axi_quad_spi                                       |   978|
|13    |        \NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                        |axi_quad_spi_top                                   |   978|
|14    |          \QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                 |axi_lite_ipif__parameterized0                      |   194|
|15    |            I_SLAVE_ATTACHMENT                                                                |slave_attachment__parameterized0                   |   194|
|16    |              I_DECODER                                                                       |address_decoder__parameterized0                    |   128|
|17    |                \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized5     |     1|
|18    |                \MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized15    |     1|
|19    |                \MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized16    |     1|
|20    |                \MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized17    |     1|
|21    |                \MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized18    |     1|
|22    |                \MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I               |axi_lite_ipif_v3_0_4_pselect_f__parameterized19    |     1|
|23    |                \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized6     |     1|
|24    |                \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized7     |     1|
|25    |                \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized8     |     1|
|26    |                \MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized9     |     1|
|27    |                \MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized10    |     1|
|28    |                \MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized11    |     1|
|29    |                \MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized12    |     1|
|30    |                \MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized13    |     1|
|31    |                \MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized14    |     1|
|32    |                \MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized25    |     1|
|33    |                \MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized29    |     1|
|34    |                \MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized25_51 |     1|
|35    |                \MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                |axi_lite_ipif_v3_0_4_pselect_f__parameterized29_52 |     1|
|36    |          \QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                           |qspi_core_interface                                |   782|
|37    |            CONTROL_REG_I                                                                     |qspi_cntrl_reg                                     |    19|
|38    |            \FIFO_EXISTS.CLK_CROSS_I                                                          |cross_clk_sync_fifo_1                              |   126|
|39    |              \LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1                                        |cdc_sync__parameterized0                           |     5|
|40    |              \LOGIC_GENERATION_CDC.DTR_UNDERRUN_S2AX_1                                       |cdc_sync__parameterized0_32                        |     4|
|41    |              \LOGIC_GENERATION_CDC.MODF_STROBE_S2AX_1                                        |cdc_sync__parameterized0_33                        |     4|
|42    |              \LOGIC_GENERATION_CDC.RX_FIFO_RST_AX2S_1                                        |cdc_sync__parameterized2                           |     1|
|43    |              \LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1                                      |cdc_sync__parameterized0_34                        |     4|
|44    |              \LOGIC_GENERATION_CDC.SPICR_0_LOOP_AX2S_1                                       |cdc_sync__parameterized1                           |     5|
|45    |              \LOGIC_GENERATION_CDC.SPICR_1_SPE_AX2S_1                                        |cdc_sync__parameterized1_35                        |     4|
|46    |              \LOGIC_GENERATION_CDC.SPICR_2_MST_N_SLV_AX2S_1                                  |cdc_sync__parameterized1_36                        |     8|
|47    |              \LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1                                       |cdc_sync__parameterized1_37                        |     3|
|48    |              \LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1                                       |cdc_sync__parameterized1_38                        |     5|
|49    |              \LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1                                         |cdc_sync__parameterized1_39                        |     3|
|50    |              \LOGIC_GENERATION_CDC.SPICR_8_TR_INHIBIT_AX2S_1                                 |cdc_sync__parameterized1_40                        |     3|
|51    |              \LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1                                        |cdc_sync__parameterized1_41                        |     3|
|52    |              \LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC  |cdc_sync__parameterized1_42                        |     5|
|53    |              \LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC  |cdc_sync__parameterized1_43                        |     3|
|54    |              \LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1                                      |cdc_sync__parameterized0_44                        |     5|
|55    |              \LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[0].SPISSR_AX2S_1_CDC                  |cdc_sync__parameterized1_45                        |     3|
|56    |              \LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[1].SPISSR_AX2S_1_CDC                  |cdc_sync__parameterized1_46                        |     4|
|57    |              \LOGIC_GENERATION_CDC.SPISSR_SYNC_GEN_CDC[2].SPISSR_AX2S_1_CDC                  |cdc_sync__parameterized1_47                        |     3|
|58    |              \LOGIC_GENERATION_CDC.SR_3_MODF_AX2S_1                                          |cdc_sync__parameterized1_48                        |     3|
|59    |              \LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1                                  |cdc_sync__parameterized0_49                        |    11|
|60    |              \LOGIC_GENERATION_CDC.TX_EMPT_4_SPISR_S2AX_1                                    |cdc_sync__parameterized0_50                        |     7|
|61    |            \FIFO_EXISTS.FIFO_IF_MODULE_I                                                     |qspi_fifo_ifmodule                                 |     6|
|62    |            \FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                     |cdc_sync__parameterized3                           |     2|
|63    |            \FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                  |counter_f                                          |    11|
|64    |            \FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                    |cdc_sync__parameterized3_0                         |     5|
|65    |            \FIFO_EXISTS.RX_FIFO_II                                                           |async_fifo_fg                                      |   152|
|66    |              \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                 |fifo_generator_v13_1_4_9                           |   152|
|67    |                inst_fifo_gen                                                                 |fifo_generator_v13_1_4_synth_10                    |   152|
|68    |                  \gconvfifo.rf                                                               |fifo_generator_top_11                              |   152|
|69    |                    \grf.rf                                                                   |fifo_generator_ramfifo_12                          |   152|
|70    |                      \gntv_or_sync_fifo.gcx.clkx                                             |clk_x_pntrs_13                                     |    44|
|71    |                        \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                 |synchronizer_ff__parameterized0_28                 |     4|
|72    |                        \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                 |synchronizer_ff__parameterized0_29                 |     4|
|73    |                        \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                 |synchronizer_ff__parameterized0_30                 |     5|
|74    |                        \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                 |synchronizer_ff__parameterized0_31                 |     5|
|75    |                      \gntv_or_sync_fifo.gl0.rd                                               |rd_logic_14                                        |    40|
|76    |                        \gr1.gr1_int.rfwft                                                    |rd_fwft_25                                         |    17|
|77    |                        \gras.rsts                                                            |rd_status_flags_as_26                              |     2|
|78    |                        rpntr                                                                 |rd_bin_cntr_27                                     |    21|
|79    |                      \gntv_or_sync_fifo.gl0.wr                                               |wr_logic_15                                        |    26|
|80    |                        \gwas.wsts                                                            |wr_status_flags_as_23                              |     4|
|81    |                        wpntr                                                                 |wr_bin_cntr_24                                     |    22|
|82    |                      \gntv_or_sync_fifo.mem                                                  |memory_16                                          |    18|
|83    |                        \gdm.dm_gen.dm                                                        |dmem_22                                            |    10|
|84    |                      rstblk                                                                  |reset_blk_ramfifo_17                               |    23|
|85    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |synchronizer_ff_18                                 |     2|
|86    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |synchronizer_ff_19                                 |     2|
|87    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |synchronizer_ff_20                                 |     2|
|88    |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |synchronizer_ff_21                                 |     2|
|89    |            \FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                 |counter_f_1                                        |    10|
|90    |            \FIFO_EXISTS.TX_FIFO_II                                                           |async_fifo_fg_2                                    |   153|
|91    |              \USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                 |fifo_generator_v13_1_4                             |   153|
|92    |                inst_fifo_gen                                                                 |fifo_generator_v13_1_4_synth                       |   153|
|93    |                  \gconvfifo.rf                                                               |fifo_generator_top                                 |   153|
|94    |                    \grf.rf                                                                   |fifo_generator_ramfifo                             |   153|
|95    |                      \gntv_or_sync_fifo.gcx.clkx                                             |clk_x_pntrs                                        |    42|
|96    |                        \gnxpm_cdc.gsync_stage[1].rd_stg_inst                                 |synchronizer_ff__parameterized0                    |     4|
|97    |                        \gnxpm_cdc.gsync_stage[1].wr_stg_inst                                 |synchronizer_ff__parameterized0_6                  |     4|
|98    |                        \gnxpm_cdc.gsync_stage[2].rd_stg_inst                                 |synchronizer_ff__parameterized0_7                  |     5|
|99    |                        \gnxpm_cdc.gsync_stage[2].wr_stg_inst                                 |synchronizer_ff__parameterized0_8                  |     5|
|100   |                      \gntv_or_sync_fifo.gl0.rd                                               |rd_logic                                           |    39|
|101   |                        \gr1.gr1_int.rfwft                                                    |rd_fwft                                            |    16|
|102   |                        \gras.rsts                                                            |rd_status_flags_as                                 |     2|
|103   |                        rpntr                                                                 |rd_bin_cntr                                        |    21|
|104   |                      \gntv_or_sync_fifo.gl0.wr                                               |wr_logic                                           |    29|
|105   |                        \gwas.wsts                                                            |wr_status_flags_as                                 |     5|
|106   |                        wpntr                                                                 |wr_bin_cntr                                        |    24|
|107   |                      \gntv_or_sync_fifo.mem                                                  |memory                                             |    19|
|108   |                        \gdm.dm_gen.dm                                                        |dmem                                               |    10|
|109   |                      rstblk                                                                  |reset_blk_ramfifo                                  |    23|
|110   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst             |synchronizer_ff                                    |     2|
|111   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst             |synchronizer_ff_3                                  |     2|
|112   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst             |synchronizer_ff_4                                  |     2|
|113   |                        \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst             |synchronizer_ff_5                                  |     2|
|114   |            INTERRUPT_CONTROL_I                                                               |interrupt_control__parameterized0                  |    33|
|115   |            \LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                  |qspi_mode_0_module                                 |   162|
|116   |            RESET_SYNC_AXI_SPI_CLK_INST                                                       |reset_sync_module                                  |     5|
|117   |            SOFT_RESET_I                                                                      |soft_reset                                         |    38|
|118   |            \STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                     |qspi_status_slave_sel_reg                          |     7|
|119   |    pmod_bridge_0                                                                             |PmodNAV_pmod_bridge_0_0                            |     0|
|120   |      inst                                                                                    |pmod_concat                                        |     0|
|121   |    xlconcat_bottom_o                                                                         |PmodNAV_xlconcat_0_3                               |     0|
|122   |    xlconcat_bottom_t                                                                         |PmodNAV_xlconcat_0_2                               |     0|
|123   |    xlconcat_ss_i                                                                             |PmodNAV_xlconcat_0_4                               |     0|
|124   |    xlconcat_top_o                                                                            |PmodNAV_xlconcat_0_1                               |     0|
|125   |    xlconcat_top_t                                                                            |PmodNAV_xlconcat_0_0                               |     0|
|126   |    xlslice_ag_ss_i                                                                           |PmodNAV_xlslice_0_0                                |     0|
|127   |    xlslice_ag_ss_o                                                                           |PmodNAV_xlslice_8_0                                |     0|
|128   |    xlslice_alt_ss_i                                                                          |PmodNAV_xlslice_0_9                                |     0|
|129   |    xlslice_alt_ss_o                                                                          |PmodNAV_xlslice_8_2                                |     0|
|130   |    xlslice_gpio_i                                                                            |PmodNAV_xlslice_0_6                                |     0|
|131   |    xlslice_mag_ss_i                                                                          |PmodNAV_xlslice_0_8                                |     0|
|132   |    xlslice_mag_ss_o                                                                          |PmodNAV_xlslice_8_1                                |     0|
|133   |    xlslice_sck_i                                                                             |PmodNAV_xlslice_0_5                                |     0|
|134   |    xlslice_sdo_i                                                                             |PmodNAV_xlslice_0_4                                |     0|
|135   |    xlslice_ss_sdi_i                                                                          |PmodNAV_xlslice_0_3                                |     0|
+------+----------------------------------------------------------------------------------------------+---------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24010 ; free virtual = 40541
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 330 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1683.023 ; gain = 224.496 ; free physical = 24068 ; free virtual = 40598
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1683.023 ; gain = 549.379 ; free physical = 24071 ; free virtual = 40601
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  FD => FDRE: 8 instances
  FDR => FDRE: 91 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

513 Infos, 241 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1683.023 ; gain = 561.965 ; free physical = 24011 ; free virtual = 40542
INFO: [Common 17-1381] The checkpoint '/home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1/design_1_PmodNAV_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/vinamra/project_imu_warp/project_imu_warp.srcs/sources_1/bd/design_1/ip/design_1_PmodNAV_0_0/design_1_PmodNAV_0_0.xci
INFO: [Coretcl 2-1174] Renamed 134 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/vinamra/project_imu_warp/project_imu_warp.runs/design_1_PmodNAV_0_0_synth_1/design_1_PmodNAV_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1707.035 ; gain = 0.000 ; free physical = 23928 ; free virtual = 40461
INFO: [Common 17-206] Exiting Vivado at Tue Aug 21 15:02:53 2018...
