/home/jiabs/Documents/vtr-verilog-to-routing/vtr_flow/scripts/run_vtr_flow.py /home/jiabs/Documents/vtr-verilog-to-routing/vtr_work/input_files/diffeq1.v /home/jiabs/Documents/vtr-verilog-to-routing/vtr_work/input_files/k6_frac_N10_frac_chain_mem32K_40nm.xml
