<stg><name>dct_dct_1d</name>


<trans_list>

<trans id="225" from="1" to="2">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="2" to="3">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="3" to="4">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="4" to="5">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="5" to="6">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="6" to="7">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="7" to="8">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="8" to="9">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_8_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_8)

]]></node>
<StgValue><ssdm name="tmp_8_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:26  %tmp_39 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_8_read, i1 false)

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="64" op_0_bw="5">
<![CDATA[
:27  %tmp_40 = zext i5 %tmp_39 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %src_addr = getelementptr [16 x i16]* %src, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:29  %tmp_41 = or i5 %tmp_39, 1

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
:30  %tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_41)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %src_addr_1 = getelementptr [16 x i16]* %src, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="src_addr_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %src1_addr = getelementptr [16 x i16]* %src1, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="src1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %src1_addr_1 = getelementptr [16 x i16]* %src1, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="src1_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %src2_addr = getelementptr [16 x i16]* %src2, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="src2_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %src2_addr_1 = getelementptr [16 x i16]* %src2, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="src2_addr_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %src3_addr = getelementptr [16 x i16]* %src3, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="src3_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %src3_addr_1 = getelementptr [16 x i16]* %src3, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="src3_addr_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="16" op_0_bw="4">
<![CDATA[
:38  %src_load = load i16* %src_addr, align 2

]]></node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="4">
<![CDATA[
:40  %src_load_1 = load i16* %src_addr_1, align 2

]]></node>
<StgValue><ssdm name="src_load_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="16" op_0_bw="4">
<![CDATA[
:42  %src1_load = load i16* %src1_addr, align 2

]]></node>
<StgValue><ssdm name="src1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="16" op_0_bw="4">
<![CDATA[
:44  %src1_load_1 = load i16* %src1_addr_1, align 2

]]></node>
<StgValue><ssdm name="src1_load_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="4">
<![CDATA[
:46  %src2_load = load i16* %src2_addr, align 2

]]></node>
<StgValue><ssdm name="src2_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="16" op_0_bw="4">
<![CDATA[
:48  %src2_load_1 = load i16* %src2_addr_1, align 2

]]></node>
<StgValue><ssdm name="src2_load_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="16" op_0_bw="4">
<![CDATA[
:50  %src3_load = load i16* %src3_addr, align 2

]]></node>
<StgValue><ssdm name="src3_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="16" op_0_bw="4">
<![CDATA[
:52  %src3_load_1 = load i16* %src3_addr_1, align 2

]]></node>
<StgValue><ssdm name="src3_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="16" op_0_bw="4">
<![CDATA[
:38  %src_load = load i16* %src_addr, align 2

]]></node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
:39  %tmp_6 = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %src_load, i13 0)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="16" op_0_bw="4">
<![CDATA[
:40  %src_load_1 = load i16* %src_addr_1, align 2

]]></node>
<StgValue><ssdm name="src_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
:41  %tmp_6_0_1 = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %src_load_1, i13 0)

]]></node>
<StgValue><ssdm name="tmp_6_0_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="16" op_0_bw="4">
<![CDATA[
:42  %src1_load = load i16* %src1_addr, align 2

]]></node>
<StgValue><ssdm name="src1_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
:43  %tmp_6_0_2 = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %src1_load, i13 0)

]]></node>
<StgValue><ssdm name="tmp_6_0_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="16" op_0_bw="4">
<![CDATA[
:44  %src1_load_1 = load i16* %src1_addr_1, align 2

]]></node>
<StgValue><ssdm name="src1_load_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
:45  %tmp_6_0_3 = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %src1_load_1, i13 0)

]]></node>
<StgValue><ssdm name="tmp_6_0_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="4">
<![CDATA[
:46  %src2_load = load i16* %src2_addr, align 2

]]></node>
<StgValue><ssdm name="src2_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
:47  %tmp_6_0_4 = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %src2_load, i13 0)

]]></node>
<StgValue><ssdm name="tmp_6_0_4"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="16" op_0_bw="4">
<![CDATA[
:48  %src2_load_1 = load i16* %src2_addr_1, align 2

]]></node>
<StgValue><ssdm name="src2_load_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
:49  %tmp_6_0_5 = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %src2_load_1, i13 0)

]]></node>
<StgValue><ssdm name="tmp_6_0_5"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="16" op_0_bw="4">
<![CDATA[
:50  %src3_load = load i16* %src3_addr, align 2

]]></node>
<StgValue><ssdm name="src3_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
:51  %tmp_6_0_6 = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %src3_load, i13 0)

]]></node>
<StgValue><ssdm name="tmp_6_0_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="16" op_0_bw="4">
<![CDATA[
:52  %src3_load_1 = load i16* %src3_addr_1, align 2

]]></node>
<StgValue><ssdm name="src3_load_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
:53  %tmp_6_0_7 = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %src3_load_1, i13 0)

]]></node>
<StgValue><ssdm name="tmp_6_0_7"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:54  %tmp3 = add i29 %tmp_6_0_1, %tmp_6

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:55  %tmp4 = add i29 %tmp_6_0_3, %tmp_6_0_2

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:56  %tmp = add i29 %tmp3, %tmp4

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:57  %tmp6 = add i29 %tmp_6_0_5, %tmp_6_0_4

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:58  %tmp1 = or i29 %tmp_6_0_7, 4096

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:59  %tmp7 = add i29 %tmp_6_0_6, %tmp1

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:60  %tmp5 = add i29 %tmp6, %tmp7

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:61  %tmp_s = add i29 %tmp, %tmp5

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:62  %tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_s, i32 13, i32 28)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="17" op_0_bw="16">
<![CDATA[
:75  %tmp_5_1_5_cast_cast = sext i16 %src2_load_1 to i17

]]></node>
<StgValue><ssdm name="tmp_5_1_5_cast_cast"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="17" op_0_bw="16">
<![CDATA[
:78  %tmp_5_1_6_cast_cast = sext i16 %src3_load to i17

]]></node>
<StgValue><ssdm name="tmp_5_1_6_cast_cast"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:128  %tmp_7_4_1 = sub i29 %tmp_6, %tmp_6_0_1

]]></node>
<StgValue><ssdm name="tmp_7_4_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:129  %tmp_7_4_2 = sub i29 %tmp_7_4_1, %tmp_6_0_2

]]></node>
<StgValue><ssdm name="tmp_7_4_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:130  %tmp28 = add i29 %tmp_6_0_4, %tmp_6_0_3

]]></node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:131  %tmp29 = add i29 %tmp_7_4_2, %tmp28

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:132  %tmp_6_4_s = add i17 %tmp_5_1_6_cast_cast, %tmp_5_1_5_cast_cast

]]></node>
<StgValue><ssdm name="tmp_6_4_s"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="29" op_0_bw="17">
<![CDATA[
:133  %tmp_6_4_557_cast = sext i17 %tmp_6_4_s to i29

]]></node>
<StgValue><ssdm name="tmp_6_4_557_cast"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="16" op_0_bw="17">
<![CDATA[
:134  %tmp_43 = trunc i17 %tmp_6_4_s to i16

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="13">
<![CDATA[
:135  %p_shl = call i29 @_ssdm_op_BitConcatenate.i29.i16.i13(i16 %tmp_43, i13 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:136  %tmp30 = sub i29 %tmp_6_4_557_cast, %p_shl

]]></node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_81_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tmp_81)

]]></node>
<StgValue><ssdm name="tmp_81_read"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp_23 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_81_read, i3 0)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="64" op_0_bw="7">
<![CDATA[
:3  %tmp_24 = zext i7 %tmp_23 to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %dst_addr = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %tmp_31 = or i7 %tmp_23, 4

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:15  %tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_31)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %dst_addr_4 = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_32

]]></node>
<StgValue><ssdm name="dst_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:63  store i16 %tmp_3, i16* %dst_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="29" op_0_bw="16">
<![CDATA[
:66  %tmp_5_1_1_cast = sext i16 %src_load_1 to i29

]]></node>
<StgValue><ssdm name="tmp_5_1_1_cast"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:67  %tmp_6_1_1 = mul i29 9633, %tmp_5_1_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_1_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="29" op_0_bw="16">
<![CDATA[
:70  %tmp_5_1_3_cast = sext i16 %src1_load_1 to i29

]]></node>
<StgValue><ssdm name="tmp_5_1_3_cast"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:71  %tmp_6_1_3 = mul i29 2260, %tmp_5_1_3_cast

]]></node>
<StgValue><ssdm name="tmp_6_1_3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="29" op_0_bw="16">
<![CDATA[
:74  %tmp_5_1_5_cast = sext i16 %src2_load_1 to i29

]]></node>
<StgValue><ssdm name="tmp_5_1_5_cast"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:76  %tmp_6_1_5 = mul i29 -6436, %tmp_5_1_5_cast

]]></node>
<StgValue><ssdm name="tmp_6_1_5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:93  %tmp_6_2_1 = mul i29 4433, %tmp_5_1_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_2_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:95  %tmp_6_2_3 = mul i29 -10703, %tmp_5_1_3_cast

]]></node>
<StgValue><ssdm name="tmp_6_2_3"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:97  %tmp_6_2_5 = mul i29 -4433, %tmp_5_1_5_cast

]]></node>
<StgValue><ssdm name="tmp_6_2_5"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:111  %tmp_6_3_1 = mul i29 -2260, %tmp_5_1_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_3_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:113  %tmp_6_3_3 = mul i29 -6436, %tmp_5_1_3_cast

]]></node>
<StgValue><ssdm name="tmp_6_3_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:115  %tmp_6_3_5 = mul i29 11363, %tmp_5_1_5_cast

]]></node>
<StgValue><ssdm name="tmp_6_3_5"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:137  %tmp32 = add i29 %tmp30, %tmp1

]]></node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:138  %tmp_4 = add i29 %tmp29, %tmp32

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:139  %tmp_3_4 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_4, i32 13, i32 28)

]]></node>
<StgValue><ssdm name="tmp_3_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:140  store i16 %tmp_3_4, i16* %dst_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:142  %tmp_6_5_1 = mul i29 -11362, %tmp_5_1_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_5_1"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:144  %tmp_6_5_3 = mul i29 9633, %tmp_5_1_3_cast

]]></node>
<StgValue><ssdm name="tmp_6_5_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:146  %tmp_6_5_5 = mul i29 -2260, %tmp_5_1_5_cast

]]></node>
<StgValue><ssdm name="tmp_6_5_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="29" op_0_bw="16">
<![CDATA[
:77  %tmp_5_1_6_cast = sext i16 %src3_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_1_6_cast"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:79  %tmp_6_1_6 = mul i29 -9632, %tmp_5_1_6_cast

]]></node>
<StgValue><ssdm name="tmp_6_1_6"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="29" op_0_bw="16">
<![CDATA[
:80  %tmp_5_1_7_cast = sext i16 %src3_load_1 to i29

]]></node>
<StgValue><ssdm name="tmp_5_1_7_cast"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:81  %tmp_6_1_7 = mul i29 -11362, %tmp_5_1_7_cast

]]></node>
<StgValue><ssdm name="tmp_6_1_7"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:86  %tmp11 = add i29 4096, %tmp_6_1_7

]]></node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:87  %tmp13 = add i29 %tmp_6_1_6, %tmp11

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:98  %tmp_6_2_6 = mul i29 4433, %tmp_5_1_6_cast

]]></node>
<StgValue><ssdm name="tmp_6_2_6"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:99  %tmp_6_2_7 = mul i29 10703, %tmp_5_1_7_cast

]]></node>
<StgValue><ssdm name="tmp_6_2_7"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:104  %tmp18 = add i29 4096, %tmp_6_2_7

]]></node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:105  %tmp20 = add i29 %tmp_6_2_6, %tmp18

]]></node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:116  %tmp_6_3_6 = mul i29 2260, %tmp_5_1_6_cast

]]></node>
<StgValue><ssdm name="tmp_6_3_6"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:117  %tmp_6_3_7 = mul i29 -9632, %tmp_5_1_7_cast

]]></node>
<StgValue><ssdm name="tmp_6_3_7"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:122  %tmp25 = add i29 4096, %tmp_6_3_7

]]></node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:123  %tmp27 = add i29 %tmp_6_3_6, %tmp25

]]></node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:160  %tmp_6_6_1 = mul i29 -10703, %tmp_5_1_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_6_1"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:162  %tmp_6_6_3 = mul i29 -4433, %tmp_5_1_3_cast

]]></node>
<StgValue><ssdm name="tmp_6_6_3"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:164  %tmp_6_6_5 = mul i29 10703, %tmp_5_1_5_cast

]]></node>
<StgValue><ssdm name="tmp_6_6_5"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:178  %tmp_6_7_1 = mul i29 -6436, %tmp_5_1_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_7_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:180  %tmp_6_7_3 = mul i29 -11362, %tmp_5_1_3_cast

]]></node>
<StgValue><ssdm name="tmp_6_7_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:182  %tmp_6_7_5 = mul i29 -9632, %tmp_5_1_5_cast

]]></node>
<StgValue><ssdm name="tmp_6_7_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="29" op_0_bw="16">
<![CDATA[
:64  %tmp_5_1_cast = sext i16 %src_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_1_cast"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:65  %tmp_6_1 = mul i29 11363, %tmp_5_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="29" op_0_bw="16">
<![CDATA[
:68  %tmp_5_1_2_cast = sext i16 %src1_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_1_2_cast"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:69  %tmp_6_1_2 = mul i29 6436, %tmp_5_1_2_cast

]]></node>
<StgValue><ssdm name="tmp_6_1_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="29" op_0_bw="16">
<![CDATA[
:72  %tmp_5_1_4_cast = sext i16 %src2_load to i29

]]></node>
<StgValue><ssdm name="tmp_5_1_4_cast"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:73  %tmp_6_1_4 = mul i29 -2260, %tmp_5_1_4_cast

]]></node>
<StgValue><ssdm name="tmp_6_1_4"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:82  %tmp2 = add i29 %tmp_6_1_1, %tmp_6_1

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:83  %tmp8 = add i29 %tmp_6_1_3, %tmp_6_1_2

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:84  %tmp9 = add i29 %tmp2, %tmp8

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:85  %tmp10 = add i29 %tmp_6_1_5, %tmp_6_1_4

]]></node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:88  %tmp12 = add i29 %tmp10, %tmp13

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:89  %tmp_1 = add i29 %tmp9, %tmp12

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:90  %tmp_3_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_1, i32 13, i32 28)

]]></node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:92  %tmp_6_2 = mul i29 10703, %tmp_5_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:94  %tmp_6_2_2 = mul i29 -4433, %tmp_5_1_2_cast

]]></node>
<StgValue><ssdm name="tmp_6_2_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:96  %tmp_6_2_4 = mul i29 -10703, %tmp_5_1_4_cast

]]></node>
<StgValue><ssdm name="tmp_6_2_4"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:100  %tmp14 = add i29 %tmp_6_2_1, %tmp_6_2

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:101  %tmp15 = add i29 %tmp_6_2_3, %tmp_6_2_2

]]></node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:102  %tmp16 = add i29 %tmp14, %tmp15

]]></node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:103  %tmp17 = add i29 %tmp_6_2_5, %tmp_6_2_4

]]></node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:106  %tmp19 = add i29 %tmp17, %tmp20

]]></node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:107  %tmp_2 = add i29 %tmp16, %tmp19

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:108  %tmp_3_2 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_2, i32 13, i32 28)

]]></node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:147  %tmp_6_5_6 = mul i29 11363, %tmp_5_1_6_cast

]]></node>
<StgValue><ssdm name="tmp_6_5_6"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:148  %tmp_6_5_7 = mul i29 -6436, %tmp_5_1_7_cast

]]></node>
<StgValue><ssdm name="tmp_6_5_7"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:153  %tmp37 = add i29 4096, %tmp_6_5_7

]]></node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:154  %tmp39 = add i29 %tmp_6_5_6, %tmp37

]]></node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:165  %tmp_6_6_6 = mul i29 -10703, %tmp_5_1_6_cast

]]></node>
<StgValue><ssdm name="tmp_6_6_6"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:166  %tmp_6_6_7 = mul i29 4433, %tmp_5_1_7_cast

]]></node>
<StgValue><ssdm name="tmp_6_6_7"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:171  %tmp44 = add i29 4096, %tmp_6_6_7

]]></node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:172  %tmp46 = add i29 %tmp_6_6_6, %tmp44

]]></node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:183  %tmp_6_7_6 = mul i29 6436, %tmp_5_1_6_cast

]]></node>
<StgValue><ssdm name="tmp_6_7_6"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="28" op_0_bw="16">
<![CDATA[
:184  %tmp_1_12 = sext i16 %src3_load_1 to i28

]]></node>
<StgValue><ssdm name="tmp_1_12"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:185  %tmp_6_7_7_cast = mul i28 -2260, %tmp_1_12

]]></node>
<StgValue><ssdm name="tmp_6_7_7_cast"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:190  %tmp51 = add i28 4096, %tmp_6_7_7_cast

]]></node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="29" op_0_bw="28">
<![CDATA[
:191  %tmp55_cast = sext i28 %tmp51 to i29

]]></node>
<StgValue><ssdm name="tmp55_cast"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:192  %tmp53 = add i29 %tmp_6_7_6, %tmp55_cast

]]></node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_25 = or i7 %tmp_23, 1

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:6  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_25)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dst_addr_1 = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="dst_addr_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %tmp_27 = or i7 %tmp_23, 2

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:9  %tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_27)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %dst_addr_2 = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_28

]]></node>
<StgValue><ssdm name="dst_addr_2"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:91  store i16 %tmp_3_1, i16* %dst_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:109  store i16 %tmp_3_2, i16* %dst_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:110  %tmp_6_3 = mul i29 9633, %tmp_5_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:112  %tmp_6_3_2 = mul i29 -11362, %tmp_5_1_2_cast

]]></node>
<StgValue><ssdm name="tmp_6_3_2"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:114  %tmp_6_3_4 = mul i29 6436, %tmp_5_1_4_cast

]]></node>
<StgValue><ssdm name="tmp_6_3_4"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:118  %tmp21 = add i29 %tmp_6_3_1, %tmp_6_3

]]></node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:119  %tmp22 = add i29 %tmp_6_3_3, %tmp_6_3_2

]]></node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:120  %tmp23 = add i29 %tmp21, %tmp22

]]></node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:121  %tmp24 = add i29 %tmp_6_3_5, %tmp_6_3_4

]]></node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:124  %tmp26 = add i29 %tmp24, %tmp27

]]></node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:125  %tmp_3_10 = add i29 %tmp23, %tmp26

]]></node>
<StgValue><ssdm name="tmp_3_10"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:126  %tmp_3_3 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_3_10, i32 13, i32 28)

]]></node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:141  %tmp_6_5 = mul i29 6436, %tmp_5_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:143  %tmp_6_5_2 = mul i29 2260, %tmp_5_1_2_cast

]]></node>
<StgValue><ssdm name="tmp_6_5_2"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:145  %tmp_6_5_4 = mul i29 -9632, %tmp_5_1_4_cast

]]></node>
<StgValue><ssdm name="tmp_6_5_4"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:149  %tmp33 = add i29 %tmp_6_5_1, %tmp_6_5

]]></node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:150  %tmp34 = add i29 %tmp_6_5_3, %tmp_6_5_2

]]></node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:151  %tmp35 = add i29 %tmp33, %tmp34

]]></node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:152  %tmp36 = add i29 %tmp_6_5_5, %tmp_6_5_4

]]></node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:155  %tmp38 = add i29 %tmp36, %tmp39

]]></node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:156  %tmp_5 = add i29 %tmp35, %tmp38

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:157  %tmp_3_5 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_5, i32 13, i32 28)

]]></node>
<StgValue><ssdm name="tmp_3_5"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:159  %tmp_6_6 = mul i29 4433, %tmp_5_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:161  %tmp_6_6_2 = mul i29 10703, %tmp_5_1_2_cast

]]></node>
<StgValue><ssdm name="tmp_6_6_2"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:163  %tmp_6_6_4 = mul i29 -4433, %tmp_5_1_4_cast

]]></node>
<StgValue><ssdm name="tmp_6_6_4"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:167  %tmp40 = add i29 %tmp_6_6_1, %tmp_6_6

]]></node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:168  %tmp41 = add i29 %tmp_6_6_3, %tmp_6_6_2

]]></node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:169  %tmp42 = add i29 %tmp40, %tmp41

]]></node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:170  %tmp43 = add i29 %tmp_6_6_5, %tmp_6_6_4

]]></node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:173  %tmp45 = add i29 %tmp43, %tmp46

]]></node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:174  %tmp_6_11 = add i29 %tmp42, %tmp45

]]></node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:175  %tmp_3_6 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_6_11, i32 13, i32 28)

]]></node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:177  %tmp_6_7 = mul i29 2260, %tmp_5_1_cast

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:179  %tmp_6_7_2 = mul i29 9633, %tmp_5_1_2_cast

]]></node>
<StgValue><ssdm name="tmp_6_7_2"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:181  %tmp_6_7_4 = mul i29 11363, %tmp_5_1_4_cast

]]></node>
<StgValue><ssdm name="tmp_6_7_4"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:186  %tmp47 = add i29 %tmp_6_7_1, %tmp_6_7

]]></node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:187  %tmp48 = add i29 %tmp_6_7_3, %tmp_6_7_2

]]></node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:188  %tmp49 = add i29 %tmp47, %tmp48

]]></node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:189  %tmp50 = add i29 %tmp_6_7_5, %tmp_6_7_4

]]></node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:193  %tmp52 = add i29 %tmp50, %tmp53

]]></node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:194  %tmp_7 = add i29 %tmp49, %tmp52

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
:195  %tmp_3_7 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %tmp_7, i32 13, i32 28)

]]></node>
<StgValue><ssdm name="tmp_3_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">
</state>

<state id="8" st_id="8">

<operation id="199" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11  %tmp_29 = or i7 %tmp_23, 3

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:12  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_29)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %dst_addr_3 = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_30

]]></node>
<StgValue><ssdm name="dst_addr_3"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:17  %tmp_33 = or i7 %tmp_23, 5

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:18  %tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_33)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %dst_addr_5 = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_34

]]></node>
<StgValue><ssdm name="dst_addr_5"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:127  store i16 %tmp_3_3, i16* %dst_addr_3, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:158  store i16 %tmp_3_5, i16* %dst_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:20  %tmp_35 = or i7 %tmp_23, 6

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:21  %tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_35)

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %dst_addr_6 = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="dst_addr_6"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:23  %tmp_37 = or i7 %tmp_23, 7

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:24  %tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %tmp_37)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %dst_addr_7 = getelementptr [64 x i16]* %dst, i64 0, i64 %tmp_38

]]></node>
<StgValue><ssdm name="dst_addr_7"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:176  store i16 %tmp_3_6, i16* %dst_addr_6, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:196  store i16 %tmp_3_7, i16* %dst_addr_7, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0">
<![CDATA[
:197  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
