{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647945719238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647945719238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 22 18:41:59 2022 " "Processing started: Tue Mar 22 18:41:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647945719238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1647945719238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw1 -c hw1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw1 -c hw1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1647945719238 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1647945719592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1647945719592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/edge_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647945728912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647945728912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file write_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_latch " "Found entity 1: write_latch" {  } { { "write_latch.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/write_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647945728914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647945728914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_time_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_time_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_time_gen " "Found entity 1: tx_time_gen" {  } { { "tx_time_gen.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/tx_time_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647945728916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647945728916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmittify.v 1 1 " "Found 1 design units, including 1 entities, in source file transmittify.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmittify " "Found entity 1: transmittify" {  } { { "transmittify.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/transmittify.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647945728918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647945728918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647945728920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647945728920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw1_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hw1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw1_tb " "Found entity 1: hw1_tb" {  } { { "hw1_tb.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/hw1_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647945728923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647945728923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw1.v 1 1 " "Found 1 design units, including 1 entities, in source file hw1.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw1 " "Found entity 1: hw1" {  } { { "hw1.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/hw1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647945728925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647945728925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_txd_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_txd_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_txd_ctrl " "Found entity 1: uart_txd_ctrl" {  } { { "uart_txd_ctrl.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647945728927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1647945728927 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fail_pos_edge edge_detect.v(18) " "Verilog HDL Implicit Net warning at edge_detect.v(18): created implicit net for \"fail_pos_edge\"" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/edge_detect.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1647945728928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw1 " "Elaborating entity \"hw1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1647945728953 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_value hw1.v(11) " "Output port \"read_value\" at hw1.v(11) has no driver" {  } { { "hw1.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/hw1.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647945728954 "|hw1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_error hw1.v(9) " "Output port \"read_error\" at hw1.v(9) has no driver" {  } { { "hw1.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/hw1.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647945728954 "|hw1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_complete hw1.v(10) " "Output port \"read_complete\" at hw1.v(10) has no driver" {  } { { "hw1.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/hw1.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1647945728954 "|hw1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_latch write_latch:dataInput " "Elaborating entity \"write_latch\" for hierarchy \"write_latch:dataInput\"" {  } { { "hw1.v" "dataInput" { Text "D:/Digital_Logic_Design/Normal/Homework 1/hw1.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647945728955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect write_latch:dataInput\|edge_detect:detect " "Elaborating entity \"edge_detect\" for hierarchy \"write_latch:dataInput\|edge_detect:detect\"" {  } { { "write_latch.v" "detect" { Text "D:/Digital_Logic_Design/Normal/Homework 1/write_latch.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647945728957 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fail_pos_edge edge_detect.v(18) " "Verilog HDL or VHDL warning at edge_detect.v(18): object \"fail_pos_edge\" assigned a value but never read" {  } { { "edge_detect.v" "" { Text "D:/Digital_Logic_Design/Normal/Homework 1/edge_detect.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1647945728957 "|hw1|write_latch:dataInput|edge_detect:detect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_time_gen tx_time_gen:alt_clk " "Elaborating entity \"tx_time_gen\" for hierarchy \"tx_time_gen:alt_clk\"" {  } { { "hw1.v" "alt_clk" { Text "D:/Digital_Logic_Design/Normal/Homework 1/hw1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647945728958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_txd_ctrl uart_txd_ctrl:transmit_control " "Elaborating entity \"uart_txd_ctrl\" for hierarchy \"uart_txd_ctrl:transmit_control\"" {  } { { "hw1.v" "transmit_control" { Text "D:/Digital_Logic_Design/Normal/Homework 1/hw1.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647945728960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmittify uart_txd_ctrl:transmit_control\|transmittify:tidy " "Elaborating entity \"transmittify\" for hierarchy \"uart_txd_ctrl:transmit_control\|transmittify:tidy\"" {  } { { "uart_txd_ctrl.v" "tidy" { Text "D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647945728966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg uart_txd_ctrl:transmit_control\|shift_reg:shift " "Elaborating entity \"shift_reg\" for hierarchy \"uart_txd_ctrl:transmit_control\|shift_reg:shift\"" {  } { { "uart_txd_ctrl.v" "shift" { Text "D:/Digital_Logic_Design/Normal/Homework 1/uart_txd_ctrl.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1647945728971 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1647945729005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647945729028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 22 18:42:09 2022 " "Processing ended: Tue Mar 22 18:42:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647945729028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647945729028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647945729028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1647945729028 ""}
