Analysis & Synthesis report for final_project
Mon Jun 03 09:02:54 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. State Machine - |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_next
 13. State Machine - |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_state
 14. State Machine - |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_next
 15. State Machine - |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_state
 16. State Machine - |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 17. State Machine - |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 18. State Machine - |DE1_SoC_top_level|final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 19. Registers Protected by Synthesis
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 27. Source assignments for final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 28. Source assignments for final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 29. Source assignments for final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram
 30. Source assignments for final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 31. Source assignments for final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 32. Source assignments for final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0
 33. Source assignments for final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_03o1:auto_generated
 34. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_demux:cmd_demux
 35. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_demux:cmd_demux_001
 36. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux
 37. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_001
 38. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_002
 39. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_003
 40. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_004
 41. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_005
 42. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux_006:rsp_demux_006
 43. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_007
 44. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_008
 45. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_009
 46. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_010
 47. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_011
 48. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_012
 49. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 50. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 51. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 52. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 53. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 54. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 55. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 56. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 57. Source assignments for final_project:u0|altera_reset_controller:rst_controller
 58. Source assignments for final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 59. Source assignments for final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 60. Source assignments for final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Source assignments for final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 63. Parameter Settings for User Entity Instance: final_project:u0|final_project_adc_0:adc_0
 64. Parameter Settings for User Entity Instance: final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL
 65. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer
 66. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 67. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 68. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 69. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 70. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 71. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
 72. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 73. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 74. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 75. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 76. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
 77. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
 78. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
 79. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
 80. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 81. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 82. Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_pll_0:audio_pll_0|final_project_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
 83. Parameter Settings for User Entity Instance: final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo
 84. Parameter Settings for User Entity Instance: final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo
 85. Parameter Settings for User Entity Instance: final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0
 86. Parameter Settings for User Entity Instance: final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 87. Parameter Settings for User Entity Instance: final_project:u0|final_project_pll_0:pll_0|altera_pll:altera_pll_i
 88. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 89. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 90. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator
 91. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator
 92. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator
 93. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 94. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 95. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 96. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
 97. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 98. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 99. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_gpio_s1_translator
100. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator
101. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator
102. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator
103. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
104. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
105. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent
106. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent
109. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent
112. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
115. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
118. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
121. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
124. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
127. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
128. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
129. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
130. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
131. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent
134. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent
137. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent
140. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent
143. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router|final_project_mm_interconnect_0_router_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router_001|final_project_mm_interconnect_0_router_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_002|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_003|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_004|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_005|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_006|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_007|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_008:router_008|final_project_mm_interconnect_0_router_008_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_009|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_010|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_011|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_012|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_013|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_014|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
161. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
162. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
163. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
164. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
165. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
166. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
167. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
168. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
179. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
180. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
181. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
182. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
183. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
184. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
185. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
186. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
187. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
188. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
189. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
190. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
191. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
192. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
193. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
194. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter
195. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
196. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter
197. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
198. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
199. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
200. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
201. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
202. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
203. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
204. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
205. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
206. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
207. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
208. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
209. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
210. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
211. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
212. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
213. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
214. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
215. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
216. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
217. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
218. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
219. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
220. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
221. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
222. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
223. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
224. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
225. Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
226. Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller
227. Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
228. Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
229. Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller_001
230. Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller_002
231. Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
232. Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
233. Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller_003
234. Parameter Settings for Inferred Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
235. scfifo Parameter Settings by Entity Instance
236. altsyncram Parameter Settings by Entity Instance
237. Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller_003"
238. Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
239. Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller_002"
240. Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller_001"
241. Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
242. Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller"
243. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
244. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
245. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
246. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
247. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter"
248. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
249. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter"
250. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
251. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
252. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_008:router_008|final_project_mm_interconnect_0_router_008_default_decode:the_default_decode"
253. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_002|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode"
254. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router|final_project_mm_interconnect_0_router_default_decode:the_default_decode"
255. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo"
256. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent"
257. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo"
258. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent"
259. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo"
260. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent"
261. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo"
262. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent"
263. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
264. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
265. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
266. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
267. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
268. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
269. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
270. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
271. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
272. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
273. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
274. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
275. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
276. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo"
277. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent"
278. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo"
279. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent"
280. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo"
281. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent"
282. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
283. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
284. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator"
285. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator"
286. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator"
287. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_gpio_s1_translator"
288. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
289. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
290. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
291. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
292. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
293. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
294. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator"
295. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator"
296. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator"
297. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
298. Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
299. Port Connectivity Checks: "final_project:u0|final_project_pll_0:pll_0|altera_pll:altera_pll_i"
300. Port Connectivity Checks: "final_project:u0|final_project_pll_0:pll_0"
301. Port Connectivity Checks: "final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0"
302. Port Connectivity Checks: "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0"
303. Port Connectivity Checks: "final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|final_project_new_sdram_controller_0_input_efifo_module:the_final_project_new_sdram_controller_0_input_efifo_module"
304. Port Connectivity Checks: "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic"
305. Port Connectivity Checks: "final_project:u0|final_project_jtag_uart_0:jtag_uart_0"
306. Port Connectivity Checks: "final_project:u0|final_project_audio_pll_0:audio_pll_0|final_project_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
307. Port Connectivity Checks: "final_project:u0|final_project_audio_pll_0:audio_pll_0"
308. Port Connectivity Checks: "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
309. Port Connectivity Checks: "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
310. Port Connectivity Checks: "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
311. Port Connectivity Checks: "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0"
312. Port Connectivity Checks: "final_project:u0|final_project_audio_0:audio_0"
313. Port Connectivity Checks: "final_project:u0"
314. Post-Synthesis Netlist Statistics for Top Partition
315. Elapsed Time Per Partition
316. Analysis & Synthesis Messages
317. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 03 09:02:54 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; final_project                               ;
; Top-level Entity Name           ; DE1_SoC_top_level                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3827                                        ;
; Total pins                      ; 115                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,170,944                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_top_level  ; final_project      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                              ; Library       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; ../hdl/DE1_SoC_top_level.vhd                                                                                                                              ; yes             ; User VHDL File                               ; C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd                                                                                       ;               ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/final_project.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/final_project.v                                                                     ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_sc_fifo.v                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_sc_fifo.v                                                  ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v                                         ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v                               ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_arbitrator.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_arbitrator.sv                                              ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv                                           ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv                                    ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv                                      ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_master_agent.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_master_agent.sv                                            ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_master_translator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_master_translator.sv                                       ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_slave_agent.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_slave_agent.sv                                             ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_slave_translator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_slave_translator.sv                                        ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv                                         ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_width_adapter.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_width_adapter.sv                                           ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_reset_controller.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_reset_controller.v                                                ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_reset_synchronizer.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_reset_synchronizer.v                                              ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_std_synchronizer_nocut.v                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_std_synchronizer_nocut.v                                          ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_audio_bit_counter.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_audio_bit_counter.v                                            ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_audio_in_deserializer.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_audio_in_deserializer.v                                        ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_audio_out_serializer.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_audio_out_serializer.v                                         ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init.v                                          ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_adv7180.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_adv7180.v                               ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_audio.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_audio.v                                 ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de1_soc.v                               ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_serial_bus_controller.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_serial_bus_controller.v                              ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_avalon_adv_adc.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_avalon_adv_adc.v                                               ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_avalon_reset_from_locked_signal.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_avalon_reset_from_locked_signal.v                              ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_clock_edge.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_clock_edge.v                                                   ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_slow_clock_generator.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_slow_clock_generator.v                                         ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_sync_fifo.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_sync_fifo.v                                                    ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_adc_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_adc_0.v                                                    ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_0.v                                                  ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_and_video_config_0.v                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_and_video_config_0.v                                 ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_pll_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_pll_0.v                                              ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_pll_0_audio_pll.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_pll_0_audio_pll.v                                    ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_irq_mapper.sv                                              ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v                                              ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v                                        ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v                      ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_006.v                  ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv                             ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv                               ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv                                ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv                            ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv                            ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv                             ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_006.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_006.sv                         ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv                               ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_new_sdram_controller_0.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_new_sdram_controller_0.v                                   ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0.v                                             ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v                                         ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v                         ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_mult_cell.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_mult_cell.v                               ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v                              ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_onchip_memory2_0.hex                                       ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_onchip_memory2_0.v                                         ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_buttons.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_buttons.v                                              ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_gpio.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_gpio.v                                                 ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_leds.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_leds.v                                                 ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_sw.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_sw.v                                                   ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pll_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pll_0.v                                                    ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_sysid_qsys_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_sysid_qsys_0.v                                             ; final_project ;
; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_timer_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/yassine/desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_timer_0.v                                                  ; final_project ;
; scfifo.tdf                                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                         ;               ;
; a_regfifo.inc                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                      ;               ;
; a_dpfifo.inc                                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                       ;               ;
; a_i2fifo.inc                                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                       ;               ;
; a_fffifo.inc                                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                       ;               ;
; a_f2fifo.inc                                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                       ;               ;
; aglobal181.inc                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                     ;               ;
; db/scfifo_9ba1.tdf                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/scfifo_9ba1.tdf                                                                                      ;               ;
; db/a_dpfifo_s2a1.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_s2a1.tdf                                                                                    ;               ;
; db/altsyncram_r3i1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_r3i1.tdf                                                                                  ;               ;
; db/cmpr_6l8.tdf                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cmpr_6l8.tdf                                                                                         ;               ;
; db/cntr_h2b.tdf                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cntr_h2b.tdf                                                                                         ;               ;
; db/cntr_u27.tdf                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cntr_u27.tdf                                                                                         ;               ;
; db/cntr_i2b.tdf                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cntr_i2b.tdf                                                                                         ;               ;
; altera_pll.v                                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                       ;               ;
; db/scfifo_3291.tdf                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/scfifo_3291.tdf                                                                                      ;               ;
; db/a_dpfifo_5771.tdf                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_5771.tdf                                                                                    ;               ;
; db/a_fefifo_7cf.tdf                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_fefifo_7cf.tdf                                                                                     ;               ;
; db/cntr_vg7.tdf                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cntr_vg7.tdf                                                                                         ;               ;
; db/altsyncram_7pu1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_7pu1.tdf                                                                                  ;               ;
; db/cntr_jgb.tdf                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cntr_jgb.tdf                                                                                         ;               ;
; alt_jtag_atlantic.v                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                ;               ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                      ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                  ;               ;
; altsyncram.tdf                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                     ;               ;
; stratix_ram_block.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                              ;               ;
; lpm_mux.inc                                                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                        ;               ;
; lpm_decode.inc                                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                     ;               ;
; a_rdenreg.inc                                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                      ;               ;
; altrom.inc                                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                         ;               ;
; altram.inc                                                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                         ;               ;
; altdpram.inc                                                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                       ;               ;
; db/altsyncram_spj1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_spj1.tdf                                                                                  ;               ;
; db/altsyncram_rgj1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_rgj1.tdf                                                                                  ;               ;
; db/altsyncram_pdj1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_pdj1.tdf                                                                                  ;               ;
; db/altsyncram_voi1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_voi1.tdf                                                                                  ;               ;
; altera_mult_add.tdf                                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                ;               ;
; db/altera_mult_add_37p2.v                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altera_mult_add_37p2.v                                                                               ;               ;
; altera_mult_add_rtl.v                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                              ;               ;
; db/altsyncram_lpi1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_lpi1.tdf                                                                                  ;               ;
; db/altsyncram_4kl1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_4kl1.tdf                                                                                  ;               ;
; db/altsyncram_baj1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_baj1.tdf                                                                                  ;               ;
; altera_std_synchronizer.v                                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                          ;               ;
; db/altsyncram_qid1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_qid1.tdf                                                                                  ;               ;
; sld_virtual_jtag_basic.v                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                           ;               ;
; db/altsyncram_03o1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_03o1.tdf                                                                                  ;               ;
; db/decode_dla.tdf                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/decode_dla.tdf                                                                                       ;               ;
; db/mux_ahb.tdf                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/mux_ahb.tdf                                                                                          ;               ;
; sld_hub.vhd                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                        ; altera_sld    ;
; db/ip/slde12e9b63/alt_sld_fab.v                                                                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/alt_sld_fab.v                                                                         ; alt_sld_fab   ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab   ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab   ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab   ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab   ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                   ;               ;
; sld_rom_sr.vhd                                                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                     ;               ;
; db/altsyncram_40n1.tdf                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_40n1.tdf                                                                                  ;               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2625                                                                              ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 4036                                                                              ;
;     -- 7 input functions                    ; 41                                                                                ;
;     -- 6 input functions                    ; 805                                                                               ;
;     -- 5 input functions                    ; 876                                                                               ;
;     -- 4 input functions                    ; 716                                                                               ;
;     -- <=3 input functions                  ; 1598                                                                              ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 3827                                                                              ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 115                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 2170944                                                                           ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 3                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 4                                                                                 ;
;     -- PLLs                                 ; 4                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; final_project:u0|final_project_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3624                                                                              ;
; Total fan-out                               ; 41080                                                                             ;
; Average fan-out                             ; 4.69                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                             ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------+
; |DE1_SoC_top_level                                                                                                                      ; 4036 (1)            ; 3827 (0)                  ; 2170944           ; 3          ; 115  ; 0            ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; DE1_SoC_top_level                                       ; work          ;
;    |final_project:u0|                                                                                                                   ; 3922 (0)            ; 3742 (0)                  ; 2170944           ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project                                           ; final_project ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                                 ; final_project ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                               ; final_project ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                                 ; final_project ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                               ; final_project ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                               ; final_project ;
;       |final_project_adc_0:adc_0|                                                                                                       ; 112 (32)            ; 97 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_adc_0:adc_0                                                                                                                                                                                                                                                                                                                                                                                                               ; final_project_adc_0                                     ; final_project ;
;          |altera_up_avalon_adv_adc:ADC_CTRL|                                                                                            ; 80 (80)             ; 75 (75)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                                                                                                                                                                             ; altera_up_avalon_adv_adc                                ; final_project ;
;       |final_project_audio_0:audio_0|                                                                                                   ; 286 (32)            ; 250 (40)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0                                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_audio_0                                   ; final_project ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                        ; 111 (7)             ; 104 (32)                  ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                                                                                                                                     ; altera_up_audio_in_deserializer                         ; final_project ;
;             |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                         ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                                                                                                                                   ; altera_up_audio_bit_counter                             ; final_project ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                            ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                                                                                                                                      ; altera_up_sync_fifo                                     ; final_project ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                     ; scfifo                                                  ; work          ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                          ; scfifo_9ba1                                             ; work          ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 47 (24)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                     ; a_dpfifo_s2a1                                           ; work          ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                             ; altsyncram_r3i1                                         ; work          ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                                 ; cntr_h2b                                                ; work          ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                     ; cntr_i2b                                                ; work          ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                              ; cntr_u27                                                ; work          ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                           ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                                                                                                                                     ; altera_up_sync_fifo                                     ; final_project ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                    ; scfifo                                                  ; work          ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                         ; scfifo_9ba1                                             ; work          ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 47 (24)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                    ; a_dpfifo_s2a1                                           ; work          ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                            ; altsyncram_r3i1                                         ; work          ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                                ; cntr_h2b                                                ; work          ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                    ; cntr_i2b                                                ; work          ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                             ; cntr_u27                                                ; work          ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 142 (46)            ; 100 (34)                  ; 4096              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                                                                                                       ; altera_up_audio_out_serializer                          ; final_project ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                                                                                                       ; altera_up_sync_fifo                                     ; final_project ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                      ; scfifo                                                  ; work          ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                           ; scfifo_9ba1                                             ; work          ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 48 (25)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                      ; a_dpfifo_s2a1                                           ; work          ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                              ; altsyncram_r3i1                                         ; work          ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                                  ; cntr_h2b                                                ; work          ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                      ; cntr_i2b                                                ; work          ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                               ; cntr_u27                                                ; work          ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                                                                                                      ; altera_up_sync_fifo                                     ; final_project ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                                                                                                     ; scfifo                                                  ; work          ;
;                   |scfifo_9ba1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated                                                                                                                                                                                                                                                          ; scfifo_9ba1                                             ; work          ;
;                      |a_dpfifo_s2a1:dpfifo|                                                                                             ; 48 (25)             ; 33 (13)                   ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo                                                                                                                                                                                                                                     ; a_dpfifo_s2a1                                           ; work          ;
;                         |altsyncram_r3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram                                                                                                                                                                                                             ; altsyncram_r3i1                                         ; work          ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                                                                                                 ; cntr_h2b                                                ; work          ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                                                                                                     ; cntr_i2b                                                ; work          ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                                                                                                              ; cntr_u27                                                ; work          ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                                                                           ; altera_up_clock_edge                                    ; final_project ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                                                                                                      ; altera_up_clock_edge                                    ; final_project ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                                                                                                           ; altera_up_clock_edge                                    ; final_project ;
;       |final_project_audio_and_video_config_0:audio_and_video_config_0|                                                                 ; 185 (58)            ; 159 (51)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                                                                                                                                         ; final_project_audio_and_video_config_0                  ; final_project ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 12 (12)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                                                                                                       ; altera_up_av_config_auto_init                           ; final_project ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                            ; 17 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                                                                                                       ; altera_up_av_config_auto_init_ob_de1_soc                ; final_project ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                                                                                                          ; altera_up_av_config_auto_init_ob_adv7180                ; final_project ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 98 (82)             ; 81 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                                                                                                         ; altera_up_av_config_serial_bus_controller               ; final_project ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                                                                                                            ; altera_up_slow_clock_generator                          ; final_project ;
;       |final_project_audio_pll_0:audio_pll_0|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_audio_pll_0                               ; final_project ;
;          |final_project_audio_pll_0_audio_pll:audio_pll|                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_pll_0:audio_pll_0|final_project_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                                                                                                                                     ; final_project_audio_pll_0_audio_pll                     ; final_project ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_audio_pll_0:audio_pll_0|final_project_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                             ; altera_pll                                              ; work          ;
;       |final_project_jtag_uart_0:jtag_uart_0|                                                                                           ; 115 (34)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_jtag_uart_0                               ; final_project ;
;          |alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|                                                                ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                     ; alt_jtag_atlantic                                       ; work          ;
;          |final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                         ; final_project_jtag_uart_0_scfifo_r                      ; final_project ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                            ; scfifo                                                  ; work          ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                 ; scfifo_3291                                             ; work          ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                            ; a_dpfifo_5771                                           ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                    ; a_fefifo_7cf                                            ; work          ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                               ; cntr_vg7                                                ; work          ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                    ; altsyncram_7pu1                                         ; work          ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                      ; cntr_jgb                                                ; work          ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                            ; cntr_jgb                                                ; work          ;
;          |final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|                                                    ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                         ; final_project_jtag_uart_0_scfifo_w                      ; final_project ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                            ; scfifo                                                  ; work          ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                 ; scfifo_3291                                             ; work          ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                            ; a_dpfifo_5771                                           ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                    ; a_fefifo_7cf                                            ; work          ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                               ; cntr_vg7                                                ; work          ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                    ; altsyncram_7pu1                                         ; work          ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                      ; cntr_jgb                                                ; work          ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                            ; cntr_jgb                                                ; work          ;
;       |final_project_mm_interconnect_0:mm_interconnect_0|                                                                               ; 1153 (0)            ; 882 (0)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_mm_interconnect_0                         ; final_project ;
;          |altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|                                                                         ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|                                                              ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|                                         ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                             ; 13 (13)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                   ; final_project ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                 ; altsyncram                                              ; work          ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_40n1                                         ; work          ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                               ; 33 (33)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|                                                                          ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|                                                                             ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|                                                                               ; 6 (6)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                   ; final_project ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                ; final_project ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 74 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                          ; final_project ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                           ; final_project ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                           ; final_project ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 3 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                ; final_project ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                          ; final_project ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                           ; final_project ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                           ; final_project ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                  ; altera_avalon_st_handshake_clock_crosser                ; final_project ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                         ; altera_avalon_st_clock_crosser                          ; final_project ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                           ; final_project ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut                           ; final_project ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 5 (0)               ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser                ; final_project ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 140 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                          ; final_project ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                           ; final_project ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                        ; altera_std_synchronizer_nocut                           ; final_project ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                              ; final_project ;
;          |altera_merlin_slave_agent:adc_0_adc_slave_agent|                                                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                               ; final_project ;
;          |altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                               ; final_project ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                    ; 19 (11)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                               ; final_project ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                               ; altera_merlin_burst_uncompressor                        ; final_project ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_agent                               ; final_project ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                               ; final_project ;
;          |altera_merlin_slave_agent:pio_buttons_s1_agent|                                                                               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                               ; final_project ;
;          |altera_merlin_slave_agent:pio_sw_s1_agent|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                               ; final_project ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                               ; final_project ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                               ; final_project ;
;          |altera_merlin_slave_translator:adc_0_adc_slave_translator|                                                                    ; 2 (2)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|                                                         ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|                                    ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_slave_translator:pio_buttons_s1_translator|                                                                     ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_slave_translator:pio_gpio_s1_translator|                                                                        ; 7 (7)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_gpio_s1_translator                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_slave_translator:pio_leds_s1_translator|                                                                        ; 7 (7)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_slave_translator:pio_sw_s1_translator|                                                                          ; 7 (7)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                          ; final_project ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 16 (16)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                        ; altera_merlin_traffic_limiter                           ; final_project ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 14 (14)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                 ; altera_merlin_traffic_limiter                           ; final_project ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|                                                      ; 48 (48)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                             ; final_project ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|                                                      ; 54 (54)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                               ; altera_merlin_width_adapter                             ; final_project ;
;          |final_project_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                      ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_cmd_demux               ; final_project ;
;          |final_project_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 47 (47)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_demux               ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                          ; 27 (23)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                          ; 24 (19)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                          ; 20 (16)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                          ; 12 (8)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                          ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                          ; 58 (53)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                          ; 59 (55)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                          ; 30 (26)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                          ; 12 (8)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                          ; 23 (19)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                          ; 12 (8)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                          ; 17 (13)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_cmd_mux:cmd_mux|                                                                              ; 14 (9)              ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                       ; final_project_mm_interconnect_0_cmd_mux                 ; final_project ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                                ; final_project ;
;          |final_project_mm_interconnect_0_router:router_001|                                                                            ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                                     ; final_project_mm_interconnect_0_router                  ; final_project ;
;          |final_project_mm_interconnect_0_router:router|                                                                                ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                         ; final_project_mm_interconnect_0_router                  ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux_009|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                                               ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_demux:rsp_demux|                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_rsp_demux               ; final_project ;
;          |final_project_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                          ; 134 (134)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                                   ; final_project_mm_interconnect_0_rsp_mux                 ; final_project ;
;          |final_project_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 131 (131)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                       ; final_project_mm_interconnect_0_rsp_mux                 ; final_project ;
;       |final_project_new_sdram_controller_0:new_sdram_controller_0|                                                                     ; 229 (176)           ; 250 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                                                                                             ; final_project_new_sdram_controller_0                    ; final_project ;
;          |final_project_new_sdram_controller_0_input_efifo_module:the_final_project_new_sdram_controller_0_input_efifo_module|          ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|final_project_new_sdram_controller_0_input_efifo_module:the_final_project_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                                                         ; final_project_new_sdram_controller_0_input_efifo_module ; final_project ;
;       |final_project_nios2_gen2_0:nios2_gen2_0|                                                                                         ; 1524 (0)            ; 1753 (0)                  ; 64448             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                 ; final_project_nios2_gen2_0                              ; final_project ;
;          |final_project_nios2_gen2_0_cpu:cpu|                                                                                           ; 1524 (1352)         ; 1753 (1417)               ; 64448             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                              ; final_project_nios2_gen2_0_cpu                          ; final_project ;
;             |final_project_nios2_gen2_0_cpu_bht_module:final_project_nios2_gen2_0_cpu_bht|                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_bht_module:final_project_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                 ; final_project_nios2_gen2_0_cpu_bht_module               ; final_project ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_bht_module:final_project_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; altsyncram                                              ; work          ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_bht_module:final_project_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                        ; altsyncram_pdj1                                         ; work          ;
;             |final_project_nios2_gen2_0_cpu_dc_data_module:final_project_nios2_gen2_0_cpu_dc_data|                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_data_module:final_project_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                         ; final_project_nios2_gen2_0_cpu_dc_data_module           ; final_project ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_data_module:final_project_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                              ; work          ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_data_module:final_project_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                                ; altsyncram_4kl1                                         ; work          ;
;             |final_project_nios2_gen2_0_cpu_dc_tag_module:final_project_nios2_gen2_0_cpu_dc_tag|                                        ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_tag_module:final_project_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                           ; final_project_nios2_gen2_0_cpu_dc_tag_module            ; final_project ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_tag_module:final_project_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; altsyncram                                              ; work          ;
;                   |altsyncram_lpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_tag_module:final_project_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated                                                                                                                                                                                                                  ; altsyncram_lpi1                                         ; work          ;
;             |final_project_nios2_gen2_0_cpu_dc_victim_module:final_project_nios2_gen2_0_cpu_dc_victim|                                  ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_victim_module:final_project_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                                     ; final_project_nios2_gen2_0_cpu_dc_victim_module         ; final_project ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_victim_module:final_project_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                              ; work          ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_victim_module:final_project_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                            ; altsyncram_baj1                                         ; work          ;
;             |final_project_nios2_gen2_0_cpu_ic_data_module:final_project_nios2_gen2_0_cpu_ic_data|                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_data_module:final_project_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                         ; final_project_nios2_gen2_0_cpu_ic_data_module           ; final_project ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_data_module:final_project_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; altsyncram                                              ; work          ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_data_module:final_project_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                ; altsyncram_spj1                                         ; work          ;
;             |final_project_nios2_gen2_0_cpu_ic_tag_module:final_project_nios2_gen2_0_cpu_ic_tag|                                        ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_tag_module:final_project_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                           ; final_project_nios2_gen2_0_cpu_ic_tag_module            ; final_project ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_tag_module:final_project_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                 ; altsyncram                                              ; work          ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_tag_module:final_project_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                                                  ; altsyncram_rgj1                                         ; work          ;
;             |final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|                                     ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                        ; final_project_nios2_gen2_0_cpu_mult_cell                ; final_project ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                     ; altera_mult_add                                         ; work          ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                 ; altera_mult_add_37p2                                    ; work          ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                        ; altera_mult_add_rtl                                     ; work          ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                               ; ama_multiplier_function                                 ; work          ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                             ; ama_register_function                                   ; work          ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                     ; altera_mult_add                                         ; work          ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                 ; altera_mult_add_37p2                                    ; work          ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                        ; altera_mult_add_rtl                                     ; work          ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                               ; ama_multiplier_function                                 ; work          ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                             ; ama_register_function                                   ; work          ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                     ; altera_mult_add                                         ; work          ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                 ; altera_mult_add_37p2                                    ; work          ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                        ; altera_mult_add_rtl                                     ; work          ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                               ; ama_multiplier_function                                 ; work          ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                             ; ama_register_function                                   ; work          ;
;             |final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|                                     ; 172 (8)             ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                        ; final_project_nios2_gen2_0_cpu_nios2_oci                ; final_project ;
;                |final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|              ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                              ; final_project_nios2_gen2_0_cpu_debug_slave_wrapper      ; final_project ;
;                   |final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk|             ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; final_project_nios2_gen2_0_cpu_debug_slave_sysclk       ; final_project ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                 ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                 ; work          ;
;                   |final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|                   ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck                                                            ; final_project_nios2_gen2_0_cpu_debug_slave_tck          ; final_project ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                 ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                 ; work          ;
;                   |sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy|                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy                                                                                        ; sld_virtual_jtag_basic                                  ; work          ;
;                |final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|                    ; 12 (12)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                    ; final_project_nios2_gen2_0_cpu_nios2_avalon_reg         ; final_project ;
;                |final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break|                      ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                      ; final_project_nios2_gen2_0_cpu_nios2_oci_break          ; final_project ;
;                |final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug|                      ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                      ; final_project_nios2_gen2_0_cpu_nios2_oci_debug          ; final_project ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                  ; altera_std_synchronizer                                 ; work          ;
;                |final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|                            ; 81 (81)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                            ; final_project_nios2_gen2_0_cpu_nios2_ocimem             ; final_project ;
;                   |final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram|                    ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; final_project_nios2_gen2_0_cpu_ociram_sp_ram_module     ; final_project ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                              ; work          ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                         ; work          ;
;             |final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a|                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                         ; final_project_nios2_gen2_0_cpu_register_bank_a_module   ; final_project ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                              ; work          ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                ; altsyncram_voi1                                         ; work          ;
;             |final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b|                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                         ; final_project_nios2_gen2_0_cpu_register_bank_b_module   ; final_project ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                              ; work          ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                ; altsyncram_voi1                                         ; work          ;
;       |final_project_onchip_memory2_0:onchip_memory2_0|                                                                                 ; 103 (1)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_onchip_memory2_0                          ; final_project ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 102 (0)             ; 3 (0)                     ; 2097152           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                               ; altsyncram                                              ; work          ;
;             |altsyncram_03o1:auto_generated|                                                                                            ; 102 (0)             ; 3 (3)                     ; 2097152           ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_03o1:auto_generated                                                                                                                                                                                                                                                                                                                                ; altsyncram_03o1                                         ; work          ;
;                |decode_dla:decode3|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_03o1:auto_generated|decode_dla:decode3                                                                                                                                                                                                                                                                                                             ; decode_dla                                              ; work          ;
;                |mux_ahb:mux2|                                                                                                           ; 94 (94)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_03o1:auto_generated|mux_ahb:mux2                                                                                                                                                                                                                                                                                                                   ; mux_ahb                                                 ; work          ;
;       |final_project_pio_buttons:pio_buttons|                                                                                           ; 10 (10)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_pio_buttons:pio_buttons                                                                                                                                                                                                                                                                                                                                                                                                   ; final_project_pio_buttons                               ; final_project ;
;       |final_project_pio_gpio:pio_gpio|                                                                                                 ; 40 (40)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_pio_gpio:pio_gpio                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_pio_gpio                                  ; final_project ;
;       |final_project_pio_leds:pio_leds|                                                                                                 ; 28 (28)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_pio_leds:pio_leds                                                                                                                                                                                                                                                                                                                                                                                                         ; final_project_pio_leds                                  ; final_project ;
;       |final_project_pio_sw:pio_sw|                                                                                                     ; 27 (27)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_pio_sw:pio_sw                                                                                                                                                                                                                                                                                                                                                                                                             ; final_project_pio_sw                                    ; final_project ;
;       |final_project_pll_0:pll_0|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                               ; final_project_pll_0                                     ; final_project ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                       ; altera_pll                                              ; work          ;
;       |final_project_timer_0:timer_0|                                                                                                   ; 104 (104)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|final_project:u0|final_project_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_timer_0                                   ; final_project ;
;    |sld_hub:auto_hub|                                                                                                                   ; 113 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                                 ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 112 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                             ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 112 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                      ; alt_sld_fab                                             ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 112 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                                 ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 111 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                       ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 111 (76)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                         ; sld_jtag_hub                                            ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                 ; sld_rom_sr                                              ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                               ; sld_shadow_jsm                                          ; altera_sld    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+
; final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                               ;
; final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                               ;
; final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                               ;
; final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                               ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                               ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_bht_module:final_project_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_data_module:final_project_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_tag_module:final_project_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216    ; None                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_victim_module:final_project_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_data_module:final_project_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_tag_module:final_project_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                               ;
; final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_03o1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                               ; AUTO ; Single Port      ; 65536        ; 32           ; --           ; --           ; 2097152 ; final_project_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                      ; IP Include File                                                      ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                               ;                                                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                           ;                                                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                                 ;                                                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                               ;                                                                      ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                                 ;                                                                      ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0                                                                                                                                                                                                                                                                                                                                                                                                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_audio_pll_0:audio_pll_0|final_project_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                                                                                              ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                                              ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent                                                                                                                                                                                                                                                                                                ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator                                                                                                                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent                                                                                                                                                                                                                                                                                     ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator                                                                                                                                                                                                                                                                           ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent                                                                                                                                                                                                                                                                ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo                                                                                                                                                                                                                                                           ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator                                                                                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                                                                                                                                                                    ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|final_project_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                                                                                                                                                              ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                               ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                           ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                           ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                           ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                               ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                 ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                   ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                         ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                               ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                     ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                       ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent                                                                                                                                                                                                                                                                                                 ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator                                                                                                                                                                                                                                                                                       ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent                                                                                                                                                                                                                                                                                                    ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_gpio_s1_translator                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent                                                                                                                                                                                                                                                                                                    ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent                                                                                                                                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                              ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_007                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_008:router_008                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_013                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_014                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                                                                                                                                                                                                                    ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                     ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                           ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                     ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                           ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                       ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_bht_module:final_project_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                          ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_data_module:final_project_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                  ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_tag_module:final_project_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                    ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_victim_module:final_project_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                              ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_data_module:final_project_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                  ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_tag_module:final_project_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                    ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                  ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                  ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                 ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                             ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                               ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                                 ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                               ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                             ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace|final_project_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                                 ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                     ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                             ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                                   ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                                 ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                     ;                                                                      ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                                      ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_pio_buttons:pio_buttons                                                                                                                                                                                                                                                                                                                                                            ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_pio_gpio:pio_gpio                                                                                                                                                                                                                                                                                                                                                                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_pio_leds:pio_leds                                                                                                                                                                                                                                                                                                                                                                  ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_pio_sw:pio_sw                                                                                                                                                                                                                                                                                                                                                                      ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                        ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                           ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                       ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                       ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                       ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                                                                                                                                          ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A          ; |DE1_SoC_top_level|final_project:u0|final_project_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                    ; C:/Users/Yassine/Desktop/final_project/hw/quartus/final_project.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                         ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                         ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                         ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                         ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                         ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+--------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                           ;
+------------------+------------------+------------------+------------------+--------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                          ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                          ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                          ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                          ;
+------------------+------------------+------------------+------------------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+--------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                         ;
+------------+------------+------------+------------+--------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                  ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                  ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                  ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                  ;
+------------+------------+------------+------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                         ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                   ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                   ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                   ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                   ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                   ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                                                                  ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                 ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                                                                                     ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; Name                           ; currState.pauseStateNoAddrIncr ; currState.initCtrlRegState ; currState.pauseState ; currState.doneState ; currState.transState ; currState.waitState ; currState.resetState ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; currState.resetState           ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ;
; currState.waitState            ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 1                   ; 1                    ;
; currState.transState           ; 0                              ; 0                          ; 0                    ; 0                   ; 1                    ; 0                   ; 1                    ;
; currState.doneState            ; 0                              ; 0                          ; 0                    ; 1                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseState           ; 0                              ; 0                          ; 1                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.initCtrlRegState     ; 0                              ; 1                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseStateNoAddrIncr ; 1                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 62                                                                                                                                                                                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..66,68,75,76,78,86..88,103,105]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64,68,76,78,85..88,103,105]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_gpio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_gpio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[6,9,11..13,16,17,19,24,25,29,31]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator|av_readdata_pre[12..14,16..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[10..31]                                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[4..31]                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28..31]                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|address_reg[8..31]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|control_reg[0,3..15,18..31]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                     ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                     ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                     ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                     ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                     ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                     ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                    ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                    ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                    ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                 ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                 ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                  ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                      ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                      ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..5,7,8,10,14,15,18,20..23,26..28]                                                                                                                                                                                                              ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                              ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..26]                                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                                                                                      ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                                                                                  ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|readdata[10..15,18..31]                                                                                                                                                                                                                                                                                                 ; Merged with final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                                     ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                                  ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                  ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                    ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                     ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                              ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_gpio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                      ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                      ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                               ; Merged with final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                                ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                      ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                      ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                   ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                  ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][107]                                                                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                              ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..27]                                                                                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                     ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                         ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                              ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                              ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                            ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                            ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                    ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                    ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                           ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                           ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                          ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                             ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                        ; Merged with final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0..2]                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0..2]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[0]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[0]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[0]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[0]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[0]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[0]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[8]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[1]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[9]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[2]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[10]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[3]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[11]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[5]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[6]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[7]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|values[3][0]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][0]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][0]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][0]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][0]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][0]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][0]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[3][8]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][8]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][8]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][8]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][8]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][8]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][8]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[3][1]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][1]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][1]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][1]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][1]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][1]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][1]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[3][9]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][9]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][9]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][9]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][9]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][9]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][9]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[3][2]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][2]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][2]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][2]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][2]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][2]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][2]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[3][10]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][10]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][10]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][10]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][10]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][10]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][10]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[3][3]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][3]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][3]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][3]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][3]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][3]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][3]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[3][11]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][11]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][11]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][11]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][11]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][11]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][11]                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[3][4]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][4]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][4]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][4]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][4]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][4]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][4]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[3][5]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][5]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][5]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][5]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][5]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][5]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][5]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[3][6]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][6]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][6]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][6]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][6]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][6]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][6]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[3][7]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[1][7]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[4][7]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[5][7]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[6][7]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[7][7]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_adc_0:adc_0|values[2][7]                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                                                                                                                                                                                                                                                       ; Merged with final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~4                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Total Number of Removed Registers = 1515                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                       ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]                                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[0],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[0],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[0],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[0],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[0],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[8],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[8],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[8],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[8],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[8],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[1],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[1],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[1],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[1],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[1],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[9],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[9],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[9],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[9],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[9],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[2],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[2],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[2],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[2],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[2],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[10],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[10],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[10],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[10],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[10],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[3],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[3],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[3],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[3],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[3],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[11],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[11],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[11],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[11],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[11],                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[4],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[4],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[4],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[4],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[4],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[5],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[5],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[5],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[5],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[5],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[6],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[6],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[6],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[6],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[6],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading3[7],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading4[7],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading5[7],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading6[7],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading2[7],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][0],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][0],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][0],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][0],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][0],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][0],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][8],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][8],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][8],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][8],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][8],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][8],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][1],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][1],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][1],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][1],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][1],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][1],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][9],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][9],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][9],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][9],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][9],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][9],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][2],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][2],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][2],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][2],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][2],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][2],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][10],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][10],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][10],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][10],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][10],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][10],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][3],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][3],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][3],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][3],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][3],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][3],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][11],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][11],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][11],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][11],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][11],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][11],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][4],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][4],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][4],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][4],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][4],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][4],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][5],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][5],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][5],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][5],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][5],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][5],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][6],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][6],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][6],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][6],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][6],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][6],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[3][7],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[1][7],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[4][7],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[5][7],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[6][7],                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_adc_0:adc_0|values[2][7]                                                                                                                                                                                                                                                                                                                                                  ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][53],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][53],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][53],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][53],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][53],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][53],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                              ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[1],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                                    ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ;                                ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105],                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                             ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0]                                                                                                                                                                                                                                                                         ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                                                                                      ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                     ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                            ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                 ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                    ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                         ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                               ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                      ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                     ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[105]                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[105]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[31]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[30]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[29]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[28]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[27]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[26]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[25]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[24]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[23]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[22]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[21]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[20]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[19]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[18]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[17]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[16]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[15]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[14]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[13]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[12]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[11]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_sw:pio_sw|readdata[10]                                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[31]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[30]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[29]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[28]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[27]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[26]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[25]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[24]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[23]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[22]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[21]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[20]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[19]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[18]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[17]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[16]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[15]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[14]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[13]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[12]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[11]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[10]                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[9]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[8]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[7]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[6]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[5]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_pio_buttons:pio_buttons|readdata[4]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                           ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                           ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                         ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                         ; Stuck at GND                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|address_reg[9]                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|readdata[9]                                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                                       ; Lost Fanouts                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                                                                                                                   ; Lost Fanouts                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                                                                                                                                      ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                    ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[1][106]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo|mem[0][106]                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[0]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][0]                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[8]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][8]                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[1]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][1]                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[9]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][9]                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[2]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][2]                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[10]                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][10]                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[3]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][3]                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[11]                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][11]                                                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[4]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][4]                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[5]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][5]                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[6]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][6]                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading7[7]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project:u0|final_project_adc_0:adc_0|values[7][7]                                                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                               ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                                           ; Stuck at VCC                   ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                          ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3827  ;
; Number of registers using Synchronous Clear  ; 675   ;
; Number of registers using Synchronous Load   ; 311   ;
; Number of registers using Asynchronous Clear ; 2859  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2577  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                           ; 2       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                           ; 1       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                           ; 2       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                           ; 2       ;
; final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                                                                                                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                         ; 11      ;
; final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; 475     ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                           ; 2       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                           ; 2       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                           ; 2       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                           ; 2       ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                       ; 77      ;
; final_project:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                     ; 1       ;
; final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; 1       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                 ; 2       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                                                                                                                                                                ; 2       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                                                ; 2       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                 ; 2       ;
; final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                                                 ; 2       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                           ; 9       ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                        ; 8       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; 11      ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                             ; 2       ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                  ; 1       ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                  ; 4       ;
; final_project:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                     ; 2       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; 1       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                         ; 2       ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                    ; 3       ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; 1       ;
; final_project:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                     ; 1       ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                            ; 2       ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                            ; 2       ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                            ; 2       ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                            ; 2       ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[25]                                                                                                                                                                                                              ; 1       ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                               ; 1       ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[16]                                                                                                                                                                                                              ; 1       ;
; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                       ; 3       ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; 1       ;
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                       ; 2       ;
; final_project:u0|final_project_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                              ; 3       ;
; final_project:u0|final_project_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                             ; 3       ;
; final_project:u0|final_project_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                             ; 3       ;
; final_project:u0|final_project_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                              ; 3       ;
; final_project:u0|final_project_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                              ; 3       ;
; final_project:u0|final_project_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                              ; 3       ;
; final_project:u0|final_project_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                              ; 3       ;
; final_project:u0|final_project_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                              ; 3       ;
; final_project:u0|final_project_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                              ; 3       ;
; final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                 ; 1       ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 1       ;
; final_project:u0|final_project_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                             ; 2       ;
; final_project:u0|final_project_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                            ; 2       ;
; final_project:u0|final_project_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                            ; 2       ;
; final_project:u0|final_project_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                             ; 2       ;
; final_project:u0|final_project_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                             ; 2       ;
; final_project:u0|final_project_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                             ; 2       ;
; final_project:u0|final_project_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                             ; 2       ;
; final_project:u0|final_project_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                             ; 2       ;
; final_project:u0|final_project_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                             ; 2       ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 76                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                                   ; Megafunction                                                                                                                                  ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------+
; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[4]                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|d_address_tag_field[1]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[5]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|clear_read_fifos                                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_gpio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter|data_reg[8]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_st_data[25]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|ad_or_ltc_error_count[1]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[4]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_slow_inst_result[13]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[2]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_rot_mask[1]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|address_reg[5]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|control_reg[1]                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]                                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|data_reg[0]                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[8]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_pio_leds:pio_leds|data_out[7]                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_pio_gpio:pio_gpio|data_out[9]                                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                             ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[5]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_inst_result[8]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[2]                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|readdata[16]                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                                ;
; 5:1                ; 35 bits   ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[14]                                                                                                                                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|readdata[26]                                                                                                                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 22 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[7]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|final_project_new_sdram_controller_0_input_efifo_module:the_final_project_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|readdata[4]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6]                                                                                                                                                                                                                                    ;
; 10:1               ; 12 bits   ; 72 LEs        ; 60 LEs               ; 12 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                     ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[15]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|readdata[13]                                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_0:audio_0|readdata[2]                                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                                                                                              ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[16]                                                                                                                                                                                                                                   ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]                                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|active_dqm[1]                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|M_rot[10]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[3]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[1]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[10]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[23]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[30]                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_rot_step1[28]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|E_logic_result[21]                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[18]                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|D_src2_reg[25]                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_03o1:auto_generated|mux_ahb:mux2|l3_w8_n0_mux_dataout                                                                                                                                                                                                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router|src_channel[7]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router_001|src_channel[7]                                                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[2]                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[10]                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[1]                                                                                                                                                                                                                                                                                  ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router|src_data[92]                                                                                                                                                                                                                                                                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router_001|src_channel[11]                                                                                                                                                                                                                                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|Selector35                                                                                                                                                                                                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|Selector31                                                                                                                                                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_top_level|final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|Selector27                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+--------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                     ;
+-----------------------------+-------+------+--------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                        ;
+-----------------------------+-------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_03o1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux_006:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for final_project:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_adc_0:adc_0 ;
+----------------+------------+-----------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                      ;
+----------------+------------+-----------------------------------------------------------+
; tsclk          ; 4          ; Signed Integer                                            ;
; numch          ; 0          ; Signed Integer                                            ;
; board          ; DE1-SoC    ; String                                                    ;
; board_rev      ; Autodetect ; String                                                    ;
; max10pllmultby ; 1          ; Signed Integer                                            ;
; max10plldivby  ; 1          ; Signed Integer                                            ;
+----------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+--------------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                                 ;
+-----------------------+------------+--------------------------------------------------------------------------------------+
; T_SCLK                ; 4          ; Signed Integer                                                                       ;
; NUM_CH                ; 0          ; Signed Integer                                                                       ;
; BOARD                 ; DE1-SoC    ; String                                                                               ;
; BOARD_REV             ; Autodetect ; String                                                                               ;
; MAX10_PLL_MULTIPLY_BY ; 1          ; Signed Integer                                                                       ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                                       ;
+-----------------------+------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                   ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DW               ; 15    ; Signed Integer                                                                                                         ;
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                        ;
+------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                     ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 01111 ; Unsigned Binary                                                                                                                                                          ;
+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                          ;
; AW             ; 6     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                            ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                           ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                           ;
; AW             ; 6     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                       ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                             ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                             ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                             ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                    ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                         ;
; AW             ; 6     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                           ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 15    ; Signed Integer                                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                          ;
; AW             ; 6     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                            ;
; lpm_width               ; 16          ; Signed Integer                                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_9ba1 ; Untyped                                                                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                                                         ;
; AW             ; 5     ; Signed Integer                                                                                                                                         ;
; DW             ; 26    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                              ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                   ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                   ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                   ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                   ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                                   ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                   ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                   ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                                                                   ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                   ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                   ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                                         ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_DATA_FORMAT ; 001000001 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                                                              ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                                              ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                                              ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                                                   ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                                                   ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                                                   ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                                                   ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                                                   ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                                                   ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                                                   ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                                                   ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                                                   ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                                                   ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                                                   ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                                                   ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                                                   ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                                                   ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                                                   ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                                                   ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                                                   ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                                                   ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                                                   ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                                                   ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                                                   ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                                                   ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                                                   ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                                                   ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                                                   ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                                                   ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                                                   ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                                                   ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                                                   ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                                                   ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                                                   ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                                                   ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                                                   ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                                                   ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                                                   ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                                                       ;
; CW             ; 4     ; Signed Integer                                                                                                                                                       ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_audio_pll_0:audio_pll_0|final_project_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                    ;
; pll_type                             ; General                ; String                                                                                                    ;
; pll_subtype                          ; General                ; String                                                                                                    ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                            ;
; operation_mode                       ; direct                 ; String                                                                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                            ;
; data_rate                            ; 0                      ; Signed Integer                                                                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                            ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                            ;
; clock_name_0                         ;                        ; String                                                                                                    ;
; clock_name_1                         ;                        ; String                                                                                                    ;
; clock_name_2                         ;                        ; String                                                                                                    ;
; clock_name_3                         ;                        ; String                                                                                                    ;
; clock_name_4                         ;                        ; String                                                                                                    ;
; clock_name_5                         ;                        ; String                                                                                                    ;
; clock_name_6                         ;                        ; String                                                                                                    ;
; clock_name_7                         ;                        ; String                                                                                                    ;
; clock_name_8                         ;                        ; String                                                                                                    ;
; clock_name_global_0                  ; false                  ; String                                                                                                    ;
; clock_name_global_1                  ; false                  ; String                                                                                                    ;
; clock_name_global_2                  ; false                  ; String                                                                                                    ;
; clock_name_global_3                  ; false                  ; String                                                                                                    ;
; clock_name_global_4                  ; false                  ; String                                                                                                    ;
; clock_name_global_5                  ; false                  ; String                                                                                                    ;
; clock_name_global_6                  ; false                  ; String                                                                                                    ;
; clock_name_global_7                  ; false                  ; String                                                                                                    ;
; clock_name_global_8                  ; false                  ; String                                                                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                            ;
; pll_slf_rst                          ; false                  ; String                                                                                                    ;
; pll_bw_sel                           ; low                    ; String                                                                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                    ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0 ;
+----------------+------------------------------------+---------------------------------------------------------+
; Parameter Name ; Value                              ; Type                                                    ;
+----------------+------------------------------------+---------------------------------------------------------+
; INIT_FILE      ; final_project_onchip_memory2_0.hex ; String                                                  ;
+----------------+------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                          ;
+------------------------------------+------------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                        ; Untyped                                                       ;
; WIDTH_A                            ; 32                                 ; Signed Integer                                                ;
; WIDTHAD_A                          ; 16                                 ; Signed Integer                                                ;
; NUMWORDS_A                         ; 65536                              ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                       ;
; WIDTH_B                            ; 1                                  ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                                  ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                  ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                          ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                       ;
; INIT_FILE                          ; final_project_onchip_memory2_0.hex ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 65536                              ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_03o1                    ; Untyped                                                       ;
+------------------------------------+------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 3                      ; Signed Integer                                  ;
; operation_mode                       ; normal                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                                          ;
; phase_shift2                         ; -3750 ps               ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_gpio_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                               ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_H               ; 100   ; Signed Integer                                                                                                                               ;
; PKT_CACHE_L               ; 97    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_H           ; 93    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_L           ; 93    ; Signed Integer                                                                                                                               ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                           ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 70    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 74    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 71    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 78    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 76    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 89    ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 89    ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 89    ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 96    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 94    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 107   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 107   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 107   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router|final_project_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router_001|final_project_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_002|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_003|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_004|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_005|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_006|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_007|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_008:router_008|final_project_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_009|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_010|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_011|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_012|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_013|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_014|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                             ;
; VALID_WIDTH               ; 13    ; Signed Integer                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                    ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                                    ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                    ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                    ;
; VALID_WIDTH               ; 13    ; Signed Integer                                                                                                                                    ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                    ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                    ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 13    ; Signed Integer                                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                       ;
; ST_DATA_W      ; 88    ; Signed Integer                                                                                                                                                                                                                                                       ;
; ST_CHANNEL_W   ; 13    ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 13     ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 26    ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 83    ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 84    ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 85    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 87    ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                                                  ;
; IN_ST_DATA_W                  ; 88    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 101   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 102   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 103   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 105   ; Signed Integer                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 106   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 101   ; Signed Integer                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 102   ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 103   ; Signed Integer                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 105   ; Signed Integer                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                                                  ;
; IN_ST_DATA_W                  ; 106   ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 83    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 84    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 85    ; Signed Integer                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 87    ; Signed Integer                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 88    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W                  ; 13    ; Signed Integer                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 13    ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                    ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                    ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+-------+----------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                               ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                       ;
+---------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project:u0|altera_reset_controller:rst_controller_003 ;
+---------------------------+-------+----------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                               ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                       ;
+---------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                       ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                                       ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                                       ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                                       ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                                       ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 6                                                                                                                                                                     ;
; Entity Instance            ; final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                          ;
;     -- lpm_width           ; 16                                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                    ;
; Entity Instance            ; final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                          ;
;     -- lpm_width           ; 16                                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                    ;
; Entity Instance            ; final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                          ;
;     -- lpm_width           ; 16                                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                    ;
; Entity Instance            ; final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                          ;
;     -- lpm_width           ; 16                                                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                   ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                                                                    ;
; Entity Instance            ; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo                         ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                    ;
; Entity Instance            ; final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r|scfifo:rfifo                         ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                     ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                    ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                        ;
; Entity Instance                           ; final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                ;
; Entity Instance                           ; final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                ;
;     -- WIDTH_A                            ; 16                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                             ;
;     -- WIDTH_B                            ; 16                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                             ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                             ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                      ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                      ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[25..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_008:router_008|final_project_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_002|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router|final_project_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_buttons_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_buttons_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_leds_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_gpio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_gpio_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_0_avalon_audio_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_0_avalon_audio_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                             ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_buttons_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_leds_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_gpio_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_pll_0:pll_0" ;
+--------+--------+----------+-------------------------------------------+
; Port   ; Type   ; Severity ; Details                                   ;
+--------+--------+----------+-------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                    ;
+--------+--------+----------+-------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                          ;
+---------------+--------+----------+--------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                           ;
+---------------+--------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|final_project_new_sdram_controller_0_input_efifo_module:the_final_project_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic"                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_jtag_uart_0:jtag_uart_0"                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_audio_pll_0:audio_pll_0|final_project_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_audio_pll_0:audio_pll_0" ;
+--------------------+--------+----------+-------------------------------------------+
; Port               ; Type   ; Severity ; Details                                   ;
+--------------------+--------+----------+-------------------------------------------+
; reset_source_reset ; Output ; Info     ; Explicitly unconnected                    ;
+--------------------+--------+----------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                 ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                 ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                           ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                       ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0"                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; irq      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project:u0|final_project_audio_0:audio_0" ;
+------+--------+----------+-------------------------------------------------+
; Port ; Type   ; Severity ; Details                                         ;
+------+--------+----------+-------------------------------------------------+
; irq  ; Output ; Info     ; Explicitly unconnected                          ;
+------+--------+----------+-------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "final_project:u0"    ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3742                        ;
;     CLR               ; 863                         ;
;     CLR SCLR          ; 30                          ;
;     CLR SLD           ; 20                          ;
;     ENA               ; 247                         ;
;     ENA CLR           ; 1540                        ;
;     ENA CLR SCLR      ; 150                         ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 181                         ;
;     ENA SCLR          ; 324                         ;
;     ENA SCLR SLD      ; 19                          ;
;     ENA SLD           ; 17                          ;
;     SCLR              ; 101                         ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 28                          ;
;     plain             ; 178                         ;
; arriav_io_obuf        ; 56                          ;
; arriav_lcell_comb     ; 3929                        ;
;     arith             ; 380                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 250                         ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 39                          ;
;         7 data inputs ; 39                          ;
;     normal            ; 3510                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 72                          ;
;         2 data inputs ; 501                         ;
;         3 data inputs ; 600                         ;
;         4 data inputs ; 700                         ;
;         5 data inputs ; 852                         ;
;         6 data inputs ; 782                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 154                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 589                         ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 2.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 03 09:01:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12248): Elaborating Platform Designer system entity "final_project.qsys"
Info (12250): 2019.06.03.09:01:13 Progress: Loading quartus/final_project.qsys
Info (12250): 2019.06.03.09:01:13 Progress: Reading input file
Info (12250): 2019.06.03.09:01:13 Progress: Adding adc_0 [altera_up_avalon_adc 18.0]
Info (12250): 2019.06.03.09:01:14 Progress: Parameterizing module adc_0
Info (12250): 2019.06.03.09:01:14 Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Info (12250): 2019.06.03.09:01:14 Progress: Parameterizing module audio_0
Info (12250): 2019.06.03.09:01:14 Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Info (12250): 2019.06.03.09:01:14 Progress: Parameterizing module audio_and_video_config_0
Info (12250): 2019.06.03.09:01:14 Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Info (12250): 2019.06.03.09:01:14 Progress: Parameterizing module audio_pll_0
Info (12250): 2019.06.03.09:01:14 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2019.06.03.09:01:14 Progress: Parameterizing module clk_0
Info (12250): 2019.06.03.09:01:14 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2019.06.03.09:01:14 Progress: Parameterizing module jtag_uart_0
Info (12250): 2019.06.03.09:01:14 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2019.06.03.09:01:15 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2019.06.03.09:01:15 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2019.06.03.09:01:15 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2019.06.03.09:01:15 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2019.06.03.09:01:15 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2019.06.03.09:01:15 Progress: Adding pio_buttons [altera_avalon_pio 18.1]
Info (12250): 2019.06.03.09:01:15 Progress: Parameterizing module pio_buttons
Info (12250): 2019.06.03.09:01:15 Progress: Adding pio_gpio [altera_avalon_pio 18.1]
Info (12250): 2019.06.03.09:01:15 Progress: Parameterizing module pio_gpio
Info (12250): 2019.06.03.09:01:15 Progress: Adding pio_leds [altera_avalon_pio 18.1]
Info (12250): 2019.06.03.09:01:15 Progress: Parameterizing module pio_leds
Info (12250): 2019.06.03.09:01:15 Progress: Adding pio_sw [altera_avalon_pio 18.1]
Info (12250): 2019.06.03.09:01:15 Progress: Parameterizing module pio_sw
Info (12250): 2019.06.03.09:01:15 Progress: Adding pll_0 [altera_pll 18.1]
Info (12250): 2019.06.03.09:01:15 Progress: Parameterizing module pll_0
Info (12250): 2019.06.03.09:01:15 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Info (12250): 2019.06.03.09:01:15 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2019.06.03.09:01:15 Progress: Adding timer_0 [altera_avalon_timer 18.1]
Info (12250): 2019.06.03.09:01:15 Progress: Parameterizing module timer_0
Info (12250): 2019.06.03.09:01:15 Progress: Building connections
Info (12250): 2019.06.03.09:01:15 Progress: Parameterizing connections
Info (12250): 2019.06.03.09:01:15 Progress: Validating
Info (12250): 2019.06.03.09:01:18 Progress: Done reading input file
Info (12250): Final_project.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Final_project.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Final_project.pio_buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Final_project.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Final_project.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning (12251): Final_project.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info (12250): Final_project.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Final_project.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning (12251): Final_project.audio_0: Interrupt sender audio_0.interrupt is not connected to an interrupt receiver
Info (12250): Final_project: Generating final_project "final_project" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_006.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink6
Info (12250): Adc_0: Starting Generation of ADC Controller for DE-series Board
Info (12250): Adc_0: C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0002_sopcgen/final_project_adc_0.v
Info (12250): Adc_0: "final_project" instantiated altera_up_avalon_adc "adc_0"
Info (12250): Audio_0: Starting Generation of Audio Controller
Info (12250): Audio_0: "final_project" instantiated altera_up_avalon_audio "audio_0"
Info (12250): Audio_and_video_config_0: Starting Generation of Audio and Video Config
Info (12250): Audio_and_video_config_0: "final_project" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info (12250): Audio_pll_0: "final_project" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'final_project_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=final_project_jtag_uart_0 --dir=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0007_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0007_jtag_uart_0_gen//final_project_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'final_project_jtag_uart_0'
Info (12250): Jtag_uart_0: "final_project" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): New_sdram_controller_0: Starting RTL generation for module 'final_project_new_sdram_controller_0'
Info (12250): New_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=final_project_new_sdram_controller_0 --dir=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0008_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0008_new_sdram_controller_0_gen//final_project_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): New_sdram_controller_0: Done RTL generation for module 'final_project_new_sdram_controller_0'
Info (12250): New_sdram_controller_0: "final_project" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info (12250): Nios2_gen2_0: "final_project" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'final_project_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=final_project_onchip_memory2_0 --dir=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0009_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0009_onchip_memory2_0_gen//final_project_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'final_project_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "final_project" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pio_buttons: Starting RTL generation for module 'final_project_pio_buttons'
Info (12250): Pio_buttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_pio_buttons --dir=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0010_pio_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0010_pio_buttons_gen//final_project_pio_buttons_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_buttons: Done RTL generation for module 'final_project_pio_buttons'
Info (12250): Pio_buttons: "final_project" instantiated altera_avalon_pio "pio_buttons"
Info (12250): Pio_gpio: Starting RTL generation for module 'final_project_pio_gpio'
Info (12250): Pio_gpio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_pio_gpio --dir=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0011_pio_gpio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0011_pio_gpio_gen//final_project_pio_gpio_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_gpio: Done RTL generation for module 'final_project_pio_gpio'
Info (12250): Pio_gpio: "final_project" instantiated altera_avalon_pio "pio_gpio"
Info (12250): Pio_leds: Starting RTL generation for module 'final_project_pio_leds'
Info (12250): Pio_leds:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_pio_leds --dir=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0012_pio_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0012_pio_leds_gen//final_project_pio_leds_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_leds: Done RTL generation for module 'final_project_pio_leds'
Info (12250): Pio_leds: "final_project" instantiated altera_avalon_pio "pio_leds"
Info (12250): Pio_sw: Starting RTL generation for module 'final_project_pio_sw'
Info (12250): Pio_sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=final_project_pio_sw --dir=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0013_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0013_pio_sw_gen//final_project_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_sw: Done RTL generation for module 'final_project_pio_sw'
Info (12250): Pio_sw: "final_project" instantiated altera_avalon_pio "pio_sw"
Info (12250): Pll_0: "final_project" instantiated altera_pll "pll_0"
Info (12250): Sysid_qsys_0: "final_project" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Timer_0: Starting RTL generation for module 'final_project_timer_0'
Info (12250): Timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=final_project_timer_0 --dir=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0016_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0016_timer_0_gen//final_project_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'final_project_timer_0'
Info (12250): Timer_0: "final_project" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "final_project" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "final_project" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "final_project" instantiated altera_reset_controller "rst_controller"
Info (12250): Audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info (12250): Reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Cpu: Starting RTL generation for module 'final_project_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=final_project_nios2_gen2_0_cpu --dir=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0021_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Yassine/AppData/Local/Temp/alt8050_905618890486300885.dir/0021_cpu_gen//final_project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2019.06.03 09:01:52 (*) Starting Nios II generation
Info (12250): Cpu: # 2019.06.03 09:01:52 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2019.06.03 09:01:52 (*)   Plaintext license not found.
Info (12250): Cpu: # 2019.06.03 09:01:52 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2019.06.03 09:01:53 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2019.06.03 09:01:53 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2019.06.03 09:01:53 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2019.06.03 09:01:53 (*)     Testbench
Info (12250): Cpu: # 2019.06.03 09:01:53 (*)     Instruction decoding
Info (12250): Cpu: # 2019.06.03 09:01:53 (*)       Instruction fields
Info (12250): Cpu: # 2019.06.03 09:01:53 (*)       Instruction decodes
Info (12250): Cpu: # 2019.06.03 09:01:54 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2019.06.03 09:01:54 (*)       Instruction controls
Info (12250): Cpu: # 2019.06.03 09:01:54 (*)     Pipeline frontend
Info (12250): Cpu: # 2019.06.03 09:01:54 (*)     Pipeline backend
Info (12250): Cpu: # 2019.06.03 09:01:56 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2019.06.03 09:01:57 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2019.06.03 09:01:58 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'final_project_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Adc_0_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "adc_0_adc_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Adc_0_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "adc_0_adc_slave_agent"
Info (12250): Adc_0_adc_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "adc_0_adc_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_sc_fifo.v
Info (12250): New_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info (12250): Reusing file C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_arbitrator.sv
Info (12250): New_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info (12250): Final_project: Done "final_project" with 43 modules, 96 files
Info (12249): Finished elaborating Platform Designer system entity "final_project.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /users/yassine/desktop/final_project/hw/hdl/de1_soc_top_level.vhd
    Info (12022): Found design unit 1: DE1_SoC_top_level-rtl File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 165
    Info (12023): Found entity 1: DE1_SoC_top_level File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/final_project.v
    Info (12023): Found entity 1: final_project File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_audio_out_serializer.v Line: 28
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_slow_clock_generator.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_adc_0.v
    Info (12023): Found entity 1: final_project_adc_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_adc_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_audio_0.v
    Info (12023): Found entity 1: final_project_audio_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_audio_and_video_config_0.v
    Info (12023): Found entity 1: final_project_audio_and_video_config_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_and_video_config_0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_audio_pll_0.v
    Info (12023): Found entity 1: final_project_audio_pll_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: final_project_audio_pll_0_audio_pll File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_irq_mapper.sv
    Info (12023): Found entity 1: final_project_irq_mapper File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/final_project/submodules/final_project_jtag_uart_0.v
    Info (12023): Found entity 1: final_project_jtag_uart_0_sim_scfifo_w File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: final_project_jtag_uart_0_scfifo_w File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: final_project_jtag_uart_0_sim_scfifo_r File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: final_project_jtag_uart_0_scfifo_r File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: final_project_jtag_uart_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0.v
    Info (12023): Found entity 1: final_project_mm_interconnect_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter_006 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: final_project_mm_interconnect_0_cmd_demux File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: final_project_mm_interconnect_0_cmd_mux File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: final_project_mm_interconnect_0_router_default_decode File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: final_project_mm_interconnect_0_router File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: final_project_mm_interconnect_0_router_002_default_decode File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: final_project_mm_interconnect_0_router_002 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: final_project_mm_interconnect_0_router_008_default_decode File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: final_project_mm_interconnect_0_router_008 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: final_project_mm_interconnect_0_rsp_demux File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_006.sv
    Info (12023): Found entity 1: final_project_mm_interconnect_0_rsp_demux_006 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_demux_006.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: final_project_mm_interconnect_0_rsp_mux File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/final_project/submodules/final_project_new_sdram_controller_0.v
    Info (12023): Found entity 1: final_project_new_sdram_controller_0_input_efifo_module File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: final_project_new_sdram_controller_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0.v
    Info (12023): Found entity 1: final_project_nios2_gen2_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: final_project_nios2_gen2_0_cpu_ic_data_module File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: final_project_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: final_project_nios2_gen2_0_cpu_bht_module File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: final_project_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: final_project_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: final_project_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: final_project_nios2_gen2_0_cpu_dc_data_module File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: final_project_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: final_project_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: final_project_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: final_project_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: final_project_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: final_project_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: final_project_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: final_project_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: final_project_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: final_project_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: final_project_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: final_project_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: final_project_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: final_project_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: final_project_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: final_project_nios2_gen2_0_cpu_nios2_oci File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: final_project_nios2_gen2_0_cpu File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: final_project_nios2_gen2_0_cpu_mult_cell File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: final_project_nios2_gen2_0_cpu_test_bench File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_onchip_memory2_0.v
    Info (12023): Found entity 1: final_project_onchip_memory2_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_pio_buttons.v
    Info (12023): Found entity 1: final_project_pio_buttons File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_buttons.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_pio_gpio.v
    Info (12023): Found entity 1: final_project_pio_gpio File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_gpio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_pio_leds.v
    Info (12023): Found entity 1: final_project_pio_leds File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_leds.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_pio_sw.v
    Info (12023): Found entity 1: final_project_pio_sw File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pio_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_pll_0.v
    Info (12023): Found entity 1: final_project_pll_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_sysid_qsys_0.v
    Info (12023): Found entity 1: final_project_sysid_qsys_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/final_project/submodules/final_project_timer_0.v
    Info (12023): Found entity 1: final_project_timer_0 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_timer_0.v Line: 21
Info (12127): Elaborating entity "DE1_SoC_top_level" for the top level hierarchy
Info (12128): Elaborating entity "final_project" for hierarchy "final_project:u0" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 200
Info (12128): Elaborating entity "final_project_adc_0" for hierarchy "final_project:u0|final_project_adc_0:adc_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 162
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_adc_0.v Line: 69
Info (12128): Elaborating entity "final_project_audio_0" for hierarchy "final_project:u0|final_project_audio_0:audio_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 179
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_0.v Line: 274
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_0.v Line: 329
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9ba1.tdf
    Info (12023): Found entity 1: scfifo_9ba1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/scfifo_9ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9ba1" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_s2a1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_s2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_s2a1" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/scfifo_9ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf
    Info (12023): Found entity 1: altsyncram_r3i1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_r3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3i1" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_s2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_s2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_s2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_s2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_s2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_s2a1.tdf Line: 58
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "final_project:u0|final_project_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_0.v Line: 357
Info (12128): Elaborating entity "final_project_audio_and_video_config_0" for hierarchy "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 193
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_and_video_config_0.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_and_video_config_0.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_and_video_config_0.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "final_project_audio_pll_0" for hierarchy "final_project:u0|final_project_audio_pll_0:audio_pll_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 200
Info (12128): Elaborating entity "final_project_audio_pll_0_audio_pll" for hierarchy "final_project:u0|final_project_audio_pll_0:audio_pll_0|final_project_audio_pll_0_audio_pll:audio_pll" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "final_project:u0|final_project_audio_pll_0:audio_pll_0|final_project_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_audio_pll_0:audio_pll_0|final_project_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "final_project:u0|final_project_audio_pll_0:audio_pll_0|final_project_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "final_project:u0|final_project_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "final_project_jtag_uart_0" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 213
Info (12128): Elaborating entity "final_project_jtag_uart_0_scfifo_w" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_w:the_final_project_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "final_project_jtag_uart_0_scfifo_r" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|final_project_jtag_uart_0_scfifo_r:the_final_project_jtag_uart_0_scfifo_r" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_project:u0|final_project_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_project_new_sdram_controller_0" for hierarchy "final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 236
Info (12128): Elaborating entity "final_project_new_sdram_controller_0_input_efifo_module" for hierarchy "final_project:u0|final_project_new_sdram_controller_0:new_sdram_controller_0|final_project_new_sdram_controller_0_input_efifo_module:the_final_project_new_sdram_controller_0_input_efifo_module" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "final_project_nios2_gen2_0" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 267
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_test_bench" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_test_bench:the_final_project_nios2_gen2_0_cpu_test_bench" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 5993
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_ic_data_module" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_data_module:final_project_nios2_gen2_0_cpu_ic_data" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 6995
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_data_module:final_project_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_data_module:final_project_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 61
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_data_module:final_project_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_data_module:final_project_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_tag_module:final_project_nios2_gen2_0_cpu_ic_tag" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 7061
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_tag_module:final_project_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_tag_module:final_project_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 129
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_tag_module:final_project_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf
    Info (12023): Found entity 1: altsyncram_rgj1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_rgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rgj1" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_ic_tag_module:final_project_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_bht_module" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_bht_module:final_project_nios2_gen2_0_cpu_bht" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 7259
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_bht_module:final_project_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_bht_module:final_project_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 198
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_bht_module:final_project_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_bht_module:final_project_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 8216
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 264
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 8234
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_mult_cell" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 8819
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altera_mult_add_37p2.v Line: 116
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_mult_cell:the_final_project_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_tag_module:final_project_nios2_gen2_0_cpu_dc_tag" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 9241
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_tag_module:final_project_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_tag_module:final_project_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 396
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_tag_module:final_project_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "width_b" = "19"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lpi1.tdf
    Info (12023): Found entity 1: altsyncram_lpi1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_lpi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lpi1" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_tag_module:final_project_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_dc_data_module" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_data_module:final_project_nios2_gen2_0_cpu_dc_data" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 9307
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_data_module:final_project_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_data_module:final_project_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 465
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_data_module:final_project_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_data_module:final_project_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_victim_module:final_project_nios2_gen2_0_cpu_dc_victim" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 9419
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_victim_module:final_project_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_victim_module:final_project_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 534
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_victim_module:final_project_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_dc_victim_module:final_project_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 10250
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 632
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace|final_project_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2675
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "final_project_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "final_project:u0|final_project_nios2_gen2_0:nios2_gen2_0|final_project_nios2_gen2_0_cpu:cpu|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "final_project_onchip_memory2_0" for hierarchy "final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 281
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "final_project_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_03o1.tdf
    Info (12023): Found entity 1: altsyncram_03o1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_03o1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_03o1" for hierarchy "final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_03o1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_03o1:auto_generated|decode_dla:decode3" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_03o1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/mux_ahb.tdf Line: 22
Info (12128): Elaborating entity "mux_ahb" for hierarchy "final_project:u0|final_project_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_03o1:auto_generated|mux_ahb:mux2" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_03o1.tdf Line: 44
Info (12128): Elaborating entity "final_project_pio_buttons" for hierarchy "final_project:u0|final_project_pio_buttons:pio_buttons" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 293
Info (12128): Elaborating entity "final_project_pio_gpio" for hierarchy "final_project:u0|final_project_pio_gpio:pio_gpio" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 304
Info (12128): Elaborating entity "final_project_pio_leds" for hierarchy "final_project:u0|final_project_pio_leds:pio_leds" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 315
Info (12128): Elaborating entity "final_project_pio_sw" for hierarchy "final_project:u0|final_project_pio_sw:pio_sw" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 327
Info (12128): Elaborating entity "final_project_pll_0" for hierarchy "final_project:u0|final_project_pll_0:pll_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 336
Info (12128): Elaborating entity "altera_pll" for hierarchy "final_project:u0|final_project_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pll_0.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pll_0.v Line: 91
Info (12133): Instantiated megafunction "final_project:u0|final_project_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_pll_0.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "-3750 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "final_project_sysid_qsys_0" for hierarchy "final_project:u0|final_project_sysid_qsys_0:sysid_qsys_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 343
Info (12128): Elaborating entity "final_project_timer_0" for hierarchy "final_project:u0|final_project_timer_0:timer_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 354
Info (12128): Elaborating entity "final_project_mm_interconnect_0" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 452
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1188
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1248
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adc_0_adc_slave_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1312
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_0_avalon_audio_slave_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1376
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1440
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1504
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1568
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1632
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1696
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1760
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1824
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_gpio_s1_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1888
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 1952
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 2161
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 2242
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 2326
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adc_0_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adc_0_adc_slave_agent_rsp_fifo" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 2367
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 3076
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 3117
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 3158
Info (12128): Elaborating entity "final_project_mm_interconnect_0_router" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 3924
Info (12128): Elaborating entity "final_project_mm_interconnect_0_router_default_decode" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router:router|final_project_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router.sv Line: 196
Info (12128): Elaborating entity "final_project_mm_interconnect_0_router_002" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_002" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 3956
Info (12128): Elaborating entity "final_project_mm_interconnect_0_router_002_default_decode" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_002:router_002|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "final_project_mm_interconnect_0_router_008" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_008:router_008" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 4052
Info (12128): Elaborating entity "final_project_mm_interconnect_0_router_008_default_decode" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_router_008:router_008|final_project_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 4198
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 4298
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "final_project_mm_interconnect_0_cmd_demux" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 4387
Info (12128): Elaborating entity "final_project_mm_interconnect_0_cmd_mux" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 4499
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "final_project_mm_interconnect_0_rsp_demux" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 4798
Info (12128): Elaborating entity "final_project_mm_interconnect_0_rsp_demux_006" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_demux_006:rsp_demux_006" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 4936
Info (12128): Elaborating entity "final_project_mm_interconnect_0_rsp_mux" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 5163
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_rsp_mux.sv Line: 486
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_rsp_width_adapter" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 5318
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_cmd_width_adapter" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 5384
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 5418
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "final_project_mm_interconnect_0_avalon_st_adapter" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 5549
Info (12128): Elaborating entity "final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "final_project_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0.v Line: 5723
Info (12128): Elaborating entity "final_project_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|final_project_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|final_project_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "final_project_irq_mapper" for hierarchy "final_project:u0|final_project_irq_mapper:irq_mapper" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 462
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project:u0|altera_reset_controller:rst_controller" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 525
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project:u0|altera_reset_controller:rst_controller_001" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 588
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project:u0|altera_reset_controller:rst_controller_002" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/final_project.v Line: 651
Warning (12020): Port "jdo" on the entity instantiation of "the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/final_project_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.06.03.09:02:28 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "final_project:u0|final_project_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/altsyncram_40n1.tdf Line: 27
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[11]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[14]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[15]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[16]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[18]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[19]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[20]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[21]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[22]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[23]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[24]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[25]" and its non-tri-state driver. File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 30
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 31
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 33
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk" is converted into an equivalent circuit using register "final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk~_emulated" and latch "final_project:u0|final_project_adc_0:adc_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk~1" File: C:/Users/Yassine/Desktop/final_project/hw/quartus/db/ip/final_project/submodules/altera_up_avalon_adv_adc.v Line: 28
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[10]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[11]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[12]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[13]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[14]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[15]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[16]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[17]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[18]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[19]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[20]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[21]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[22]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[23]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[24]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13010): Node "GPIO_0[25]~synth" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 104
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 46
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 372 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Yassine/Desktop/final_project/hw/quartus/output_files/final_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 38
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 39
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Yassine/Desktop/final_project/hw/hdl/DE1_SoC_top_level.vhd Line: 40
Info (21057): Implemented 6906 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 56 bidirectional pins
    Info (21061): Implemented 6190 logic cells
    Info (21064): Implemented 589 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 5152 megabytes
    Info: Processing ended: Mon Jun 03 09:02:54 2019
    Info: Elapsed time: 00:01:53
    Info: Total CPU time (on all processors): 00:02:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Yassine/Desktop/final_project/hw/quartus/output_files/final_project.map.smsg.


