Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.73 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.73 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "G:\digital\modules.v" into library work
Parsing module <d_ff>.
Parsing module <adder_subtractor>.
Parsing module <decision>.
Parsing module <MUX3>.
Analyzing Verilog file "G:\digital\main.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:751 - "G:\digital\main.v" Line 69: Redeclaration of ansi port OUT is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.
WARNING:HDLCompiler:872 - "G:\digital\main.v" Line 52: Using initial value of memA since it is never assigned

Elaborating module <MUX3>.

Elaborating module <d_ff>.

Elaborating module <adder_subtractor>.

Elaborating module <decision>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "G:\digital\main.v".
        a1 = 8'b10000000
        a2 = 8'b01111111
        a3 = 1'b0
        a4 = 1'b1
        temp = 8'b00000000
        add = 1'b0
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <MUX3>.
    Related source file is "G:\digital\modules.v".
WARNING:Xst:737 - Found 1-bit latch for signal <Z>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
	inferred   3 Multiplexer(s).
Unit <MUX3> synthesized.

Synthesizing Unit <d_ff>.
    Related source file is "G:\digital\modules.v".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <d_ff> synthesized.

Synthesizing Unit <adder_subtractor>.
    Related source file is "G:\digital\modules.v".
        width = 8
    Found 8-bit subtractor for signal <A[7]_B[7]_sub_3_OUT> created at line 43.
    Found 8-bit subtractor for signal <A[7]_GND_5_o_sub_4_OUT> created at line 43.
    Found 8-bit adder for signal <n0018> created at line 41.
    Found 8-bit adder for signal <A[7]_GND_5_o_add_1_OUT> created at line 41.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <adder_subtractor> synthesized.

Synthesizing Unit <decision>.
    Related source file is "G:\digital\modules.v".
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <decision> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 8-bit addsub                                          : 8
# Registers                                            : 4
 1-bit register                                        : 4
# Latches                                              : 2
 1-bit latch                                           : 2
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 8-bit addsub carry/borrow in                          : 4
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <top>: instances <ADD1>, <ADD3> of unit <adder_subtractor> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <top>: instances <ADD2>, <ADD4> of unit <adder_subtractor> are equivalent, second instance is removed
WARNING:Xst:1426 - The value init of the FF/Latch D3/q hinder the constant cleaning in the block top.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <mux2/Z> (without init value) has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...
WARNING:Xst:1294 - Latch <mux1/Z> is equivalent to a wire in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <D4/q>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3
#      GND                         : 1
#      LUT2                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 3
#      FD                          : 2
#      FDE                         : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               3  out of  126800     0%  
 Number of Slice LUTs:                    2  out of  63400     0%  
    Number used as Logic:                 1  out of  63400     0%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      5
   Number with an unused Flip Flop:       2  out of      5    40%  
   Number with an unused LUT:             3  out of      5    60%  
   Number of fully used LUT-FF pairs:     0  out of      5     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    210     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.314ns (Maximum Frequency: 761.035MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.314ns (frequency: 761.035MHz)
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Delay:               1.314ns (Levels of Logic = 0)
  Source:            D4/Mshreg_q (FF)
  Destination:       D4/q (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: D4/Mshreg_q to D4/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.306   0.000  D4/Mshreg_q (D4/Mshreg_q)
     FDE:D                     0.008          D4/q
    ----------------------------------------
    Total                      1.314ns (1.314ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            D2/q (FF)
  Destination:       OUT (PAD)
  Source Clock:      clk rising

  Data Path: D2/q to OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  D2/q (D2/q)
     OBUF:I->O                 0.000          OUT_OBUF (OUT)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.314|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.56 secs
 
--> 

Total memory usage is 468424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

