#pragma once

// Configuration limit

#define ADC_CLOCK_FREQ_8_MAX 1505.0
#define ADC_CLOCK_FREQ_8_MIN 500.0
#define ADC_CLOCK_FREQ_14_MAX 400.0
#define ADC_CLOCK_FREQ_14_MIN 20.0

#define BOARD_NUM_MAX 1

#define BLOCKS_TO_ACQUIRE_MIN 32

#define TRIGGER_LEVEL_14_MAX 0.375
#define TRIGGER_LEVEL_14_MIN -0.375
#define TRIGGER_LEVEL_8_MAX 0.35
#define TRIGGER_LEVEL_8_MIN -0.35

#define SAMPLE_TO_SEND_MAX 536870912
#define SAMPLE_TO_SEND_BEFORE_TRIGGER_MAX 536870912

#define SIGNAL_FREQ_8_MAX 375000000.0
#define SIGNAL_FREQ_14_MAX 50000000.0



//Configure this section to programme the application
//#define NB_BLOCK_2_ACQ 1024
#define NB_BLOCK_ON_ACQ_CARD 8192
#define NB_OF_DEVICE 1
//#define NB_MAX_THREADS 8
#define BOARD_NB_TO_USE 0
//#define THREADS_BUFFER_MEM_LENGTH 512	// step of 1 MB
//#define ADC_NB_STEP 16384 //2^14 = 16384 for histogram
//#define RESOLUTION_VOLT 0.750/16384.0
//#define NB_OF_BUFFER 2

//#define HIST_8BITS_BUFFER_SIZE	33554432
//#define NB_STEP_8BITS 256
//#define NB_STEP_14BITS 16384

// Network analyser define
#define NET_ANAL_BIG_BUFF_SIZE 67108864/2
#define NET_ANAL_CH_BUFF_SIZE 16777216
#define FREQ 2800000000.0

//PIO offset
#define REG_HIST_CONTROL_READ	0x0000000A
#define REG_HIST_CONTROL_WRITE	0x00000010
#define REG_HIST_CNT_PRE_LOW	0x00000011
#define REG_HIST_CNT_PRE_HIGH	0x00000012

//PIO write mask
#define SOFTWARE_RUN_SET_MASK	0x08000000
#define SOFTWARE_RUN_DEL_MASK	0xF7FFFFFF
#define FIRMWARE_HISTEN_SET_MASK	0x00000001
#define FIRMWARE_HISTEN_DEL_MASK	0xFFFFFFFE
#define FIRMWARE_LOGEN_SET_MASK		0x00000002
#define FIRMWARE_LOGEN_DEL_MASK		0xFFFFFFFD
#define FIRMWARE_RMODE_SET_MASK		0x00000004
#define FIRMWARE_RMODE_DEL_MASK		0xFFFFFFFB
#define FIRMWARE_CHAN_SET1_MASK		0xFFFFFFF7
#define FIRMWARE_CHAN_SET2_MASK		0x00000008

#define DISPLAY_TIME 1
#define DISPLAY_PROGRESSION 1
#define TEST_MODE 0