<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86EVEX2VEXTablesEmitter.cpp source code [llvm/llvm/utils/TableGen/X86EVEX2VEXTablesEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/X86EVEX2VEXTablesEmitter.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='X86EVEX2VEXTablesEmitter.cpp.html'>X86EVEX2VEXTablesEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- utils/TableGen/X86EVEX2VEXTablesEmitter.cpp - X86 backend-*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>///</i></td></tr>
<tr><th id="9">9</th><td><i>/// This tablegen backend is responsible for emitting the X86 backend EVEX2VEX</i></td></tr>
<tr><th id="10">10</th><td><i>/// compression tables.</i></td></tr>
<tr><th id="11">11</th><td><i>///</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="CodeGenTarget.h.html">"CodeGenTarget.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/llvm/TableGen/Error.h.html">"llvm/TableGen/Error.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/llvm/TableGen/TableGenBackend.h.html">"llvm/TableGen/TableGenBackend.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>namespace</b> {</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86EVEX2VEXTablesEmitter" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter">X86EVEX2VEXTablesEmitter</dfn> {</td></tr>
<tr><th id="23">23</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Records" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Records' data-type='llvm::RecordKeeper &amp;' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Records">Records</dfn>;</td></tr>
<tr><th id="24">24</th><td>  <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> <dfn class="tu decl" id="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Target" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Target' data-type='llvm::CodeGenTarget' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Target">Target</dfn>;</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td>  <i  data-doc="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEXInsts">// Hold all non-masked &amp; non-broadcasted EVEX encoded instructions</i></td></tr>
<tr><th id="27">27</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> *&gt; <dfn class="tu decl" id="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEXInsts" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::EVEXInsts' data-type='std::vector&lt;const CodeGenInstruction *&gt;' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEXInsts">EVEXInsts</dfn>;</td></tr>
<tr><th id="28">28</th><td>  <i  data-doc="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::VEXInsts">// Hold all VEX encoded instructions. Divided into groups with same opcodes</i></td></tr>
<tr><th id="29">29</th><td><i  data-doc="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::VEXInsts">  // to make the search more efficient</i></td></tr>
<tr><th id="30">30</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> *&gt;&gt; <dfn class="tu decl" id="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::VEXInsts" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::VEXInsts' data-type='std::map&lt;uint64_t, std::vector&lt;const CodeGenInstruction *&gt; &gt;' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::VEXInsts">VEXInsts</dfn>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <b>typedef</b> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> *, <em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> *&gt; <dfn class="tu typedef" id="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Entry" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Entry' data-type='std::pair&lt;const CodeGenInstruction *, const CodeGenInstruction *&gt;' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Entry">Entry</dfn>;</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <i  data-doc="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128">// Represent both compress tables</i></td></tr>
<tr><th id="35">35</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Entry" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Entry' data-type='std::pair&lt;const CodeGenInstruction *, const CodeGenInstruction *&gt;' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Entry">Entry</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128' data-type='std::vector&lt;Entry&gt;' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128">EVEX2VEX128</dfn>;</td></tr>
<tr><th id="36">36</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Entry" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Entry' data-type='std::pair&lt;const CodeGenInstruction *, const CodeGenInstruction *&gt;' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Entry">Entry</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX256" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX256' data-type='std::vector&lt;Entry&gt;' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX256">EVEX2VEX256</dfn>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>public</b>:</td></tr>
<tr><th id="39">39</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitterC1ERN4llvm12RecordKeeperE" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::X86EVEX2VEXTablesEmitter' data-type='void (anonymous namespace)::X86EVEX2VEXTablesEmitter::X86EVEX2VEXTablesEmitter(llvm::RecordKeeper &amp; R)' data-ref="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitterC1ERN4llvm12RecordKeeperE">X86EVEX2VEXTablesEmitter</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="local col1 decl" id="1R" title='R' data-type='llvm::RecordKeeper &amp;' data-ref="1R">R</dfn>) : <a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Records" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Records' data-use='w' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Records">Records</a>(<a class="local col1 ref" href="#1R" title='R' data-ref="1R">R</a>), <a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Target" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Target' data-use='w' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Target">Target</a><a class="ref" href="CodeGenTarget.h.html#_ZN4llvm13CodeGenTargetC1ERNS_12RecordKeeperE" title='llvm::CodeGenTarget::CodeGenTarget' data-ref="_ZN4llvm13CodeGenTargetC1ERNS_12RecordKeeperE">(</a><a class="local col1 ref" href="#1R" title='R' data-ref="1R">R</a>) {}</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <i  data-doc="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter3runERN4llvm11raw_ostreamE">// run - Output X86 EVEX2VEX tables.</i></td></tr>
<tr><th id="42">42</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::run' data-type='void (anonymous namespace)::X86EVEX2VEXTablesEmitter::run(llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter3runERN4llvm11raw_ostreamE">run</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="2OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="2OS">OS</dfn>);</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>private</b>:</td></tr>
<tr><th id="45">45</th><td>  <i  data-doc="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter10printTableERKSt6vectorISt4pairIPKN4llvm18CodeGenInstructionES6_ESaIS7_EERNS3_11raw_ostreamE">// Prints the given table as a C++ array of type</i></td></tr>
<tr><th id="46">46</th><td><i  data-doc="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter10printTableERKSt6vectorISt4pairIPKN4llvm18CodeGenInstructionES6_ESaIS7_EERNS3_11raw_ostreamE">  // X86EvexToVexCompressTableEntry</i></td></tr>
<tr><th id="47">47</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter10printTableERKSt6vectorISt4pairIPKN4llvm18CodeGenInstructionES6_ESaIS7_EERNS3_11raw_ostreamE" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::printTable' data-type='void (anonymous namespace)::X86EVEX2VEXTablesEmitter::printTable(const std::vector&lt;Entry&gt; &amp; Table, llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter10printTableERKSt6vectorISt4pairIPKN4llvm18CodeGenInstructionES6_ESaIS7_EERNS3_11raw_ostreamE">printTable</a>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Entry" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Entry' data-type='std::pair&lt;const CodeGenInstruction *, const CodeGenInstruction *&gt;' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Entry">Entry</a>&gt; &amp;<dfn class="local col3 decl" id="3Table" title='Table' data-type='const std::vector&lt;Entry&gt; &amp;' data-ref="3Table">Table</dfn>, <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="4OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="4OS">OS</dfn>);</td></tr>
<tr><th id="48">48</th><td>};</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter">X86EVEX2VEXTablesEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter10printTableERKSt6vectorISt4pairIPKN4llvm18CodeGenInstructionES6_ESaIS7_EERNS3_11raw_ostreamE" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::printTable' data-type='void (anonymous namespace)::X86EVEX2VEXTablesEmitter::printTable(const std::vector&lt;Entry&gt; &amp; Table, llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter10printTableERKSt6vectorISt4pairIPKN4llvm18CodeGenInstructionES6_ESaIS7_EERNS3_11raw_ostreamE">printTable</dfn>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Entry" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Entry' data-type='std::pair&lt;const CodeGenInstruction *, const CodeGenInstruction *&gt;' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Entry">Entry</a>&gt; &amp;<dfn class="local col5 decl" id="5Table" title='Table' data-type='const std::vector&lt;Entry&gt; &amp;' data-ref="5Table">Table</dfn>,</td></tr>
<tr><th id="51">51</th><td>                                          <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="6OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="6OS">OS</dfn>) {</td></tr>
<tr><th id="52">52</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col7 decl" id="7Size" title='Size' data-type='llvm::StringRef' data-ref="7Size">Size</dfn> = <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>(<a class="local col5 ref" href="#5Table" title='Table' data-ref="5Table">Table</a> <a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZSteqRKSt6vectorIT_T0_ES4_" title='std::operator==' data-ref="_ZSteqRKSt6vectorIT_T0_ES4_">==</a> <a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128' data-use='r' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128">EVEX2VEX128</a>) ? <q>"128"</q> : <q>"256"</q>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <a class="local col6 ref" href="#6OS" title='OS' data-ref="6OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"// X86 EVEX encoded instructions that have a VEX "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#7Size" title='Size' data-ref="7Size">Size</a></td></tr>
<tr><th id="55">55</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" encoding\n"</q></td></tr>
<tr><th id="56">56</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"// (table format: &lt;EVEX opcode, VEX-"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#7Size" title='Size' data-ref="7Size">Size</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" opcode&gt;).\n"</q></td></tr>
<tr><th id="57">57</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static const X86EvexToVexCompressTableEntry X86EvexToVex"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col7 ref" href="#7Size" title='Size' data-ref="7Size">Size</a></td></tr>
<tr><th id="58">58</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"CompressTable[] = {\n"</q></td></tr>
<tr><th id="59">59</th><td>     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  // EVEX scalar with corresponding VEX.\n"</q>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <i>// Print all entries added to the table</i></td></tr>
<tr><th id="62">62</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="8Pair" title='Pair' data-type='std::pair&lt;const llvm::CodeGenInstruction *, const llvm::CodeGenInstruction *&gt;' data-ref="8Pair">Pair</dfn> : <a class="local col5 ref" href="#5Table" title='Table' data-ref="5Table">Table</a>) {</td></tr>
<tr><th id="63">63</th><td>    <a class="local col6 ref" href="#6OS" title='OS' data-ref="6OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  { X86::"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col8 ref" href="#8Pair" title='Pair' data-ref="8Pair">Pair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;const llvm::CodeGenInstruction *, const llvm::CodeGenInstruction *&gt;::first' data-ref="std::pair::first">first</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>()</td></tr>
<tr><th id="64">64</th><td>       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", X86::"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col8 ref" href="#8Pair" title='Pair' data-ref="8Pair">Pair</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const llvm::CodeGenInstruction *, const llvm::CodeGenInstruction *&gt;::second' data-ref="std::pair::second">second</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" },\n"</q>;</td></tr>
<tr><th id="65">65</th><td>  }</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <a class="local col6 ref" href="#6OS" title='OS' data-ref="6OS">OS</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"};\n\n"</q>;</td></tr>
<tr><th id="68">68</th><td>}</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i  data-doc="_ZN12_GLOBAL__N_1L20getValueFromBitsInitEPKN4llvm8BitsInitE">// Return true if the 2 BitsInits are equal</i></td></tr>
<tr><th id="71">71</th><td><i  data-doc="_ZN12_GLOBAL__N_1L20getValueFromBitsInitEPKN4llvm8BitsInitE">// Calculates the integer value residing BitsInit object</i></td></tr>
<tr><th id="72">72</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_1L20getValueFromBitsInitEPKN4llvm8BitsInitE" title='(anonymous namespace)::getValueFromBitsInit' data-type='uint64_t (anonymous namespace)::getValueFromBitsInit(const llvm::BitsInit * B)' data-ref="_ZN12_GLOBAL__N_1L20getValueFromBitsInitEPKN4llvm8BitsInitE">getValueFromBitsInit</dfn>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::BitsInit" title='llvm::BitsInit' data-ref="llvm::BitsInit">BitsInit</a> *<dfn class="local col9 decl" id="9B" title='B' data-type='const llvm::BitsInit *' data-ref="9B">B</dfn>) {</td></tr>
<tr><th id="73">73</th><td>  <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="10Value" title='Value' data-type='uint64_t' data-ref="10Value">Value</dfn> = <var>0</var>;</td></tr>
<tr><th id="74">74</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="11i" title='i' data-type='unsigned int' data-ref="11i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="12e" title='e' data-type='unsigned int' data-ref="12e">e</dfn> = <a class="local col9 ref" href="#9B" title='B' data-ref="9B">B</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8BitsInit10getNumBitsEv" title='llvm::BitsInit::getNumBits' data-ref="_ZNK4llvm8BitsInit10getNumBitsEv">getNumBits</a>(); <a class="local col1 ref" href="#11i" title='i' data-ref="11i">i</a> != <a class="local col2 ref" href="#12e" title='e' data-ref="12e">e</a>; ++<a class="local col1 ref" href="#11i" title='i' data-ref="11i">i</a>) {</td></tr>
<tr><th id="75">75</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::BitInit" title='llvm::BitInit' data-ref="llvm::BitInit">BitInit</a> *<dfn class="local col3 decl" id="13Bit" title='Bit' data-type='llvm::BitInit *' data-ref="13Bit"><a class="local col3 ref" href="#13Bit" title='Bit' data-ref="13Bit">Bit</a></dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::BitInit" title='llvm::BitInit' data-ref="llvm::BitInit">BitInit</a>&gt;(<a class="local col9 ref" href="#9B" title='B' data-ref="9B">B</a>-&gt;<a class="virtual ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8BitsInit6getBitEj" title='llvm::BitsInit::getBit' data-ref="_ZNK4llvm8BitsInit6getBitEj">getBit</a>(<a class="local col1 ref" href="#11i" title='i' data-ref="11i">i</a>)))</td></tr>
<tr><th id="76">76</th><td>      <a class="local col0 ref" href="#10Value" title='Value' data-ref="10Value">Value</a> |= <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>(<a class="local col3 ref" href="#13Bit" title='Bit' data-ref="13Bit">Bit</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7BitInit8getValueEv" title='llvm::BitInit::getValue' data-ref="_ZNK4llvm7BitInit8getValueEv">getValue</a>()) &lt;&lt; <a class="local col1 ref" href="#11i" title='i' data-ref="11i">i</a>;</td></tr>
<tr><th id="77">77</th><td>    <b>else</b></td></tr>
<tr><th id="78">78</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorERKNS_5TwineE">PrintFatalError</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"Invalid VectSize bit"</q>);</td></tr>
<tr><th id="79">79</th><td>  }</td></tr>
<tr><th id="80">80</th><td>  <b>return</b> <a class="local col0 ref" href="#10Value" title='Value' data-ref="10Value">Value</a>;</td></tr>
<tr><th id="81">81</th><td>}</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><i  data-doc="(anonymousnamespace)::IsMatch">// Function object - Operator() returns true if the given VEX instruction</i></td></tr>
<tr><th id="84">84</th><td><i  data-doc="(anonymousnamespace)::IsMatch">// matches the EVEX instruction of this object.</i></td></tr>
<tr><th id="85">85</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::IsMatch" title='(anonymous namespace)::IsMatch' data-ref="(anonymousnamespace)::IsMatch">IsMatch</dfn> {</td></tr>
<tr><th id="86">86</th><td>  <em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> *<dfn class="tu decl" id="(anonymousnamespace)::IsMatch::EVEXInst" title='(anonymous namespace)::IsMatch::EVEXInst' data-type='const llvm::CodeGenInstruction *' data-ref="(anonymousnamespace)::IsMatch::EVEXInst">EVEXInst</dfn>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><b>public</b>:</td></tr>
<tr><th id="89">89</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17IsMatchC1EPKN4llvm18CodeGenInstructionE" title='(anonymous namespace)::IsMatch::IsMatch' data-type='void (anonymous namespace)::IsMatch::IsMatch(const llvm::CodeGenInstruction * EVEXInst)' data-ref="_ZN12_GLOBAL__N_17IsMatchC1EPKN4llvm18CodeGenInstructionE">IsMatch</dfn>(<em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> *<dfn class="local col4 decl" id="14EVEXInst" title='EVEXInst' data-type='const llvm::CodeGenInstruction *' data-ref="14EVEXInst">EVEXInst</dfn>) : <a class="tu member" href="#(anonymousnamespace)::IsMatch::EVEXInst" title='(anonymous namespace)::IsMatch::EVEXInst' data-use='w' data-ref="(anonymousnamespace)::IsMatch::EVEXInst">EVEXInst</a>(<a class="local col4 ref" href="#14EVEXInst" title='EVEXInst' data-ref="14EVEXInst">EVEXInst</a>) {}</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17IsMatchclEPKN4llvm18CodeGenInstructionE" title='(anonymous namespace)::IsMatch::operator()' data-type='bool (anonymous namespace)::IsMatch::operator()(const llvm::CodeGenInstruction * VEXInst)' data-ref="_ZN12_GLOBAL__N_17IsMatchclEPKN4llvm18CodeGenInstructionE"><b>operator</b>()</dfn>(<em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> *<dfn class="local col5 decl" id="15VEXInst" title='VEXInst' data-type='const llvm::CodeGenInstruction *' data-ref="15VEXInst">VEXInst</dfn>) {</td></tr>
<tr><th id="92">92</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col6 decl" id="16RecE" title='RecE' data-type='llvm::Record *' data-ref="16RecE">RecE</dfn> = <a class="tu member" href="#(anonymousnamespace)::IsMatch::EVEXInst" title='(anonymous namespace)::IsMatch::EVEXInst' data-use='r' data-ref="(anonymousnamespace)::IsMatch::EVEXInst">EVEXInst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>;</td></tr>
<tr><th id="93">93</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col7 decl" id="17RecV" title='RecV' data-type='llvm::Record *' data-ref="17RecV">RecV</dfn> = <a class="local col5 ref" href="#15VEXInst" title='VEXInst' data-ref="15VEXInst">VEXInst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>;</td></tr>
<tr><th id="94">94</th><td>    <em>bool</em> <dfn class="local col8 decl" id="18EVEX_W" title='EVEX_W' data-type='bool' data-ref="18EVEX_W">EVEX_W</dfn> = <a class="local col6 ref" href="#16RecE" title='RecE' data-ref="16RecE">RecE</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"HasVEX_W"</q>);</td></tr>
<tr><th id="95">95</th><td>    <em>bool</em> <dfn class="local col9 decl" id="19VEX_W" title='VEX_W' data-type='bool' data-ref="19VEX_W">VEX_W</dfn>  = <a class="local col7 ref" href="#17RecV" title='RecV' data-ref="17RecV">RecV</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"HasVEX_W"</q>);</td></tr>
<tr><th id="96">96</th><td>    <em>bool</em> <dfn class="local col0 decl" id="20VEX_WIG" title='VEX_WIG' data-type='bool' data-ref="20VEX_WIG">VEX_WIG</dfn>  = <a class="local col7 ref" href="#17RecV" title='RecV' data-ref="17RecV">RecV</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"IgnoresVEX_W"</q>);</td></tr>
<tr><th id="97">97</th><td>    <em>bool</em> <dfn class="local col1 decl" id="21EVEX_WIG" title='EVEX_WIG' data-type='bool' data-ref="21EVEX_WIG">EVEX_WIG</dfn> = <a class="local col6 ref" href="#16RecE" title='RecE' data-ref="16RecE">RecE</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"IgnoresVEX_W"</q>);</td></tr>
<tr><th id="98">98</th><td>    <em>bool</em> <dfn class="local col2 decl" id="22EVEX_W1_VEX_W0" title='EVEX_W1_VEX_W0' data-type='bool' data-ref="22EVEX_W1_VEX_W0">EVEX_W1_VEX_W0</dfn> = <a class="local col6 ref" href="#16RecE" title='RecE' data-ref="16RecE">RecE</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"EVEX_W1_VEX_W0"</q>);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>    <b>if</b> (<a class="local col7 ref" href="#17RecV" title='RecV' data-ref="17RecV">RecV</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OpEnc"</q>)-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStneRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator!=' data-ref="_ZStneRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">!=</a> <q>"EncVEX"</q> ||</td></tr>
<tr><th id="101">101</th><td>        <i>// VEX/EVEX fields</i></td></tr>
<tr><th id="102">102</th><td>        <a class="local col7 ref" href="#17RecV" title='RecV' data-ref="17RecV">RecV</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OpPrefix"</q>) != <a class="local col6 ref" href="#16RecE" title='RecE' data-ref="16RecE">RecE</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OpPrefix"</q>) ||</td></tr>
<tr><th id="103">103</th><td>        <a class="local col7 ref" href="#17RecV" title='RecV' data-ref="17RecV">RecV</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OpMap"</q>) != <a class="local col6 ref" href="#16RecE" title='RecE' data-ref="16RecE">RecE</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OpMap"</q>) ||</td></tr>
<tr><th id="104">104</th><td>        <a class="local col7 ref" href="#17RecV" title='RecV' data-ref="17RecV">RecV</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasVEX_4V"</q>) != <a class="local col6 ref" href="#16RecE" title='RecE' data-ref="16RecE">RecE</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasVEX_4V"</q>) ||</td></tr>
<tr><th id="105">105</th><td>        <a class="local col7 ref" href="#17RecV" title='RecV' data-ref="17RecV">RecV</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasEVEX_L2"</q>) != <a class="local col6 ref" href="#16RecE" title='RecE' data-ref="16RecE">RecE</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasEVEX_L2"</q>) ||</td></tr>
<tr><th id="106">106</th><td>        <a class="local col7 ref" href="#17RecV" title='RecV' data-ref="17RecV">RecV</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasVEX_L"</q>) != <a class="local col6 ref" href="#16RecE" title='RecE' data-ref="16RecE">RecE</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasVEX_L"</q>) ||</td></tr>
<tr><th id="107">107</th><td>        <i>// Match is allowed if either is VEX_WIG, or they match, or EVEX</i></td></tr>
<tr><th id="108">108</th><td><i>        // is VEX_W1X and VEX is VEX_W0.</i></td></tr>
<tr><th id="109">109</th><td>        (!(<a class="local col0 ref" href="#20VEX_WIG" title='VEX_WIG' data-ref="20VEX_WIG">VEX_WIG</a> || (!<a class="local col1 ref" href="#21EVEX_WIG" title='EVEX_WIG' data-ref="21EVEX_WIG">EVEX_WIG</a> &amp;&amp; <a class="local col8 ref" href="#18EVEX_W" title='EVEX_W' data-ref="18EVEX_W">EVEX_W</a> == <a class="local col9 ref" href="#19VEX_W" title='VEX_W' data-ref="19VEX_W">VEX_W</a>) ||</td></tr>
<tr><th id="110">110</th><td>           (<a class="local col2 ref" href="#22EVEX_W1_VEX_W0" title='EVEX_W1_VEX_W0' data-ref="22EVEX_W1_VEX_W0">EVEX_W1_VEX_W0</a> &amp;&amp; <a class="local col8 ref" href="#18EVEX_W" title='EVEX_W' data-ref="18EVEX_W">EVEX_W</a> &amp;&amp; !<a class="local col9 ref" href="#19VEX_W" title='VEX_W' data-ref="19VEX_W">VEX_W</a>))) ||</td></tr>
<tr><th id="111">111</th><td>        <i>// Instruction's format</i></td></tr>
<tr><th id="112">112</th><td>        <a class="local col7 ref" href="#17RecV" title='RecV' data-ref="17RecV">RecV</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Form"</q>) != <a class="local col6 ref" href="#16RecE" title='RecE' data-ref="16RecE">RecE</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Form"</q>))</td></tr>
<tr><th id="113">113</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>    <i>// This is needed for instructions with intrinsic version (_Int).</i></td></tr>
<tr><th id="116">116</th><td><i>    // Where the only difference is the size of the operands.</i></td></tr>
<tr><th id="117">117</th><td><i>    // For example: VUCOMISDZrm and Int_VUCOMISDrm</i></td></tr>
<tr><th id="118">118</th><td><i>    // Also for instructions that their EVEX version was upgraded to work with</i></td></tr>
<tr><th id="119">119</th><td><i>    // k-registers. For example VPCMPEQBrm (xmm output register) and</i></td></tr>
<tr><th id="120">120</th><td><i>    // VPCMPEQBZ128rm (k register output register).</i></td></tr>
<tr><th id="121">121</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="23i" title='i' data-type='unsigned int' data-ref="23i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="24e" title='e' data-type='unsigned int' data-ref="24e">e</dfn> = <a class="tu member" href="#(anonymousnamespace)::IsMatch::EVEXInst" title='(anonymous namespace)::IsMatch::EVEXInst' data-use='r' data-ref="(anonymousnamespace)::IsMatch::EVEXInst">EVEXInst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList4sizeEv" title='llvm::CGIOperandList::size' data-ref="_ZNK4llvm14CGIOperandList4sizeEv">size</a>(); <a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a> &lt; <a class="local col4 ref" href="#24e" title='e' data-ref="24e">e</a>; <a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a>++) {</td></tr>
<tr><th id="122">122</th><td>      <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="25OpRec1" title='OpRec1' data-type='llvm::Record *' data-ref="25OpRec1">OpRec1</dfn> = <a class="tu member" href="#(anonymousnamespace)::IsMatch::EVEXInst" title='(anonymous namespace)::IsMatch::EVEXInst' data-use='r' data-ref="(anonymousnamespace)::IsMatch::EVEXInst">EVEXInst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a><a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandListixEj" title='llvm::CGIOperandList::operator[]' data-ref="_ZNK4llvm14CGIOperandListixEj">[<a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>;</td></tr>
<tr><th id="123">123</th><td>      <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col6 decl" id="26OpRec2" title='OpRec2' data-type='llvm::Record *' data-ref="26OpRec2">OpRec2</dfn> = <a class="local col5 ref" href="#15VEXInst" title='VEXInst' data-ref="15VEXInst">VEXInst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a><a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandListixEj" title='llvm::CGIOperandList::operator[]' data-ref="_ZNK4llvm14CGIOperandListixEj">[<a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>      <b>if</b> (<a class="local col5 ref" href="#25OpRec1" title='OpRec1' data-ref="25OpRec1">OpRec1</a> == <a class="local col6 ref" href="#26OpRec2" title='OpRec2' data-ref="26OpRec2">OpRec2</a>)</td></tr>
<tr><th id="126">126</th><td>        <b>continue</b>;</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_17IsMatch17isRegisterOperandEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::isRegisterOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_17IsMatch17isRegisterOperandEPKN4llvm6RecordE">isRegisterOperand</a>(<a class="local col5 ref" href="#25OpRec1" title='OpRec1' data-ref="25OpRec1">OpRec1</a>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_17IsMatch17isRegisterOperandEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::isRegisterOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_17IsMatch17isRegisterOperandEPKN4llvm6RecordE">isRegisterOperand</a>(<a class="local col6 ref" href="#26OpRec2" title='OpRec2' data-ref="26OpRec2">OpRec2</a>)) {</td></tr>
<tr><th id="129">129</th><td>        <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_17IsMatch17getRegOperandSizeEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::getRegOperandSize' data-use='c' data-ref="_ZN12_GLOBAL__N_17IsMatch17getRegOperandSizeEPKN4llvm6RecordE">getRegOperandSize</a>(<a class="local col5 ref" href="#25OpRec1" title='OpRec1' data-ref="25OpRec1">OpRec1</a>) != <a class="tu member" href="#_ZN12_GLOBAL__N_17IsMatch17getRegOperandSizeEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::getRegOperandSize' data-use='c' data-ref="_ZN12_GLOBAL__N_17IsMatch17getRegOperandSizeEPKN4llvm6RecordE">getRegOperandSize</a>(<a class="local col6 ref" href="#26OpRec2" title='OpRec2' data-ref="26OpRec2">OpRec2</a>))</td></tr>
<tr><th id="130">130</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="131">131</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_17IsMatch15isMemoryOperandEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::isMemoryOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_17IsMatch15isMemoryOperandEPKN4llvm6RecordE">isMemoryOperand</a>(<a class="local col5 ref" href="#25OpRec1" title='OpRec1' data-ref="25OpRec1">OpRec1</a>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_17IsMatch15isMemoryOperandEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::isMemoryOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_17IsMatch15isMemoryOperandEPKN4llvm6RecordE">isMemoryOperand</a>(<a class="local col6 ref" href="#26OpRec2" title='OpRec2' data-ref="26OpRec2">OpRec2</a>)) {</td></tr>
<tr><th id="132">132</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="133">133</th><td>      } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_17IsMatch18isImmediateOperandEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::isImmediateOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_17IsMatch18isImmediateOperandEPKN4llvm6RecordE">isImmediateOperand</a>(<a class="local col5 ref" href="#25OpRec1" title='OpRec1' data-ref="25OpRec1">OpRec1</a>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_17IsMatch18isImmediateOperandEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::isImmediateOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_17IsMatch18isImmediateOperandEPKN4llvm6RecordE">isImmediateOperand</a>(<a class="local col6 ref" href="#26OpRec2" title='OpRec2' data-ref="26OpRec2">OpRec2</a>)) {</td></tr>
<tr><th id="134">134</th><td>        <b>if</b> (<a class="local col5 ref" href="#25OpRec1" title='OpRec1' data-ref="25OpRec1">OpRec1</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Type"</q>) != <a class="local col6 ref" href="#26OpRec2" title='OpRec2' data-ref="26OpRec2">OpRec2</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Type"</q>)) {</td></tr>
<tr><th id="135">135</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="136">136</th><td>        }</td></tr>
<tr><th id="137">137</th><td>      } <b>else</b></td></tr>
<tr><th id="138">138</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="139">139</th><td>    }</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="142">142</th><td>  }</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><b>private</b>:</td></tr>
<tr><th id="145">145</th><td>  <em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17IsMatch17isRegisterOperandEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::isRegisterOperand' data-type='static bool (anonymous namespace)::IsMatch::isRegisterOperand(const llvm::Record * Rec)' data-ref="_ZN12_GLOBAL__N_17IsMatch17isRegisterOperandEPKN4llvm6RecordE">isRegisterOperand</dfn>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col7 decl" id="27Rec" title='Rec' data-type='const llvm::Record *' data-ref="27Rec">Rec</dfn>) {</td></tr>
<tr><th id="146">146</th><td>    <b>return</b> <a class="local col7 ref" href="#27Rec" title='Rec' data-ref="27Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>) ||</td></tr>
<tr><th id="147">147</th><td>           <a class="local col7 ref" href="#27Rec" title='Rec' data-ref="27Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterOperand"</q>);</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17IsMatch15isMemoryOperandEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::isMemoryOperand' data-type='static bool (anonymous namespace)::IsMatch::isMemoryOperand(const llvm::Record * Rec)' data-ref="_ZN12_GLOBAL__N_17IsMatch15isMemoryOperandEPKN4llvm6RecordE">isMemoryOperand</dfn>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="28Rec" title='Rec' data-type='const llvm::Record *' data-ref="28Rec">Rec</dfn>) {</td></tr>
<tr><th id="151">151</th><td>    <b>return</b> <a class="local col8 ref" href="#28Rec" title='Rec' data-ref="28Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Operand"</q>) &amp;&amp;</td></tr>
<tr><th id="152">152</th><td>           <a class="local col8 ref" href="#28Rec" title='Rec' data-ref="28Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OperandType"</q>) <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OPERAND_MEMORY"</q>;</td></tr>
<tr><th id="153">153</th><td>  }</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <em>static</em> <b>inline</b> <em>bool</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17IsMatch18isImmediateOperandEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::isImmediateOperand' data-type='static bool (anonymous namespace)::IsMatch::isImmediateOperand(const llvm::Record * Rec)' data-ref="_ZN12_GLOBAL__N_17IsMatch18isImmediateOperandEPKN4llvm6RecordE">isImmediateOperand</dfn>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="29Rec" title='Rec' data-type='const llvm::Record *' data-ref="29Rec">Rec</dfn>) {</td></tr>
<tr><th id="156">156</th><td>    <b>return</b> <a class="local col9 ref" href="#29Rec" title='Rec' data-ref="29Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Operand"</q>) &amp;&amp;</td></tr>
<tr><th id="157">157</th><td>           <a class="local col9 ref" href="#29Rec" title='Rec' data-ref="29Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OperandType"</q>) <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OPERAND_IMMEDIATE"</q>;</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <em>static</em> <b>inline</b> <em>unsigned</em> <em>int</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_17IsMatch17getRegOperandSizeEPKN4llvm6RecordE" title='(anonymous namespace)::IsMatch::getRegOperandSize' data-type='static unsigned int (anonymous namespace)::IsMatch::getRegOperandSize(const llvm::Record * RegRec)' data-ref="_ZN12_GLOBAL__N_17IsMatch17getRegOperandSizeEPKN4llvm6RecordE">getRegOperandSize</dfn>(<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col0 decl" id="30RegRec" title='RegRec' data-type='const llvm::Record *' data-ref="30RegRec">RegRec</dfn>) {</td></tr>
<tr><th id="161">161</th><td>    <b>if</b> (<a class="local col0 ref" href="#30RegRec" title='RegRec' data-ref="30RegRec">RegRec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>))</td></tr>
<tr><th id="162">162</th><td>      <b>return</b> <a class="local col0 ref" href="#30RegRec" title='RegRec' data-ref="30RegRec">RegRec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsIntENS_9StringRefE" title='llvm::Record::getValueAsInt' data-ref="_ZNK4llvm6Record13getValueAsIntENS_9StringRefE">getValueAsInt</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Alignment"</q>);</td></tr>
<tr><th id="163">163</th><td>    <b>if</b> (<a class="local col0 ref" href="#30RegRec" title='RegRec' data-ref="30RegRec">RegRec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterOperand"</q>))</td></tr>
<tr><th id="164">164</th><td>      <b>return</b> <a class="local col0 ref" href="#30RegRec" title='RegRec' data-ref="30RegRec">RegRec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegClass"</q>)-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsIntENS_9StringRefE" title='llvm::Record::getValueAsInt' data-ref="_ZNK4llvm6Record13getValueAsIntENS_9StringRefE">getValueAsInt</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Alignment"</q>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Register operand&apos;s size not known!&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86EVEX2VEXTablesEmitter.cpp&quot;, 166)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Register operand's size not known!"</q>);</td></tr>
<tr><th id="167">167</th><td>  }</td></tr>
<tr><th id="168">168</th><td>};</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter">X86EVEX2VEXTablesEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::run' data-type='void (anonymous namespace)::X86EVEX2VEXTablesEmitter::run(llvm::raw_ostream &amp; OS)' data-ref="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter3runERN4llvm11raw_ostreamE">run</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="31OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="31OS">OS</dfn>) {</td></tr>
<tr><th id="171">171</th><td>  <a class="ref" href="../../include/llvm/TableGen/TableGenBackend.h.html#_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE" title='llvm::emitSourceFileHeader' data-ref="_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE">emitSourceFileHeader</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86 EVEX2VEX tables"</q>, <span class='refarg'><a class="local col1 ref" href="#31OS" title='OS' data-ref="31OS">OS</a></span>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <a class="type" href="CodeGenInstruction.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> *&gt; <dfn class="local col2 decl" id="32NumberedInstructions" title='NumberedInstructions' data-type='ArrayRef&lt;const llvm::CodeGenInstruction *&gt;' data-ref="32NumberedInstructions">NumberedInstructions</dfn> =</td></tr>
<tr><th id="174">174</th><td>      <a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Target" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget26getInstructionsByEnumValueEv" title='llvm::CodeGenTarget::getInstructionsByEnumValue' data-ref="_ZNK4llvm13CodeGenTarget26getInstructionsByEnumValueEv">getInstructionsByEnumValue</a>();</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <b>for</b> (<em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> *<dfn class="local col3 decl" id="33Inst" title='Inst' data-type='const llvm::CodeGenInstruction *' data-ref="33Inst">Inst</dfn> : <a class="local col2 ref" href="#32NumberedInstructions" title='NumberedInstructions' data-ref="32NumberedInstructions">NumberedInstructions</a>) {</td></tr>
<tr><th id="177">177</th><td>    <i>// Filter non-X86 instructions.</i></td></tr>
<tr><th id="178">178</th><td>    <b>if</b> (!<a class="local col3 ref" href="#33Inst" title='Inst' data-ref="33Inst">Inst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"X86Inst"</q>))</td></tr>
<tr><th id="179">179</th><td>      <b>continue</b>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>    <i>// Add VEX encoded instructions to one of VEXInsts vectors according to</i></td></tr>
<tr><th id="182">182</th><td><i>    // it's opcode.</i></td></tr>
<tr><th id="183">183</th><td>    <b>if</b> (<a class="local col3 ref" href="#33Inst" title='Inst' data-ref="33Inst">Inst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OpEnc"</q>)-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"EncVEX"</q>) {</td></tr>
<tr><th id="184">184</th><td>      <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="34Opcode" title='Opcode' data-type='uint64_t' data-ref="34Opcode">Opcode</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L20getValueFromBitsInitEPKN4llvm8BitsInitE" title='(anonymous namespace)::getValueFromBitsInit' data-use='c' data-ref="_ZN12_GLOBAL__N_1L20getValueFromBitsInitEPKN4llvm8BitsInitE">getValueFromBitsInit</a>(<a class="local col3 ref" href="#33Inst" title='Inst' data-ref="33Inst">Inst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;</td></tr>
<tr><th id="185">185</th><td>                                             <a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record18getValueAsBitsInitENS_9StringRefE" title='llvm::Record::getValueAsBitsInit' data-ref="_ZNK4llvm6Record18getValueAsBitsInitENS_9StringRefE">getValueAsBitsInit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Opcode"</q>));</td></tr>
<tr><th id="186">186</th><td>      <a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::VEXInsts" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::VEXInsts' data-use='m' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::VEXInsts">VEXInsts</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col4 ref" href="#34Opcode" title='Opcode' data-ref="34Opcode">Opcode</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#33Inst" title='Inst' data-ref="33Inst">Inst</a>);</td></tr>
<tr><th id="187">187</th><td>    }</td></tr>
<tr><th id="188">188</th><td>    <i>// Add relevant EVEX encoded instructions to EVEXInsts</i></td></tr>
<tr><th id="189">189</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#33Inst" title='Inst' data-ref="33Inst">Inst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDefENS_9StringRefE" title='llvm::Record::getValueAsDef' data-ref="_ZNK4llvm6Record13getValueAsDefENS_9StringRefE">getValueAsDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"OpEnc"</q>)-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"EncEVEX"</q> &amp;&amp;</td></tr>
<tr><th id="190">190</th><td>             !<a class="local col3 ref" href="#33Inst" title='Inst' data-ref="33Inst">Inst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasEVEX_K"</q>) &amp;&amp;</td></tr>
<tr><th id="191">191</th><td>             !<a class="local col3 ref" href="#33Inst" title='Inst' data-ref="33Inst">Inst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasEVEX_B"</q>) &amp;&amp;</td></tr>
<tr><th id="192">192</th><td>             !<a class="local col3 ref" href="#33Inst" title='Inst' data-ref="33Inst">Inst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasEVEX_L2"</q>) &amp;&amp;</td></tr>
<tr><th id="193">193</th><td>             !<a class="local col3 ref" href="#33Inst" title='Inst' data-ref="33Inst">Inst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"notEVEX2VEXConvertible"</q>))</td></tr>
<tr><th id="194">194</th><td>      <a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEXInsts" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::EVEXInsts' data-use='m' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEXInsts">EVEXInsts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col3 ref" href="#33Inst" title='Inst' data-ref="33Inst">Inst</a>);</td></tr>
<tr><th id="195">195</th><td>  }</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <b>for</b> (<em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> *<dfn class="local col5 decl" id="35EVEXInst" title='EVEXInst' data-type='const llvm::CodeGenInstruction *' data-ref="35EVEXInst">EVEXInst</dfn> : <a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEXInsts" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::EVEXInsts' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEXInsts">EVEXInsts</a>) {</td></tr>
<tr><th id="198">198</th><td>    <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="36Opcode" title='Opcode' data-type='uint64_t' data-ref="36Opcode">Opcode</dfn> = <a class="tu ref" href="#_ZN12_GLOBAL__N_1L20getValueFromBitsInitEPKN4llvm8BitsInitE" title='(anonymous namespace)::getValueFromBitsInit' data-use='c' data-ref="_ZN12_GLOBAL__N_1L20getValueFromBitsInitEPKN4llvm8BitsInitE">getValueFromBitsInit</a>(<a class="local col5 ref" href="#35EVEXInst" title='EVEXInst' data-ref="35EVEXInst">EVEXInst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;</td></tr>
<tr><th id="199">199</th><td>                                           <a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record18getValueAsBitsInitENS_9StringRefE" title='llvm::Record::getValueAsBitsInit' data-ref="_ZNK4llvm6Record18getValueAsBitsInitENS_9StringRefE">getValueAsBitsInit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Opcode"</q>));</td></tr>
<tr><th id="200">200</th><td>    <i>// For each EVEX instruction look for a VEX match in the appropriate vector</i></td></tr>
<tr><th id="201">201</th><td><i>    // (instructions with the same opcode) using function object IsMatch.</i></td></tr>
<tr><th id="202">202</th><td><i>    // Allow EVEX2VEXOverride to explicitly specify a match.</i></td></tr>
<tr><th id="203">203</th><td>    <em>const</em> <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> *<dfn class="local col7 decl" id="37VEXInst" title='VEXInst' data-type='const llvm::CodeGenInstruction *' data-ref="37VEXInst">VEXInst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="204">204</th><td>    <b>if</b> (!<a class="local col5 ref" href="#35EVEXInst" title='EVEXInst' data-ref="35EVEXInst">EVEXInst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isValueUnsetENS_9StringRefE" title='llvm::Record::isValueUnset' data-ref="_ZNK4llvm6Record12isValueUnsetENS_9StringRefE">isValueUnset</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"EVEX2VEXOverride"</q>)) {</td></tr>
<tr><th id="205">205</th><td>      <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="38AltInstStr" title='AltInstStr' data-type='llvm::StringRef' data-ref="38AltInstStr">AltInstStr</dfn> =</td></tr>
<tr><th id="206">206</th><td>        <a class="local col5 ref" href="#35EVEXInst" title='EVEXInst' data-ref="35EVEXInst">EVEXInst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"EVEX2VEXOverride"</q>);</td></tr>
<tr><th id="207">207</th><td>      <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="39AltInstRec" title='AltInstRec' data-type='llvm::Record *' data-ref="39AltInstRec">AltInstRec</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Records" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Records' data-use='m' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Records">Records</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper6getDefENS_9StringRefE" title='llvm::RecordKeeper::getDef' data-ref="_ZNK4llvm12RecordKeeper6getDefENS_9StringRefE">getDef</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#38AltInstStr" title='AltInstStr' data-ref="38AltInstStr">AltInstStr</a>);</td></tr>
<tr><th id="208">208</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (AltInstRec &amp;&amp; &quot;EVEX2VEXOverride instruction not found!&quot;) ? void (0) : __assert_fail (&quot;AltInstRec &amp;&amp; \&quot;EVEX2VEXOverride instruction not found!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/X86EVEX2VEXTablesEmitter.cpp&quot;, 208, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#39AltInstRec" title='AltInstRec' data-ref="39AltInstRec">AltInstRec</a> &amp;&amp; <q>"EVEX2VEXOverride instruction not found!"</q>);</td></tr>
<tr><th id="209">209</th><td>      <a class="local col7 ref" href="#37VEXInst" title='VEXInst' data-ref="37VEXInst">VEXInst</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Target" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget14getInstructionEPKNS_6RecordE" title='llvm::CodeGenTarget::getInstruction' data-ref="_ZNK4llvm13CodeGenTarget14getInstructionEPKNS_6RecordE">getInstruction</a>(<a class="local col9 ref" href="#39AltInstRec" title='AltInstRec' data-ref="39AltInstRec">AltInstRec</a>);</td></tr>
<tr><th id="210">210</th><td>    } <b>else</b> {</td></tr>
<tr><th id="211">211</th><td>      <em>auto</em> <dfn class="local col0 decl" id="40Match" title='Match' data-type='__gnu_cxx::__normal_iterator&lt;const llvm::CodeGenInstruction **, std::vector&lt;const llvm::CodeGenInstruction *, std::allocator&lt;const llvm::CodeGenInstruction *&gt; &gt; &gt;' data-ref="40Match">Match</dfn> = <span class="namespace">llvm::</span><a class="tu ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7find_ifEOT_T0_" title='llvm::find_if' data-use='c' data-ref="_ZN4llvm7find_ifEOT_T0_">find_if</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::VEXInsts" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::VEXInsts' data-use='m' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::VEXInsts">VEXInsts</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode">Opcode</a>]</a></span>, <a class="tu type" href="#(anonymousnamespace)::IsMatch" title='(anonymous namespace)::IsMatch' data-ref="(anonymousnamespace)::IsMatch">IsMatch</a><a class="tu ref" href="#_ZN12_GLOBAL__N_17IsMatchC1EPKN4llvm18CodeGenInstructionE" title='(anonymous namespace)::IsMatch::IsMatch' data-use='c' data-ref="_ZN12_GLOBAL__N_17IsMatchC1EPKN4llvm18CodeGenInstructionE">(</a><a class="local col5 ref" href="#35EVEXInst" title='EVEXInst' data-ref="35EVEXInst">EVEXInst</a>));</td></tr>
<tr><th id="212">212</th><td>      <b>if</b> (<a class="local col0 ref" href="#40Match" title='Match' data-ref="40Match">Match</a> <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::VEXInsts" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::VEXInsts' data-use='m' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::VEXInsts">VEXInsts</a><a class="ref" href="../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3mapixERKT_" title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_">[<a class="local col6 ref" href="#36Opcode" title='Opcode' data-ref="36Opcode">Opcode</a>]</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector3endEv" title='std::vector::end' data-ref="_ZNSt6vector3endEv">end</a>())</td></tr>
<tr><th id="213">213</th><td>        <a class="local col7 ref" href="#37VEXInst" title='VEXInst' data-ref="37VEXInst">VEXInst</a> = <a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col0 ref" href="#40Match" title='Match' data-ref="40Match">Match</a>;</td></tr>
<tr><th id="214">214</th><td>    }</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>    <b>if</b> (!<a class="local col7 ref" href="#37VEXInst" title='VEXInst' data-ref="37VEXInst">VEXInst</a>)</td></tr>
<tr><th id="217">217</th><td>      <b>continue</b>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <i>// In case a match is found add new entry to the appropriate table</i></td></tr>
<tr><th id="220">220</th><td>    <b>if</b> (<a class="local col5 ref" href="#35EVEXInst" title='EVEXInst' data-ref="35EVEXInst">EVEXInst</a>-&gt;<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hasVEX_L"</q>))</td></tr>
<tr><th id="221">221</th><td>      <a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX256" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX256' data-use='m' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX256">EVEX2VEX256</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#35EVEXInst" title='EVEXInst' data-ref="35EVEXInst">EVEXInst</a></span>, <span class='refarg'><a class="local col7 ref" href="#37VEXInst" title='VEXInst' data-ref="37VEXInst">VEXInst</a></span>)); <i>// {0,1}</i></td></tr>
<tr><th id="222">222</th><td>    <b>else</b></td></tr>
<tr><th id="223">223</th><td>      <a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128' data-use='m' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128">EVEX2VEX128</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col5 ref" href="#35EVEXInst" title='EVEXInst' data-ref="35EVEXInst">EVEXInst</a></span>, <span class='refarg'><a class="local col7 ref" href="#37VEXInst" title='VEXInst' data-ref="37VEXInst">VEXInst</a></span>)); <i>// {0,0}</i></td></tr>
<tr><th id="224">224</th><td>  }</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <i>// Print both tables</i></td></tr>
<tr><th id="227">227</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter10printTableERKSt6vectorISt4pairIPKN4llvm18CodeGenInstructionES6_ESaIS7_EERNS3_11raw_ostreamE" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::printTable' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter10printTableERKSt6vectorISt4pairIPKN4llvm18CodeGenInstructionES6_ESaIS7_EERNS3_11raw_ostreamE">printTable</a>(<a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128' data-use='r' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX128">EVEX2VEX128</a>, <span class='refarg'><a class="local col1 ref" href="#31OS" title='OS' data-ref="31OS">OS</a></span>);</td></tr>
<tr><th id="228">228</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter10printTableERKSt6vectorISt4pairIPKN4llvm18CodeGenInstructionES6_ESaIS7_EERNS3_11raw_ostreamE" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::printTable' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter10printTableERKSt6vectorISt4pairIPKN4llvm18CodeGenInstructionES6_ESaIS7_EERNS3_11raw_ostreamE">printTable</a>(<a class="tu member" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX256" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX256' data-use='r' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter::EVEX2VEX256">EVEX2VEX256</a>, <span class='refarg'><a class="local col1 ref" href="#31OS" title='OS' data-ref="31OS">OS</a></span>);</td></tr>
<tr><th id="229">229</th><td>}</td></tr>
<tr><th id="230">230</th><td>}</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="233">233</th><td><em>void</em> <dfn class="decl def" id="_ZN4llvm21EmitX86EVEX2VEXTablesERNS_12RecordKeeperERNS_11raw_ostreamE" title='llvm::EmitX86EVEX2VEXTables' data-ref="_ZN4llvm21EmitX86EVEX2VEXTablesERNS_12RecordKeeperERNS_11raw_ostreamE">EmitX86EVEX2VEXTables</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="local col1 decl" id="41RK" title='RK' data-type='llvm::RecordKeeper &amp;' data-ref="41RK">RK</dfn>, <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="42OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="42OS">OS</dfn>) {</td></tr>
<tr><th id="234">234</th><td>  <a class="tu type" href="#(anonymousnamespace)::X86EVEX2VEXTablesEmitter" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter' data-ref="(anonymousnamespace)::X86EVEX2VEXTablesEmitter">X86EVEX2VEXTablesEmitter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitterC1ERN4llvm12RecordKeeperE" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::X86EVEX2VEXTablesEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitterC1ERN4llvm12RecordKeeperE">(</a><a class="local col1 ref" href="#41RK" title='RK' data-ref="41RK">RK</a>).<a class="tu ref" href="#_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::X86EVEX2VEXTablesEmitter::run' data-use='c' data-ref="_ZN12_GLOBAL__N_124X86EVEX2VEXTablesEmitter3runERN4llvm11raw_ostreamE">run</a>(<span class='refarg'><a class="local col2 ref" href="#42OS" title='OS' data-ref="42OS">OS</a></span>);</td></tr>
<tr><th id="235">235</th><td>}</td></tr>
<tr><th id="236">236</th><td>}</td></tr>
<tr><th id="237">237</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
