INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pinto/Documentos/SEDR/Task_1/16_bit_shifter/16_bit_shifter.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pinto/Documentos/SEDR/Task_1/16_bit_shifter/16_bit_shifter.srcs/sim_1/new/shifter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_tb
